
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "fir1:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-2 -attr oid 1 -attr @path {/fir1/fir1:core/fir1:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-3 -attr oid 2 -attr @path {/fir1/fir1:core/fir1:core_core:fsm/rst}
load portBus fsm_output(6:0) output 7 {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-4 -attr oid 3 -attr @path {/fir1/fir1:core/fir1:core_core:fsm/fsm_output}
load port {for.C#2_tr0} input -symbol left_portin noname -attr @path {/fir1/fir1:core/fir1:core_core:fsm/for.C#2_tr0}
load net {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-5 -attr oid 4 -attr vt d
load net {clk} -port {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-6 -attr oid 5
load net {rst} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-7 -attr oid 6 -attr vt d
load net {rst} -port {rst} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-8 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load netBundle {fsm_output} 7 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-9 -attr oid 8 -attr vt d -attr @path {/fir1/fir1:core/fir1:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/fir1/fir1:core/fir1:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/fir1/fir1:core/fir1:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/fir1/fir1:core/fir1:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/fir1/fir1:core/fir1:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/fir1/fir1:core/fir1:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/fir1/fir1:core/fir1:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/fir1/fir1:core/fir1:core_core:fsm/fsm_output}
load net {for.C#2_tr0} -attr vt d
load net {for.C#2_tr0} -port {for.C#2_tr0}
### END MODULE 

module new "fir1:core" "orig" \
 -symlib {9ebeb784-bdb6-4647-80c7-7034dc516545-8 fir1__Fi v10} \
 -symlib {9ebeb784-bdb6-4647-80c7-7034dc516545-8 fir1__Fi v10} \
 -symlib {9ebeb784-bdb6-4647-80c7-7034dc516545-9 fir1__Fi v10} \
 -symlib {9ebeb784-bdb6-4647-80c7-7034dc516545-9 fir1__Fi v10} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-12 -attr oid 9 -attr vt d -attr @path {/fir1/fir1:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-13 -attr oid 10 -attr vt d -attr @path {/fir1/fir1:core/rst}
load portBus x:rsc.dat(31:0) input 32 {x:rsc.dat(31)} {x:rsc.dat(30)} {x:rsc.dat(29)} {x:rsc.dat(28)} {x:rsc.dat(27)} {x:rsc.dat(26)} {x:rsc.dat(25)} {x:rsc.dat(24)} {x:rsc.dat(23)} {x:rsc.dat(22)} {x:rsc.dat(21)} {x:rsc.dat(20)} {x:rsc.dat(19)} {x:rsc.dat(18)} {x:rsc.dat(17)} {x:rsc.dat(16)} {x:rsc.dat(15)} {x:rsc.dat(14)} {x:rsc.dat(13)} {x:rsc.dat(12)} {x:rsc.dat(11)} {x:rsc.dat(10)} {x:rsc.dat(9)} {x:rsc.dat(8)} {x:rsc.dat(7)} {x:rsc.dat(6)} {x:rsc.dat(5)} {x:rsc.dat(4)} {x:rsc.dat(3)} {x:rsc.dat(2)} {x:rsc.dat(1)} {x:rsc.dat(0)} -symbol left_portin noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-14 -attr oid 11 -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load port {x:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-15 -attr oid 12 -attr vt d -attr @path {/fir1/fir1:core/x:rsc.triosy.lz}
load portBus return:rsc.dat(31:0) output 32 {return:rsc.dat(31)} {return:rsc.dat(30)} {return:rsc.dat(29)} {return:rsc.dat(28)} {return:rsc.dat(27)} {return:rsc.dat(26)} {return:rsc.dat(25)} {return:rsc.dat(24)} {return:rsc.dat(23)} {return:rsc.dat(22)} {return:rsc.dat(21)} {return:rsc.dat(20)} {return:rsc.dat(19)} {return:rsc.dat(18)} {return:rsc.dat(17)} {return:rsc.dat(16)} {return:rsc.dat(15)} {return:rsc.dat(14)} {return:rsc.dat(13)} {return:rsc.dat(12)} {return:rsc.dat(11)} {return:rsc.dat(10)} {return:rsc.dat(9)} {return:rsc.dat(8)} {return:rsc.dat(7)} {return:rsc.dat(6)} {return:rsc.dat(5)} {return:rsc.dat(4)} {return:rsc.dat(3)} {return:rsc.dat(2)} {return:rsc.dat(1)} {return:rsc.dat(0)} -symbol right_portout noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-16 -attr oid 13 -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load port {return:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-17 -attr oid 14 -attr vt d -attr @path {/fir1/fir1:core/return:rsc.triosy.lz}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(1,32)" EXT boxcolor 0 \
     portBus dat input 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "ccs_ioport.ccs_out" "ccs_ioport.ccs_out(2,32)" EXT boxcolor 0 \
     portBus idat input 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \
     portBus dat output 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \

load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "cluster.ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus I_1(3:0) input 4 {I_1(3)} {I_1(2)} {I_1(1)} {I_1(0)} \
     portBus O_1(7:0) output 8 {O_1(7)} {O_1(6)} {O_1(5)} {O_1(4)} {O_1(3)} {O_1(2)} {O_1(1)} {O_1(0)} \

load symbol "cluster.ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus I_1(3:0) input 4 {I_1(3)} {I_1(2)} {I_1(1)} {I_1(0)} \
     port {O_1} output \

load symbol "nangate-45nm_beh.mgc_add(32,0,32,0,32,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(31:0) output 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "nangate-45nm_beh.mgc_mul(10,1,32,0,32,1)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(9:0) input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(31:0) output 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "fir1:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus fsm_output(6:0) output 7 {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {for.C#2_tr0} input \

load symbol "reg(32,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(31:0) input 32 {DRs(31)} {DRs(30)} {DRs(29)} {DRs(28)} {DRs(27)} {DRs(26)} {DRs(25)} {DRs(24)} {DRs(23)} {DRs(22)} {DRs(21)} {DRs(20)} {DRs(19)} {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,32)" "INTERFACE" AND boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(3:0) input 4 {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(31:0) input 32 {DRs(31)} {DRs(30)} {DRs(29)} {DRs(28)} {DRs(27)} {DRs(26)} {DRs(25)} {DRs(24)} {DRs(23)} {DRs(22)} {DRs(21)} {DRs(20)} {DRs(19)} {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(3:0) input 4 {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(16,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(31:0) input 32 {A2(31)} {A2(30)} {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(31:0) input 32 {A3(31)} {A3(30)} {A3(29)} {A3(28)} {A3(27)} {A3(26)} {A3(25)} {A3(24)} {A3(23)} {A3(22)} {A3(21)} {A3(20)} {A3(19)} {A3(18)} {A3(17)} {A3(16)} {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(31:0) input 32 {A4(31)} {A4(30)} {A4(29)} {A4(28)} {A4(27)} {A4(26)} {A4(25)} {A4(24)} {A4(23)} {A4(22)} {A4(21)} {A4(20)} {A4(19)} {A4(18)} {A4(17)} {A4(16)} {A4(15)} {A4(14)} {A4(13)} {A4(12)} {A4(11)} {A4(10)} {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(31:0) input 32 {A5(31)} {A5(30)} {A5(29)} {A5(28)} {A5(27)} {A5(26)} {A5(25)} {A5(24)} {A5(23)} {A5(22)} {A5(21)} {A5(20)} {A5(19)} {A5(18)} {A5(17)} {A5(16)} {A5(15)} {A5(14)} {A5(13)} {A5(12)} {A5(11)} {A5(10)} {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(31:0) input 32 {A6(31)} {A6(30)} {A6(29)} {A6(28)} {A6(27)} {A6(26)} {A6(25)} {A6(24)} {A6(23)} {A6(22)} {A6(21)} {A6(20)} {A6(19)} {A6(18)} {A6(17)} {A6(16)} {A6(15)} {A6(14)} {A6(13)} {A6(12)} {A6(11)} {A6(10)} {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(31:0) input 32 {A7(31)} {A7(30)} {A7(29)} {A7(28)} {A7(27)} {A7(26)} {A7(25)} {A7(24)} {A7(23)} {A7(22)} {A7(21)} {A7(20)} {A7(19)} {A7(18)} {A7(17)} {A7(16)} {A7(15)} {A7(14)} {A7(13)} {A7(12)} {A7(11)} {A7(10)} {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(31:0) input 32 {A8(31)} {A8(30)} {A8(29)} {A8(28)} {A8(27)} {A8(26)} {A8(25)} {A8(24)} {A8(23)} {A8(22)} {A8(21)} {A8(20)} {A8(19)} {A8(18)} {A8(17)} {A8(16)} {A8(15)} {A8(14)} {A8(13)} {A8(12)} {A8(11)} {A8(10)} {A8(9)} {A8(8)} {A8(7)} {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(31:0) input 32 {A9(31)} {A9(30)} {A9(29)} {A9(28)} {A9(27)} {A9(26)} {A9(25)} {A9(24)} {A9(23)} {A9(22)} {A9(21)} {A9(20)} {A9(19)} {A9(18)} {A9(17)} {A9(16)} {A9(15)} {A9(14)} {A9(13)} {A9(12)} {A9(11)} {A9(10)} {A9(9)} {A9(8)} {A9(7)} {A9(6)} {A9(5)} {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(31:0) input 32 {A10(31)} {A10(30)} {A10(29)} {A10(28)} {A10(27)} {A10(26)} {A10(25)} {A10(24)} {A10(23)} {A10(22)} {A10(21)} {A10(20)} {A10(19)} {A10(18)} {A10(17)} {A10(16)} {A10(15)} {A10(14)} {A10(13)} {A10(12)} {A10(11)} {A10(10)} {A10(9)} {A10(8)} {A10(7)} {A10(6)} {A10(5)} {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(31:0) input 32 {A11(31)} {A11(30)} {A11(29)} {A11(28)} {A11(27)} {A11(26)} {A11(25)} {A11(24)} {A11(23)} {A11(22)} {A11(21)} {A11(20)} {A11(19)} {A11(18)} {A11(17)} {A11(16)} {A11(15)} {A11(14)} {A11(13)} {A11(12)} {A11(11)} {A11(10)} {A11(9)} {A11(8)} {A11(7)} {A11(6)} {A11(5)} {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(31:0) input 32 {A12(31)} {A12(30)} {A12(29)} {A12(28)} {A12(27)} {A12(26)} {A12(25)} {A12(24)} {A12(23)} {A12(22)} {A12(21)} {A12(20)} {A12(19)} {A12(18)} {A12(17)} {A12(16)} {A12(15)} {A12(14)} {A12(13)} {A12(12)} {A12(11)} {A12(10)} {A12(9)} {A12(8)} {A12(7)} {A12(6)} {A12(5)} {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(31:0) input 32 {A13(31)} {A13(30)} {A13(29)} {A13(28)} {A13(27)} {A13(26)} {A13(25)} {A13(24)} {A13(23)} {A13(22)} {A13(21)} {A13(20)} {A13(19)} {A13(18)} {A13(17)} {A13(16)} {A13(15)} {A13(14)} {A13(13)} {A13(12)} {A13(11)} {A13(10)} {A13(9)} {A13(8)} {A13(7)} {A13(6)} {A13(5)} {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(31:0) input 32 {A14(31)} {A14(30)} {A14(29)} {A14(28)} {A14(27)} {A14(26)} {A14(25)} {A14(24)} {A14(23)} {A14(22)} {A14(21)} {A14(20)} {A14(19)} {A14(18)} {A14(17)} {A14(16)} {A14(15)} {A14(14)} {A14(13)} {A14(12)} {A14(11)} {A14(10)} {A14(9)} {A14(8)} {A14(7)} {A14(6)} {A14(5)} {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(31:0) input 32 {A15(31)} {A15(30)} {A15(29)} {A15(28)} {A15(27)} {A15(26)} {A15(25)} {A15(24)} {A15(23)} {A15(22)} {A15(21)} {A15(20)} {A15(19)} {A15(18)} {A15(17)} {A15(16)} {A15(15)} {A15(14)} {A15(13)} {A15(12)} {A15(11)} {A15(10)} {A15(9)} {A15(8)} {A15(7)} {A15(6)} {A15(5)} {A15(4)} {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus S(3:0) input.top 4 {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,1,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {x:rsci.idat(0)} -attr vt d
load net {x:rsci.idat(1)} -attr vt d
load net {x:rsci.idat(2)} -attr vt d
load net {x:rsci.idat(3)} -attr vt d
load net {x:rsci.idat(4)} -attr vt d
load net {x:rsci.idat(5)} -attr vt d
load net {x:rsci.idat(6)} -attr vt d
load net {x:rsci.idat(7)} -attr vt d
load net {x:rsci.idat(8)} -attr vt d
load net {x:rsci.idat(9)} -attr vt d
load net {x:rsci.idat(10)} -attr vt d
load net {x:rsci.idat(11)} -attr vt d
load net {x:rsci.idat(12)} -attr vt d
load net {x:rsci.idat(13)} -attr vt d
load net {x:rsci.idat(14)} -attr vt d
load net {x:rsci.idat(15)} -attr vt d
load net {x:rsci.idat(16)} -attr vt d
load net {x:rsci.idat(17)} -attr vt d
load net {x:rsci.idat(18)} -attr vt d
load net {x:rsci.idat(19)} -attr vt d
load net {x:rsci.idat(20)} -attr vt d
load net {x:rsci.idat(21)} -attr vt d
load net {x:rsci.idat(22)} -attr vt d
load net {x:rsci.idat(23)} -attr vt d
load net {x:rsci.idat(24)} -attr vt d
load net {x:rsci.idat(25)} -attr vt d
load net {x:rsci.idat(26)} -attr vt d
load net {x:rsci.idat(27)} -attr vt d
load net {x:rsci.idat(28)} -attr vt d
load net {x:rsci.idat(29)} -attr vt d
load net {x:rsci.idat(30)} -attr vt d
load net {x:rsci.idat(31)} -attr vt d
load netBundle {x:rsci.idat} 32 {x:rsci.idat(0)} {x:rsci.idat(1)} {x:rsci.idat(2)} {x:rsci.idat(3)} {x:rsci.idat(4)} {x:rsci.idat(5)} {x:rsci.idat(6)} {x:rsci.idat(7)} {x:rsci.idat(8)} {x:rsci.idat(9)} {x:rsci.idat(10)} {x:rsci.idat(11)} {x:rsci.idat(12)} {x:rsci.idat(13)} {x:rsci.idat(14)} {x:rsci.idat(15)} {x:rsci.idat(16)} {x:rsci.idat(17)} {x:rsci.idat(18)} {x:rsci.idat(19)} {x:rsci.idat(20)} {x:rsci.idat(21)} {x:rsci.idat(22)} {x:rsci.idat(23)} {x:rsci.idat(24)} {x:rsci.idat(25)} {x:rsci.idat(26)} {x:rsci.idat(27)} {x:rsci.idat(28)} {x:rsci.idat(29)} {x:rsci.idat(30)} {x:rsci.idat(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-18 -attr oid 15 -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {return:rsci.idat(0)} -attr vt d
load net {return:rsci.idat(1)} -attr vt d
load net {return:rsci.idat(2)} -attr vt d
load net {return:rsci.idat(3)} -attr vt d
load net {return:rsci.idat(4)} -attr vt d
load net {return:rsci.idat(5)} -attr vt d
load net {return:rsci.idat(6)} -attr vt d
load net {return:rsci.idat(7)} -attr vt d
load net {return:rsci.idat(8)} -attr vt d
load net {return:rsci.idat(9)} -attr vt d
load net {return:rsci.idat(10)} -attr vt d
load net {return:rsci.idat(11)} -attr vt d
load net {return:rsci.idat(12)} -attr vt d
load net {return:rsci.idat(13)} -attr vt d
load net {return:rsci.idat(14)} -attr vt d
load net {return:rsci.idat(15)} -attr vt d
load net {return:rsci.idat(16)} -attr vt d
load net {return:rsci.idat(17)} -attr vt d
load net {return:rsci.idat(18)} -attr vt d
load net {return:rsci.idat(19)} -attr vt d
load net {return:rsci.idat(20)} -attr vt d
load net {return:rsci.idat(21)} -attr vt d
load net {return:rsci.idat(22)} -attr vt d
load net {return:rsci.idat(23)} -attr vt d
load net {return:rsci.idat(24)} -attr vt d
load net {return:rsci.idat(25)} -attr vt d
load net {return:rsci.idat(26)} -attr vt d
load net {return:rsci.idat(27)} -attr vt d
load net {return:rsci.idat(28)} -attr vt d
load net {return:rsci.idat(29)} -attr vt d
load net {return:rsci.idat(30)} -attr vt d
load net {return:rsci.idat(31)} -attr vt d
load netBundle {return:rsci.idat} 32 {return:rsci.idat(0)} {return:rsci.idat(1)} {return:rsci.idat(2)} {return:rsci.idat(3)} {return:rsci.idat(4)} {return:rsci.idat(5)} {return:rsci.idat(6)} {return:rsci.idat(7)} {return:rsci.idat(8)} {return:rsci.idat(9)} {return:rsci.idat(10)} {return:rsci.idat(11)} {return:rsci.idat(12)} {return:rsci.idat(13)} {return:rsci.idat(14)} {return:rsci.idat(15)} {return:rsci.idat(16)} {return:rsci.idat(17)} {return:rsci.idat(18)} {return:rsci.idat(19)} {return:rsci.idat(20)} {return:rsci.idat(21)} {return:rsci.idat(22)} {return:rsci.idat(23)} {return:rsci.idat(24)} {return:rsci.idat(25)} {return:rsci.idat(26)} {return:rsci.idat(27)} {return:rsci.idat(28)} {return:rsci.idat(29)} {return:rsci.idat(30)} {return:rsci.idat(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-19 -attr oid 16 -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {i(3:0).sva(0)} -attr vt d
load net {i(3:0).sva(1)} -attr vt d
load net {i(3:0).sva(2)} -attr vt d
load net {i(3:0).sva(3)} -attr vt d
load netBundle {i(3:0).sva} 4 {i(3:0).sva(0)} {i(3:0).sva(1)} {i(3:0).sva(2)} {i(3:0).sva(3)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-20 -attr oid 17 -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load net {z.out(11)} -attr vt d
load net {z.out(12)} -attr vt d
load net {z.out(13)} -attr vt d
load net {z.out(14)} -attr vt d
load net {z.out(15)} -attr vt d
load net {z.out(16)} -attr vt d
load net {z.out(17)} -attr vt d
load net {z.out(18)} -attr vt d
load net {z.out(19)} -attr vt d
load net {z.out(20)} -attr vt d
load net {z.out(21)} -attr vt d
load net {z.out(22)} -attr vt d
load net {z.out(23)} -attr vt d
load net {z.out(24)} -attr vt d
load net {z.out(25)} -attr vt d
load net {z.out(26)} -attr vt d
load net {z.out(27)} -attr vt d
load net {z.out(28)} -attr vt d
load net {z.out(29)} -attr vt d
load net {z.out(30)} -attr vt d
load net {z.out(31)} -attr vt d
load netBundle {z.out} 32 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} {z.out(11)} {z.out(12)} {z.out(13)} {z.out(14)} {z.out(15)} {z.out(16)} {z.out(17)} {z.out(18)} {z.out(19)} {z.out(20)} {z.out(21)} {z.out(22)} {z.out(23)} {z.out(24)} {z.out(25)} {z.out(26)} {z.out(27)} {z.out(28)} {z.out(29)} {z.out(30)} {z.out(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-21 -attr oid 18 -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load net {z.out#1(10)} -attr vt d
load net {z.out#1(11)} -attr vt d
load net {z.out#1(12)} -attr vt d
load net {z.out#1(13)} -attr vt d
load net {z.out#1(14)} -attr vt d
load net {z.out#1(15)} -attr vt d
load net {z.out#1(16)} -attr vt d
load net {z.out#1(17)} -attr vt d
load net {z.out#1(18)} -attr vt d
load net {z.out#1(19)} -attr vt d
load net {z.out#1(20)} -attr vt d
load net {z.out#1(21)} -attr vt d
load net {z.out#1(22)} -attr vt d
load net {z.out#1(23)} -attr vt d
load net {z.out#1(24)} -attr vt d
load net {z.out#1(25)} -attr vt d
load net {z.out#1(26)} -attr vt d
load net {z.out#1(27)} -attr vt d
load net {z.out#1(28)} -attr vt d
load net {z.out#1(29)} -attr vt d
load net {z.out#1(30)} -attr vt d
load net {z.out#1(31)} -attr vt d
load netBundle {z.out#1} 32 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} {z.out#1(10)} {z.out#1(11)} {z.out#1(12)} {z.out#1(13)} {z.out#1(14)} {z.out#1(15)} {z.out#1(16)} {z.out#1(17)} {z.out#1(18)} {z.out#1(19)} {z.out#1(20)} {z.out#1(21)} {z.out#1(22)} {z.out#1(23)} {z.out#1(24)} {z.out#1(25)} {z.out#1(26)} {z.out#1(27)} {z.out#1(28)} {z.out#1(29)} {z.out#1(30)} {z.out#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-22 -attr oid 19 -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {shift_reg(5).sva(0)} -attr vt d
load net {shift_reg(5).sva(1)} -attr vt d
load net {shift_reg(5).sva(2)} -attr vt d
load net {shift_reg(5).sva(3)} -attr vt d
load net {shift_reg(5).sva(4)} -attr vt d
load net {shift_reg(5).sva(5)} -attr vt d
load net {shift_reg(5).sva(6)} -attr vt d
load net {shift_reg(5).sva(7)} -attr vt d
load net {shift_reg(5).sva(8)} -attr vt d
load net {shift_reg(5).sva(9)} -attr vt d
load net {shift_reg(5).sva(10)} -attr vt d
load net {shift_reg(5).sva(11)} -attr vt d
load net {shift_reg(5).sva(12)} -attr vt d
load net {shift_reg(5).sva(13)} -attr vt d
load net {shift_reg(5).sva(14)} -attr vt d
load net {shift_reg(5).sva(15)} -attr vt d
load net {shift_reg(5).sva(16)} -attr vt d
load net {shift_reg(5).sva(17)} -attr vt d
load net {shift_reg(5).sva(18)} -attr vt d
load net {shift_reg(5).sva(19)} -attr vt d
load net {shift_reg(5).sva(20)} -attr vt d
load net {shift_reg(5).sva(21)} -attr vt d
load net {shift_reg(5).sva(22)} -attr vt d
load net {shift_reg(5).sva(23)} -attr vt d
load net {shift_reg(5).sva(24)} -attr vt d
load net {shift_reg(5).sva(25)} -attr vt d
load net {shift_reg(5).sva(26)} -attr vt d
load net {shift_reg(5).sva(27)} -attr vt d
load net {shift_reg(5).sva(28)} -attr vt d
load net {shift_reg(5).sva(29)} -attr vt d
load net {shift_reg(5).sva(30)} -attr vt d
load net {shift_reg(5).sva(31)} -attr vt d
load netBundle {shift_reg(5).sva} 32 {shift_reg(5).sva(0)} {shift_reg(5).sva(1)} {shift_reg(5).sva(2)} {shift_reg(5).sva(3)} {shift_reg(5).sva(4)} {shift_reg(5).sva(5)} {shift_reg(5).sva(6)} {shift_reg(5).sva(7)} {shift_reg(5).sva(8)} {shift_reg(5).sva(9)} {shift_reg(5).sva(10)} {shift_reg(5).sva(11)} {shift_reg(5).sva(12)} {shift_reg(5).sva(13)} {shift_reg(5).sva(14)} {shift_reg(5).sva(15)} {shift_reg(5).sva(16)} {shift_reg(5).sva(17)} {shift_reg(5).sva(18)} {shift_reg(5).sva(19)} {shift_reg(5).sva(20)} {shift_reg(5).sva(21)} {shift_reg(5).sva(22)} {shift_reg(5).sva(23)} {shift_reg(5).sva(24)} {shift_reg(5).sva(25)} {shift_reg(5).sva(26)} {shift_reg(5).sva(27)} {shift_reg(5).sva(28)} {shift_reg(5).sva(29)} {shift_reg(5).sva(30)} {shift_reg(5).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-23 -attr oid 20 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(4).sva(0)} -attr vt d
load net {shift_reg(4).sva(1)} -attr vt d
load net {shift_reg(4).sva(2)} -attr vt d
load net {shift_reg(4).sva(3)} -attr vt d
load net {shift_reg(4).sva(4)} -attr vt d
load net {shift_reg(4).sva(5)} -attr vt d
load net {shift_reg(4).sva(6)} -attr vt d
load net {shift_reg(4).sva(7)} -attr vt d
load net {shift_reg(4).sva(8)} -attr vt d
load net {shift_reg(4).sva(9)} -attr vt d
load net {shift_reg(4).sva(10)} -attr vt d
load net {shift_reg(4).sva(11)} -attr vt d
load net {shift_reg(4).sva(12)} -attr vt d
load net {shift_reg(4).sva(13)} -attr vt d
load net {shift_reg(4).sva(14)} -attr vt d
load net {shift_reg(4).sva(15)} -attr vt d
load net {shift_reg(4).sva(16)} -attr vt d
load net {shift_reg(4).sva(17)} -attr vt d
load net {shift_reg(4).sva(18)} -attr vt d
load net {shift_reg(4).sva(19)} -attr vt d
load net {shift_reg(4).sva(20)} -attr vt d
load net {shift_reg(4).sva(21)} -attr vt d
load net {shift_reg(4).sva(22)} -attr vt d
load net {shift_reg(4).sva(23)} -attr vt d
load net {shift_reg(4).sva(24)} -attr vt d
load net {shift_reg(4).sva(25)} -attr vt d
load net {shift_reg(4).sva(26)} -attr vt d
load net {shift_reg(4).sva(27)} -attr vt d
load net {shift_reg(4).sva(28)} -attr vt d
load net {shift_reg(4).sva(29)} -attr vt d
load net {shift_reg(4).sva(30)} -attr vt d
load net {shift_reg(4).sva(31)} -attr vt d
load netBundle {shift_reg(4).sva} 32 {shift_reg(4).sva(0)} {shift_reg(4).sva(1)} {shift_reg(4).sva(2)} {shift_reg(4).sva(3)} {shift_reg(4).sva(4)} {shift_reg(4).sva(5)} {shift_reg(4).sva(6)} {shift_reg(4).sva(7)} {shift_reg(4).sva(8)} {shift_reg(4).sva(9)} {shift_reg(4).sva(10)} {shift_reg(4).sva(11)} {shift_reg(4).sva(12)} {shift_reg(4).sva(13)} {shift_reg(4).sva(14)} {shift_reg(4).sva(15)} {shift_reg(4).sva(16)} {shift_reg(4).sva(17)} {shift_reg(4).sva(18)} {shift_reg(4).sva(19)} {shift_reg(4).sva(20)} {shift_reg(4).sva(21)} {shift_reg(4).sva(22)} {shift_reg(4).sva(23)} {shift_reg(4).sva(24)} {shift_reg(4).sva(25)} {shift_reg(4).sva(26)} {shift_reg(4).sva(27)} {shift_reg(4).sva(28)} {shift_reg(4).sva(29)} {shift_reg(4).sva(30)} {shift_reg(4).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-24 -attr oid 21 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(6).sva(0)} -attr vt d
load net {shift_reg(6).sva(1)} -attr vt d
load net {shift_reg(6).sva(2)} -attr vt d
load net {shift_reg(6).sva(3)} -attr vt d
load net {shift_reg(6).sva(4)} -attr vt d
load net {shift_reg(6).sva(5)} -attr vt d
load net {shift_reg(6).sva(6)} -attr vt d
load net {shift_reg(6).sva(7)} -attr vt d
load net {shift_reg(6).sva(8)} -attr vt d
load net {shift_reg(6).sva(9)} -attr vt d
load net {shift_reg(6).sva(10)} -attr vt d
load net {shift_reg(6).sva(11)} -attr vt d
load net {shift_reg(6).sva(12)} -attr vt d
load net {shift_reg(6).sva(13)} -attr vt d
load net {shift_reg(6).sva(14)} -attr vt d
load net {shift_reg(6).sva(15)} -attr vt d
load net {shift_reg(6).sva(16)} -attr vt d
load net {shift_reg(6).sva(17)} -attr vt d
load net {shift_reg(6).sva(18)} -attr vt d
load net {shift_reg(6).sva(19)} -attr vt d
load net {shift_reg(6).sva(20)} -attr vt d
load net {shift_reg(6).sva(21)} -attr vt d
load net {shift_reg(6).sva(22)} -attr vt d
load net {shift_reg(6).sva(23)} -attr vt d
load net {shift_reg(6).sva(24)} -attr vt d
load net {shift_reg(6).sva(25)} -attr vt d
load net {shift_reg(6).sva(26)} -attr vt d
load net {shift_reg(6).sva(27)} -attr vt d
load net {shift_reg(6).sva(28)} -attr vt d
load net {shift_reg(6).sva(29)} -attr vt d
load net {shift_reg(6).sva(30)} -attr vt d
load net {shift_reg(6).sva(31)} -attr vt d
load netBundle {shift_reg(6).sva} 32 {shift_reg(6).sva(0)} {shift_reg(6).sva(1)} {shift_reg(6).sva(2)} {shift_reg(6).sva(3)} {shift_reg(6).sva(4)} {shift_reg(6).sva(5)} {shift_reg(6).sva(6)} {shift_reg(6).sva(7)} {shift_reg(6).sva(8)} {shift_reg(6).sva(9)} {shift_reg(6).sva(10)} {shift_reg(6).sva(11)} {shift_reg(6).sva(12)} {shift_reg(6).sva(13)} {shift_reg(6).sva(14)} {shift_reg(6).sva(15)} {shift_reg(6).sva(16)} {shift_reg(6).sva(17)} {shift_reg(6).sva(18)} {shift_reg(6).sva(19)} {shift_reg(6).sva(20)} {shift_reg(6).sva(21)} {shift_reg(6).sva(22)} {shift_reg(6).sva(23)} {shift_reg(6).sva(24)} {shift_reg(6).sva(25)} {shift_reg(6).sva(26)} {shift_reg(6).sva(27)} {shift_reg(6).sva(28)} {shift_reg(6).sva(29)} {shift_reg(6).sva(30)} {shift_reg(6).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-25 -attr oid 22 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(3).sva(0)} -attr vt d
load net {shift_reg(3).sva(1)} -attr vt d
load net {shift_reg(3).sva(2)} -attr vt d
load net {shift_reg(3).sva(3)} -attr vt d
load net {shift_reg(3).sva(4)} -attr vt d
load net {shift_reg(3).sva(5)} -attr vt d
load net {shift_reg(3).sva(6)} -attr vt d
load net {shift_reg(3).sva(7)} -attr vt d
load net {shift_reg(3).sva(8)} -attr vt d
load net {shift_reg(3).sva(9)} -attr vt d
load net {shift_reg(3).sva(10)} -attr vt d
load net {shift_reg(3).sva(11)} -attr vt d
load net {shift_reg(3).sva(12)} -attr vt d
load net {shift_reg(3).sva(13)} -attr vt d
load net {shift_reg(3).sva(14)} -attr vt d
load net {shift_reg(3).sva(15)} -attr vt d
load net {shift_reg(3).sva(16)} -attr vt d
load net {shift_reg(3).sva(17)} -attr vt d
load net {shift_reg(3).sva(18)} -attr vt d
load net {shift_reg(3).sva(19)} -attr vt d
load net {shift_reg(3).sva(20)} -attr vt d
load net {shift_reg(3).sva(21)} -attr vt d
load net {shift_reg(3).sva(22)} -attr vt d
load net {shift_reg(3).sva(23)} -attr vt d
load net {shift_reg(3).sva(24)} -attr vt d
load net {shift_reg(3).sva(25)} -attr vt d
load net {shift_reg(3).sva(26)} -attr vt d
load net {shift_reg(3).sva(27)} -attr vt d
load net {shift_reg(3).sva(28)} -attr vt d
load net {shift_reg(3).sva(29)} -attr vt d
load net {shift_reg(3).sva(30)} -attr vt d
load net {shift_reg(3).sva(31)} -attr vt d
load netBundle {shift_reg(3).sva} 32 {shift_reg(3).sva(0)} {shift_reg(3).sva(1)} {shift_reg(3).sva(2)} {shift_reg(3).sva(3)} {shift_reg(3).sva(4)} {shift_reg(3).sva(5)} {shift_reg(3).sva(6)} {shift_reg(3).sva(7)} {shift_reg(3).sva(8)} {shift_reg(3).sva(9)} {shift_reg(3).sva(10)} {shift_reg(3).sva(11)} {shift_reg(3).sva(12)} {shift_reg(3).sva(13)} {shift_reg(3).sva(14)} {shift_reg(3).sva(15)} {shift_reg(3).sva(16)} {shift_reg(3).sva(17)} {shift_reg(3).sva(18)} {shift_reg(3).sva(19)} {shift_reg(3).sva(20)} {shift_reg(3).sva(21)} {shift_reg(3).sva(22)} {shift_reg(3).sva(23)} {shift_reg(3).sva(24)} {shift_reg(3).sva(25)} {shift_reg(3).sva(26)} {shift_reg(3).sva(27)} {shift_reg(3).sva(28)} {shift_reg(3).sva(29)} {shift_reg(3).sva(30)} {shift_reg(3).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-26 -attr oid 23 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(7).sva(0)} -attr vt d
load net {shift_reg(7).sva(1)} -attr vt d
load net {shift_reg(7).sva(2)} -attr vt d
load net {shift_reg(7).sva(3)} -attr vt d
load net {shift_reg(7).sva(4)} -attr vt d
load net {shift_reg(7).sva(5)} -attr vt d
load net {shift_reg(7).sva(6)} -attr vt d
load net {shift_reg(7).sva(7)} -attr vt d
load net {shift_reg(7).sva(8)} -attr vt d
load net {shift_reg(7).sva(9)} -attr vt d
load net {shift_reg(7).sva(10)} -attr vt d
load net {shift_reg(7).sva(11)} -attr vt d
load net {shift_reg(7).sva(12)} -attr vt d
load net {shift_reg(7).sva(13)} -attr vt d
load net {shift_reg(7).sva(14)} -attr vt d
load net {shift_reg(7).sva(15)} -attr vt d
load net {shift_reg(7).sva(16)} -attr vt d
load net {shift_reg(7).sva(17)} -attr vt d
load net {shift_reg(7).sva(18)} -attr vt d
load net {shift_reg(7).sva(19)} -attr vt d
load net {shift_reg(7).sva(20)} -attr vt d
load net {shift_reg(7).sva(21)} -attr vt d
load net {shift_reg(7).sva(22)} -attr vt d
load net {shift_reg(7).sva(23)} -attr vt d
load net {shift_reg(7).sva(24)} -attr vt d
load net {shift_reg(7).sva(25)} -attr vt d
load net {shift_reg(7).sva(26)} -attr vt d
load net {shift_reg(7).sva(27)} -attr vt d
load net {shift_reg(7).sva(28)} -attr vt d
load net {shift_reg(7).sva(29)} -attr vt d
load net {shift_reg(7).sva(30)} -attr vt d
load net {shift_reg(7).sva(31)} -attr vt d
load netBundle {shift_reg(7).sva} 32 {shift_reg(7).sva(0)} {shift_reg(7).sva(1)} {shift_reg(7).sva(2)} {shift_reg(7).sva(3)} {shift_reg(7).sva(4)} {shift_reg(7).sva(5)} {shift_reg(7).sva(6)} {shift_reg(7).sva(7)} {shift_reg(7).sva(8)} {shift_reg(7).sva(9)} {shift_reg(7).sva(10)} {shift_reg(7).sva(11)} {shift_reg(7).sva(12)} {shift_reg(7).sva(13)} {shift_reg(7).sva(14)} {shift_reg(7).sva(15)} {shift_reg(7).sva(16)} {shift_reg(7).sva(17)} {shift_reg(7).sva(18)} {shift_reg(7).sva(19)} {shift_reg(7).sva(20)} {shift_reg(7).sva(21)} {shift_reg(7).sva(22)} {shift_reg(7).sva(23)} {shift_reg(7).sva(24)} {shift_reg(7).sva(25)} {shift_reg(7).sva(26)} {shift_reg(7).sva(27)} {shift_reg(7).sva(28)} {shift_reg(7).sva(29)} {shift_reg(7).sva(30)} {shift_reg(7).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-27 -attr oid 24 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(2).sva(0)} -attr vt d
load net {shift_reg(2).sva(1)} -attr vt d
load net {shift_reg(2).sva(2)} -attr vt d
load net {shift_reg(2).sva(3)} -attr vt d
load net {shift_reg(2).sva(4)} -attr vt d
load net {shift_reg(2).sva(5)} -attr vt d
load net {shift_reg(2).sva(6)} -attr vt d
load net {shift_reg(2).sva(7)} -attr vt d
load net {shift_reg(2).sva(8)} -attr vt d
load net {shift_reg(2).sva(9)} -attr vt d
load net {shift_reg(2).sva(10)} -attr vt d
load net {shift_reg(2).sva(11)} -attr vt d
load net {shift_reg(2).sva(12)} -attr vt d
load net {shift_reg(2).sva(13)} -attr vt d
load net {shift_reg(2).sva(14)} -attr vt d
load net {shift_reg(2).sva(15)} -attr vt d
load net {shift_reg(2).sva(16)} -attr vt d
load net {shift_reg(2).sva(17)} -attr vt d
load net {shift_reg(2).sva(18)} -attr vt d
load net {shift_reg(2).sva(19)} -attr vt d
load net {shift_reg(2).sva(20)} -attr vt d
load net {shift_reg(2).sva(21)} -attr vt d
load net {shift_reg(2).sva(22)} -attr vt d
load net {shift_reg(2).sva(23)} -attr vt d
load net {shift_reg(2).sva(24)} -attr vt d
load net {shift_reg(2).sva(25)} -attr vt d
load net {shift_reg(2).sva(26)} -attr vt d
load net {shift_reg(2).sva(27)} -attr vt d
load net {shift_reg(2).sva(28)} -attr vt d
load net {shift_reg(2).sva(29)} -attr vt d
load net {shift_reg(2).sva(30)} -attr vt d
load net {shift_reg(2).sva(31)} -attr vt d
load netBundle {shift_reg(2).sva} 32 {shift_reg(2).sva(0)} {shift_reg(2).sva(1)} {shift_reg(2).sva(2)} {shift_reg(2).sva(3)} {shift_reg(2).sva(4)} {shift_reg(2).sva(5)} {shift_reg(2).sva(6)} {shift_reg(2).sva(7)} {shift_reg(2).sva(8)} {shift_reg(2).sva(9)} {shift_reg(2).sva(10)} {shift_reg(2).sva(11)} {shift_reg(2).sva(12)} {shift_reg(2).sva(13)} {shift_reg(2).sva(14)} {shift_reg(2).sva(15)} {shift_reg(2).sva(16)} {shift_reg(2).sva(17)} {shift_reg(2).sva(18)} {shift_reg(2).sva(19)} {shift_reg(2).sva(20)} {shift_reg(2).sva(21)} {shift_reg(2).sva(22)} {shift_reg(2).sva(23)} {shift_reg(2).sva(24)} {shift_reg(2).sva(25)} {shift_reg(2).sva(26)} {shift_reg(2).sva(27)} {shift_reg(2).sva(28)} {shift_reg(2).sva(29)} {shift_reg(2).sva(30)} {shift_reg(2).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-28 -attr oid 25 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(8).sva(0)} -attr vt d
load net {shift_reg(8).sva(1)} -attr vt d
load net {shift_reg(8).sva(2)} -attr vt d
load net {shift_reg(8).sva(3)} -attr vt d
load net {shift_reg(8).sva(4)} -attr vt d
load net {shift_reg(8).sva(5)} -attr vt d
load net {shift_reg(8).sva(6)} -attr vt d
load net {shift_reg(8).sva(7)} -attr vt d
load net {shift_reg(8).sva(8)} -attr vt d
load net {shift_reg(8).sva(9)} -attr vt d
load net {shift_reg(8).sva(10)} -attr vt d
load net {shift_reg(8).sva(11)} -attr vt d
load net {shift_reg(8).sva(12)} -attr vt d
load net {shift_reg(8).sva(13)} -attr vt d
load net {shift_reg(8).sva(14)} -attr vt d
load net {shift_reg(8).sva(15)} -attr vt d
load net {shift_reg(8).sva(16)} -attr vt d
load net {shift_reg(8).sva(17)} -attr vt d
load net {shift_reg(8).sva(18)} -attr vt d
load net {shift_reg(8).sva(19)} -attr vt d
load net {shift_reg(8).sva(20)} -attr vt d
load net {shift_reg(8).sva(21)} -attr vt d
load net {shift_reg(8).sva(22)} -attr vt d
load net {shift_reg(8).sva(23)} -attr vt d
load net {shift_reg(8).sva(24)} -attr vt d
load net {shift_reg(8).sva(25)} -attr vt d
load net {shift_reg(8).sva(26)} -attr vt d
load net {shift_reg(8).sva(27)} -attr vt d
load net {shift_reg(8).sva(28)} -attr vt d
load net {shift_reg(8).sva(29)} -attr vt d
load net {shift_reg(8).sva(30)} -attr vt d
load net {shift_reg(8).sva(31)} -attr vt d
load netBundle {shift_reg(8).sva} 32 {shift_reg(8).sva(0)} {shift_reg(8).sva(1)} {shift_reg(8).sva(2)} {shift_reg(8).sva(3)} {shift_reg(8).sva(4)} {shift_reg(8).sva(5)} {shift_reg(8).sva(6)} {shift_reg(8).sva(7)} {shift_reg(8).sva(8)} {shift_reg(8).sva(9)} {shift_reg(8).sva(10)} {shift_reg(8).sva(11)} {shift_reg(8).sva(12)} {shift_reg(8).sva(13)} {shift_reg(8).sva(14)} {shift_reg(8).sva(15)} {shift_reg(8).sva(16)} {shift_reg(8).sva(17)} {shift_reg(8).sva(18)} {shift_reg(8).sva(19)} {shift_reg(8).sva(20)} {shift_reg(8).sva(21)} {shift_reg(8).sva(22)} {shift_reg(8).sva(23)} {shift_reg(8).sva(24)} {shift_reg(8).sva(25)} {shift_reg(8).sva(26)} {shift_reg(8).sva(27)} {shift_reg(8).sva(28)} {shift_reg(8).sva(29)} {shift_reg(8).sva(30)} {shift_reg(8).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-29 -attr oid 26 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(1).sva(0)} -attr vt d
load net {shift_reg(1).sva(1)} -attr vt d
load net {shift_reg(1).sva(2)} -attr vt d
load net {shift_reg(1).sva(3)} -attr vt d
load net {shift_reg(1).sva(4)} -attr vt d
load net {shift_reg(1).sva(5)} -attr vt d
load net {shift_reg(1).sva(6)} -attr vt d
load net {shift_reg(1).sva(7)} -attr vt d
load net {shift_reg(1).sva(8)} -attr vt d
load net {shift_reg(1).sva(9)} -attr vt d
load net {shift_reg(1).sva(10)} -attr vt d
load net {shift_reg(1).sva(11)} -attr vt d
load net {shift_reg(1).sva(12)} -attr vt d
load net {shift_reg(1).sva(13)} -attr vt d
load net {shift_reg(1).sva(14)} -attr vt d
load net {shift_reg(1).sva(15)} -attr vt d
load net {shift_reg(1).sva(16)} -attr vt d
load net {shift_reg(1).sva(17)} -attr vt d
load net {shift_reg(1).sva(18)} -attr vt d
load net {shift_reg(1).sva(19)} -attr vt d
load net {shift_reg(1).sva(20)} -attr vt d
load net {shift_reg(1).sva(21)} -attr vt d
load net {shift_reg(1).sva(22)} -attr vt d
load net {shift_reg(1).sva(23)} -attr vt d
load net {shift_reg(1).sva(24)} -attr vt d
load net {shift_reg(1).sva(25)} -attr vt d
load net {shift_reg(1).sva(26)} -attr vt d
load net {shift_reg(1).sva(27)} -attr vt d
load net {shift_reg(1).sva(28)} -attr vt d
load net {shift_reg(1).sva(29)} -attr vt d
load net {shift_reg(1).sva(30)} -attr vt d
load net {shift_reg(1).sva(31)} -attr vt d
load netBundle {shift_reg(1).sva} 32 {shift_reg(1).sva(0)} {shift_reg(1).sva(1)} {shift_reg(1).sva(2)} {shift_reg(1).sva(3)} {shift_reg(1).sva(4)} {shift_reg(1).sva(5)} {shift_reg(1).sva(6)} {shift_reg(1).sva(7)} {shift_reg(1).sva(8)} {shift_reg(1).sva(9)} {shift_reg(1).sva(10)} {shift_reg(1).sva(11)} {shift_reg(1).sva(12)} {shift_reg(1).sva(13)} {shift_reg(1).sva(14)} {shift_reg(1).sva(15)} {shift_reg(1).sva(16)} {shift_reg(1).sva(17)} {shift_reg(1).sva(18)} {shift_reg(1).sva(19)} {shift_reg(1).sva(20)} {shift_reg(1).sva(21)} {shift_reg(1).sva(22)} {shift_reg(1).sva(23)} {shift_reg(1).sva(24)} {shift_reg(1).sva(25)} {shift_reg(1).sva(26)} {shift_reg(1).sva(27)} {shift_reg(1).sva(28)} {shift_reg(1).sva(29)} {shift_reg(1).sva(30)} {shift_reg(1).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-30 -attr oid 27 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(9).sva(0)} -attr vt d
load net {shift_reg(9).sva(1)} -attr vt d
load net {shift_reg(9).sva(2)} -attr vt d
load net {shift_reg(9).sva(3)} -attr vt d
load net {shift_reg(9).sva(4)} -attr vt d
load net {shift_reg(9).sva(5)} -attr vt d
load net {shift_reg(9).sva(6)} -attr vt d
load net {shift_reg(9).sva(7)} -attr vt d
load net {shift_reg(9).sva(8)} -attr vt d
load net {shift_reg(9).sva(9)} -attr vt d
load net {shift_reg(9).sva(10)} -attr vt d
load net {shift_reg(9).sva(11)} -attr vt d
load net {shift_reg(9).sva(12)} -attr vt d
load net {shift_reg(9).sva(13)} -attr vt d
load net {shift_reg(9).sva(14)} -attr vt d
load net {shift_reg(9).sva(15)} -attr vt d
load net {shift_reg(9).sva(16)} -attr vt d
load net {shift_reg(9).sva(17)} -attr vt d
load net {shift_reg(9).sva(18)} -attr vt d
load net {shift_reg(9).sva(19)} -attr vt d
load net {shift_reg(9).sva(20)} -attr vt d
load net {shift_reg(9).sva(21)} -attr vt d
load net {shift_reg(9).sva(22)} -attr vt d
load net {shift_reg(9).sva(23)} -attr vt d
load net {shift_reg(9).sva(24)} -attr vt d
load net {shift_reg(9).sva(25)} -attr vt d
load net {shift_reg(9).sva(26)} -attr vt d
load net {shift_reg(9).sva(27)} -attr vt d
load net {shift_reg(9).sva(28)} -attr vt d
load net {shift_reg(9).sva(29)} -attr vt d
load net {shift_reg(9).sva(30)} -attr vt d
load net {shift_reg(9).sva(31)} -attr vt d
load netBundle {shift_reg(9).sva} 32 {shift_reg(9).sva(0)} {shift_reg(9).sva(1)} {shift_reg(9).sva(2)} {shift_reg(9).sva(3)} {shift_reg(9).sva(4)} {shift_reg(9).sva(5)} {shift_reg(9).sva(6)} {shift_reg(9).sva(7)} {shift_reg(9).sva(8)} {shift_reg(9).sva(9)} {shift_reg(9).sva(10)} {shift_reg(9).sva(11)} {shift_reg(9).sva(12)} {shift_reg(9).sva(13)} {shift_reg(9).sva(14)} {shift_reg(9).sva(15)} {shift_reg(9).sva(16)} {shift_reg(9).sva(17)} {shift_reg(9).sva(18)} {shift_reg(9).sva(19)} {shift_reg(9).sva(20)} {shift_reg(9).sva(21)} {shift_reg(9).sva(22)} {shift_reg(9).sva(23)} {shift_reg(9).sva(24)} {shift_reg(9).sva(25)} {shift_reg(9).sva(26)} {shift_reg(9).sva(27)} {shift_reg(9).sva(28)} {shift_reg(9).sva(29)} {shift_reg(9).sva(30)} {shift_reg(9).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-31 -attr oid 28 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(0).sva(0)} -attr vt d
load net {shift_reg(0).sva(1)} -attr vt d
load net {shift_reg(0).sva(2)} -attr vt d
load net {shift_reg(0).sva(3)} -attr vt d
load net {shift_reg(0).sva(4)} -attr vt d
load net {shift_reg(0).sva(5)} -attr vt d
load net {shift_reg(0).sva(6)} -attr vt d
load net {shift_reg(0).sva(7)} -attr vt d
load net {shift_reg(0).sva(8)} -attr vt d
load net {shift_reg(0).sva(9)} -attr vt d
load net {shift_reg(0).sva(10)} -attr vt d
load net {shift_reg(0).sva(11)} -attr vt d
load net {shift_reg(0).sva(12)} -attr vt d
load net {shift_reg(0).sva(13)} -attr vt d
load net {shift_reg(0).sva(14)} -attr vt d
load net {shift_reg(0).sva(15)} -attr vt d
load net {shift_reg(0).sva(16)} -attr vt d
load net {shift_reg(0).sva(17)} -attr vt d
load net {shift_reg(0).sva(18)} -attr vt d
load net {shift_reg(0).sva(19)} -attr vt d
load net {shift_reg(0).sva(20)} -attr vt d
load net {shift_reg(0).sva(21)} -attr vt d
load net {shift_reg(0).sva(22)} -attr vt d
load net {shift_reg(0).sva(23)} -attr vt d
load net {shift_reg(0).sva(24)} -attr vt d
load net {shift_reg(0).sva(25)} -attr vt d
load net {shift_reg(0).sva(26)} -attr vt d
load net {shift_reg(0).sva(27)} -attr vt d
load net {shift_reg(0).sva(28)} -attr vt d
load net {shift_reg(0).sva(29)} -attr vt d
load net {shift_reg(0).sva(30)} -attr vt d
load net {shift_reg(0).sva(31)} -attr vt d
load netBundle {shift_reg(0).sva} 32 {shift_reg(0).sva(0)} {shift_reg(0).sva(1)} {shift_reg(0).sva(2)} {shift_reg(0).sva(3)} {shift_reg(0).sva(4)} {shift_reg(0).sva(5)} {shift_reg(0).sva(6)} {shift_reg(0).sva(7)} {shift_reg(0).sva(8)} {shift_reg(0).sva(9)} {shift_reg(0).sva(10)} {shift_reg(0).sva(11)} {shift_reg(0).sva(12)} {shift_reg(0).sva(13)} {shift_reg(0).sva(14)} {shift_reg(0).sva(15)} {shift_reg(0).sva(16)} {shift_reg(0).sva(17)} {shift_reg(0).sva(18)} {shift_reg(0).sva(19)} {shift_reg(0).sva(20)} {shift_reg(0).sva(21)} {shift_reg(0).sva(22)} {shift_reg(0).sva(23)} {shift_reg(0).sva(24)} {shift_reg(0).sva(25)} {shift_reg(0).sva(26)} {shift_reg(0).sva(27)} {shift_reg(0).sva(28)} {shift_reg(0).sva(29)} {shift_reg(0).sva(30)} {shift_reg(0).sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-32 -attr oid 29 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(5).lpi#2(0)} -attr vt d
load net {shift_reg(5).lpi#2(1)} -attr vt d
load net {shift_reg(5).lpi#2(2)} -attr vt d
load net {shift_reg(5).lpi#2(3)} -attr vt d
load net {shift_reg(5).lpi#2(4)} -attr vt d
load net {shift_reg(5).lpi#2(5)} -attr vt d
load net {shift_reg(5).lpi#2(6)} -attr vt d
load net {shift_reg(5).lpi#2(7)} -attr vt d
load net {shift_reg(5).lpi#2(8)} -attr vt d
load net {shift_reg(5).lpi#2(9)} -attr vt d
load net {shift_reg(5).lpi#2(10)} -attr vt d
load net {shift_reg(5).lpi#2(11)} -attr vt d
load net {shift_reg(5).lpi#2(12)} -attr vt d
load net {shift_reg(5).lpi#2(13)} -attr vt d
load net {shift_reg(5).lpi#2(14)} -attr vt d
load net {shift_reg(5).lpi#2(15)} -attr vt d
load net {shift_reg(5).lpi#2(16)} -attr vt d
load net {shift_reg(5).lpi#2(17)} -attr vt d
load net {shift_reg(5).lpi#2(18)} -attr vt d
load net {shift_reg(5).lpi#2(19)} -attr vt d
load net {shift_reg(5).lpi#2(20)} -attr vt d
load net {shift_reg(5).lpi#2(21)} -attr vt d
load net {shift_reg(5).lpi#2(22)} -attr vt d
load net {shift_reg(5).lpi#2(23)} -attr vt d
load net {shift_reg(5).lpi#2(24)} -attr vt d
load net {shift_reg(5).lpi#2(25)} -attr vt d
load net {shift_reg(5).lpi#2(26)} -attr vt d
load net {shift_reg(5).lpi#2(27)} -attr vt d
load net {shift_reg(5).lpi#2(28)} -attr vt d
load net {shift_reg(5).lpi#2(29)} -attr vt d
load net {shift_reg(5).lpi#2(30)} -attr vt d
load net {shift_reg(5).lpi#2(31)} -attr vt d
load netBundle {shift_reg(5).lpi#2} 32 {shift_reg(5).lpi#2(0)} {shift_reg(5).lpi#2(1)} {shift_reg(5).lpi#2(2)} {shift_reg(5).lpi#2(3)} {shift_reg(5).lpi#2(4)} {shift_reg(5).lpi#2(5)} {shift_reg(5).lpi#2(6)} {shift_reg(5).lpi#2(7)} {shift_reg(5).lpi#2(8)} {shift_reg(5).lpi#2(9)} {shift_reg(5).lpi#2(10)} {shift_reg(5).lpi#2(11)} {shift_reg(5).lpi#2(12)} {shift_reg(5).lpi#2(13)} {shift_reg(5).lpi#2(14)} {shift_reg(5).lpi#2(15)} {shift_reg(5).lpi#2(16)} {shift_reg(5).lpi#2(17)} {shift_reg(5).lpi#2(18)} {shift_reg(5).lpi#2(19)} {shift_reg(5).lpi#2(20)} {shift_reg(5).lpi#2(21)} {shift_reg(5).lpi#2(22)} {shift_reg(5).lpi#2(23)} {shift_reg(5).lpi#2(24)} {shift_reg(5).lpi#2(25)} {shift_reg(5).lpi#2(26)} {shift_reg(5).lpi#2(27)} {shift_reg(5).lpi#2(28)} {shift_reg(5).lpi#2(29)} {shift_reg(5).lpi#2(30)} {shift_reg(5).lpi#2(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-33 -attr oid 30 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(4).lpi#2(0)} -attr vt d
load net {shift_reg(4).lpi#2(1)} -attr vt d
load net {shift_reg(4).lpi#2(2)} -attr vt d
load net {shift_reg(4).lpi#2(3)} -attr vt d
load net {shift_reg(4).lpi#2(4)} -attr vt d
load net {shift_reg(4).lpi#2(5)} -attr vt d
load net {shift_reg(4).lpi#2(6)} -attr vt d
load net {shift_reg(4).lpi#2(7)} -attr vt d
load net {shift_reg(4).lpi#2(8)} -attr vt d
load net {shift_reg(4).lpi#2(9)} -attr vt d
load net {shift_reg(4).lpi#2(10)} -attr vt d
load net {shift_reg(4).lpi#2(11)} -attr vt d
load net {shift_reg(4).lpi#2(12)} -attr vt d
load net {shift_reg(4).lpi#2(13)} -attr vt d
load net {shift_reg(4).lpi#2(14)} -attr vt d
load net {shift_reg(4).lpi#2(15)} -attr vt d
load net {shift_reg(4).lpi#2(16)} -attr vt d
load net {shift_reg(4).lpi#2(17)} -attr vt d
load net {shift_reg(4).lpi#2(18)} -attr vt d
load net {shift_reg(4).lpi#2(19)} -attr vt d
load net {shift_reg(4).lpi#2(20)} -attr vt d
load net {shift_reg(4).lpi#2(21)} -attr vt d
load net {shift_reg(4).lpi#2(22)} -attr vt d
load net {shift_reg(4).lpi#2(23)} -attr vt d
load net {shift_reg(4).lpi#2(24)} -attr vt d
load net {shift_reg(4).lpi#2(25)} -attr vt d
load net {shift_reg(4).lpi#2(26)} -attr vt d
load net {shift_reg(4).lpi#2(27)} -attr vt d
load net {shift_reg(4).lpi#2(28)} -attr vt d
load net {shift_reg(4).lpi#2(29)} -attr vt d
load net {shift_reg(4).lpi#2(30)} -attr vt d
load net {shift_reg(4).lpi#2(31)} -attr vt d
load netBundle {shift_reg(4).lpi#2} 32 {shift_reg(4).lpi#2(0)} {shift_reg(4).lpi#2(1)} {shift_reg(4).lpi#2(2)} {shift_reg(4).lpi#2(3)} {shift_reg(4).lpi#2(4)} {shift_reg(4).lpi#2(5)} {shift_reg(4).lpi#2(6)} {shift_reg(4).lpi#2(7)} {shift_reg(4).lpi#2(8)} {shift_reg(4).lpi#2(9)} {shift_reg(4).lpi#2(10)} {shift_reg(4).lpi#2(11)} {shift_reg(4).lpi#2(12)} {shift_reg(4).lpi#2(13)} {shift_reg(4).lpi#2(14)} {shift_reg(4).lpi#2(15)} {shift_reg(4).lpi#2(16)} {shift_reg(4).lpi#2(17)} {shift_reg(4).lpi#2(18)} {shift_reg(4).lpi#2(19)} {shift_reg(4).lpi#2(20)} {shift_reg(4).lpi#2(21)} {shift_reg(4).lpi#2(22)} {shift_reg(4).lpi#2(23)} {shift_reg(4).lpi#2(24)} {shift_reg(4).lpi#2(25)} {shift_reg(4).lpi#2(26)} {shift_reg(4).lpi#2(27)} {shift_reg(4).lpi#2(28)} {shift_reg(4).lpi#2(29)} {shift_reg(4).lpi#2(30)} {shift_reg(4).lpi#2(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-34 -attr oid 31 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(6).lpi#2(0)} -attr vt d
load net {shift_reg(6).lpi#2(1)} -attr vt d
load net {shift_reg(6).lpi#2(2)} -attr vt d
load net {shift_reg(6).lpi#2(3)} -attr vt d
load net {shift_reg(6).lpi#2(4)} -attr vt d
load net {shift_reg(6).lpi#2(5)} -attr vt d
load net {shift_reg(6).lpi#2(6)} -attr vt d
load net {shift_reg(6).lpi#2(7)} -attr vt d
load net {shift_reg(6).lpi#2(8)} -attr vt d
load net {shift_reg(6).lpi#2(9)} -attr vt d
load net {shift_reg(6).lpi#2(10)} -attr vt d
load net {shift_reg(6).lpi#2(11)} -attr vt d
load net {shift_reg(6).lpi#2(12)} -attr vt d
load net {shift_reg(6).lpi#2(13)} -attr vt d
load net {shift_reg(6).lpi#2(14)} -attr vt d
load net {shift_reg(6).lpi#2(15)} -attr vt d
load net {shift_reg(6).lpi#2(16)} -attr vt d
load net {shift_reg(6).lpi#2(17)} -attr vt d
load net {shift_reg(6).lpi#2(18)} -attr vt d
load net {shift_reg(6).lpi#2(19)} -attr vt d
load net {shift_reg(6).lpi#2(20)} -attr vt d
load net {shift_reg(6).lpi#2(21)} -attr vt d
load net {shift_reg(6).lpi#2(22)} -attr vt d
load net {shift_reg(6).lpi#2(23)} -attr vt d
load net {shift_reg(6).lpi#2(24)} -attr vt d
load net {shift_reg(6).lpi#2(25)} -attr vt d
load net {shift_reg(6).lpi#2(26)} -attr vt d
load net {shift_reg(6).lpi#2(27)} -attr vt d
load net {shift_reg(6).lpi#2(28)} -attr vt d
load net {shift_reg(6).lpi#2(29)} -attr vt d
load net {shift_reg(6).lpi#2(30)} -attr vt d
load net {shift_reg(6).lpi#2(31)} -attr vt d
load netBundle {shift_reg(6).lpi#2} 32 {shift_reg(6).lpi#2(0)} {shift_reg(6).lpi#2(1)} {shift_reg(6).lpi#2(2)} {shift_reg(6).lpi#2(3)} {shift_reg(6).lpi#2(4)} {shift_reg(6).lpi#2(5)} {shift_reg(6).lpi#2(6)} {shift_reg(6).lpi#2(7)} {shift_reg(6).lpi#2(8)} {shift_reg(6).lpi#2(9)} {shift_reg(6).lpi#2(10)} {shift_reg(6).lpi#2(11)} {shift_reg(6).lpi#2(12)} {shift_reg(6).lpi#2(13)} {shift_reg(6).lpi#2(14)} {shift_reg(6).lpi#2(15)} {shift_reg(6).lpi#2(16)} {shift_reg(6).lpi#2(17)} {shift_reg(6).lpi#2(18)} {shift_reg(6).lpi#2(19)} {shift_reg(6).lpi#2(20)} {shift_reg(6).lpi#2(21)} {shift_reg(6).lpi#2(22)} {shift_reg(6).lpi#2(23)} {shift_reg(6).lpi#2(24)} {shift_reg(6).lpi#2(25)} {shift_reg(6).lpi#2(26)} {shift_reg(6).lpi#2(27)} {shift_reg(6).lpi#2(28)} {shift_reg(6).lpi#2(29)} {shift_reg(6).lpi#2(30)} {shift_reg(6).lpi#2(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-35 -attr oid 32 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(3).lpi#2(0)} -attr vt d
load net {shift_reg(3).lpi#2(1)} -attr vt d
load net {shift_reg(3).lpi#2(2)} -attr vt d
load net {shift_reg(3).lpi#2(3)} -attr vt d
load net {shift_reg(3).lpi#2(4)} -attr vt d
load net {shift_reg(3).lpi#2(5)} -attr vt d
load net {shift_reg(3).lpi#2(6)} -attr vt d
load net {shift_reg(3).lpi#2(7)} -attr vt d
load net {shift_reg(3).lpi#2(8)} -attr vt d
load net {shift_reg(3).lpi#2(9)} -attr vt d
load net {shift_reg(3).lpi#2(10)} -attr vt d
load net {shift_reg(3).lpi#2(11)} -attr vt d
load net {shift_reg(3).lpi#2(12)} -attr vt d
load net {shift_reg(3).lpi#2(13)} -attr vt d
load net {shift_reg(3).lpi#2(14)} -attr vt d
load net {shift_reg(3).lpi#2(15)} -attr vt d
load net {shift_reg(3).lpi#2(16)} -attr vt d
load net {shift_reg(3).lpi#2(17)} -attr vt d
load net {shift_reg(3).lpi#2(18)} -attr vt d
load net {shift_reg(3).lpi#2(19)} -attr vt d
load net {shift_reg(3).lpi#2(20)} -attr vt d
load net {shift_reg(3).lpi#2(21)} -attr vt d
load net {shift_reg(3).lpi#2(22)} -attr vt d
load net {shift_reg(3).lpi#2(23)} -attr vt d
load net {shift_reg(3).lpi#2(24)} -attr vt d
load net {shift_reg(3).lpi#2(25)} -attr vt d
load net {shift_reg(3).lpi#2(26)} -attr vt d
load net {shift_reg(3).lpi#2(27)} -attr vt d
load net {shift_reg(3).lpi#2(28)} -attr vt d
load net {shift_reg(3).lpi#2(29)} -attr vt d
load net {shift_reg(3).lpi#2(30)} -attr vt d
load net {shift_reg(3).lpi#2(31)} -attr vt d
load netBundle {shift_reg(3).lpi#2} 32 {shift_reg(3).lpi#2(0)} {shift_reg(3).lpi#2(1)} {shift_reg(3).lpi#2(2)} {shift_reg(3).lpi#2(3)} {shift_reg(3).lpi#2(4)} {shift_reg(3).lpi#2(5)} {shift_reg(3).lpi#2(6)} {shift_reg(3).lpi#2(7)} {shift_reg(3).lpi#2(8)} {shift_reg(3).lpi#2(9)} {shift_reg(3).lpi#2(10)} {shift_reg(3).lpi#2(11)} {shift_reg(3).lpi#2(12)} {shift_reg(3).lpi#2(13)} {shift_reg(3).lpi#2(14)} {shift_reg(3).lpi#2(15)} {shift_reg(3).lpi#2(16)} {shift_reg(3).lpi#2(17)} {shift_reg(3).lpi#2(18)} {shift_reg(3).lpi#2(19)} {shift_reg(3).lpi#2(20)} {shift_reg(3).lpi#2(21)} {shift_reg(3).lpi#2(22)} {shift_reg(3).lpi#2(23)} {shift_reg(3).lpi#2(24)} {shift_reg(3).lpi#2(25)} {shift_reg(3).lpi#2(26)} {shift_reg(3).lpi#2(27)} {shift_reg(3).lpi#2(28)} {shift_reg(3).lpi#2(29)} {shift_reg(3).lpi#2(30)} {shift_reg(3).lpi#2(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-36 -attr oid 33 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(7).lpi#2(0)} -attr vt d
load net {shift_reg(7).lpi#2(1)} -attr vt d
load net {shift_reg(7).lpi#2(2)} -attr vt d
load net {shift_reg(7).lpi#2(3)} -attr vt d
load net {shift_reg(7).lpi#2(4)} -attr vt d
load net {shift_reg(7).lpi#2(5)} -attr vt d
load net {shift_reg(7).lpi#2(6)} -attr vt d
load net {shift_reg(7).lpi#2(7)} -attr vt d
load net {shift_reg(7).lpi#2(8)} -attr vt d
load net {shift_reg(7).lpi#2(9)} -attr vt d
load net {shift_reg(7).lpi#2(10)} -attr vt d
load net {shift_reg(7).lpi#2(11)} -attr vt d
load net {shift_reg(7).lpi#2(12)} -attr vt d
load net {shift_reg(7).lpi#2(13)} -attr vt d
load net {shift_reg(7).lpi#2(14)} -attr vt d
load net {shift_reg(7).lpi#2(15)} -attr vt d
load net {shift_reg(7).lpi#2(16)} -attr vt d
load net {shift_reg(7).lpi#2(17)} -attr vt d
load net {shift_reg(7).lpi#2(18)} -attr vt d
load net {shift_reg(7).lpi#2(19)} -attr vt d
load net {shift_reg(7).lpi#2(20)} -attr vt d
load net {shift_reg(7).lpi#2(21)} -attr vt d
load net {shift_reg(7).lpi#2(22)} -attr vt d
load net {shift_reg(7).lpi#2(23)} -attr vt d
load net {shift_reg(7).lpi#2(24)} -attr vt d
load net {shift_reg(7).lpi#2(25)} -attr vt d
load net {shift_reg(7).lpi#2(26)} -attr vt d
load net {shift_reg(7).lpi#2(27)} -attr vt d
load net {shift_reg(7).lpi#2(28)} -attr vt d
load net {shift_reg(7).lpi#2(29)} -attr vt d
load net {shift_reg(7).lpi#2(30)} -attr vt d
load net {shift_reg(7).lpi#2(31)} -attr vt d
load netBundle {shift_reg(7).lpi#2} 32 {shift_reg(7).lpi#2(0)} {shift_reg(7).lpi#2(1)} {shift_reg(7).lpi#2(2)} {shift_reg(7).lpi#2(3)} {shift_reg(7).lpi#2(4)} {shift_reg(7).lpi#2(5)} {shift_reg(7).lpi#2(6)} {shift_reg(7).lpi#2(7)} {shift_reg(7).lpi#2(8)} {shift_reg(7).lpi#2(9)} {shift_reg(7).lpi#2(10)} {shift_reg(7).lpi#2(11)} {shift_reg(7).lpi#2(12)} {shift_reg(7).lpi#2(13)} {shift_reg(7).lpi#2(14)} {shift_reg(7).lpi#2(15)} {shift_reg(7).lpi#2(16)} {shift_reg(7).lpi#2(17)} {shift_reg(7).lpi#2(18)} {shift_reg(7).lpi#2(19)} {shift_reg(7).lpi#2(20)} {shift_reg(7).lpi#2(21)} {shift_reg(7).lpi#2(22)} {shift_reg(7).lpi#2(23)} {shift_reg(7).lpi#2(24)} {shift_reg(7).lpi#2(25)} {shift_reg(7).lpi#2(26)} {shift_reg(7).lpi#2(27)} {shift_reg(7).lpi#2(28)} {shift_reg(7).lpi#2(29)} {shift_reg(7).lpi#2(30)} {shift_reg(7).lpi#2(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-37 -attr oid 34 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(2).lpi#2(0)} -attr vt d
load net {shift_reg(2).lpi#2(1)} -attr vt d
load net {shift_reg(2).lpi#2(2)} -attr vt d
load net {shift_reg(2).lpi#2(3)} -attr vt d
load net {shift_reg(2).lpi#2(4)} -attr vt d
load net {shift_reg(2).lpi#2(5)} -attr vt d
load net {shift_reg(2).lpi#2(6)} -attr vt d
load net {shift_reg(2).lpi#2(7)} -attr vt d
load net {shift_reg(2).lpi#2(8)} -attr vt d
load net {shift_reg(2).lpi#2(9)} -attr vt d
load net {shift_reg(2).lpi#2(10)} -attr vt d
load net {shift_reg(2).lpi#2(11)} -attr vt d
load net {shift_reg(2).lpi#2(12)} -attr vt d
load net {shift_reg(2).lpi#2(13)} -attr vt d
load net {shift_reg(2).lpi#2(14)} -attr vt d
load net {shift_reg(2).lpi#2(15)} -attr vt d
load net {shift_reg(2).lpi#2(16)} -attr vt d
load net {shift_reg(2).lpi#2(17)} -attr vt d
load net {shift_reg(2).lpi#2(18)} -attr vt d
load net {shift_reg(2).lpi#2(19)} -attr vt d
load net {shift_reg(2).lpi#2(20)} -attr vt d
load net {shift_reg(2).lpi#2(21)} -attr vt d
load net {shift_reg(2).lpi#2(22)} -attr vt d
load net {shift_reg(2).lpi#2(23)} -attr vt d
load net {shift_reg(2).lpi#2(24)} -attr vt d
load net {shift_reg(2).lpi#2(25)} -attr vt d
load net {shift_reg(2).lpi#2(26)} -attr vt d
load net {shift_reg(2).lpi#2(27)} -attr vt d
load net {shift_reg(2).lpi#2(28)} -attr vt d
load net {shift_reg(2).lpi#2(29)} -attr vt d
load net {shift_reg(2).lpi#2(30)} -attr vt d
load net {shift_reg(2).lpi#2(31)} -attr vt d
load netBundle {shift_reg(2).lpi#2} 32 {shift_reg(2).lpi#2(0)} {shift_reg(2).lpi#2(1)} {shift_reg(2).lpi#2(2)} {shift_reg(2).lpi#2(3)} {shift_reg(2).lpi#2(4)} {shift_reg(2).lpi#2(5)} {shift_reg(2).lpi#2(6)} {shift_reg(2).lpi#2(7)} {shift_reg(2).lpi#2(8)} {shift_reg(2).lpi#2(9)} {shift_reg(2).lpi#2(10)} {shift_reg(2).lpi#2(11)} {shift_reg(2).lpi#2(12)} {shift_reg(2).lpi#2(13)} {shift_reg(2).lpi#2(14)} {shift_reg(2).lpi#2(15)} {shift_reg(2).lpi#2(16)} {shift_reg(2).lpi#2(17)} {shift_reg(2).lpi#2(18)} {shift_reg(2).lpi#2(19)} {shift_reg(2).lpi#2(20)} {shift_reg(2).lpi#2(21)} {shift_reg(2).lpi#2(22)} {shift_reg(2).lpi#2(23)} {shift_reg(2).lpi#2(24)} {shift_reg(2).lpi#2(25)} {shift_reg(2).lpi#2(26)} {shift_reg(2).lpi#2(27)} {shift_reg(2).lpi#2(28)} {shift_reg(2).lpi#2(29)} {shift_reg(2).lpi#2(30)} {shift_reg(2).lpi#2(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-38 -attr oid 35 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(8).lpi#2(0)} -attr vt d
load net {shift_reg(8).lpi#2(1)} -attr vt d
load net {shift_reg(8).lpi#2(2)} -attr vt d
load net {shift_reg(8).lpi#2(3)} -attr vt d
load net {shift_reg(8).lpi#2(4)} -attr vt d
load net {shift_reg(8).lpi#2(5)} -attr vt d
load net {shift_reg(8).lpi#2(6)} -attr vt d
load net {shift_reg(8).lpi#2(7)} -attr vt d
load net {shift_reg(8).lpi#2(8)} -attr vt d
load net {shift_reg(8).lpi#2(9)} -attr vt d
load net {shift_reg(8).lpi#2(10)} -attr vt d
load net {shift_reg(8).lpi#2(11)} -attr vt d
load net {shift_reg(8).lpi#2(12)} -attr vt d
load net {shift_reg(8).lpi#2(13)} -attr vt d
load net {shift_reg(8).lpi#2(14)} -attr vt d
load net {shift_reg(8).lpi#2(15)} -attr vt d
load net {shift_reg(8).lpi#2(16)} -attr vt d
load net {shift_reg(8).lpi#2(17)} -attr vt d
load net {shift_reg(8).lpi#2(18)} -attr vt d
load net {shift_reg(8).lpi#2(19)} -attr vt d
load net {shift_reg(8).lpi#2(20)} -attr vt d
load net {shift_reg(8).lpi#2(21)} -attr vt d
load net {shift_reg(8).lpi#2(22)} -attr vt d
load net {shift_reg(8).lpi#2(23)} -attr vt d
load net {shift_reg(8).lpi#2(24)} -attr vt d
load net {shift_reg(8).lpi#2(25)} -attr vt d
load net {shift_reg(8).lpi#2(26)} -attr vt d
load net {shift_reg(8).lpi#2(27)} -attr vt d
load net {shift_reg(8).lpi#2(28)} -attr vt d
load net {shift_reg(8).lpi#2(29)} -attr vt d
load net {shift_reg(8).lpi#2(30)} -attr vt d
load net {shift_reg(8).lpi#2(31)} -attr vt d
load netBundle {shift_reg(8).lpi#2} 32 {shift_reg(8).lpi#2(0)} {shift_reg(8).lpi#2(1)} {shift_reg(8).lpi#2(2)} {shift_reg(8).lpi#2(3)} {shift_reg(8).lpi#2(4)} {shift_reg(8).lpi#2(5)} {shift_reg(8).lpi#2(6)} {shift_reg(8).lpi#2(7)} {shift_reg(8).lpi#2(8)} {shift_reg(8).lpi#2(9)} {shift_reg(8).lpi#2(10)} {shift_reg(8).lpi#2(11)} {shift_reg(8).lpi#2(12)} {shift_reg(8).lpi#2(13)} {shift_reg(8).lpi#2(14)} {shift_reg(8).lpi#2(15)} {shift_reg(8).lpi#2(16)} {shift_reg(8).lpi#2(17)} {shift_reg(8).lpi#2(18)} {shift_reg(8).lpi#2(19)} {shift_reg(8).lpi#2(20)} {shift_reg(8).lpi#2(21)} {shift_reg(8).lpi#2(22)} {shift_reg(8).lpi#2(23)} {shift_reg(8).lpi#2(24)} {shift_reg(8).lpi#2(25)} {shift_reg(8).lpi#2(26)} {shift_reg(8).lpi#2(27)} {shift_reg(8).lpi#2(28)} {shift_reg(8).lpi#2(29)} {shift_reg(8).lpi#2(30)} {shift_reg(8).lpi#2(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-39 -attr oid 36 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(1).lpi#2(0)} -attr vt d
load net {shift_reg(1).lpi#2(1)} -attr vt d
load net {shift_reg(1).lpi#2(2)} -attr vt d
load net {shift_reg(1).lpi#2(3)} -attr vt d
load net {shift_reg(1).lpi#2(4)} -attr vt d
load net {shift_reg(1).lpi#2(5)} -attr vt d
load net {shift_reg(1).lpi#2(6)} -attr vt d
load net {shift_reg(1).lpi#2(7)} -attr vt d
load net {shift_reg(1).lpi#2(8)} -attr vt d
load net {shift_reg(1).lpi#2(9)} -attr vt d
load net {shift_reg(1).lpi#2(10)} -attr vt d
load net {shift_reg(1).lpi#2(11)} -attr vt d
load net {shift_reg(1).lpi#2(12)} -attr vt d
load net {shift_reg(1).lpi#2(13)} -attr vt d
load net {shift_reg(1).lpi#2(14)} -attr vt d
load net {shift_reg(1).lpi#2(15)} -attr vt d
load net {shift_reg(1).lpi#2(16)} -attr vt d
load net {shift_reg(1).lpi#2(17)} -attr vt d
load net {shift_reg(1).lpi#2(18)} -attr vt d
load net {shift_reg(1).lpi#2(19)} -attr vt d
load net {shift_reg(1).lpi#2(20)} -attr vt d
load net {shift_reg(1).lpi#2(21)} -attr vt d
load net {shift_reg(1).lpi#2(22)} -attr vt d
load net {shift_reg(1).lpi#2(23)} -attr vt d
load net {shift_reg(1).lpi#2(24)} -attr vt d
load net {shift_reg(1).lpi#2(25)} -attr vt d
load net {shift_reg(1).lpi#2(26)} -attr vt d
load net {shift_reg(1).lpi#2(27)} -attr vt d
load net {shift_reg(1).lpi#2(28)} -attr vt d
load net {shift_reg(1).lpi#2(29)} -attr vt d
load net {shift_reg(1).lpi#2(30)} -attr vt d
load net {shift_reg(1).lpi#2(31)} -attr vt d
load netBundle {shift_reg(1).lpi#2} 32 {shift_reg(1).lpi#2(0)} {shift_reg(1).lpi#2(1)} {shift_reg(1).lpi#2(2)} {shift_reg(1).lpi#2(3)} {shift_reg(1).lpi#2(4)} {shift_reg(1).lpi#2(5)} {shift_reg(1).lpi#2(6)} {shift_reg(1).lpi#2(7)} {shift_reg(1).lpi#2(8)} {shift_reg(1).lpi#2(9)} {shift_reg(1).lpi#2(10)} {shift_reg(1).lpi#2(11)} {shift_reg(1).lpi#2(12)} {shift_reg(1).lpi#2(13)} {shift_reg(1).lpi#2(14)} {shift_reg(1).lpi#2(15)} {shift_reg(1).lpi#2(16)} {shift_reg(1).lpi#2(17)} {shift_reg(1).lpi#2(18)} {shift_reg(1).lpi#2(19)} {shift_reg(1).lpi#2(20)} {shift_reg(1).lpi#2(21)} {shift_reg(1).lpi#2(22)} {shift_reg(1).lpi#2(23)} {shift_reg(1).lpi#2(24)} {shift_reg(1).lpi#2(25)} {shift_reg(1).lpi#2(26)} {shift_reg(1).lpi#2(27)} {shift_reg(1).lpi#2(28)} {shift_reg(1).lpi#2(29)} {shift_reg(1).lpi#2(30)} {shift_reg(1).lpi#2(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-40 -attr oid 37 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(9).lpi#2(0)} -attr vt d
load net {shift_reg(9).lpi#2(1)} -attr vt d
load net {shift_reg(9).lpi#2(2)} -attr vt d
load net {shift_reg(9).lpi#2(3)} -attr vt d
load net {shift_reg(9).lpi#2(4)} -attr vt d
load net {shift_reg(9).lpi#2(5)} -attr vt d
load net {shift_reg(9).lpi#2(6)} -attr vt d
load net {shift_reg(9).lpi#2(7)} -attr vt d
load net {shift_reg(9).lpi#2(8)} -attr vt d
load net {shift_reg(9).lpi#2(9)} -attr vt d
load net {shift_reg(9).lpi#2(10)} -attr vt d
load net {shift_reg(9).lpi#2(11)} -attr vt d
load net {shift_reg(9).lpi#2(12)} -attr vt d
load net {shift_reg(9).lpi#2(13)} -attr vt d
load net {shift_reg(9).lpi#2(14)} -attr vt d
load net {shift_reg(9).lpi#2(15)} -attr vt d
load net {shift_reg(9).lpi#2(16)} -attr vt d
load net {shift_reg(9).lpi#2(17)} -attr vt d
load net {shift_reg(9).lpi#2(18)} -attr vt d
load net {shift_reg(9).lpi#2(19)} -attr vt d
load net {shift_reg(9).lpi#2(20)} -attr vt d
load net {shift_reg(9).lpi#2(21)} -attr vt d
load net {shift_reg(9).lpi#2(22)} -attr vt d
load net {shift_reg(9).lpi#2(23)} -attr vt d
load net {shift_reg(9).lpi#2(24)} -attr vt d
load net {shift_reg(9).lpi#2(25)} -attr vt d
load net {shift_reg(9).lpi#2(26)} -attr vt d
load net {shift_reg(9).lpi#2(27)} -attr vt d
load net {shift_reg(9).lpi#2(28)} -attr vt d
load net {shift_reg(9).lpi#2(29)} -attr vt d
load net {shift_reg(9).lpi#2(30)} -attr vt d
load net {shift_reg(9).lpi#2(31)} -attr vt d
load netBundle {shift_reg(9).lpi#2} 32 {shift_reg(9).lpi#2(0)} {shift_reg(9).lpi#2(1)} {shift_reg(9).lpi#2(2)} {shift_reg(9).lpi#2(3)} {shift_reg(9).lpi#2(4)} {shift_reg(9).lpi#2(5)} {shift_reg(9).lpi#2(6)} {shift_reg(9).lpi#2(7)} {shift_reg(9).lpi#2(8)} {shift_reg(9).lpi#2(9)} {shift_reg(9).lpi#2(10)} {shift_reg(9).lpi#2(11)} {shift_reg(9).lpi#2(12)} {shift_reg(9).lpi#2(13)} {shift_reg(9).lpi#2(14)} {shift_reg(9).lpi#2(15)} {shift_reg(9).lpi#2(16)} {shift_reg(9).lpi#2(17)} {shift_reg(9).lpi#2(18)} {shift_reg(9).lpi#2(19)} {shift_reg(9).lpi#2(20)} {shift_reg(9).lpi#2(21)} {shift_reg(9).lpi#2(22)} {shift_reg(9).lpi#2(23)} {shift_reg(9).lpi#2(24)} {shift_reg(9).lpi#2(25)} {shift_reg(9).lpi#2(26)} {shift_reg(9).lpi#2(27)} {shift_reg(9).lpi#2(28)} {shift_reg(9).lpi#2(29)} {shift_reg(9).lpi#2(30)} {shift_reg(9).lpi#2(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-41 -attr oid 38 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {x.sva(0)} -attr vt d
load net {x.sva(1)} -attr vt d
load net {x.sva(2)} -attr vt d
load net {x.sva(3)} -attr vt d
load net {x.sva(4)} -attr vt d
load net {x.sva(5)} -attr vt d
load net {x.sva(6)} -attr vt d
load net {x.sva(7)} -attr vt d
load net {x.sva(8)} -attr vt d
load net {x.sva(9)} -attr vt d
load net {x.sva(10)} -attr vt d
load net {x.sva(11)} -attr vt d
load net {x.sva(12)} -attr vt d
load net {x.sva(13)} -attr vt d
load net {x.sva(14)} -attr vt d
load net {x.sva(15)} -attr vt d
load net {x.sva(16)} -attr vt d
load net {x.sva(17)} -attr vt d
load net {x.sva(18)} -attr vt d
load net {x.sva(19)} -attr vt d
load net {x.sva(20)} -attr vt d
load net {x.sva(21)} -attr vt d
load net {x.sva(22)} -attr vt d
load net {x.sva(23)} -attr vt d
load net {x.sva(24)} -attr vt d
load net {x.sva(25)} -attr vt d
load net {x.sva(26)} -attr vt d
load net {x.sva(27)} -attr vt d
load net {x.sva(28)} -attr vt d
load net {x.sva(29)} -attr vt d
load net {x.sva(30)} -attr vt d
load net {x.sva(31)} -attr vt d
load netBundle {x.sva} 32 {x.sva(0)} {x.sva(1)} {x.sva(2)} {x.sva(3)} {x.sva(4)} {x.sva(5)} {x.sva(6)} {x.sva(7)} {x.sva(8)} {x.sva(9)} {x.sva(10)} {x.sva(11)} {x.sva(12)} {x.sva(13)} {x.sva(14)} {x.sva(15)} {x.sva(16)} {x.sva(17)} {x.sva(18)} {x.sva(19)} {x.sva(20)} {x.sva(21)} {x.sva(22)} {x.sva(23)} {x.sva(24)} {x.sva(25)} {x.sva(26)} {x.sva(27)} {x.sva(28)} {x.sva(29)} {x.sva(30)} {x.sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-42 -attr oid 39 -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {acc#2.sva(0)} -attr vt d
load net {acc#2.sva(1)} -attr vt d
load net {acc#2.sva(2)} -attr vt d
load net {acc#2.sva(3)} -attr vt d
load net {acc#2.sva(4)} -attr vt d
load net {acc#2.sva(5)} -attr vt d
load net {acc#2.sva(6)} -attr vt d
load net {acc#2.sva(7)} -attr vt d
load net {acc#2.sva(8)} -attr vt d
load net {acc#2.sva(9)} -attr vt d
load net {acc#2.sva(10)} -attr vt d
load net {acc#2.sva(11)} -attr vt d
load net {acc#2.sva(12)} -attr vt d
load net {acc#2.sva(13)} -attr vt d
load net {acc#2.sva(14)} -attr vt d
load net {acc#2.sva(15)} -attr vt d
load net {acc#2.sva(16)} -attr vt d
load net {acc#2.sva(17)} -attr vt d
load net {acc#2.sva(18)} -attr vt d
load net {acc#2.sva(19)} -attr vt d
load net {acc#2.sva(20)} -attr vt d
load net {acc#2.sva(21)} -attr vt d
load net {acc#2.sva(22)} -attr vt d
load net {acc#2.sva(23)} -attr vt d
load net {acc#2.sva(24)} -attr vt d
load net {acc#2.sva(25)} -attr vt d
load net {acc#2.sva(26)} -attr vt d
load net {acc#2.sva(27)} -attr vt d
load net {acc#2.sva(28)} -attr vt d
load net {acc#2.sva(29)} -attr vt d
load net {acc#2.sva(30)} -attr vt d
load net {acc#2.sva(31)} -attr vt d
load netBundle {acc#2.sva} 32 {acc#2.sva(0)} {acc#2.sva(1)} {acc#2.sva(2)} {acc#2.sva(3)} {acc#2.sva(4)} {acc#2.sva(5)} {acc#2.sva(6)} {acc#2.sva(7)} {acc#2.sva(8)} {acc#2.sva(9)} {acc#2.sva(10)} {acc#2.sva(11)} {acc#2.sva(12)} {acc#2.sva(13)} {acc#2.sva(14)} {acc#2.sva(15)} {acc#2.sva(16)} {acc#2.sva(17)} {acc#2.sva(18)} {acc#2.sva(19)} {acc#2.sva(20)} {acc#2.sva(21)} {acc#2.sva(22)} {acc#2.sva(23)} {acc#2.sva(24)} {acc#2.sva(25)} {acc#2.sva(26)} {acc#2.sva(27)} {acc#2.sva(28)} {acc#2.sva(29)} {acc#2.sva(30)} {acc#2.sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-43 -attr oid 40 -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {for:acc#2.cse.sva(0)} -attr vt d
load net {for:acc#2.cse.sva(1)} -attr vt d
load net {for:acc#2.cse.sva(2)} -attr vt d
load net {for:acc#2.cse.sva(3)} -attr vt d
load netBundle {for:acc#2.cse.sva} 4 {for:acc#2.cse.sva(0)} {for:acc#2.cse.sva(1)} {for:acc#2.cse.sva(2)} {for:acc#2.cse.sva(3)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-44 -attr oid 41 -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(0)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(1)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(2)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(3)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(4)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(5)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(6)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(7)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(8)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(9)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(10)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(11)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(12)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(13)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(14)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(15)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(16)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(17)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(18)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(19)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(20)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(21)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(22)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(23)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(24)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(25)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(26)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(27)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(28)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(29)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(30)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(31)} -attr vt d
load netBundle {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva} 32 {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(0)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(1)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(2)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(3)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(4)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(5)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(6)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(7)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(8)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(9)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(10)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(11)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(12)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(13)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(14)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(15)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(16)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(17)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(18)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(19)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(20)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(21)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(22)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(23)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(24)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(25)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(26)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(27)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(28)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(29)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(30)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-45 -attr oid 42 -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {shift_reg(5).sva#1(0)} -attr vt d
load net {shift_reg(5).sva#1(1)} -attr vt d
load net {shift_reg(5).sva#1(2)} -attr vt d
load net {shift_reg(5).sva#1(3)} -attr vt d
load net {shift_reg(5).sva#1(4)} -attr vt d
load net {shift_reg(5).sva#1(5)} -attr vt d
load net {shift_reg(5).sva#1(6)} -attr vt d
load net {shift_reg(5).sva#1(7)} -attr vt d
load net {shift_reg(5).sva#1(8)} -attr vt d
load net {shift_reg(5).sva#1(9)} -attr vt d
load net {shift_reg(5).sva#1(10)} -attr vt d
load net {shift_reg(5).sva#1(11)} -attr vt d
load net {shift_reg(5).sva#1(12)} -attr vt d
load net {shift_reg(5).sva#1(13)} -attr vt d
load net {shift_reg(5).sva#1(14)} -attr vt d
load net {shift_reg(5).sva#1(15)} -attr vt d
load net {shift_reg(5).sva#1(16)} -attr vt d
load net {shift_reg(5).sva#1(17)} -attr vt d
load net {shift_reg(5).sva#1(18)} -attr vt d
load net {shift_reg(5).sva#1(19)} -attr vt d
load net {shift_reg(5).sva#1(20)} -attr vt d
load net {shift_reg(5).sva#1(21)} -attr vt d
load net {shift_reg(5).sva#1(22)} -attr vt d
load net {shift_reg(5).sva#1(23)} -attr vt d
load net {shift_reg(5).sva#1(24)} -attr vt d
load net {shift_reg(5).sva#1(25)} -attr vt d
load net {shift_reg(5).sva#1(26)} -attr vt d
load net {shift_reg(5).sva#1(27)} -attr vt d
load net {shift_reg(5).sva#1(28)} -attr vt d
load net {shift_reg(5).sva#1(29)} -attr vt d
load net {shift_reg(5).sva#1(30)} -attr vt d
load net {shift_reg(5).sva#1(31)} -attr vt d
load netBundle {shift_reg(5).sva#1} 32 {shift_reg(5).sva#1(0)} {shift_reg(5).sva#1(1)} {shift_reg(5).sva#1(2)} {shift_reg(5).sva#1(3)} {shift_reg(5).sva#1(4)} {shift_reg(5).sva#1(5)} {shift_reg(5).sva#1(6)} {shift_reg(5).sva#1(7)} {shift_reg(5).sva#1(8)} {shift_reg(5).sva#1(9)} {shift_reg(5).sva#1(10)} {shift_reg(5).sva#1(11)} {shift_reg(5).sva#1(12)} {shift_reg(5).sva#1(13)} {shift_reg(5).sva#1(14)} {shift_reg(5).sva#1(15)} {shift_reg(5).sva#1(16)} {shift_reg(5).sva#1(17)} {shift_reg(5).sva#1(18)} {shift_reg(5).sva#1(19)} {shift_reg(5).sva#1(20)} {shift_reg(5).sva#1(21)} {shift_reg(5).sva#1(22)} {shift_reg(5).sva#1(23)} {shift_reg(5).sva#1(24)} {shift_reg(5).sva#1(25)} {shift_reg(5).sva#1(26)} {shift_reg(5).sva#1(27)} {shift_reg(5).sva#1(28)} {shift_reg(5).sva#1(29)} {shift_reg(5).sva#1(30)} {shift_reg(5).sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-46 -attr oid 43 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(4).sva#1(0)} -attr vt d
load net {shift_reg(4).sva#1(1)} -attr vt d
load net {shift_reg(4).sva#1(2)} -attr vt d
load net {shift_reg(4).sva#1(3)} -attr vt d
load net {shift_reg(4).sva#1(4)} -attr vt d
load net {shift_reg(4).sva#1(5)} -attr vt d
load net {shift_reg(4).sva#1(6)} -attr vt d
load net {shift_reg(4).sva#1(7)} -attr vt d
load net {shift_reg(4).sva#1(8)} -attr vt d
load net {shift_reg(4).sva#1(9)} -attr vt d
load net {shift_reg(4).sva#1(10)} -attr vt d
load net {shift_reg(4).sva#1(11)} -attr vt d
load net {shift_reg(4).sva#1(12)} -attr vt d
load net {shift_reg(4).sva#1(13)} -attr vt d
load net {shift_reg(4).sva#1(14)} -attr vt d
load net {shift_reg(4).sva#1(15)} -attr vt d
load net {shift_reg(4).sva#1(16)} -attr vt d
load net {shift_reg(4).sva#1(17)} -attr vt d
load net {shift_reg(4).sva#1(18)} -attr vt d
load net {shift_reg(4).sva#1(19)} -attr vt d
load net {shift_reg(4).sva#1(20)} -attr vt d
load net {shift_reg(4).sva#1(21)} -attr vt d
load net {shift_reg(4).sva#1(22)} -attr vt d
load net {shift_reg(4).sva#1(23)} -attr vt d
load net {shift_reg(4).sva#1(24)} -attr vt d
load net {shift_reg(4).sva#1(25)} -attr vt d
load net {shift_reg(4).sva#1(26)} -attr vt d
load net {shift_reg(4).sva#1(27)} -attr vt d
load net {shift_reg(4).sva#1(28)} -attr vt d
load net {shift_reg(4).sva#1(29)} -attr vt d
load net {shift_reg(4).sva#1(30)} -attr vt d
load net {shift_reg(4).sva#1(31)} -attr vt d
load netBundle {shift_reg(4).sva#1} 32 {shift_reg(4).sva#1(0)} {shift_reg(4).sva#1(1)} {shift_reg(4).sva#1(2)} {shift_reg(4).sva#1(3)} {shift_reg(4).sva#1(4)} {shift_reg(4).sva#1(5)} {shift_reg(4).sva#1(6)} {shift_reg(4).sva#1(7)} {shift_reg(4).sva#1(8)} {shift_reg(4).sva#1(9)} {shift_reg(4).sva#1(10)} {shift_reg(4).sva#1(11)} {shift_reg(4).sva#1(12)} {shift_reg(4).sva#1(13)} {shift_reg(4).sva#1(14)} {shift_reg(4).sva#1(15)} {shift_reg(4).sva#1(16)} {shift_reg(4).sva#1(17)} {shift_reg(4).sva#1(18)} {shift_reg(4).sva#1(19)} {shift_reg(4).sva#1(20)} {shift_reg(4).sva#1(21)} {shift_reg(4).sva#1(22)} {shift_reg(4).sva#1(23)} {shift_reg(4).sva#1(24)} {shift_reg(4).sva#1(25)} {shift_reg(4).sva#1(26)} {shift_reg(4).sva#1(27)} {shift_reg(4).sva#1(28)} {shift_reg(4).sva#1(29)} {shift_reg(4).sva#1(30)} {shift_reg(4).sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-47 -attr oid 44 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(6).sva#1(0)} -attr vt d
load net {shift_reg(6).sva#1(1)} -attr vt d
load net {shift_reg(6).sva#1(2)} -attr vt d
load net {shift_reg(6).sva#1(3)} -attr vt d
load net {shift_reg(6).sva#1(4)} -attr vt d
load net {shift_reg(6).sva#1(5)} -attr vt d
load net {shift_reg(6).sva#1(6)} -attr vt d
load net {shift_reg(6).sva#1(7)} -attr vt d
load net {shift_reg(6).sva#1(8)} -attr vt d
load net {shift_reg(6).sva#1(9)} -attr vt d
load net {shift_reg(6).sva#1(10)} -attr vt d
load net {shift_reg(6).sva#1(11)} -attr vt d
load net {shift_reg(6).sva#1(12)} -attr vt d
load net {shift_reg(6).sva#1(13)} -attr vt d
load net {shift_reg(6).sva#1(14)} -attr vt d
load net {shift_reg(6).sva#1(15)} -attr vt d
load net {shift_reg(6).sva#1(16)} -attr vt d
load net {shift_reg(6).sva#1(17)} -attr vt d
load net {shift_reg(6).sva#1(18)} -attr vt d
load net {shift_reg(6).sva#1(19)} -attr vt d
load net {shift_reg(6).sva#1(20)} -attr vt d
load net {shift_reg(6).sva#1(21)} -attr vt d
load net {shift_reg(6).sva#1(22)} -attr vt d
load net {shift_reg(6).sva#1(23)} -attr vt d
load net {shift_reg(6).sva#1(24)} -attr vt d
load net {shift_reg(6).sva#1(25)} -attr vt d
load net {shift_reg(6).sva#1(26)} -attr vt d
load net {shift_reg(6).sva#1(27)} -attr vt d
load net {shift_reg(6).sva#1(28)} -attr vt d
load net {shift_reg(6).sva#1(29)} -attr vt d
load net {shift_reg(6).sva#1(30)} -attr vt d
load net {shift_reg(6).sva#1(31)} -attr vt d
load netBundle {shift_reg(6).sva#1} 32 {shift_reg(6).sva#1(0)} {shift_reg(6).sva#1(1)} {shift_reg(6).sva#1(2)} {shift_reg(6).sva#1(3)} {shift_reg(6).sva#1(4)} {shift_reg(6).sva#1(5)} {shift_reg(6).sva#1(6)} {shift_reg(6).sva#1(7)} {shift_reg(6).sva#1(8)} {shift_reg(6).sva#1(9)} {shift_reg(6).sva#1(10)} {shift_reg(6).sva#1(11)} {shift_reg(6).sva#1(12)} {shift_reg(6).sva#1(13)} {shift_reg(6).sva#1(14)} {shift_reg(6).sva#1(15)} {shift_reg(6).sva#1(16)} {shift_reg(6).sva#1(17)} {shift_reg(6).sva#1(18)} {shift_reg(6).sva#1(19)} {shift_reg(6).sva#1(20)} {shift_reg(6).sva#1(21)} {shift_reg(6).sva#1(22)} {shift_reg(6).sva#1(23)} {shift_reg(6).sva#1(24)} {shift_reg(6).sva#1(25)} {shift_reg(6).sva#1(26)} {shift_reg(6).sva#1(27)} {shift_reg(6).sva#1(28)} {shift_reg(6).sva#1(29)} {shift_reg(6).sva#1(30)} {shift_reg(6).sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-48 -attr oid 45 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(3).sva#1(0)} -attr vt d
load net {shift_reg(3).sva#1(1)} -attr vt d
load net {shift_reg(3).sva#1(2)} -attr vt d
load net {shift_reg(3).sva#1(3)} -attr vt d
load net {shift_reg(3).sva#1(4)} -attr vt d
load net {shift_reg(3).sva#1(5)} -attr vt d
load net {shift_reg(3).sva#1(6)} -attr vt d
load net {shift_reg(3).sva#1(7)} -attr vt d
load net {shift_reg(3).sva#1(8)} -attr vt d
load net {shift_reg(3).sva#1(9)} -attr vt d
load net {shift_reg(3).sva#1(10)} -attr vt d
load net {shift_reg(3).sva#1(11)} -attr vt d
load net {shift_reg(3).sva#1(12)} -attr vt d
load net {shift_reg(3).sva#1(13)} -attr vt d
load net {shift_reg(3).sva#1(14)} -attr vt d
load net {shift_reg(3).sva#1(15)} -attr vt d
load net {shift_reg(3).sva#1(16)} -attr vt d
load net {shift_reg(3).sva#1(17)} -attr vt d
load net {shift_reg(3).sva#1(18)} -attr vt d
load net {shift_reg(3).sva#1(19)} -attr vt d
load net {shift_reg(3).sva#1(20)} -attr vt d
load net {shift_reg(3).sva#1(21)} -attr vt d
load net {shift_reg(3).sva#1(22)} -attr vt d
load net {shift_reg(3).sva#1(23)} -attr vt d
load net {shift_reg(3).sva#1(24)} -attr vt d
load net {shift_reg(3).sva#1(25)} -attr vt d
load net {shift_reg(3).sva#1(26)} -attr vt d
load net {shift_reg(3).sva#1(27)} -attr vt d
load net {shift_reg(3).sva#1(28)} -attr vt d
load net {shift_reg(3).sva#1(29)} -attr vt d
load net {shift_reg(3).sva#1(30)} -attr vt d
load net {shift_reg(3).sva#1(31)} -attr vt d
load netBundle {shift_reg(3).sva#1} 32 {shift_reg(3).sva#1(0)} {shift_reg(3).sva#1(1)} {shift_reg(3).sva#1(2)} {shift_reg(3).sva#1(3)} {shift_reg(3).sva#1(4)} {shift_reg(3).sva#1(5)} {shift_reg(3).sva#1(6)} {shift_reg(3).sva#1(7)} {shift_reg(3).sva#1(8)} {shift_reg(3).sva#1(9)} {shift_reg(3).sva#1(10)} {shift_reg(3).sva#1(11)} {shift_reg(3).sva#1(12)} {shift_reg(3).sva#1(13)} {shift_reg(3).sva#1(14)} {shift_reg(3).sva#1(15)} {shift_reg(3).sva#1(16)} {shift_reg(3).sva#1(17)} {shift_reg(3).sva#1(18)} {shift_reg(3).sva#1(19)} {shift_reg(3).sva#1(20)} {shift_reg(3).sva#1(21)} {shift_reg(3).sva#1(22)} {shift_reg(3).sva#1(23)} {shift_reg(3).sva#1(24)} {shift_reg(3).sva#1(25)} {shift_reg(3).sva#1(26)} {shift_reg(3).sva#1(27)} {shift_reg(3).sva#1(28)} {shift_reg(3).sva#1(29)} {shift_reg(3).sva#1(30)} {shift_reg(3).sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-49 -attr oid 46 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(7).sva#1(0)} -attr vt d
load net {shift_reg(7).sva#1(1)} -attr vt d
load net {shift_reg(7).sva#1(2)} -attr vt d
load net {shift_reg(7).sva#1(3)} -attr vt d
load net {shift_reg(7).sva#1(4)} -attr vt d
load net {shift_reg(7).sva#1(5)} -attr vt d
load net {shift_reg(7).sva#1(6)} -attr vt d
load net {shift_reg(7).sva#1(7)} -attr vt d
load net {shift_reg(7).sva#1(8)} -attr vt d
load net {shift_reg(7).sva#1(9)} -attr vt d
load net {shift_reg(7).sva#1(10)} -attr vt d
load net {shift_reg(7).sva#1(11)} -attr vt d
load net {shift_reg(7).sva#1(12)} -attr vt d
load net {shift_reg(7).sva#1(13)} -attr vt d
load net {shift_reg(7).sva#1(14)} -attr vt d
load net {shift_reg(7).sva#1(15)} -attr vt d
load net {shift_reg(7).sva#1(16)} -attr vt d
load net {shift_reg(7).sva#1(17)} -attr vt d
load net {shift_reg(7).sva#1(18)} -attr vt d
load net {shift_reg(7).sva#1(19)} -attr vt d
load net {shift_reg(7).sva#1(20)} -attr vt d
load net {shift_reg(7).sva#1(21)} -attr vt d
load net {shift_reg(7).sva#1(22)} -attr vt d
load net {shift_reg(7).sva#1(23)} -attr vt d
load net {shift_reg(7).sva#1(24)} -attr vt d
load net {shift_reg(7).sva#1(25)} -attr vt d
load net {shift_reg(7).sva#1(26)} -attr vt d
load net {shift_reg(7).sva#1(27)} -attr vt d
load net {shift_reg(7).sva#1(28)} -attr vt d
load net {shift_reg(7).sva#1(29)} -attr vt d
load net {shift_reg(7).sva#1(30)} -attr vt d
load net {shift_reg(7).sva#1(31)} -attr vt d
load netBundle {shift_reg(7).sva#1} 32 {shift_reg(7).sva#1(0)} {shift_reg(7).sva#1(1)} {shift_reg(7).sva#1(2)} {shift_reg(7).sva#1(3)} {shift_reg(7).sva#1(4)} {shift_reg(7).sva#1(5)} {shift_reg(7).sva#1(6)} {shift_reg(7).sva#1(7)} {shift_reg(7).sva#1(8)} {shift_reg(7).sva#1(9)} {shift_reg(7).sva#1(10)} {shift_reg(7).sva#1(11)} {shift_reg(7).sva#1(12)} {shift_reg(7).sva#1(13)} {shift_reg(7).sva#1(14)} {shift_reg(7).sva#1(15)} {shift_reg(7).sva#1(16)} {shift_reg(7).sva#1(17)} {shift_reg(7).sva#1(18)} {shift_reg(7).sva#1(19)} {shift_reg(7).sva#1(20)} {shift_reg(7).sva#1(21)} {shift_reg(7).sva#1(22)} {shift_reg(7).sva#1(23)} {shift_reg(7).sva#1(24)} {shift_reg(7).sva#1(25)} {shift_reg(7).sva#1(26)} {shift_reg(7).sva#1(27)} {shift_reg(7).sva#1(28)} {shift_reg(7).sva#1(29)} {shift_reg(7).sva#1(30)} {shift_reg(7).sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-50 -attr oid 47 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(2).sva#1(0)} -attr vt d
load net {shift_reg(2).sva#1(1)} -attr vt d
load net {shift_reg(2).sva#1(2)} -attr vt d
load net {shift_reg(2).sva#1(3)} -attr vt d
load net {shift_reg(2).sva#1(4)} -attr vt d
load net {shift_reg(2).sva#1(5)} -attr vt d
load net {shift_reg(2).sva#1(6)} -attr vt d
load net {shift_reg(2).sva#1(7)} -attr vt d
load net {shift_reg(2).sva#1(8)} -attr vt d
load net {shift_reg(2).sva#1(9)} -attr vt d
load net {shift_reg(2).sva#1(10)} -attr vt d
load net {shift_reg(2).sva#1(11)} -attr vt d
load net {shift_reg(2).sva#1(12)} -attr vt d
load net {shift_reg(2).sva#1(13)} -attr vt d
load net {shift_reg(2).sva#1(14)} -attr vt d
load net {shift_reg(2).sva#1(15)} -attr vt d
load net {shift_reg(2).sva#1(16)} -attr vt d
load net {shift_reg(2).sva#1(17)} -attr vt d
load net {shift_reg(2).sva#1(18)} -attr vt d
load net {shift_reg(2).sva#1(19)} -attr vt d
load net {shift_reg(2).sva#1(20)} -attr vt d
load net {shift_reg(2).sva#1(21)} -attr vt d
load net {shift_reg(2).sva#1(22)} -attr vt d
load net {shift_reg(2).sva#1(23)} -attr vt d
load net {shift_reg(2).sva#1(24)} -attr vt d
load net {shift_reg(2).sva#1(25)} -attr vt d
load net {shift_reg(2).sva#1(26)} -attr vt d
load net {shift_reg(2).sva#1(27)} -attr vt d
load net {shift_reg(2).sva#1(28)} -attr vt d
load net {shift_reg(2).sva#1(29)} -attr vt d
load net {shift_reg(2).sva#1(30)} -attr vt d
load net {shift_reg(2).sva#1(31)} -attr vt d
load netBundle {shift_reg(2).sva#1} 32 {shift_reg(2).sva#1(0)} {shift_reg(2).sva#1(1)} {shift_reg(2).sva#1(2)} {shift_reg(2).sva#1(3)} {shift_reg(2).sva#1(4)} {shift_reg(2).sva#1(5)} {shift_reg(2).sva#1(6)} {shift_reg(2).sva#1(7)} {shift_reg(2).sva#1(8)} {shift_reg(2).sva#1(9)} {shift_reg(2).sva#1(10)} {shift_reg(2).sva#1(11)} {shift_reg(2).sva#1(12)} {shift_reg(2).sva#1(13)} {shift_reg(2).sva#1(14)} {shift_reg(2).sva#1(15)} {shift_reg(2).sva#1(16)} {shift_reg(2).sva#1(17)} {shift_reg(2).sva#1(18)} {shift_reg(2).sva#1(19)} {shift_reg(2).sva#1(20)} {shift_reg(2).sva#1(21)} {shift_reg(2).sva#1(22)} {shift_reg(2).sva#1(23)} {shift_reg(2).sva#1(24)} {shift_reg(2).sva#1(25)} {shift_reg(2).sva#1(26)} {shift_reg(2).sva#1(27)} {shift_reg(2).sva#1(28)} {shift_reg(2).sva#1(29)} {shift_reg(2).sva#1(30)} {shift_reg(2).sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-51 -attr oid 48 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(8).sva#1(0)} -attr vt d
load net {shift_reg(8).sva#1(1)} -attr vt d
load net {shift_reg(8).sva#1(2)} -attr vt d
load net {shift_reg(8).sva#1(3)} -attr vt d
load net {shift_reg(8).sva#1(4)} -attr vt d
load net {shift_reg(8).sva#1(5)} -attr vt d
load net {shift_reg(8).sva#1(6)} -attr vt d
load net {shift_reg(8).sva#1(7)} -attr vt d
load net {shift_reg(8).sva#1(8)} -attr vt d
load net {shift_reg(8).sva#1(9)} -attr vt d
load net {shift_reg(8).sva#1(10)} -attr vt d
load net {shift_reg(8).sva#1(11)} -attr vt d
load net {shift_reg(8).sva#1(12)} -attr vt d
load net {shift_reg(8).sva#1(13)} -attr vt d
load net {shift_reg(8).sva#1(14)} -attr vt d
load net {shift_reg(8).sva#1(15)} -attr vt d
load net {shift_reg(8).sva#1(16)} -attr vt d
load net {shift_reg(8).sva#1(17)} -attr vt d
load net {shift_reg(8).sva#1(18)} -attr vt d
load net {shift_reg(8).sva#1(19)} -attr vt d
load net {shift_reg(8).sva#1(20)} -attr vt d
load net {shift_reg(8).sva#1(21)} -attr vt d
load net {shift_reg(8).sva#1(22)} -attr vt d
load net {shift_reg(8).sva#1(23)} -attr vt d
load net {shift_reg(8).sva#1(24)} -attr vt d
load net {shift_reg(8).sva#1(25)} -attr vt d
load net {shift_reg(8).sva#1(26)} -attr vt d
load net {shift_reg(8).sva#1(27)} -attr vt d
load net {shift_reg(8).sva#1(28)} -attr vt d
load net {shift_reg(8).sva#1(29)} -attr vt d
load net {shift_reg(8).sva#1(30)} -attr vt d
load net {shift_reg(8).sva#1(31)} -attr vt d
load netBundle {shift_reg(8).sva#1} 32 {shift_reg(8).sva#1(0)} {shift_reg(8).sva#1(1)} {shift_reg(8).sva#1(2)} {shift_reg(8).sva#1(3)} {shift_reg(8).sva#1(4)} {shift_reg(8).sva#1(5)} {shift_reg(8).sva#1(6)} {shift_reg(8).sva#1(7)} {shift_reg(8).sva#1(8)} {shift_reg(8).sva#1(9)} {shift_reg(8).sva#1(10)} {shift_reg(8).sva#1(11)} {shift_reg(8).sva#1(12)} {shift_reg(8).sva#1(13)} {shift_reg(8).sva#1(14)} {shift_reg(8).sva#1(15)} {shift_reg(8).sva#1(16)} {shift_reg(8).sva#1(17)} {shift_reg(8).sva#1(18)} {shift_reg(8).sva#1(19)} {shift_reg(8).sva#1(20)} {shift_reg(8).sva#1(21)} {shift_reg(8).sva#1(22)} {shift_reg(8).sva#1(23)} {shift_reg(8).sva#1(24)} {shift_reg(8).sva#1(25)} {shift_reg(8).sva#1(26)} {shift_reg(8).sva#1(27)} {shift_reg(8).sva#1(28)} {shift_reg(8).sva#1(29)} {shift_reg(8).sva#1(30)} {shift_reg(8).sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-52 -attr oid 49 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(1).sva#1(0)} -attr vt d
load net {shift_reg(1).sva#1(1)} -attr vt d
load net {shift_reg(1).sva#1(2)} -attr vt d
load net {shift_reg(1).sva#1(3)} -attr vt d
load net {shift_reg(1).sva#1(4)} -attr vt d
load net {shift_reg(1).sva#1(5)} -attr vt d
load net {shift_reg(1).sva#1(6)} -attr vt d
load net {shift_reg(1).sva#1(7)} -attr vt d
load net {shift_reg(1).sva#1(8)} -attr vt d
load net {shift_reg(1).sva#1(9)} -attr vt d
load net {shift_reg(1).sva#1(10)} -attr vt d
load net {shift_reg(1).sva#1(11)} -attr vt d
load net {shift_reg(1).sva#1(12)} -attr vt d
load net {shift_reg(1).sva#1(13)} -attr vt d
load net {shift_reg(1).sva#1(14)} -attr vt d
load net {shift_reg(1).sva#1(15)} -attr vt d
load net {shift_reg(1).sva#1(16)} -attr vt d
load net {shift_reg(1).sva#1(17)} -attr vt d
load net {shift_reg(1).sva#1(18)} -attr vt d
load net {shift_reg(1).sva#1(19)} -attr vt d
load net {shift_reg(1).sva#1(20)} -attr vt d
load net {shift_reg(1).sva#1(21)} -attr vt d
load net {shift_reg(1).sva#1(22)} -attr vt d
load net {shift_reg(1).sva#1(23)} -attr vt d
load net {shift_reg(1).sva#1(24)} -attr vt d
load net {shift_reg(1).sva#1(25)} -attr vt d
load net {shift_reg(1).sva#1(26)} -attr vt d
load net {shift_reg(1).sva#1(27)} -attr vt d
load net {shift_reg(1).sva#1(28)} -attr vt d
load net {shift_reg(1).sva#1(29)} -attr vt d
load net {shift_reg(1).sva#1(30)} -attr vt d
load net {shift_reg(1).sva#1(31)} -attr vt d
load netBundle {shift_reg(1).sva#1} 32 {shift_reg(1).sva#1(0)} {shift_reg(1).sva#1(1)} {shift_reg(1).sva#1(2)} {shift_reg(1).sva#1(3)} {shift_reg(1).sva#1(4)} {shift_reg(1).sva#1(5)} {shift_reg(1).sva#1(6)} {shift_reg(1).sva#1(7)} {shift_reg(1).sva#1(8)} {shift_reg(1).sva#1(9)} {shift_reg(1).sva#1(10)} {shift_reg(1).sva#1(11)} {shift_reg(1).sva#1(12)} {shift_reg(1).sva#1(13)} {shift_reg(1).sva#1(14)} {shift_reg(1).sva#1(15)} {shift_reg(1).sva#1(16)} {shift_reg(1).sva#1(17)} {shift_reg(1).sva#1(18)} {shift_reg(1).sva#1(19)} {shift_reg(1).sva#1(20)} {shift_reg(1).sva#1(21)} {shift_reg(1).sva#1(22)} {shift_reg(1).sva#1(23)} {shift_reg(1).sva#1(24)} {shift_reg(1).sva#1(25)} {shift_reg(1).sva#1(26)} {shift_reg(1).sva#1(27)} {shift_reg(1).sva#1(28)} {shift_reg(1).sva#1(29)} {shift_reg(1).sva#1(30)} {shift_reg(1).sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-53 -attr oid 50 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(9).sva#1(0)} -attr vt d
load net {shift_reg(9).sva#1(1)} -attr vt d
load net {shift_reg(9).sva#1(2)} -attr vt d
load net {shift_reg(9).sva#1(3)} -attr vt d
load net {shift_reg(9).sva#1(4)} -attr vt d
load net {shift_reg(9).sva#1(5)} -attr vt d
load net {shift_reg(9).sva#1(6)} -attr vt d
load net {shift_reg(9).sva#1(7)} -attr vt d
load net {shift_reg(9).sva#1(8)} -attr vt d
load net {shift_reg(9).sva#1(9)} -attr vt d
load net {shift_reg(9).sva#1(10)} -attr vt d
load net {shift_reg(9).sva#1(11)} -attr vt d
load net {shift_reg(9).sva#1(12)} -attr vt d
load net {shift_reg(9).sva#1(13)} -attr vt d
load net {shift_reg(9).sva#1(14)} -attr vt d
load net {shift_reg(9).sva#1(15)} -attr vt d
load net {shift_reg(9).sva#1(16)} -attr vt d
load net {shift_reg(9).sva#1(17)} -attr vt d
load net {shift_reg(9).sva#1(18)} -attr vt d
load net {shift_reg(9).sva#1(19)} -attr vt d
load net {shift_reg(9).sva#1(20)} -attr vt d
load net {shift_reg(9).sva#1(21)} -attr vt d
load net {shift_reg(9).sva#1(22)} -attr vt d
load net {shift_reg(9).sva#1(23)} -attr vt d
load net {shift_reg(9).sva#1(24)} -attr vt d
load net {shift_reg(9).sva#1(25)} -attr vt d
load net {shift_reg(9).sva#1(26)} -attr vt d
load net {shift_reg(9).sva#1(27)} -attr vt d
load net {shift_reg(9).sva#1(28)} -attr vt d
load net {shift_reg(9).sva#1(29)} -attr vt d
load net {shift_reg(9).sva#1(30)} -attr vt d
load net {shift_reg(9).sva#1(31)} -attr vt d
load netBundle {shift_reg(9).sva#1} 32 {shift_reg(9).sva#1(0)} {shift_reg(9).sva#1(1)} {shift_reg(9).sva#1(2)} {shift_reg(9).sva#1(3)} {shift_reg(9).sva#1(4)} {shift_reg(9).sva#1(5)} {shift_reg(9).sva#1(6)} {shift_reg(9).sva#1(7)} {shift_reg(9).sva#1(8)} {shift_reg(9).sva#1(9)} {shift_reg(9).sva#1(10)} {shift_reg(9).sva#1(11)} {shift_reg(9).sva#1(12)} {shift_reg(9).sva#1(13)} {shift_reg(9).sva#1(14)} {shift_reg(9).sva#1(15)} {shift_reg(9).sva#1(16)} {shift_reg(9).sva#1(17)} {shift_reg(9).sva#1(18)} {shift_reg(9).sva#1(19)} {shift_reg(9).sva#1(20)} {shift_reg(9).sva#1(21)} {shift_reg(9).sva#1(22)} {shift_reg(9).sva#1(23)} {shift_reg(9).sva#1(24)} {shift_reg(9).sva#1(25)} {shift_reg(9).sva#1(26)} {shift_reg(9).sva#1(27)} {shift_reg(9).sva#1(28)} {shift_reg(9).sva#1(29)} {shift_reg(9).sva#1(30)} {shift_reg(9).sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-54 -attr oid 51 -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(0)} -attr vt d
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(1)} -attr vt d
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(2)} -attr vt d
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(3)} -attr vt d
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(4)} -attr vt d
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(5)} -attr vt d
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(6)} -attr vt d
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(7)} -attr vt d
load netBundle {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva} 8 {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(0)} {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(1)} {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(2)} {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(3)} {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(4)} {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(5)} {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(6)} {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(7)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-55 -attr oid 52 -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {acc#2.sva#1(0)} -attr vt d
load net {acc#2.sva#1(1)} -attr vt d
load net {acc#2.sva#1(2)} -attr vt d
load net {acc#2.sva#1(3)} -attr vt d
load net {acc#2.sva#1(4)} -attr vt d
load net {acc#2.sva#1(5)} -attr vt d
load net {acc#2.sva#1(6)} -attr vt d
load net {acc#2.sva#1(7)} -attr vt d
load net {acc#2.sva#1(8)} -attr vt d
load net {acc#2.sva#1(9)} -attr vt d
load net {acc#2.sva#1(10)} -attr vt d
load net {acc#2.sva#1(11)} -attr vt d
load net {acc#2.sva#1(12)} -attr vt d
load net {acc#2.sva#1(13)} -attr vt d
load net {acc#2.sva#1(14)} -attr vt d
load net {acc#2.sva#1(15)} -attr vt d
load net {acc#2.sva#1(16)} -attr vt d
load net {acc#2.sva#1(17)} -attr vt d
load net {acc#2.sva#1(18)} -attr vt d
load net {acc#2.sva#1(19)} -attr vt d
load net {acc#2.sva#1(20)} -attr vt d
load net {acc#2.sva#1(21)} -attr vt d
load net {acc#2.sva#1(22)} -attr vt d
load net {acc#2.sva#1(23)} -attr vt d
load net {acc#2.sva#1(24)} -attr vt d
load net {acc#2.sva#1(25)} -attr vt d
load net {acc#2.sva#1(26)} -attr vt d
load net {acc#2.sva#1(27)} -attr vt d
load net {acc#2.sva#1(28)} -attr vt d
load net {acc#2.sva#1(29)} -attr vt d
load net {acc#2.sva#1(30)} -attr vt d
load net {acc#2.sva#1(31)} -attr vt d
load netBundle {acc#2.sva#1} 32 {acc#2.sva#1(0)} {acc#2.sva#1(1)} {acc#2.sva#1(2)} {acc#2.sva#1(3)} {acc#2.sva#1(4)} {acc#2.sva#1(5)} {acc#2.sva#1(6)} {acc#2.sva#1(7)} {acc#2.sva#1(8)} {acc#2.sva#1(9)} {acc#2.sva#1(10)} {acc#2.sva#1(11)} {acc#2.sva#1(12)} {acc#2.sva#1(13)} {acc#2.sva#1(14)} {acc#2.sva#1(15)} {acc#2.sva#1(16)} {acc#2.sva#1(17)} {acc#2.sva#1(18)} {acc#2.sva#1(19)} {acc#2.sva#1(20)} {acc#2.sva#1(21)} {acc#2.sva#1(22)} {acc#2.sva#1(23)} {acc#2.sva#1(24)} {acc#2.sva#1(25)} {acc#2.sva#1(26)} {acc#2.sva#1(27)} {acc#2.sva#1(28)} {acc#2.sva#1(29)} {acc#2.sva#1(30)} {acc#2.sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-56 -attr oid 53 -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -attr vt d
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -attr vt d
load netBundle {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1} 32 {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-57 -attr oid 54 -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:acc#2.cse.sva#1(0)} -attr vt d
load net {for:acc#2.cse.sva#1(1)} -attr vt d
load net {for:acc#2.cse.sva#1(2)} -attr vt d
load net {for:acc#2.cse.sva#1(3)} -attr vt d
load netBundle {for:acc#2.cse.sva#1} 4 {for:acc#2.cse.sva#1(0)} {for:acc#2.cse.sva#1(1)} {for:acc#2.cse.sva#1(2)} {for:acc#2.cse.sva#1(3)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-58 -attr oid 55 -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(0)} -attr vt d
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(1)} -attr vt d
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(2)} -attr vt d
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(3)} -attr vt d
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(4)} -attr vt d
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(5)} -attr vt d
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(6)} -attr vt d
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(7)} -attr vt d
load netBundle {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1} 8 {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(0)} {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(1)} {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(2)} {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(3)} {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(4)} {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(5)} {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(6)} {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(7)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-59 -attr oid 56 -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {reg(for:mul).cse(0)} -attr vt d
load net {reg(for:mul).cse(1)} -attr vt d
load net {reg(for:mul).cse(2)} -attr vt d
load net {reg(for:mul).cse(3)} -attr vt d
load net {reg(for:mul).cse(4)} -attr vt d
load net {reg(for:mul).cse(5)} -attr vt d
load net {reg(for:mul).cse(6)} -attr vt d
load net {reg(for:mul).cse(7)} -attr vt d
load net {reg(for:mul).cse(8)} -attr vt d
load net {reg(for:mul).cse(9)} -attr vt d
load net {reg(for:mul).cse(10)} -attr vt d
load net {reg(for:mul).cse(11)} -attr vt d
load net {reg(for:mul).cse(12)} -attr vt d
load net {reg(for:mul).cse(13)} -attr vt d
load net {reg(for:mul).cse(14)} -attr vt d
load net {reg(for:mul).cse(15)} -attr vt d
load net {reg(for:mul).cse(16)} -attr vt d
load net {reg(for:mul).cse(17)} -attr vt d
load net {reg(for:mul).cse(18)} -attr vt d
load net {reg(for:mul).cse(19)} -attr vt d
load net {reg(for:mul).cse(20)} -attr vt d
load net {reg(for:mul).cse(21)} -attr vt d
load net {reg(for:mul).cse(22)} -attr vt d
load net {reg(for:mul).cse(23)} -attr vt d
load net {reg(for:mul).cse(24)} -attr vt d
load net {reg(for:mul).cse(25)} -attr vt d
load net {reg(for:mul).cse(26)} -attr vt d
load net {reg(for:mul).cse(27)} -attr vt d
load net {reg(for:mul).cse(28)} -attr vt d
load net {reg(for:mul).cse(29)} -attr vt d
load net {reg(for:mul).cse(30)} -attr vt d
load net {reg(for:mul).cse(31)} -attr vt d
load netBundle {reg(for:mul).cse} 32 {reg(for:mul).cse(0)} {reg(for:mul).cse(1)} {reg(for:mul).cse(2)} {reg(for:mul).cse(3)} {reg(for:mul).cse(4)} {reg(for:mul).cse(5)} {reg(for:mul).cse(6)} {reg(for:mul).cse(7)} {reg(for:mul).cse(8)} {reg(for:mul).cse(9)} {reg(for:mul).cse(10)} {reg(for:mul).cse(11)} {reg(for:mul).cse(12)} {reg(for:mul).cse(13)} {reg(for:mul).cse(14)} {reg(for:mul).cse(15)} {reg(for:mul).cse(16)} {reg(for:mul).cse(17)} {reg(for:mul).cse(18)} {reg(for:mul).cse(19)} {reg(for:mul).cse(20)} {reg(for:mul).cse(21)} {reg(for:mul).cse(22)} {reg(for:mul).cse(23)} {reg(for:mul).cse(24)} {reg(for:mul).cse(25)} {reg(for:mul).cse(26)} {reg(for:mul).cse(27)} {reg(for:mul).cse(28)} {reg(for:mul).cse(29)} {reg(for:mul).cse(30)} {reg(for:mul).cse(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-60 -attr oid 57 -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {C:C:and.itm(0)} -attr vt d
load net {C:C:and.itm(1)} -attr vt d
load net {C:C:and.itm(2)} -attr vt d
load net {C:C:and.itm(3)} -attr vt d
load net {C:C:and.itm(4)} -attr vt d
load net {C:C:and.itm(5)} -attr vt d
load net {C:C:and.itm(6)} -attr vt d
load net {C:C:and.itm(7)} -attr vt d
load net {C:C:and.itm(8)} -attr vt d
load net {C:C:and.itm(9)} -attr vt d
load net {C:C:and.itm(10)} -attr vt d
load net {C:C:and.itm(11)} -attr vt d
load net {C:C:and.itm(12)} -attr vt d
load net {C:C:and.itm(13)} -attr vt d
load net {C:C:and.itm(14)} -attr vt d
load net {C:C:and.itm(15)} -attr vt d
load net {C:C:and.itm(16)} -attr vt d
load net {C:C:and.itm(17)} -attr vt d
load net {C:C:and.itm(18)} -attr vt d
load net {C:C:and.itm(19)} -attr vt d
load net {C:C:and.itm(20)} -attr vt d
load net {C:C:and.itm(21)} -attr vt d
load net {C:C:and.itm(22)} -attr vt d
load net {C:C:and.itm(23)} -attr vt d
load net {C:C:and.itm(24)} -attr vt d
load net {C:C:and.itm(25)} -attr vt d
load net {C:C:and.itm(26)} -attr vt d
load net {C:C:and.itm(27)} -attr vt d
load net {C:C:and.itm(28)} -attr vt d
load net {C:C:and.itm(29)} -attr vt d
load net {C:C:and.itm(30)} -attr vt d
load net {C:C:and.itm(31)} -attr vt d
load netBundle {C:C:and.itm} 32 {C:C:and.itm(0)} {C:C:and.itm(1)} {C:C:and.itm(2)} {C:C:and.itm(3)} {C:C:and.itm(4)} {C:C:and.itm(5)} {C:C:and.itm(6)} {C:C:and.itm(7)} {C:C:and.itm(8)} {C:C:and.itm(9)} {C:C:and.itm(10)} {C:C:and.itm(11)} {C:C:and.itm(12)} {C:C:and.itm(13)} {C:C:and.itm(14)} {C:C:and.itm(15)} {C:C:and.itm(16)} {C:C:and.itm(17)} {C:C:and.itm(18)} {C:C:and.itm(19)} {C:C:and.itm(20)} {C:C:and.itm(21)} {C:C:and.itm(22)} {C:C:and.itm(23)} {C:C:and.itm(24)} {C:C:and.itm(25)} {C:C:and.itm(26)} {C:C:and.itm(27)} {C:C:and.itm(28)} {C:C:and.itm(29)} {C:C:and.itm(30)} {C:C:and.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-61 -attr oid 58 -attr vt d -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:exs.itm(0)} -attr vt d
load net {C:exs.itm(1)} -attr vt d
load net {C:exs.itm(2)} -attr vt d
load net {C:exs.itm(3)} -attr vt d
load net {C:exs.itm(4)} -attr vt d
load net {C:exs.itm(5)} -attr vt d
load net {C:exs.itm(6)} -attr vt d
load net {C:exs.itm(7)} -attr vt d
load net {C:exs.itm(8)} -attr vt d
load net {C:exs.itm(9)} -attr vt d
load net {C:exs.itm(10)} -attr vt d
load net {C:exs.itm(11)} -attr vt d
load net {C:exs.itm(12)} -attr vt d
load net {C:exs.itm(13)} -attr vt d
load net {C:exs.itm(14)} -attr vt d
load net {C:exs.itm(15)} -attr vt d
load net {C:exs.itm(16)} -attr vt d
load net {C:exs.itm(17)} -attr vt d
load net {C:exs.itm(18)} -attr vt d
load net {C:exs.itm(19)} -attr vt d
load net {C:exs.itm(20)} -attr vt d
load net {C:exs.itm(21)} -attr vt d
load net {C:exs.itm(22)} -attr vt d
load net {C:exs.itm(23)} -attr vt d
load net {C:exs.itm(24)} -attr vt d
load net {C:exs.itm(25)} -attr vt d
load net {C:exs.itm(26)} -attr vt d
load net {C:exs.itm(27)} -attr vt d
load net {C:exs.itm(28)} -attr vt d
load net {C:exs.itm(29)} -attr vt d
load net {C:exs.itm(30)} -attr vt d
load net {C:exs.itm(31)} -attr vt d
load netBundle {C:exs.itm} 32 {C:exs.itm(0)} {C:exs.itm(1)} {C:exs.itm(2)} {C:exs.itm(3)} {C:exs.itm(4)} {C:exs.itm(5)} {C:exs.itm(6)} {C:exs.itm(7)} {C:exs.itm(8)} {C:exs.itm(9)} {C:exs.itm(10)} {C:exs.itm(11)} {C:exs.itm(12)} {C:exs.itm(13)} {C:exs.itm(14)} {C:exs.itm(15)} {C:exs.itm(16)} {C:exs.itm(17)} {C:exs.itm(18)} {C:exs.itm(19)} {C:exs.itm(20)} {C:exs.itm(21)} {C:exs.itm(22)} {C:exs.itm(23)} {C:exs.itm(24)} {C:exs.itm(25)} {C:exs.itm(26)} {C:exs.itm(27)} {C:exs.itm(28)} {C:exs.itm(29)} {C:exs.itm(30)} {C:exs.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-62 -attr oid 59 -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {for:mux.itm(0)} -attr vt d
load net {for:mux.itm(1)} -attr vt d
load net {for:mux.itm(2)} -attr vt d
load net {for:mux.itm(3)} -attr vt d
load netBundle {for:mux.itm} 4 {for:mux.itm(0)} {for:mux.itm(1)} {for:mux.itm(2)} {for:mux.itm(3)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-63 -attr oid 60 -attr vt d -attr @path {/fir1/fir1:core/for:mux.itm}
load net {shift_reg:mux#1.itm(0)} -attr vt d
load net {shift_reg:mux#1.itm(1)} -attr vt d
load net {shift_reg:mux#1.itm(2)} -attr vt d
load net {shift_reg:mux#1.itm(3)} -attr vt d
load net {shift_reg:mux#1.itm(4)} -attr vt d
load net {shift_reg:mux#1.itm(5)} -attr vt d
load net {shift_reg:mux#1.itm(6)} -attr vt d
load net {shift_reg:mux#1.itm(7)} -attr vt d
load net {shift_reg:mux#1.itm(8)} -attr vt d
load net {shift_reg:mux#1.itm(9)} -attr vt d
load net {shift_reg:mux#1.itm(10)} -attr vt d
load net {shift_reg:mux#1.itm(11)} -attr vt d
load net {shift_reg:mux#1.itm(12)} -attr vt d
load net {shift_reg:mux#1.itm(13)} -attr vt d
load net {shift_reg:mux#1.itm(14)} -attr vt d
load net {shift_reg:mux#1.itm(15)} -attr vt d
load net {shift_reg:mux#1.itm(16)} -attr vt d
load net {shift_reg:mux#1.itm(17)} -attr vt d
load net {shift_reg:mux#1.itm(18)} -attr vt d
load net {shift_reg:mux#1.itm(19)} -attr vt d
load net {shift_reg:mux#1.itm(20)} -attr vt d
load net {shift_reg:mux#1.itm(21)} -attr vt d
load net {shift_reg:mux#1.itm(22)} -attr vt d
load net {shift_reg:mux#1.itm(23)} -attr vt d
load net {shift_reg:mux#1.itm(24)} -attr vt d
load net {shift_reg:mux#1.itm(25)} -attr vt d
load net {shift_reg:mux#1.itm(26)} -attr vt d
load net {shift_reg:mux#1.itm(27)} -attr vt d
load net {shift_reg:mux#1.itm(28)} -attr vt d
load net {shift_reg:mux#1.itm(29)} -attr vt d
load net {shift_reg:mux#1.itm(30)} -attr vt d
load net {shift_reg:mux#1.itm(31)} -attr vt d
load netBundle {shift_reg:mux#1.itm} 32 {shift_reg:mux#1.itm(0)} {shift_reg:mux#1.itm(1)} {shift_reg:mux#1.itm(2)} {shift_reg:mux#1.itm(3)} {shift_reg:mux#1.itm(4)} {shift_reg:mux#1.itm(5)} {shift_reg:mux#1.itm(6)} {shift_reg:mux#1.itm(7)} {shift_reg:mux#1.itm(8)} {shift_reg:mux#1.itm(9)} {shift_reg:mux#1.itm(10)} {shift_reg:mux#1.itm(11)} {shift_reg:mux#1.itm(12)} {shift_reg:mux#1.itm(13)} {shift_reg:mux#1.itm(14)} {shift_reg:mux#1.itm(15)} {shift_reg:mux#1.itm(16)} {shift_reg:mux#1.itm(17)} {shift_reg:mux#1.itm(18)} {shift_reg:mux#1.itm(19)} {shift_reg:mux#1.itm(20)} {shift_reg:mux#1.itm(21)} {shift_reg:mux#1.itm(22)} {shift_reg:mux#1.itm(23)} {shift_reg:mux#1.itm(24)} {shift_reg:mux#1.itm(25)} {shift_reg:mux#1.itm(26)} {shift_reg:mux#1.itm(27)} {shift_reg:mux#1.itm(28)} {shift_reg:mux#1.itm(29)} {shift_reg:mux#1.itm(30)} {shift_reg:mux#1.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-64 -attr oid 61 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#2.itm(0)} -attr vt d
load net {shift_reg:mux#2.itm(1)} -attr vt d
load net {shift_reg:mux#2.itm(2)} -attr vt d
load net {shift_reg:mux#2.itm(3)} -attr vt d
load net {shift_reg:mux#2.itm(4)} -attr vt d
load net {shift_reg:mux#2.itm(5)} -attr vt d
load net {shift_reg:mux#2.itm(6)} -attr vt d
load net {shift_reg:mux#2.itm(7)} -attr vt d
load net {shift_reg:mux#2.itm(8)} -attr vt d
load net {shift_reg:mux#2.itm(9)} -attr vt d
load net {shift_reg:mux#2.itm(10)} -attr vt d
load net {shift_reg:mux#2.itm(11)} -attr vt d
load net {shift_reg:mux#2.itm(12)} -attr vt d
load net {shift_reg:mux#2.itm(13)} -attr vt d
load net {shift_reg:mux#2.itm(14)} -attr vt d
load net {shift_reg:mux#2.itm(15)} -attr vt d
load net {shift_reg:mux#2.itm(16)} -attr vt d
load net {shift_reg:mux#2.itm(17)} -attr vt d
load net {shift_reg:mux#2.itm(18)} -attr vt d
load net {shift_reg:mux#2.itm(19)} -attr vt d
load net {shift_reg:mux#2.itm(20)} -attr vt d
load net {shift_reg:mux#2.itm(21)} -attr vt d
load net {shift_reg:mux#2.itm(22)} -attr vt d
load net {shift_reg:mux#2.itm(23)} -attr vt d
load net {shift_reg:mux#2.itm(24)} -attr vt d
load net {shift_reg:mux#2.itm(25)} -attr vt d
load net {shift_reg:mux#2.itm(26)} -attr vt d
load net {shift_reg:mux#2.itm(27)} -attr vt d
load net {shift_reg:mux#2.itm(28)} -attr vt d
load net {shift_reg:mux#2.itm(29)} -attr vt d
load net {shift_reg:mux#2.itm(30)} -attr vt d
load net {shift_reg:mux#2.itm(31)} -attr vt d
load netBundle {shift_reg:mux#2.itm} 32 {shift_reg:mux#2.itm(0)} {shift_reg:mux#2.itm(1)} {shift_reg:mux#2.itm(2)} {shift_reg:mux#2.itm(3)} {shift_reg:mux#2.itm(4)} {shift_reg:mux#2.itm(5)} {shift_reg:mux#2.itm(6)} {shift_reg:mux#2.itm(7)} {shift_reg:mux#2.itm(8)} {shift_reg:mux#2.itm(9)} {shift_reg:mux#2.itm(10)} {shift_reg:mux#2.itm(11)} {shift_reg:mux#2.itm(12)} {shift_reg:mux#2.itm(13)} {shift_reg:mux#2.itm(14)} {shift_reg:mux#2.itm(15)} {shift_reg:mux#2.itm(16)} {shift_reg:mux#2.itm(17)} {shift_reg:mux#2.itm(18)} {shift_reg:mux#2.itm(19)} {shift_reg:mux#2.itm(20)} {shift_reg:mux#2.itm(21)} {shift_reg:mux#2.itm(22)} {shift_reg:mux#2.itm(23)} {shift_reg:mux#2.itm(24)} {shift_reg:mux#2.itm(25)} {shift_reg:mux#2.itm(26)} {shift_reg:mux#2.itm(27)} {shift_reg:mux#2.itm(28)} {shift_reg:mux#2.itm(29)} {shift_reg:mux#2.itm(30)} {shift_reg:mux#2.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-65 -attr oid 62 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#3.itm(0)} -attr vt d
load net {shift_reg:mux#3.itm(1)} -attr vt d
load net {shift_reg:mux#3.itm(2)} -attr vt d
load net {shift_reg:mux#3.itm(3)} -attr vt d
load net {shift_reg:mux#3.itm(4)} -attr vt d
load net {shift_reg:mux#3.itm(5)} -attr vt d
load net {shift_reg:mux#3.itm(6)} -attr vt d
load net {shift_reg:mux#3.itm(7)} -attr vt d
load net {shift_reg:mux#3.itm(8)} -attr vt d
load net {shift_reg:mux#3.itm(9)} -attr vt d
load net {shift_reg:mux#3.itm(10)} -attr vt d
load net {shift_reg:mux#3.itm(11)} -attr vt d
load net {shift_reg:mux#3.itm(12)} -attr vt d
load net {shift_reg:mux#3.itm(13)} -attr vt d
load net {shift_reg:mux#3.itm(14)} -attr vt d
load net {shift_reg:mux#3.itm(15)} -attr vt d
load net {shift_reg:mux#3.itm(16)} -attr vt d
load net {shift_reg:mux#3.itm(17)} -attr vt d
load net {shift_reg:mux#3.itm(18)} -attr vt d
load net {shift_reg:mux#3.itm(19)} -attr vt d
load net {shift_reg:mux#3.itm(20)} -attr vt d
load net {shift_reg:mux#3.itm(21)} -attr vt d
load net {shift_reg:mux#3.itm(22)} -attr vt d
load net {shift_reg:mux#3.itm(23)} -attr vt d
load net {shift_reg:mux#3.itm(24)} -attr vt d
load net {shift_reg:mux#3.itm(25)} -attr vt d
load net {shift_reg:mux#3.itm(26)} -attr vt d
load net {shift_reg:mux#3.itm(27)} -attr vt d
load net {shift_reg:mux#3.itm(28)} -attr vt d
load net {shift_reg:mux#3.itm(29)} -attr vt d
load net {shift_reg:mux#3.itm(30)} -attr vt d
load net {shift_reg:mux#3.itm(31)} -attr vt d
load netBundle {shift_reg:mux#3.itm} 32 {shift_reg:mux#3.itm(0)} {shift_reg:mux#3.itm(1)} {shift_reg:mux#3.itm(2)} {shift_reg:mux#3.itm(3)} {shift_reg:mux#3.itm(4)} {shift_reg:mux#3.itm(5)} {shift_reg:mux#3.itm(6)} {shift_reg:mux#3.itm(7)} {shift_reg:mux#3.itm(8)} {shift_reg:mux#3.itm(9)} {shift_reg:mux#3.itm(10)} {shift_reg:mux#3.itm(11)} {shift_reg:mux#3.itm(12)} {shift_reg:mux#3.itm(13)} {shift_reg:mux#3.itm(14)} {shift_reg:mux#3.itm(15)} {shift_reg:mux#3.itm(16)} {shift_reg:mux#3.itm(17)} {shift_reg:mux#3.itm(18)} {shift_reg:mux#3.itm(19)} {shift_reg:mux#3.itm(20)} {shift_reg:mux#3.itm(21)} {shift_reg:mux#3.itm(22)} {shift_reg:mux#3.itm(23)} {shift_reg:mux#3.itm(24)} {shift_reg:mux#3.itm(25)} {shift_reg:mux#3.itm(26)} {shift_reg:mux#3.itm(27)} {shift_reg:mux#3.itm(28)} {shift_reg:mux#3.itm(29)} {shift_reg:mux#3.itm(30)} {shift_reg:mux#3.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-66 -attr oid 63 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#4.itm(0)} -attr vt d
load net {shift_reg:mux#4.itm(1)} -attr vt d
load net {shift_reg:mux#4.itm(2)} -attr vt d
load net {shift_reg:mux#4.itm(3)} -attr vt d
load net {shift_reg:mux#4.itm(4)} -attr vt d
load net {shift_reg:mux#4.itm(5)} -attr vt d
load net {shift_reg:mux#4.itm(6)} -attr vt d
load net {shift_reg:mux#4.itm(7)} -attr vt d
load net {shift_reg:mux#4.itm(8)} -attr vt d
load net {shift_reg:mux#4.itm(9)} -attr vt d
load net {shift_reg:mux#4.itm(10)} -attr vt d
load net {shift_reg:mux#4.itm(11)} -attr vt d
load net {shift_reg:mux#4.itm(12)} -attr vt d
load net {shift_reg:mux#4.itm(13)} -attr vt d
load net {shift_reg:mux#4.itm(14)} -attr vt d
load net {shift_reg:mux#4.itm(15)} -attr vt d
load net {shift_reg:mux#4.itm(16)} -attr vt d
load net {shift_reg:mux#4.itm(17)} -attr vt d
load net {shift_reg:mux#4.itm(18)} -attr vt d
load net {shift_reg:mux#4.itm(19)} -attr vt d
load net {shift_reg:mux#4.itm(20)} -attr vt d
load net {shift_reg:mux#4.itm(21)} -attr vt d
load net {shift_reg:mux#4.itm(22)} -attr vt d
load net {shift_reg:mux#4.itm(23)} -attr vt d
load net {shift_reg:mux#4.itm(24)} -attr vt d
load net {shift_reg:mux#4.itm(25)} -attr vt d
load net {shift_reg:mux#4.itm(26)} -attr vt d
load net {shift_reg:mux#4.itm(27)} -attr vt d
load net {shift_reg:mux#4.itm(28)} -attr vt d
load net {shift_reg:mux#4.itm(29)} -attr vt d
load net {shift_reg:mux#4.itm(30)} -attr vt d
load net {shift_reg:mux#4.itm(31)} -attr vt d
load netBundle {shift_reg:mux#4.itm} 32 {shift_reg:mux#4.itm(0)} {shift_reg:mux#4.itm(1)} {shift_reg:mux#4.itm(2)} {shift_reg:mux#4.itm(3)} {shift_reg:mux#4.itm(4)} {shift_reg:mux#4.itm(5)} {shift_reg:mux#4.itm(6)} {shift_reg:mux#4.itm(7)} {shift_reg:mux#4.itm(8)} {shift_reg:mux#4.itm(9)} {shift_reg:mux#4.itm(10)} {shift_reg:mux#4.itm(11)} {shift_reg:mux#4.itm(12)} {shift_reg:mux#4.itm(13)} {shift_reg:mux#4.itm(14)} {shift_reg:mux#4.itm(15)} {shift_reg:mux#4.itm(16)} {shift_reg:mux#4.itm(17)} {shift_reg:mux#4.itm(18)} {shift_reg:mux#4.itm(19)} {shift_reg:mux#4.itm(20)} {shift_reg:mux#4.itm(21)} {shift_reg:mux#4.itm(22)} {shift_reg:mux#4.itm(23)} {shift_reg:mux#4.itm(24)} {shift_reg:mux#4.itm(25)} {shift_reg:mux#4.itm(26)} {shift_reg:mux#4.itm(27)} {shift_reg:mux#4.itm(28)} {shift_reg:mux#4.itm(29)} {shift_reg:mux#4.itm(30)} {shift_reg:mux#4.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-67 -attr oid 64 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#5.itm(0)} -attr vt d
load net {shift_reg:mux#5.itm(1)} -attr vt d
load net {shift_reg:mux#5.itm(2)} -attr vt d
load net {shift_reg:mux#5.itm(3)} -attr vt d
load net {shift_reg:mux#5.itm(4)} -attr vt d
load net {shift_reg:mux#5.itm(5)} -attr vt d
load net {shift_reg:mux#5.itm(6)} -attr vt d
load net {shift_reg:mux#5.itm(7)} -attr vt d
load net {shift_reg:mux#5.itm(8)} -attr vt d
load net {shift_reg:mux#5.itm(9)} -attr vt d
load net {shift_reg:mux#5.itm(10)} -attr vt d
load net {shift_reg:mux#5.itm(11)} -attr vt d
load net {shift_reg:mux#5.itm(12)} -attr vt d
load net {shift_reg:mux#5.itm(13)} -attr vt d
load net {shift_reg:mux#5.itm(14)} -attr vt d
load net {shift_reg:mux#5.itm(15)} -attr vt d
load net {shift_reg:mux#5.itm(16)} -attr vt d
load net {shift_reg:mux#5.itm(17)} -attr vt d
load net {shift_reg:mux#5.itm(18)} -attr vt d
load net {shift_reg:mux#5.itm(19)} -attr vt d
load net {shift_reg:mux#5.itm(20)} -attr vt d
load net {shift_reg:mux#5.itm(21)} -attr vt d
load net {shift_reg:mux#5.itm(22)} -attr vt d
load net {shift_reg:mux#5.itm(23)} -attr vt d
load net {shift_reg:mux#5.itm(24)} -attr vt d
load net {shift_reg:mux#5.itm(25)} -attr vt d
load net {shift_reg:mux#5.itm(26)} -attr vt d
load net {shift_reg:mux#5.itm(27)} -attr vt d
load net {shift_reg:mux#5.itm(28)} -attr vt d
load net {shift_reg:mux#5.itm(29)} -attr vt d
load net {shift_reg:mux#5.itm(30)} -attr vt d
load net {shift_reg:mux#5.itm(31)} -attr vt d
load netBundle {shift_reg:mux#5.itm} 32 {shift_reg:mux#5.itm(0)} {shift_reg:mux#5.itm(1)} {shift_reg:mux#5.itm(2)} {shift_reg:mux#5.itm(3)} {shift_reg:mux#5.itm(4)} {shift_reg:mux#5.itm(5)} {shift_reg:mux#5.itm(6)} {shift_reg:mux#5.itm(7)} {shift_reg:mux#5.itm(8)} {shift_reg:mux#5.itm(9)} {shift_reg:mux#5.itm(10)} {shift_reg:mux#5.itm(11)} {shift_reg:mux#5.itm(12)} {shift_reg:mux#5.itm(13)} {shift_reg:mux#5.itm(14)} {shift_reg:mux#5.itm(15)} {shift_reg:mux#5.itm(16)} {shift_reg:mux#5.itm(17)} {shift_reg:mux#5.itm(18)} {shift_reg:mux#5.itm(19)} {shift_reg:mux#5.itm(20)} {shift_reg:mux#5.itm(21)} {shift_reg:mux#5.itm(22)} {shift_reg:mux#5.itm(23)} {shift_reg:mux#5.itm(24)} {shift_reg:mux#5.itm(25)} {shift_reg:mux#5.itm(26)} {shift_reg:mux#5.itm(27)} {shift_reg:mux#5.itm(28)} {shift_reg:mux#5.itm(29)} {shift_reg:mux#5.itm(30)} {shift_reg:mux#5.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-68 -attr oid 65 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#6.itm(0)} -attr vt d
load net {shift_reg:mux#6.itm(1)} -attr vt d
load net {shift_reg:mux#6.itm(2)} -attr vt d
load net {shift_reg:mux#6.itm(3)} -attr vt d
load net {shift_reg:mux#6.itm(4)} -attr vt d
load net {shift_reg:mux#6.itm(5)} -attr vt d
load net {shift_reg:mux#6.itm(6)} -attr vt d
load net {shift_reg:mux#6.itm(7)} -attr vt d
load net {shift_reg:mux#6.itm(8)} -attr vt d
load net {shift_reg:mux#6.itm(9)} -attr vt d
load net {shift_reg:mux#6.itm(10)} -attr vt d
load net {shift_reg:mux#6.itm(11)} -attr vt d
load net {shift_reg:mux#6.itm(12)} -attr vt d
load net {shift_reg:mux#6.itm(13)} -attr vt d
load net {shift_reg:mux#6.itm(14)} -attr vt d
load net {shift_reg:mux#6.itm(15)} -attr vt d
load net {shift_reg:mux#6.itm(16)} -attr vt d
load net {shift_reg:mux#6.itm(17)} -attr vt d
load net {shift_reg:mux#6.itm(18)} -attr vt d
load net {shift_reg:mux#6.itm(19)} -attr vt d
load net {shift_reg:mux#6.itm(20)} -attr vt d
load net {shift_reg:mux#6.itm(21)} -attr vt d
load net {shift_reg:mux#6.itm(22)} -attr vt d
load net {shift_reg:mux#6.itm(23)} -attr vt d
load net {shift_reg:mux#6.itm(24)} -attr vt d
load net {shift_reg:mux#6.itm(25)} -attr vt d
load net {shift_reg:mux#6.itm(26)} -attr vt d
load net {shift_reg:mux#6.itm(27)} -attr vt d
load net {shift_reg:mux#6.itm(28)} -attr vt d
load net {shift_reg:mux#6.itm(29)} -attr vt d
load net {shift_reg:mux#6.itm(30)} -attr vt d
load net {shift_reg:mux#6.itm(31)} -attr vt d
load netBundle {shift_reg:mux#6.itm} 32 {shift_reg:mux#6.itm(0)} {shift_reg:mux#6.itm(1)} {shift_reg:mux#6.itm(2)} {shift_reg:mux#6.itm(3)} {shift_reg:mux#6.itm(4)} {shift_reg:mux#6.itm(5)} {shift_reg:mux#6.itm(6)} {shift_reg:mux#6.itm(7)} {shift_reg:mux#6.itm(8)} {shift_reg:mux#6.itm(9)} {shift_reg:mux#6.itm(10)} {shift_reg:mux#6.itm(11)} {shift_reg:mux#6.itm(12)} {shift_reg:mux#6.itm(13)} {shift_reg:mux#6.itm(14)} {shift_reg:mux#6.itm(15)} {shift_reg:mux#6.itm(16)} {shift_reg:mux#6.itm(17)} {shift_reg:mux#6.itm(18)} {shift_reg:mux#6.itm(19)} {shift_reg:mux#6.itm(20)} {shift_reg:mux#6.itm(21)} {shift_reg:mux#6.itm(22)} {shift_reg:mux#6.itm(23)} {shift_reg:mux#6.itm(24)} {shift_reg:mux#6.itm(25)} {shift_reg:mux#6.itm(26)} {shift_reg:mux#6.itm(27)} {shift_reg:mux#6.itm(28)} {shift_reg:mux#6.itm(29)} {shift_reg:mux#6.itm(30)} {shift_reg:mux#6.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-69 -attr oid 66 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#7.itm(0)} -attr vt d
load net {shift_reg:mux#7.itm(1)} -attr vt d
load net {shift_reg:mux#7.itm(2)} -attr vt d
load net {shift_reg:mux#7.itm(3)} -attr vt d
load net {shift_reg:mux#7.itm(4)} -attr vt d
load net {shift_reg:mux#7.itm(5)} -attr vt d
load net {shift_reg:mux#7.itm(6)} -attr vt d
load net {shift_reg:mux#7.itm(7)} -attr vt d
load net {shift_reg:mux#7.itm(8)} -attr vt d
load net {shift_reg:mux#7.itm(9)} -attr vt d
load net {shift_reg:mux#7.itm(10)} -attr vt d
load net {shift_reg:mux#7.itm(11)} -attr vt d
load net {shift_reg:mux#7.itm(12)} -attr vt d
load net {shift_reg:mux#7.itm(13)} -attr vt d
load net {shift_reg:mux#7.itm(14)} -attr vt d
load net {shift_reg:mux#7.itm(15)} -attr vt d
load net {shift_reg:mux#7.itm(16)} -attr vt d
load net {shift_reg:mux#7.itm(17)} -attr vt d
load net {shift_reg:mux#7.itm(18)} -attr vt d
load net {shift_reg:mux#7.itm(19)} -attr vt d
load net {shift_reg:mux#7.itm(20)} -attr vt d
load net {shift_reg:mux#7.itm(21)} -attr vt d
load net {shift_reg:mux#7.itm(22)} -attr vt d
load net {shift_reg:mux#7.itm(23)} -attr vt d
load net {shift_reg:mux#7.itm(24)} -attr vt d
load net {shift_reg:mux#7.itm(25)} -attr vt d
load net {shift_reg:mux#7.itm(26)} -attr vt d
load net {shift_reg:mux#7.itm(27)} -attr vt d
load net {shift_reg:mux#7.itm(28)} -attr vt d
load net {shift_reg:mux#7.itm(29)} -attr vt d
load net {shift_reg:mux#7.itm(30)} -attr vt d
load net {shift_reg:mux#7.itm(31)} -attr vt d
load netBundle {shift_reg:mux#7.itm} 32 {shift_reg:mux#7.itm(0)} {shift_reg:mux#7.itm(1)} {shift_reg:mux#7.itm(2)} {shift_reg:mux#7.itm(3)} {shift_reg:mux#7.itm(4)} {shift_reg:mux#7.itm(5)} {shift_reg:mux#7.itm(6)} {shift_reg:mux#7.itm(7)} {shift_reg:mux#7.itm(8)} {shift_reg:mux#7.itm(9)} {shift_reg:mux#7.itm(10)} {shift_reg:mux#7.itm(11)} {shift_reg:mux#7.itm(12)} {shift_reg:mux#7.itm(13)} {shift_reg:mux#7.itm(14)} {shift_reg:mux#7.itm(15)} {shift_reg:mux#7.itm(16)} {shift_reg:mux#7.itm(17)} {shift_reg:mux#7.itm(18)} {shift_reg:mux#7.itm(19)} {shift_reg:mux#7.itm(20)} {shift_reg:mux#7.itm(21)} {shift_reg:mux#7.itm(22)} {shift_reg:mux#7.itm(23)} {shift_reg:mux#7.itm(24)} {shift_reg:mux#7.itm(25)} {shift_reg:mux#7.itm(26)} {shift_reg:mux#7.itm(27)} {shift_reg:mux#7.itm(28)} {shift_reg:mux#7.itm(29)} {shift_reg:mux#7.itm(30)} {shift_reg:mux#7.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-70 -attr oid 67 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#8.itm(0)} -attr vt d
load net {shift_reg:mux#8.itm(1)} -attr vt d
load net {shift_reg:mux#8.itm(2)} -attr vt d
load net {shift_reg:mux#8.itm(3)} -attr vt d
load net {shift_reg:mux#8.itm(4)} -attr vt d
load net {shift_reg:mux#8.itm(5)} -attr vt d
load net {shift_reg:mux#8.itm(6)} -attr vt d
load net {shift_reg:mux#8.itm(7)} -attr vt d
load net {shift_reg:mux#8.itm(8)} -attr vt d
load net {shift_reg:mux#8.itm(9)} -attr vt d
load net {shift_reg:mux#8.itm(10)} -attr vt d
load net {shift_reg:mux#8.itm(11)} -attr vt d
load net {shift_reg:mux#8.itm(12)} -attr vt d
load net {shift_reg:mux#8.itm(13)} -attr vt d
load net {shift_reg:mux#8.itm(14)} -attr vt d
load net {shift_reg:mux#8.itm(15)} -attr vt d
load net {shift_reg:mux#8.itm(16)} -attr vt d
load net {shift_reg:mux#8.itm(17)} -attr vt d
load net {shift_reg:mux#8.itm(18)} -attr vt d
load net {shift_reg:mux#8.itm(19)} -attr vt d
load net {shift_reg:mux#8.itm(20)} -attr vt d
load net {shift_reg:mux#8.itm(21)} -attr vt d
load net {shift_reg:mux#8.itm(22)} -attr vt d
load net {shift_reg:mux#8.itm(23)} -attr vt d
load net {shift_reg:mux#8.itm(24)} -attr vt d
load net {shift_reg:mux#8.itm(25)} -attr vt d
load net {shift_reg:mux#8.itm(26)} -attr vt d
load net {shift_reg:mux#8.itm(27)} -attr vt d
load net {shift_reg:mux#8.itm(28)} -attr vt d
load net {shift_reg:mux#8.itm(29)} -attr vt d
load net {shift_reg:mux#8.itm(30)} -attr vt d
load net {shift_reg:mux#8.itm(31)} -attr vt d
load netBundle {shift_reg:mux#8.itm} 32 {shift_reg:mux#8.itm(0)} {shift_reg:mux#8.itm(1)} {shift_reg:mux#8.itm(2)} {shift_reg:mux#8.itm(3)} {shift_reg:mux#8.itm(4)} {shift_reg:mux#8.itm(5)} {shift_reg:mux#8.itm(6)} {shift_reg:mux#8.itm(7)} {shift_reg:mux#8.itm(8)} {shift_reg:mux#8.itm(9)} {shift_reg:mux#8.itm(10)} {shift_reg:mux#8.itm(11)} {shift_reg:mux#8.itm(12)} {shift_reg:mux#8.itm(13)} {shift_reg:mux#8.itm(14)} {shift_reg:mux#8.itm(15)} {shift_reg:mux#8.itm(16)} {shift_reg:mux#8.itm(17)} {shift_reg:mux#8.itm(18)} {shift_reg:mux#8.itm(19)} {shift_reg:mux#8.itm(20)} {shift_reg:mux#8.itm(21)} {shift_reg:mux#8.itm(22)} {shift_reg:mux#8.itm(23)} {shift_reg:mux#8.itm(24)} {shift_reg:mux#8.itm(25)} {shift_reg:mux#8.itm(26)} {shift_reg:mux#8.itm(27)} {shift_reg:mux#8.itm(28)} {shift_reg:mux#8.itm(29)} {shift_reg:mux#8.itm(30)} {shift_reg:mux#8.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-71 -attr oid 68 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#9.itm(0)} -attr vt d
load net {shift_reg:mux#9.itm(1)} -attr vt d
load net {shift_reg:mux#9.itm(2)} -attr vt d
load net {shift_reg:mux#9.itm(3)} -attr vt d
load net {shift_reg:mux#9.itm(4)} -attr vt d
load net {shift_reg:mux#9.itm(5)} -attr vt d
load net {shift_reg:mux#9.itm(6)} -attr vt d
load net {shift_reg:mux#9.itm(7)} -attr vt d
load net {shift_reg:mux#9.itm(8)} -attr vt d
load net {shift_reg:mux#9.itm(9)} -attr vt d
load net {shift_reg:mux#9.itm(10)} -attr vt d
load net {shift_reg:mux#9.itm(11)} -attr vt d
load net {shift_reg:mux#9.itm(12)} -attr vt d
load net {shift_reg:mux#9.itm(13)} -attr vt d
load net {shift_reg:mux#9.itm(14)} -attr vt d
load net {shift_reg:mux#9.itm(15)} -attr vt d
load net {shift_reg:mux#9.itm(16)} -attr vt d
load net {shift_reg:mux#9.itm(17)} -attr vt d
load net {shift_reg:mux#9.itm(18)} -attr vt d
load net {shift_reg:mux#9.itm(19)} -attr vt d
load net {shift_reg:mux#9.itm(20)} -attr vt d
load net {shift_reg:mux#9.itm(21)} -attr vt d
load net {shift_reg:mux#9.itm(22)} -attr vt d
load net {shift_reg:mux#9.itm(23)} -attr vt d
load net {shift_reg:mux#9.itm(24)} -attr vt d
load net {shift_reg:mux#9.itm(25)} -attr vt d
load net {shift_reg:mux#9.itm(26)} -attr vt d
load net {shift_reg:mux#9.itm(27)} -attr vt d
load net {shift_reg:mux#9.itm(28)} -attr vt d
load net {shift_reg:mux#9.itm(29)} -attr vt d
load net {shift_reg:mux#9.itm(30)} -attr vt d
load net {shift_reg:mux#9.itm(31)} -attr vt d
load netBundle {shift_reg:mux#9.itm} 32 {shift_reg:mux#9.itm(0)} {shift_reg:mux#9.itm(1)} {shift_reg:mux#9.itm(2)} {shift_reg:mux#9.itm(3)} {shift_reg:mux#9.itm(4)} {shift_reg:mux#9.itm(5)} {shift_reg:mux#9.itm(6)} {shift_reg:mux#9.itm(7)} {shift_reg:mux#9.itm(8)} {shift_reg:mux#9.itm(9)} {shift_reg:mux#9.itm(10)} {shift_reg:mux#9.itm(11)} {shift_reg:mux#9.itm(12)} {shift_reg:mux#9.itm(13)} {shift_reg:mux#9.itm(14)} {shift_reg:mux#9.itm(15)} {shift_reg:mux#9.itm(16)} {shift_reg:mux#9.itm(17)} {shift_reg:mux#9.itm(18)} {shift_reg:mux#9.itm(19)} {shift_reg:mux#9.itm(20)} {shift_reg:mux#9.itm(21)} {shift_reg:mux#9.itm(22)} {shift_reg:mux#9.itm(23)} {shift_reg:mux#9.itm(24)} {shift_reg:mux#9.itm(25)} {shift_reg:mux#9.itm(26)} {shift_reg:mux#9.itm(27)} {shift_reg:mux#9.itm(28)} {shift_reg:mux#9.itm(29)} {shift_reg:mux#9.itm(30)} {shift_reg:mux#9.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-72 -attr oid 69 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {for:conc#9.itm(0)} -attr vt d
load net {for:conc#9.itm(1)} -attr vt d
load net {for:conc#9.itm(2)} -attr vt d
load net {for:conc#9.itm(3)} -attr vt d
load net {for:conc#9.itm(4)} -attr vt d
load netBundle {for:conc#9.itm} 5 {for:conc#9.itm(0)} {for:conc#9.itm(1)} {for:conc#9.itm(2)} {for:conc#9.itm(3)} {for:conc#9.itm(4)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-73 -attr oid 70 -attr vt d -attr @path {/fir1/fir1:core/for:conc#9.itm}
load net {i:not.itm(0)} -attr vt d
load net {i:not.itm(1)} -attr vt d
load net {i:not.itm(2)} -attr vt d
load net {i:not.itm(3)} -attr vt d
load netBundle {i:not.itm} 4 {i:not.itm(0)} {i:not.itm(1)} {i:not.itm(2)} {i:not.itm(3)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-74 -attr oid 71 -attr vt d -attr @path {/fir1/fir1:core/i:not.itm}
load net {for:for:mux.itm(0)} -attr vt d
load net {for:for:mux.itm(1)} -attr vt d
load net {for:for:mux.itm(2)} -attr vt d
load net {for:for:mux.itm(3)} -attr vt d
load net {for:for:mux.itm(4)} -attr vt d
load net {for:for:mux.itm(5)} -attr vt d
load net {for:for:mux.itm(6)} -attr vt d
load net {for:for:mux.itm(7)} -attr vt d
load net {for:for:mux.itm(8)} -attr vt d
load net {for:for:mux.itm(9)} -attr vt d
load net {for:for:mux.itm(10)} -attr vt d
load net {for:for:mux.itm(11)} -attr vt d
load net {for:for:mux.itm(12)} -attr vt d
load net {for:for:mux.itm(13)} -attr vt d
load net {for:for:mux.itm(14)} -attr vt d
load net {for:for:mux.itm(15)} -attr vt d
load net {for:for:mux.itm(16)} -attr vt d
load net {for:for:mux.itm(17)} -attr vt d
load net {for:for:mux.itm(18)} -attr vt d
load net {for:for:mux.itm(19)} -attr vt d
load net {for:for:mux.itm(20)} -attr vt d
load net {for:for:mux.itm(21)} -attr vt d
load net {for:for:mux.itm(22)} -attr vt d
load net {for:for:mux.itm(23)} -attr vt d
load net {for:for:mux.itm(24)} -attr vt d
load net {for:for:mux.itm(25)} -attr vt d
load net {for:for:mux.itm(26)} -attr vt d
load net {for:for:mux.itm(27)} -attr vt d
load net {for:for:mux.itm(28)} -attr vt d
load net {for:for:mux.itm(29)} -attr vt d
load net {for:for:mux.itm(30)} -attr vt d
load net {for:for:mux.itm(31)} -attr vt d
load netBundle {for:for:mux.itm} 32 {for:for:mux.itm(0)} {for:for:mux.itm(1)} {for:for:mux.itm(2)} {for:for:mux.itm(3)} {for:for:mux.itm(4)} {for:for:mux.itm(5)} {for:for:mux.itm(6)} {for:for:mux.itm(7)} {for:for:mux.itm(8)} {for:for:mux.itm(9)} {for:for:mux.itm(10)} {for:for:mux.itm(11)} {for:for:mux.itm(12)} {for:for:mux.itm(13)} {for:for:mux.itm(14)} {for:for:mux.itm(15)} {for:for:mux.itm(16)} {for:for:mux.itm(17)} {for:for:mux.itm(18)} {for:for:mux.itm(19)} {for:for:mux.itm(20)} {for:for:mux.itm(21)} {for:for:mux.itm(22)} {for:for:mux.itm(23)} {for:for:mux.itm(24)} {for:for:mux.itm(25)} {for:for:mux.itm(26)} {for:for:mux.itm(27)} {for:for:mux.itm(28)} {for:for:mux.itm(29)} {for:for:mux.itm(30)} {for:for:mux.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-75 -attr oid 72 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux#1.itm(0)} -attr vt d
load net {for:for:mux#1.itm(1)} -attr vt d
load net {for:for:mux#1.itm(2)} -attr vt d
load net {for:for:mux#1.itm(3)} -attr vt d
load net {for:for:mux#1.itm(4)} -attr vt d
load net {for:for:mux#1.itm(5)} -attr vt d
load net {for:for:mux#1.itm(6)} -attr vt d
load net {for:for:mux#1.itm(7)} -attr vt d
load net {for:for:mux#1.itm(8)} -attr vt d
load net {for:for:mux#1.itm(9)} -attr vt d
load net {for:for:mux#1.itm(10)} -attr vt d
load net {for:for:mux#1.itm(11)} -attr vt d
load net {for:for:mux#1.itm(12)} -attr vt d
load net {for:for:mux#1.itm(13)} -attr vt d
load net {for:for:mux#1.itm(14)} -attr vt d
load net {for:for:mux#1.itm(15)} -attr vt d
load net {for:for:mux#1.itm(16)} -attr vt d
load net {for:for:mux#1.itm(17)} -attr vt d
load net {for:for:mux#1.itm(18)} -attr vt d
load net {for:for:mux#1.itm(19)} -attr vt d
load net {for:for:mux#1.itm(20)} -attr vt d
load net {for:for:mux#1.itm(21)} -attr vt d
load net {for:for:mux#1.itm(22)} -attr vt d
load net {for:for:mux#1.itm(23)} -attr vt d
load net {for:for:mux#1.itm(24)} -attr vt d
load net {for:for:mux#1.itm(25)} -attr vt d
load net {for:for:mux#1.itm(26)} -attr vt d
load net {for:for:mux#1.itm(27)} -attr vt d
load net {for:for:mux#1.itm(28)} -attr vt d
load net {for:for:mux#1.itm(29)} -attr vt d
load net {for:for:mux#1.itm(30)} -attr vt d
load net {for:for:mux#1.itm(31)} -attr vt d
load netBundle {for:for:mux#1.itm} 32 {for:for:mux#1.itm(0)} {for:for:mux#1.itm(1)} {for:for:mux#1.itm(2)} {for:for:mux#1.itm(3)} {for:for:mux#1.itm(4)} {for:for:mux#1.itm(5)} {for:for:mux#1.itm(6)} {for:for:mux#1.itm(7)} {for:for:mux#1.itm(8)} {for:for:mux#1.itm(9)} {for:for:mux#1.itm(10)} {for:for:mux#1.itm(11)} {for:for:mux#1.itm(12)} {for:for:mux#1.itm(13)} {for:for:mux#1.itm(14)} {for:for:mux#1.itm(15)} {for:for:mux#1.itm(16)} {for:for:mux#1.itm(17)} {for:for:mux#1.itm(18)} {for:for:mux#1.itm(19)} {for:for:mux#1.itm(20)} {for:for:mux#1.itm(21)} {for:for:mux#1.itm(22)} {for:for:mux#1.itm(23)} {for:for:mux#1.itm(24)} {for:for:mux#1.itm(25)} {for:for:mux#1.itm(26)} {for:for:mux#1.itm(27)} {for:for:mux#1.itm(28)} {for:for:mux#1.itm(29)} {for:for:mux#1.itm(30)} {for:for:mux#1.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-76 -attr oid 73 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#2.itm(0)} -attr vt d
load net {for:for:mux#2.itm(1)} -attr vt d
load net {for:for:mux#2.itm(2)} -attr vt d
load net {for:for:mux#2.itm(3)} -attr vt d
load net {for:for:mux#2.itm(4)} -attr vt d
load net {for:for:mux#2.itm(5)} -attr vt d
load net {for:for:mux#2.itm(6)} -attr vt d
load net {for:for:mux#2.itm(7)} -attr vt d
load net {for:for:mux#2.itm(8)} -attr vt d
load net {for:for:mux#2.itm(9)} -attr vt d
load net {for:for:mux#2.itm(10)} -attr vt d
load net {for:for:mux#2.itm(11)} -attr vt d
load net {for:for:mux#2.itm(12)} -attr vt d
load net {for:for:mux#2.itm(13)} -attr vt d
load net {for:for:mux#2.itm(14)} -attr vt d
load net {for:for:mux#2.itm(15)} -attr vt d
load net {for:for:mux#2.itm(16)} -attr vt d
load net {for:for:mux#2.itm(17)} -attr vt d
load net {for:for:mux#2.itm(18)} -attr vt d
load net {for:for:mux#2.itm(19)} -attr vt d
load net {for:for:mux#2.itm(20)} -attr vt d
load net {for:for:mux#2.itm(21)} -attr vt d
load net {for:for:mux#2.itm(22)} -attr vt d
load net {for:for:mux#2.itm(23)} -attr vt d
load net {for:for:mux#2.itm(24)} -attr vt d
load net {for:for:mux#2.itm(25)} -attr vt d
load net {for:for:mux#2.itm(26)} -attr vt d
load net {for:for:mux#2.itm(27)} -attr vt d
load net {for:for:mux#2.itm(28)} -attr vt d
load net {for:for:mux#2.itm(29)} -attr vt d
load net {for:for:mux#2.itm(30)} -attr vt d
load net {for:for:mux#2.itm(31)} -attr vt d
load netBundle {for:for:mux#2.itm} 32 {for:for:mux#2.itm(0)} {for:for:mux#2.itm(1)} {for:for:mux#2.itm(2)} {for:for:mux#2.itm(3)} {for:for:mux#2.itm(4)} {for:for:mux#2.itm(5)} {for:for:mux#2.itm(6)} {for:for:mux#2.itm(7)} {for:for:mux#2.itm(8)} {for:for:mux#2.itm(9)} {for:for:mux#2.itm(10)} {for:for:mux#2.itm(11)} {for:for:mux#2.itm(12)} {for:for:mux#2.itm(13)} {for:for:mux#2.itm(14)} {for:for:mux#2.itm(15)} {for:for:mux#2.itm(16)} {for:for:mux#2.itm(17)} {for:for:mux#2.itm(18)} {for:for:mux#2.itm(19)} {for:for:mux#2.itm(20)} {for:for:mux#2.itm(21)} {for:for:mux#2.itm(22)} {for:for:mux#2.itm(23)} {for:for:mux#2.itm(24)} {for:for:mux#2.itm(25)} {for:for:mux#2.itm(26)} {for:for:mux#2.itm(27)} {for:for:mux#2.itm(28)} {for:for:mux#2.itm(29)} {for:for:mux#2.itm(30)} {for:for:mux#2.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-77 -attr oid 74 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#3.itm(0)} -attr vt d
load net {for:for:mux#3.itm(1)} -attr vt d
load net {for:for:mux#3.itm(2)} -attr vt d
load net {for:for:mux#3.itm(3)} -attr vt d
load net {for:for:mux#3.itm(4)} -attr vt d
load net {for:for:mux#3.itm(5)} -attr vt d
load net {for:for:mux#3.itm(6)} -attr vt d
load net {for:for:mux#3.itm(7)} -attr vt d
load net {for:for:mux#3.itm(8)} -attr vt d
load net {for:for:mux#3.itm(9)} -attr vt d
load net {for:for:mux#3.itm(10)} -attr vt d
load net {for:for:mux#3.itm(11)} -attr vt d
load net {for:for:mux#3.itm(12)} -attr vt d
load net {for:for:mux#3.itm(13)} -attr vt d
load net {for:for:mux#3.itm(14)} -attr vt d
load net {for:for:mux#3.itm(15)} -attr vt d
load net {for:for:mux#3.itm(16)} -attr vt d
load net {for:for:mux#3.itm(17)} -attr vt d
load net {for:for:mux#3.itm(18)} -attr vt d
load net {for:for:mux#3.itm(19)} -attr vt d
load net {for:for:mux#3.itm(20)} -attr vt d
load net {for:for:mux#3.itm(21)} -attr vt d
load net {for:for:mux#3.itm(22)} -attr vt d
load net {for:for:mux#3.itm(23)} -attr vt d
load net {for:for:mux#3.itm(24)} -attr vt d
load net {for:for:mux#3.itm(25)} -attr vt d
load net {for:for:mux#3.itm(26)} -attr vt d
load net {for:for:mux#3.itm(27)} -attr vt d
load net {for:for:mux#3.itm(28)} -attr vt d
load net {for:for:mux#3.itm(29)} -attr vt d
load net {for:for:mux#3.itm(30)} -attr vt d
load net {for:for:mux#3.itm(31)} -attr vt d
load netBundle {for:for:mux#3.itm} 32 {for:for:mux#3.itm(0)} {for:for:mux#3.itm(1)} {for:for:mux#3.itm(2)} {for:for:mux#3.itm(3)} {for:for:mux#3.itm(4)} {for:for:mux#3.itm(5)} {for:for:mux#3.itm(6)} {for:for:mux#3.itm(7)} {for:for:mux#3.itm(8)} {for:for:mux#3.itm(9)} {for:for:mux#3.itm(10)} {for:for:mux#3.itm(11)} {for:for:mux#3.itm(12)} {for:for:mux#3.itm(13)} {for:for:mux#3.itm(14)} {for:for:mux#3.itm(15)} {for:for:mux#3.itm(16)} {for:for:mux#3.itm(17)} {for:for:mux#3.itm(18)} {for:for:mux#3.itm(19)} {for:for:mux#3.itm(20)} {for:for:mux#3.itm(21)} {for:for:mux#3.itm(22)} {for:for:mux#3.itm(23)} {for:for:mux#3.itm(24)} {for:for:mux#3.itm(25)} {for:for:mux#3.itm(26)} {for:for:mux#3.itm(27)} {for:for:mux#3.itm(28)} {for:for:mux#3.itm(29)} {for:for:mux#3.itm(30)} {for:for:mux#3.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-78 -attr oid 75 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#4.itm(0)} -attr vt d
load net {for:for:mux#4.itm(1)} -attr vt d
load net {for:for:mux#4.itm(2)} -attr vt d
load net {for:for:mux#4.itm(3)} -attr vt d
load net {for:for:mux#4.itm(4)} -attr vt d
load net {for:for:mux#4.itm(5)} -attr vt d
load net {for:for:mux#4.itm(6)} -attr vt d
load net {for:for:mux#4.itm(7)} -attr vt d
load net {for:for:mux#4.itm(8)} -attr vt d
load net {for:for:mux#4.itm(9)} -attr vt d
load net {for:for:mux#4.itm(10)} -attr vt d
load net {for:for:mux#4.itm(11)} -attr vt d
load net {for:for:mux#4.itm(12)} -attr vt d
load net {for:for:mux#4.itm(13)} -attr vt d
load net {for:for:mux#4.itm(14)} -attr vt d
load net {for:for:mux#4.itm(15)} -attr vt d
load net {for:for:mux#4.itm(16)} -attr vt d
load net {for:for:mux#4.itm(17)} -attr vt d
load net {for:for:mux#4.itm(18)} -attr vt d
load net {for:for:mux#4.itm(19)} -attr vt d
load net {for:for:mux#4.itm(20)} -attr vt d
load net {for:for:mux#4.itm(21)} -attr vt d
load net {for:for:mux#4.itm(22)} -attr vt d
load net {for:for:mux#4.itm(23)} -attr vt d
load net {for:for:mux#4.itm(24)} -attr vt d
load net {for:for:mux#4.itm(25)} -attr vt d
load net {for:for:mux#4.itm(26)} -attr vt d
load net {for:for:mux#4.itm(27)} -attr vt d
load net {for:for:mux#4.itm(28)} -attr vt d
load net {for:for:mux#4.itm(29)} -attr vt d
load net {for:for:mux#4.itm(30)} -attr vt d
load net {for:for:mux#4.itm(31)} -attr vt d
load netBundle {for:for:mux#4.itm} 32 {for:for:mux#4.itm(0)} {for:for:mux#4.itm(1)} {for:for:mux#4.itm(2)} {for:for:mux#4.itm(3)} {for:for:mux#4.itm(4)} {for:for:mux#4.itm(5)} {for:for:mux#4.itm(6)} {for:for:mux#4.itm(7)} {for:for:mux#4.itm(8)} {for:for:mux#4.itm(9)} {for:for:mux#4.itm(10)} {for:for:mux#4.itm(11)} {for:for:mux#4.itm(12)} {for:for:mux#4.itm(13)} {for:for:mux#4.itm(14)} {for:for:mux#4.itm(15)} {for:for:mux#4.itm(16)} {for:for:mux#4.itm(17)} {for:for:mux#4.itm(18)} {for:for:mux#4.itm(19)} {for:for:mux#4.itm(20)} {for:for:mux#4.itm(21)} {for:for:mux#4.itm(22)} {for:for:mux#4.itm(23)} {for:for:mux#4.itm(24)} {for:for:mux#4.itm(25)} {for:for:mux#4.itm(26)} {for:for:mux#4.itm(27)} {for:for:mux#4.itm(28)} {for:for:mux#4.itm(29)} {for:for:mux#4.itm(30)} {for:for:mux#4.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-79 -attr oid 76 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#5.itm(0)} -attr vt d
load net {for:for:mux#5.itm(1)} -attr vt d
load net {for:for:mux#5.itm(2)} -attr vt d
load net {for:for:mux#5.itm(3)} -attr vt d
load net {for:for:mux#5.itm(4)} -attr vt d
load net {for:for:mux#5.itm(5)} -attr vt d
load net {for:for:mux#5.itm(6)} -attr vt d
load net {for:for:mux#5.itm(7)} -attr vt d
load net {for:for:mux#5.itm(8)} -attr vt d
load net {for:for:mux#5.itm(9)} -attr vt d
load net {for:for:mux#5.itm(10)} -attr vt d
load net {for:for:mux#5.itm(11)} -attr vt d
load net {for:for:mux#5.itm(12)} -attr vt d
load net {for:for:mux#5.itm(13)} -attr vt d
load net {for:for:mux#5.itm(14)} -attr vt d
load net {for:for:mux#5.itm(15)} -attr vt d
load net {for:for:mux#5.itm(16)} -attr vt d
load net {for:for:mux#5.itm(17)} -attr vt d
load net {for:for:mux#5.itm(18)} -attr vt d
load net {for:for:mux#5.itm(19)} -attr vt d
load net {for:for:mux#5.itm(20)} -attr vt d
load net {for:for:mux#5.itm(21)} -attr vt d
load net {for:for:mux#5.itm(22)} -attr vt d
load net {for:for:mux#5.itm(23)} -attr vt d
load net {for:for:mux#5.itm(24)} -attr vt d
load net {for:for:mux#5.itm(25)} -attr vt d
load net {for:for:mux#5.itm(26)} -attr vt d
load net {for:for:mux#5.itm(27)} -attr vt d
load net {for:for:mux#5.itm(28)} -attr vt d
load net {for:for:mux#5.itm(29)} -attr vt d
load net {for:for:mux#5.itm(30)} -attr vt d
load net {for:for:mux#5.itm(31)} -attr vt d
load netBundle {for:for:mux#5.itm} 32 {for:for:mux#5.itm(0)} {for:for:mux#5.itm(1)} {for:for:mux#5.itm(2)} {for:for:mux#5.itm(3)} {for:for:mux#5.itm(4)} {for:for:mux#5.itm(5)} {for:for:mux#5.itm(6)} {for:for:mux#5.itm(7)} {for:for:mux#5.itm(8)} {for:for:mux#5.itm(9)} {for:for:mux#5.itm(10)} {for:for:mux#5.itm(11)} {for:for:mux#5.itm(12)} {for:for:mux#5.itm(13)} {for:for:mux#5.itm(14)} {for:for:mux#5.itm(15)} {for:for:mux#5.itm(16)} {for:for:mux#5.itm(17)} {for:for:mux#5.itm(18)} {for:for:mux#5.itm(19)} {for:for:mux#5.itm(20)} {for:for:mux#5.itm(21)} {for:for:mux#5.itm(22)} {for:for:mux#5.itm(23)} {for:for:mux#5.itm(24)} {for:for:mux#5.itm(25)} {for:for:mux#5.itm(26)} {for:for:mux#5.itm(27)} {for:for:mux#5.itm(28)} {for:for:mux#5.itm(29)} {for:for:mux#5.itm(30)} {for:for:mux#5.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-80 -attr oid 77 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#6.itm(0)} -attr vt d
load net {for:for:mux#6.itm(1)} -attr vt d
load net {for:for:mux#6.itm(2)} -attr vt d
load net {for:for:mux#6.itm(3)} -attr vt d
load net {for:for:mux#6.itm(4)} -attr vt d
load net {for:for:mux#6.itm(5)} -attr vt d
load net {for:for:mux#6.itm(6)} -attr vt d
load net {for:for:mux#6.itm(7)} -attr vt d
load net {for:for:mux#6.itm(8)} -attr vt d
load net {for:for:mux#6.itm(9)} -attr vt d
load net {for:for:mux#6.itm(10)} -attr vt d
load net {for:for:mux#6.itm(11)} -attr vt d
load net {for:for:mux#6.itm(12)} -attr vt d
load net {for:for:mux#6.itm(13)} -attr vt d
load net {for:for:mux#6.itm(14)} -attr vt d
load net {for:for:mux#6.itm(15)} -attr vt d
load net {for:for:mux#6.itm(16)} -attr vt d
load net {for:for:mux#6.itm(17)} -attr vt d
load net {for:for:mux#6.itm(18)} -attr vt d
load net {for:for:mux#6.itm(19)} -attr vt d
load net {for:for:mux#6.itm(20)} -attr vt d
load net {for:for:mux#6.itm(21)} -attr vt d
load net {for:for:mux#6.itm(22)} -attr vt d
load net {for:for:mux#6.itm(23)} -attr vt d
load net {for:for:mux#6.itm(24)} -attr vt d
load net {for:for:mux#6.itm(25)} -attr vt d
load net {for:for:mux#6.itm(26)} -attr vt d
load net {for:for:mux#6.itm(27)} -attr vt d
load net {for:for:mux#6.itm(28)} -attr vt d
load net {for:for:mux#6.itm(29)} -attr vt d
load net {for:for:mux#6.itm(30)} -attr vt d
load net {for:for:mux#6.itm(31)} -attr vt d
load netBundle {for:for:mux#6.itm} 32 {for:for:mux#6.itm(0)} {for:for:mux#6.itm(1)} {for:for:mux#6.itm(2)} {for:for:mux#6.itm(3)} {for:for:mux#6.itm(4)} {for:for:mux#6.itm(5)} {for:for:mux#6.itm(6)} {for:for:mux#6.itm(7)} {for:for:mux#6.itm(8)} {for:for:mux#6.itm(9)} {for:for:mux#6.itm(10)} {for:for:mux#6.itm(11)} {for:for:mux#6.itm(12)} {for:for:mux#6.itm(13)} {for:for:mux#6.itm(14)} {for:for:mux#6.itm(15)} {for:for:mux#6.itm(16)} {for:for:mux#6.itm(17)} {for:for:mux#6.itm(18)} {for:for:mux#6.itm(19)} {for:for:mux#6.itm(20)} {for:for:mux#6.itm(21)} {for:for:mux#6.itm(22)} {for:for:mux#6.itm(23)} {for:for:mux#6.itm(24)} {for:for:mux#6.itm(25)} {for:for:mux#6.itm(26)} {for:for:mux#6.itm(27)} {for:for:mux#6.itm(28)} {for:for:mux#6.itm(29)} {for:for:mux#6.itm(30)} {for:for:mux#6.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-81 -attr oid 78 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#7.itm(0)} -attr vt d
load net {for:for:mux#7.itm(1)} -attr vt d
load net {for:for:mux#7.itm(2)} -attr vt d
load net {for:for:mux#7.itm(3)} -attr vt d
load net {for:for:mux#7.itm(4)} -attr vt d
load net {for:for:mux#7.itm(5)} -attr vt d
load net {for:for:mux#7.itm(6)} -attr vt d
load net {for:for:mux#7.itm(7)} -attr vt d
load net {for:for:mux#7.itm(8)} -attr vt d
load net {for:for:mux#7.itm(9)} -attr vt d
load net {for:for:mux#7.itm(10)} -attr vt d
load net {for:for:mux#7.itm(11)} -attr vt d
load net {for:for:mux#7.itm(12)} -attr vt d
load net {for:for:mux#7.itm(13)} -attr vt d
load net {for:for:mux#7.itm(14)} -attr vt d
load net {for:for:mux#7.itm(15)} -attr vt d
load net {for:for:mux#7.itm(16)} -attr vt d
load net {for:for:mux#7.itm(17)} -attr vt d
load net {for:for:mux#7.itm(18)} -attr vt d
load net {for:for:mux#7.itm(19)} -attr vt d
load net {for:for:mux#7.itm(20)} -attr vt d
load net {for:for:mux#7.itm(21)} -attr vt d
load net {for:for:mux#7.itm(22)} -attr vt d
load net {for:for:mux#7.itm(23)} -attr vt d
load net {for:for:mux#7.itm(24)} -attr vt d
load net {for:for:mux#7.itm(25)} -attr vt d
load net {for:for:mux#7.itm(26)} -attr vt d
load net {for:for:mux#7.itm(27)} -attr vt d
load net {for:for:mux#7.itm(28)} -attr vt d
load net {for:for:mux#7.itm(29)} -attr vt d
load net {for:for:mux#7.itm(30)} -attr vt d
load net {for:for:mux#7.itm(31)} -attr vt d
load netBundle {for:for:mux#7.itm} 32 {for:for:mux#7.itm(0)} {for:for:mux#7.itm(1)} {for:for:mux#7.itm(2)} {for:for:mux#7.itm(3)} {for:for:mux#7.itm(4)} {for:for:mux#7.itm(5)} {for:for:mux#7.itm(6)} {for:for:mux#7.itm(7)} {for:for:mux#7.itm(8)} {for:for:mux#7.itm(9)} {for:for:mux#7.itm(10)} {for:for:mux#7.itm(11)} {for:for:mux#7.itm(12)} {for:for:mux#7.itm(13)} {for:for:mux#7.itm(14)} {for:for:mux#7.itm(15)} {for:for:mux#7.itm(16)} {for:for:mux#7.itm(17)} {for:for:mux#7.itm(18)} {for:for:mux#7.itm(19)} {for:for:mux#7.itm(20)} {for:for:mux#7.itm(21)} {for:for:mux#7.itm(22)} {for:for:mux#7.itm(23)} {for:for:mux#7.itm(24)} {for:for:mux#7.itm(25)} {for:for:mux#7.itm(26)} {for:for:mux#7.itm(27)} {for:for:mux#7.itm(28)} {for:for:mux#7.itm(29)} {for:for:mux#7.itm(30)} {for:for:mux#7.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-82 -attr oid 79 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#8.itm(0)} -attr vt d
load net {for:for:mux#8.itm(1)} -attr vt d
load net {for:for:mux#8.itm(2)} -attr vt d
load net {for:for:mux#8.itm(3)} -attr vt d
load net {for:for:mux#8.itm(4)} -attr vt d
load net {for:for:mux#8.itm(5)} -attr vt d
load net {for:for:mux#8.itm(6)} -attr vt d
load net {for:for:mux#8.itm(7)} -attr vt d
load net {for:for:mux#8.itm(8)} -attr vt d
load net {for:for:mux#8.itm(9)} -attr vt d
load net {for:for:mux#8.itm(10)} -attr vt d
load net {for:for:mux#8.itm(11)} -attr vt d
load net {for:for:mux#8.itm(12)} -attr vt d
load net {for:for:mux#8.itm(13)} -attr vt d
load net {for:for:mux#8.itm(14)} -attr vt d
load net {for:for:mux#8.itm(15)} -attr vt d
load net {for:for:mux#8.itm(16)} -attr vt d
load net {for:for:mux#8.itm(17)} -attr vt d
load net {for:for:mux#8.itm(18)} -attr vt d
load net {for:for:mux#8.itm(19)} -attr vt d
load net {for:for:mux#8.itm(20)} -attr vt d
load net {for:for:mux#8.itm(21)} -attr vt d
load net {for:for:mux#8.itm(22)} -attr vt d
load net {for:for:mux#8.itm(23)} -attr vt d
load net {for:for:mux#8.itm(24)} -attr vt d
load net {for:for:mux#8.itm(25)} -attr vt d
load net {for:for:mux#8.itm(26)} -attr vt d
load net {for:for:mux#8.itm(27)} -attr vt d
load net {for:for:mux#8.itm(28)} -attr vt d
load net {for:for:mux#8.itm(29)} -attr vt d
load net {for:for:mux#8.itm(30)} -attr vt d
load net {for:for:mux#8.itm(31)} -attr vt d
load netBundle {for:for:mux#8.itm} 32 {for:for:mux#8.itm(0)} {for:for:mux#8.itm(1)} {for:for:mux#8.itm(2)} {for:for:mux#8.itm(3)} {for:for:mux#8.itm(4)} {for:for:mux#8.itm(5)} {for:for:mux#8.itm(6)} {for:for:mux#8.itm(7)} {for:for:mux#8.itm(8)} {for:for:mux#8.itm(9)} {for:for:mux#8.itm(10)} {for:for:mux#8.itm(11)} {for:for:mux#8.itm(12)} {for:for:mux#8.itm(13)} {for:for:mux#8.itm(14)} {for:for:mux#8.itm(15)} {for:for:mux#8.itm(16)} {for:for:mux#8.itm(17)} {for:for:mux#8.itm(18)} {for:for:mux#8.itm(19)} {for:for:mux#8.itm(20)} {for:for:mux#8.itm(21)} {for:for:mux#8.itm(22)} {for:for:mux#8.itm(23)} {for:for:mux#8.itm(24)} {for:for:mux#8.itm(25)} {for:for:mux#8.itm(26)} {for:for:mux#8.itm(27)} {for:for:mux#8.itm(28)} {for:for:mux#8.itm(29)} {for:for:mux#8.itm(30)} {for:for:mux#8.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-83 -attr oid 80 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load net {mux.itm(30)} -attr vt d
load net {mux.itm(31)} -attr vt d
load netBundle {mux.itm} 32 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} {mux.itm(30)} {mux.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-84 -attr oid 81 -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {for:conc.itm(0)} -attr vt d
load net {for:conc.itm(1)} -attr vt d
load net {for:conc.itm(2)} -attr vt d
load net {for:conc.itm(3)} -attr vt d
load net {for:conc.itm(4)} -attr vt d
load net {for:conc.itm(5)} -attr vt d
load net {for:conc.itm(6)} -attr vt d
load net {for:conc.itm(7)} -attr vt d
load net {for:conc.itm(8)} -attr vt d
load net {for:conc.itm(9)} -attr vt d
load netBundle {for:conc.itm} 10 {for:conc.itm(0)} {for:conc.itm(1)} {for:conc.itm(2)} {for:conc.itm(3)} {for:conc.itm(4)} {for:conc.itm(5)} {for:conc.itm(6)} {for:conc.itm(7)} {for:conc.itm(8)} {for:conc.itm(9)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-85 -attr oid 82 -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#13.itm(0)} -attr vt d
load net {for:mux#13.itm(1)} -attr vt d
load net {for:mux#13.itm(2)} -attr vt d
load net {for:mux#13.itm(3)} -attr vt d
load net {for:mux#13.itm(4)} -attr vt d
load net {for:mux#13.itm(5)} -attr vt d
load net {for:mux#13.itm(6)} -attr vt d
load net {for:mux#13.itm(7)} -attr vt d
load netBundle {for:mux#13.itm} 8 {for:mux#13.itm(0)} {for:mux#13.itm(1)} {for:mux#13.itm(2)} {for:mux#13.itm(3)} {for:mux#13.itm(4)} {for:mux#13.itm(5)} {for:mux#13.itm(6)} {for:mux#13.itm(7)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-86 -attr oid 83 -attr vt d -attr @path {/fir1/fir1:core/for:mux#13.itm}
load net {for:mux#12.itm(0)} -attr vt d
load net {for:mux#12.itm(1)} -attr vt d
load net {for:mux#12.itm(2)} -attr vt d
load net {for:mux#12.itm(3)} -attr vt d
load net {for:mux#12.itm(4)} -attr vt d
load net {for:mux#12.itm(5)} -attr vt d
load net {for:mux#12.itm(6)} -attr vt d
load net {for:mux#12.itm(7)} -attr vt d
load net {for:mux#12.itm(8)} -attr vt d
load net {for:mux#12.itm(9)} -attr vt d
load net {for:mux#12.itm(10)} -attr vt d
load net {for:mux#12.itm(11)} -attr vt d
load net {for:mux#12.itm(12)} -attr vt d
load net {for:mux#12.itm(13)} -attr vt d
load net {for:mux#12.itm(14)} -attr vt d
load net {for:mux#12.itm(15)} -attr vt d
load net {for:mux#12.itm(16)} -attr vt d
load net {for:mux#12.itm(17)} -attr vt d
load net {for:mux#12.itm(18)} -attr vt d
load net {for:mux#12.itm(19)} -attr vt d
load net {for:mux#12.itm(20)} -attr vt d
load net {for:mux#12.itm(21)} -attr vt d
load net {for:mux#12.itm(22)} -attr vt d
load net {for:mux#12.itm(23)} -attr vt d
load net {for:mux#12.itm(24)} -attr vt d
load net {for:mux#12.itm(25)} -attr vt d
load net {for:mux#12.itm(26)} -attr vt d
load net {for:mux#12.itm(27)} -attr vt d
load net {for:mux#12.itm(28)} -attr vt d
load net {for:mux#12.itm(29)} -attr vt d
load net {for:mux#12.itm(30)} -attr vt d
load net {for:mux#12.itm(31)} -attr vt d
load netBundle {for:mux#12.itm} 32 {for:mux#12.itm(0)} {for:mux#12.itm(1)} {for:mux#12.itm(2)} {for:mux#12.itm(3)} {for:mux#12.itm(4)} {for:mux#12.itm(5)} {for:mux#12.itm(6)} {for:mux#12.itm(7)} {for:mux#12.itm(8)} {for:mux#12.itm(9)} {for:mux#12.itm(10)} {for:mux#12.itm(11)} {for:mux#12.itm(12)} {for:mux#12.itm(13)} {for:mux#12.itm(14)} {for:mux#12.itm(15)} {for:mux#12.itm(16)} {for:mux#12.itm(17)} {for:mux#12.itm(18)} {for:mux#12.itm(19)} {for:mux#12.itm(20)} {for:mux#12.itm(21)} {for:mux#12.itm(22)} {for:mux#12.itm(23)} {for:mux#12.itm(24)} {for:mux#12.itm(25)} {for:mux#12.itm(26)} {for:mux#12.itm(27)} {for:mux#12.itm(28)} {for:mux#12.itm(29)} {for:mux#12.itm(30)} {for:mux#12.itm(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-87 -attr oid 84 -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-88 -attr oid 85 -attr vt d
load net {clk} -port {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-89 -attr oid 86 -attr vt d
load net {rst} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-90 -attr oid 87 -attr vt d
load net {rst} -port {rst} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-91 -attr oid 88 -attr vt d
load net {x:rsc.dat(0)} -attr vt d
load net {x:rsc.dat(1)} -attr vt d
load net {x:rsc.dat(2)} -attr vt d
load net {x:rsc.dat(3)} -attr vt d
load net {x:rsc.dat(4)} -attr vt d
load net {x:rsc.dat(5)} -attr vt d
load net {x:rsc.dat(6)} -attr vt d
load net {x:rsc.dat(7)} -attr vt d
load net {x:rsc.dat(8)} -attr vt d
load net {x:rsc.dat(9)} -attr vt d
load net {x:rsc.dat(10)} -attr vt d
load net {x:rsc.dat(11)} -attr vt d
load net {x:rsc.dat(12)} -attr vt d
load net {x:rsc.dat(13)} -attr vt d
load net {x:rsc.dat(14)} -attr vt d
load net {x:rsc.dat(15)} -attr vt d
load net {x:rsc.dat(16)} -attr vt d
load net {x:rsc.dat(17)} -attr vt d
load net {x:rsc.dat(18)} -attr vt d
load net {x:rsc.dat(19)} -attr vt d
load net {x:rsc.dat(20)} -attr vt d
load net {x:rsc.dat(21)} -attr vt d
load net {x:rsc.dat(22)} -attr vt d
load net {x:rsc.dat(23)} -attr vt d
load net {x:rsc.dat(24)} -attr vt d
load net {x:rsc.dat(25)} -attr vt d
load net {x:rsc.dat(26)} -attr vt d
load net {x:rsc.dat(27)} -attr vt d
load net {x:rsc.dat(28)} -attr vt d
load net {x:rsc.dat(29)} -attr vt d
load net {x:rsc.dat(30)} -attr vt d
load net {x:rsc.dat(31)} -attr vt d
load netBundle {x:rsc.dat} 32 {x:rsc.dat(0)} {x:rsc.dat(1)} {x:rsc.dat(2)} {x:rsc.dat(3)} {x:rsc.dat(4)} {x:rsc.dat(5)} {x:rsc.dat(6)} {x:rsc.dat(7)} {x:rsc.dat(8)} {x:rsc.dat(9)} {x:rsc.dat(10)} {x:rsc.dat(11)} {x:rsc.dat(12)} {x:rsc.dat(13)} {x:rsc.dat(14)} {x:rsc.dat(15)} {x:rsc.dat(16)} {x:rsc.dat(17)} {x:rsc.dat(18)} {x:rsc.dat(19)} {x:rsc.dat(20)} {x:rsc.dat(21)} {x:rsc.dat(22)} {x:rsc.dat(23)} {x:rsc.dat(24)} {x:rsc.dat(25)} {x:rsc.dat(26)} {x:rsc.dat(27)} {x:rsc.dat(28)} {x:rsc.dat(29)} {x:rsc.dat(30)} {x:rsc.dat(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-92 -attr oid 89 -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(0)} -port {x:rsc.dat(0)} -attr vt d
load net {x:rsc.dat(1)} -port {x:rsc.dat(1)} -attr vt d
load net {x:rsc.dat(2)} -port {x:rsc.dat(2)} -attr vt d
load net {x:rsc.dat(3)} -port {x:rsc.dat(3)} -attr vt d
load net {x:rsc.dat(4)} -port {x:rsc.dat(4)} -attr vt d
load net {x:rsc.dat(5)} -port {x:rsc.dat(5)} -attr vt d
load net {x:rsc.dat(6)} -port {x:rsc.dat(6)} -attr vt d
load net {x:rsc.dat(7)} -port {x:rsc.dat(7)} -attr vt d
load net {x:rsc.dat(8)} -port {x:rsc.dat(8)} -attr vt d
load net {x:rsc.dat(9)} -port {x:rsc.dat(9)} -attr vt d
load net {x:rsc.dat(10)} -port {x:rsc.dat(10)} -attr vt d
load net {x:rsc.dat(11)} -port {x:rsc.dat(11)} -attr vt d
load net {x:rsc.dat(12)} -port {x:rsc.dat(12)} -attr vt d
load net {x:rsc.dat(13)} -port {x:rsc.dat(13)} -attr vt d
load net {x:rsc.dat(14)} -port {x:rsc.dat(14)} -attr vt d
load net {x:rsc.dat(15)} -port {x:rsc.dat(15)} -attr vt d
load net {x:rsc.dat(16)} -port {x:rsc.dat(16)} -attr vt d
load net {x:rsc.dat(17)} -port {x:rsc.dat(17)} -attr vt d
load net {x:rsc.dat(18)} -port {x:rsc.dat(18)} -attr vt d
load net {x:rsc.dat(19)} -port {x:rsc.dat(19)} -attr vt d
load net {x:rsc.dat(20)} -port {x:rsc.dat(20)} -attr vt d
load net {x:rsc.dat(21)} -port {x:rsc.dat(21)} -attr vt d
load net {x:rsc.dat(22)} -port {x:rsc.dat(22)} -attr vt d
load net {x:rsc.dat(23)} -port {x:rsc.dat(23)} -attr vt d
load net {x:rsc.dat(24)} -port {x:rsc.dat(24)} -attr vt d
load net {x:rsc.dat(25)} -port {x:rsc.dat(25)} -attr vt d
load net {x:rsc.dat(26)} -port {x:rsc.dat(26)} -attr vt d
load net {x:rsc.dat(27)} -port {x:rsc.dat(27)} -attr vt d
load net {x:rsc.dat(28)} -port {x:rsc.dat(28)} -attr vt d
load net {x:rsc.dat(29)} -port {x:rsc.dat(29)} -attr vt d
load net {x:rsc.dat(30)} -port {x:rsc.dat(30)} -attr vt d
load net {x:rsc.dat(31)} -port {x:rsc.dat(31)} -attr vt d
load netBundle {x:rsc.dat} 32 {x:rsc.dat(0)} {x:rsc.dat(1)} {x:rsc.dat(2)} {x:rsc.dat(3)} {x:rsc.dat(4)} {x:rsc.dat(5)} {x:rsc.dat(6)} {x:rsc.dat(7)} {x:rsc.dat(8)} {x:rsc.dat(9)} {x:rsc.dat(10)} {x:rsc.dat(11)} {x:rsc.dat(12)} {x:rsc.dat(13)} {x:rsc.dat(14)} {x:rsc.dat(15)} {x:rsc.dat(16)} {x:rsc.dat(17)} {x:rsc.dat(18)} {x:rsc.dat(19)} {x:rsc.dat(20)} {x:rsc.dat(21)} {x:rsc.dat(22)} {x:rsc.dat(23)} {x:rsc.dat(24)} {x:rsc.dat(25)} {x:rsc.dat(26)} {x:rsc.dat(27)} {x:rsc.dat(28)} {x:rsc.dat(29)} {x:rsc.dat(30)} {x:rsc.dat(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-93 -attr oid 90 -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-94 -attr oid 91 -attr vt d
load net {x:rsc.triosy.lz} -port {x:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-95 -attr oid 92 -attr vt d -attr @path {/fir1/fir1:core/x:rsc.triosy.lz}
load net {return:rsc.dat(0)} -attr vt d
load net {return:rsc.dat(1)} -attr vt d
load net {return:rsc.dat(2)} -attr vt d
load net {return:rsc.dat(3)} -attr vt d
load net {return:rsc.dat(4)} -attr vt d
load net {return:rsc.dat(5)} -attr vt d
load net {return:rsc.dat(6)} -attr vt d
load net {return:rsc.dat(7)} -attr vt d
load net {return:rsc.dat(8)} -attr vt d
load net {return:rsc.dat(9)} -attr vt d
load net {return:rsc.dat(10)} -attr vt d
load net {return:rsc.dat(11)} -attr vt d
load net {return:rsc.dat(12)} -attr vt d
load net {return:rsc.dat(13)} -attr vt d
load net {return:rsc.dat(14)} -attr vt d
load net {return:rsc.dat(15)} -attr vt d
load net {return:rsc.dat(16)} -attr vt d
load net {return:rsc.dat(17)} -attr vt d
load net {return:rsc.dat(18)} -attr vt d
load net {return:rsc.dat(19)} -attr vt d
load net {return:rsc.dat(20)} -attr vt d
load net {return:rsc.dat(21)} -attr vt d
load net {return:rsc.dat(22)} -attr vt d
load net {return:rsc.dat(23)} -attr vt d
load net {return:rsc.dat(24)} -attr vt d
load net {return:rsc.dat(25)} -attr vt d
load net {return:rsc.dat(26)} -attr vt d
load net {return:rsc.dat(27)} -attr vt d
load net {return:rsc.dat(28)} -attr vt d
load net {return:rsc.dat(29)} -attr vt d
load net {return:rsc.dat(30)} -attr vt d
load net {return:rsc.dat(31)} -attr vt d
load netBundle {return:rsc.dat} 32 {return:rsc.dat(0)} {return:rsc.dat(1)} {return:rsc.dat(2)} {return:rsc.dat(3)} {return:rsc.dat(4)} {return:rsc.dat(5)} {return:rsc.dat(6)} {return:rsc.dat(7)} {return:rsc.dat(8)} {return:rsc.dat(9)} {return:rsc.dat(10)} {return:rsc.dat(11)} {return:rsc.dat(12)} {return:rsc.dat(13)} {return:rsc.dat(14)} {return:rsc.dat(15)} {return:rsc.dat(16)} {return:rsc.dat(17)} {return:rsc.dat(18)} {return:rsc.dat(19)} {return:rsc.dat(20)} {return:rsc.dat(21)} {return:rsc.dat(22)} {return:rsc.dat(23)} {return:rsc.dat(24)} {return:rsc.dat(25)} {return:rsc.dat(26)} {return:rsc.dat(27)} {return:rsc.dat(28)} {return:rsc.dat(29)} {return:rsc.dat(30)} {return:rsc.dat(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-96 -attr oid 93 -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(0)} -port {return:rsc.dat(0)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(1)} -port {return:rsc.dat(1)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(2)} -port {return:rsc.dat(2)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(3)} -port {return:rsc.dat(3)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(4)} -port {return:rsc.dat(4)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(5)} -port {return:rsc.dat(5)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(6)} -port {return:rsc.dat(6)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(7)} -port {return:rsc.dat(7)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(8)} -port {return:rsc.dat(8)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(9)} -port {return:rsc.dat(9)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(10)} -port {return:rsc.dat(10)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(11)} -port {return:rsc.dat(11)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(12)} -port {return:rsc.dat(12)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(13)} -port {return:rsc.dat(13)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(14)} -port {return:rsc.dat(14)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(15)} -port {return:rsc.dat(15)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(16)} -port {return:rsc.dat(16)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(17)} -port {return:rsc.dat(17)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(18)} -port {return:rsc.dat(18)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(19)} -port {return:rsc.dat(19)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(20)} -port {return:rsc.dat(20)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(21)} -port {return:rsc.dat(21)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(22)} -port {return:rsc.dat(22)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(23)} -port {return:rsc.dat(23)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(24)} -port {return:rsc.dat(24)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(25)} -port {return:rsc.dat(25)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(26)} -port {return:rsc.dat(26)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(27)} -port {return:rsc.dat(27)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(28)} -port {return:rsc.dat(28)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(29)} -port {return:rsc.dat(29)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(30)} -port {return:rsc.dat(30)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(31)} -port {return:rsc.dat(31)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-97 -attr oid 94 -attr vt d
load net {return:rsc.triosy.lz} -port {return:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-98 -attr oid 95 -attr vt d -attr @path {/fir1/fir1:core/return:rsc.triosy.lz}
load inst "fir1:core_core:fsm:inst" "fir1:core_core:fsm" "orig" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-99 -attr oid 96 -attr @path {/fir1/fir1:core/fir1:core_core:fsm:inst} -attr area 39.000000 -attr hier "/fir1/fir1:core/fir1:core_core:fsm"
load net {clk} -pin  "fir1:core_core:fsm:inst" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-100 -attr oid 97 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "fir1:core_core:fsm:inst" {rst} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-101 -attr oid 98 -attr @path {/fir1/fir1:core/rst}
load net {fsm_output(0)} -pin  "fir1:core_core:fsm:inst" {fsm_output(0)} -attr @path {/fir1/fir1:core/fsm_output}
load net {fsm_output(1)} -pin  "fir1:core_core:fsm:inst" {fsm_output(1)} -attr @path {/fir1/fir1:core/fsm_output}
load net {fsm_output(2)} -pin  "fir1:core_core:fsm:inst" {fsm_output(2)} -attr @path {/fir1/fir1:core/fsm_output}
load net {fsm_output(3)} -pin  "fir1:core_core:fsm:inst" {fsm_output(3)} -attr @path {/fir1/fir1:core/fsm_output}
load net {fsm_output(4)} -pin  "fir1:core_core:fsm:inst" {fsm_output(4)} -attr @path {/fir1/fir1:core/fsm_output}
load net {fsm_output(5)} -pin  "fir1:core_core:fsm:inst" {fsm_output(5)} -attr @path {/fir1/fir1:core/fsm_output}
load net {fsm_output(6)} -pin  "fir1:core_core:fsm:inst" {fsm_output(6)} -attr @path {/fir1/fir1:core/fsm_output}
load net {for:not.itm} -pin  "fir1:core_core:fsm:inst" {for.C#2_tr0} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-102 -attr oid 99 -attr @path {/fir1/fir1:core/for:not.itm}
load inst "x:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(1,32)" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-103 -attr oid 100 -attr vt d -attr @path {/fir1/fir1:core/x:rsci} -attr qmod "ccs_ioport.ccs_in(1,32)"
load net {x:rsc.dat(0)} -pin  "x:rsci" {dat(0)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(1)} -pin  "x:rsci" {dat(1)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(2)} -pin  "x:rsci" {dat(2)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(3)} -pin  "x:rsci" {dat(3)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(4)} -pin  "x:rsci" {dat(4)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(5)} -pin  "x:rsci" {dat(5)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(6)} -pin  "x:rsci" {dat(6)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(7)} -pin  "x:rsci" {dat(7)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(8)} -pin  "x:rsci" {dat(8)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(9)} -pin  "x:rsci" {dat(9)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(10)} -pin  "x:rsci" {dat(10)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(11)} -pin  "x:rsci" {dat(11)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(12)} -pin  "x:rsci" {dat(12)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(13)} -pin  "x:rsci" {dat(13)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(14)} -pin  "x:rsci" {dat(14)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(15)} -pin  "x:rsci" {dat(15)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(16)} -pin  "x:rsci" {dat(16)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(17)} -pin  "x:rsci" {dat(17)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(18)} -pin  "x:rsci" {dat(18)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(19)} -pin  "x:rsci" {dat(19)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(20)} -pin  "x:rsci" {dat(20)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(21)} -pin  "x:rsci" {dat(21)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(22)} -pin  "x:rsci" {dat(22)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(23)} -pin  "x:rsci" {dat(23)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(24)} -pin  "x:rsci" {dat(24)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(25)} -pin  "x:rsci" {dat(25)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(26)} -pin  "x:rsci" {dat(26)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(27)} -pin  "x:rsci" {dat(27)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(28)} -pin  "x:rsci" {dat(28)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(29)} -pin  "x:rsci" {dat(29)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(30)} -pin  "x:rsci" {dat(30)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsc.dat(31)} -pin  "x:rsci" {dat(31)} -attr vt d -attr @path {/fir1/fir1:core/x:rsc.dat}
load net {x:rsci.idat(0)} -pin  "x:rsci" {idat(0)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(1)} -pin  "x:rsci" {idat(1)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(2)} -pin  "x:rsci" {idat(2)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(3)} -pin  "x:rsci" {idat(3)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(4)} -pin  "x:rsci" {idat(4)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(5)} -pin  "x:rsci" {idat(5)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(6)} -pin  "x:rsci" {idat(6)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(7)} -pin  "x:rsci" {idat(7)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(8)} -pin  "x:rsci" {idat(8)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(9)} -pin  "x:rsci" {idat(9)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(10)} -pin  "x:rsci" {idat(10)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(11)} -pin  "x:rsci" {idat(11)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(12)} -pin  "x:rsci" {idat(12)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(13)} -pin  "x:rsci" {idat(13)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(14)} -pin  "x:rsci" {idat(14)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(15)} -pin  "x:rsci" {idat(15)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(16)} -pin  "x:rsci" {idat(16)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(17)} -pin  "x:rsci" {idat(17)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(18)} -pin  "x:rsci" {idat(18)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(19)} -pin  "x:rsci" {idat(19)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(20)} -pin  "x:rsci" {idat(20)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(21)} -pin  "x:rsci" {idat(21)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(22)} -pin  "x:rsci" {idat(22)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(23)} -pin  "x:rsci" {idat(23)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(24)} -pin  "x:rsci" {idat(24)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(25)} -pin  "x:rsci" {idat(25)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(26)} -pin  "x:rsci" {idat(26)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(27)} -pin  "x:rsci" {idat(27)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(28)} -pin  "x:rsci" {idat(28)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(29)} -pin  "x:rsci" {idat(29)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(30)} -pin  "x:rsci" {idat(30)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(31)} -pin  "x:rsci" {idat(31)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load inst "return:rsci" "ccs_ioport.ccs_out" "ccs_ioport.ccs_out(2,32)" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-104 -attr oid 101 -attr vt d -attr @path {/fir1/fir1:core/return:rsci} -attr qmod "ccs_ioport.ccs_out(2,32)"
load net {return:rsci.idat(0)} -pin  "return:rsci" {idat(0)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(1)} -pin  "return:rsci" {idat(1)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(2)} -pin  "return:rsci" {idat(2)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(3)} -pin  "return:rsci" {idat(3)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(4)} -pin  "return:rsci" {idat(4)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(5)} -pin  "return:rsci" {idat(5)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(6)} -pin  "return:rsci" {idat(6)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(7)} -pin  "return:rsci" {idat(7)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(8)} -pin  "return:rsci" {idat(8)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(9)} -pin  "return:rsci" {idat(9)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(10)} -pin  "return:rsci" {idat(10)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(11)} -pin  "return:rsci" {idat(11)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(12)} -pin  "return:rsci" {idat(12)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(13)} -pin  "return:rsci" {idat(13)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(14)} -pin  "return:rsci" {idat(14)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(15)} -pin  "return:rsci" {idat(15)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(16)} -pin  "return:rsci" {idat(16)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(17)} -pin  "return:rsci" {idat(17)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(18)} -pin  "return:rsci" {idat(18)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(19)} -pin  "return:rsci" {idat(19)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(20)} -pin  "return:rsci" {idat(20)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(21)} -pin  "return:rsci" {idat(21)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(22)} -pin  "return:rsci" {idat(22)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(23)} -pin  "return:rsci" {idat(23)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(24)} -pin  "return:rsci" {idat(24)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(25)} -pin  "return:rsci" {idat(25)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(26)} -pin  "return:rsci" {idat(26)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(27)} -pin  "return:rsci" {idat(27)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(28)} -pin  "return:rsci" {idat(28)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(29)} -pin  "return:rsci" {idat(29)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(30)} -pin  "return:rsci" {idat(30)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(31)} -pin  "return:rsci" {idat(31)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsc.dat(0)} -pin  "return:rsci" {dat(0)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(1)} -pin  "return:rsci" {dat(1)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(2)} -pin  "return:rsci" {dat(2)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(3)} -pin  "return:rsci" {dat(3)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(4)} -pin  "return:rsci" {dat(4)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(5)} -pin  "return:rsci" {dat(5)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(6)} -pin  "return:rsci" {dat(6)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(7)} -pin  "return:rsci" {dat(7)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(8)} -pin  "return:rsci" {dat(8)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(9)} -pin  "return:rsci" {dat(9)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(10)} -pin  "return:rsci" {dat(10)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(11)} -pin  "return:rsci" {dat(11)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(12)} -pin  "return:rsci" {dat(12)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(13)} -pin  "return:rsci" {dat(13)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(14)} -pin  "return:rsci" {dat(14)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(15)} -pin  "return:rsci" {dat(15)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(16)} -pin  "return:rsci" {dat(16)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(17)} -pin  "return:rsci" {dat(17)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(18)} -pin  "return:rsci" {dat(18)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(19)} -pin  "return:rsci" {dat(19)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(20)} -pin  "return:rsci" {dat(20)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(21)} -pin  "return:rsci" {dat(21)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(22)} -pin  "return:rsci" {dat(22)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(23)} -pin  "return:rsci" {dat(23)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(24)} -pin  "return:rsci" {dat(24)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(25)} -pin  "return:rsci" {dat(25)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(26)} -pin  "return:rsci" {dat(26)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(27)} -pin  "return:rsci" {dat(27)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(28)} -pin  "return:rsci" {dat(28)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(29)} -pin  "return:rsci" {dat(29)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(30)} -pin  "return:rsci" {dat(30)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load net {return:rsc.dat(31)} -pin  "return:rsci" {dat(31)} -attr vt d -attr @path {/fir1/fir1:core/return:rsc.dat}
load inst "x:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-105 -attr oid 102 -attr vt d -attr @path {/fir1/fir1:core/x:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {x:rsc.triosy:obj.ld} -pin  "x:rsc.triosy:obj" {ld} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-106 -attr oid 103 -attr vt d -attr @path {/fir1/fir1:core/x:rsc.triosy:obj.ld}
load net {x:rsc.triosy.lz} -pin  "x:rsc.triosy:obj" {lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-107 -attr oid 104 -attr vt d -attr @path {/fir1/fir1:core/x:rsc.triosy.lz}
load inst "return:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-108 -attr oid 105 -attr vt d -attr @path {/fir1/fir1:core/return:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {return:rsc.triosy:obj.ld} -pin  "return:rsc.triosy:obj" {ld} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-109 -attr oid 106 -attr vt d -attr @path {/fir1/fir1:core/return:rsc.triosy:obj.ld}
load net {return:rsc.triosy.lz} -pin  "return:rsc.triosy:obj" {lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-110 -attr oid 107 -attr vt d -attr @path {/fir1/fir1:core/return:rsc.triosy.lz}
load inst "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" "cluster.ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2()" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-111 -attr oid 108 -attr vt d -attr @path {/fir1/fir1:core/U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg} -attr area 14.896000 -attr delay 0.161000 -attr qmod "cluster.ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2()" -attr @fillcolor {#B43EBE} 
load net {i(3:0).sva(0)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {I_1(0)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(1)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {I_1(1)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(2)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {I_1(2)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(3)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {I_1(3)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(0)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {O_1(0)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(1)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {O_1(1)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(2)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {O_1(2)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(3)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {O_1(3)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(4)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {O_1(4)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(5)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {O_1(5)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(6)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {O_1(6)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(7)} -pin  "U:ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e.rg" {O_1(7)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load inst "U:ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e.rg" "cluster.ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2()" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-112 -attr oid 109 -attr vt d -attr @path {/fir1/fir1:core/U:ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e.rg} -attr area 1.862000 -attr delay 0.048000 -attr qmod "cluster.ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2()" -attr @fillcolor {#B43EBE} 
load net {i(3:0).sva(0)} -pin  "U:ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e.rg" {I_1(0)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(1)} -pin  "U:ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e.rg" {I_1(1)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(2)} -pin  "U:ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e.rg" {I_1(2)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(3)} -pin  "U:ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e.rg" {I_1(3)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e#1} -pin  "U:ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e.rg" {O_1} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-113 -attr oid 110 -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e#1}
load inst "acc#1:rg" "nangate-45nm_beh.mgc_add(32,0,32,0,32,3)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-114 -attr oid 111 -attr vt d -attr @path {/fir1/fir1:core/acc#1:rg} -attr area 213.602710 -attr delay 0.764087 -attr qmod "nangate-45nm_beh.mgc_add(32,0,32,0,32,3)"
load net {mux.itm(0)} -pin  "acc#1:rg" {a(0)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(1)} -pin  "acc#1:rg" {a(1)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(2)} -pin  "acc#1:rg" {a(2)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(3)} -pin  "acc#1:rg" {a(3)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(4)} -pin  "acc#1:rg" {a(4)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(5)} -pin  "acc#1:rg" {a(5)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(6)} -pin  "acc#1:rg" {a(6)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(7)} -pin  "acc#1:rg" {a(7)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(8)} -pin  "acc#1:rg" {a(8)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(9)} -pin  "acc#1:rg" {a(9)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(10)} -pin  "acc#1:rg" {a(10)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(11)} -pin  "acc#1:rg" {a(11)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(12)} -pin  "acc#1:rg" {a(12)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(13)} -pin  "acc#1:rg" {a(13)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(14)} -pin  "acc#1:rg" {a(14)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(15)} -pin  "acc#1:rg" {a(15)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(16)} -pin  "acc#1:rg" {a(16)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(17)} -pin  "acc#1:rg" {a(17)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(18)} -pin  "acc#1:rg" {a(18)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(19)} -pin  "acc#1:rg" {a(19)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(20)} -pin  "acc#1:rg" {a(20)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(21)} -pin  "acc#1:rg" {a(21)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(22)} -pin  "acc#1:rg" {a(22)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(23)} -pin  "acc#1:rg" {a(23)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(24)} -pin  "acc#1:rg" {a(24)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(25)} -pin  "acc#1:rg" {a(25)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(26)} -pin  "acc#1:rg" {a(26)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(27)} -pin  "acc#1:rg" {a(27)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(28)} -pin  "acc#1:rg" {a(28)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(29)} -pin  "acc#1:rg" {a(29)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(30)} -pin  "acc#1:rg" {a(30)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(31)} -pin  "acc#1:rg" {a(31)} -attr vt d -attr @path {/fir1/fir1:core/mux.itm}
load net {reg(for:mul).cse(0)} -pin  "acc#1:rg" {b(0)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(1)} -pin  "acc#1:rg" {b(1)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(2)} -pin  "acc#1:rg" {b(2)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(3)} -pin  "acc#1:rg" {b(3)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(4)} -pin  "acc#1:rg" {b(4)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(5)} -pin  "acc#1:rg" {b(5)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(6)} -pin  "acc#1:rg" {b(6)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(7)} -pin  "acc#1:rg" {b(7)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(8)} -pin  "acc#1:rg" {b(8)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(9)} -pin  "acc#1:rg" {b(9)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(10)} -pin  "acc#1:rg" {b(10)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(11)} -pin  "acc#1:rg" {b(11)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(12)} -pin  "acc#1:rg" {b(12)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(13)} -pin  "acc#1:rg" {b(13)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(14)} -pin  "acc#1:rg" {b(14)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(15)} -pin  "acc#1:rg" {b(15)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(16)} -pin  "acc#1:rg" {b(16)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(17)} -pin  "acc#1:rg" {b(17)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(18)} -pin  "acc#1:rg" {b(18)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(19)} -pin  "acc#1:rg" {b(19)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(20)} -pin  "acc#1:rg" {b(20)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(21)} -pin  "acc#1:rg" {b(21)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(22)} -pin  "acc#1:rg" {b(22)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(23)} -pin  "acc#1:rg" {b(23)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(24)} -pin  "acc#1:rg" {b(24)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(25)} -pin  "acc#1:rg" {b(25)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(26)} -pin  "acc#1:rg" {b(26)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(27)} -pin  "acc#1:rg" {b(27)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(28)} -pin  "acc#1:rg" {b(28)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(29)} -pin  "acc#1:rg" {b(29)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(30)} -pin  "acc#1:rg" {b(30)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(31)} -pin  "acc#1:rg" {b(31)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {GND} -pin  "acc#1:rg" {c(0)} -attr @path {/fir1/fir1:core/0}
load net {z.out(0)} -pin  "acc#1:rg" {z(0)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(1)} -pin  "acc#1:rg" {z(1)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(2)} -pin  "acc#1:rg" {z(2)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(3)} -pin  "acc#1:rg" {z(3)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(4)} -pin  "acc#1:rg" {z(4)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(5)} -pin  "acc#1:rg" {z(5)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(6)} -pin  "acc#1:rg" {z(6)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(7)} -pin  "acc#1:rg" {z(7)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(8)} -pin  "acc#1:rg" {z(8)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(9)} -pin  "acc#1:rg" {z(9)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(10)} -pin  "acc#1:rg" {z(10)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(11)} -pin  "acc#1:rg" {z(11)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(12)} -pin  "acc#1:rg" {z(12)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(13)} -pin  "acc#1:rg" {z(13)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(14)} -pin  "acc#1:rg" {z(14)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(15)} -pin  "acc#1:rg" {z(15)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(16)} -pin  "acc#1:rg" {z(16)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(17)} -pin  "acc#1:rg" {z(17)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(18)} -pin  "acc#1:rg" {z(18)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(19)} -pin  "acc#1:rg" {z(19)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(20)} -pin  "acc#1:rg" {z(20)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(21)} -pin  "acc#1:rg" {z(21)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(22)} -pin  "acc#1:rg" {z(22)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(23)} -pin  "acc#1:rg" {z(23)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(24)} -pin  "acc#1:rg" {z(24)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(25)} -pin  "acc#1:rg" {z(25)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(26)} -pin  "acc#1:rg" {z(26)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(27)} -pin  "acc#1:rg" {z(27)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(28)} -pin  "acc#1:rg" {z(28)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(29)} -pin  "acc#1:rg" {z(29)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(30)} -pin  "acc#1:rg" {z(30)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(31)} -pin  "acc#1:rg" {z(31)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load inst "for:mul:rg" "nangate-45nm_beh.mgc_mul(10,1,32,0,32,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-115 -attr oid 112 -attr vt d -attr @path {/fir1/fir1:core/for:mul:rg} -attr area 2013.828461 -attr delay 0.666070 -attr qmod "nangate-45nm_beh.mgc_mul(10,1,32,0,32,1)"
load net {for:for:or.itm} -pin  "for:mul:rg" {a(0)} -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {GND} -pin  "for:mul:rg" {a(1)} -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#13.itm(0)} -pin  "for:mul:rg" {a(2)} -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#13.itm(1)} -pin  "for:mul:rg" {a(3)} -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#13.itm(2)} -pin  "for:mul:rg" {a(4)} -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#13.itm(3)} -pin  "for:mul:rg" {a(5)} -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#13.itm(4)} -pin  "for:mul:rg" {a(6)} -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#13.itm(5)} -pin  "for:mul:rg" {a(7)} -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#13.itm(6)} -pin  "for:mul:rg" {a(8)} -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#13.itm(7)} -pin  "for:mul:rg" {a(9)} -attr vt d -attr @path {/fir1/fir1:core/for:conc.itm}
load net {for:mux#12.itm(0)} -pin  "for:mul:rg" {b(0)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(1)} -pin  "for:mul:rg" {b(1)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(2)} -pin  "for:mul:rg" {b(2)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(3)} -pin  "for:mul:rg" {b(3)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(4)} -pin  "for:mul:rg" {b(4)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(5)} -pin  "for:mul:rg" {b(5)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(6)} -pin  "for:mul:rg" {b(6)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(7)} -pin  "for:mul:rg" {b(7)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(8)} -pin  "for:mul:rg" {b(8)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(9)} -pin  "for:mul:rg" {b(9)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(10)} -pin  "for:mul:rg" {b(10)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(11)} -pin  "for:mul:rg" {b(11)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(12)} -pin  "for:mul:rg" {b(12)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(13)} -pin  "for:mul:rg" {b(13)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(14)} -pin  "for:mul:rg" {b(14)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(15)} -pin  "for:mul:rg" {b(15)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(16)} -pin  "for:mul:rg" {b(16)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(17)} -pin  "for:mul:rg" {b(17)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(18)} -pin  "for:mul:rg" {b(18)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(19)} -pin  "for:mul:rg" {b(19)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(20)} -pin  "for:mul:rg" {b(20)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(21)} -pin  "for:mul:rg" {b(21)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(22)} -pin  "for:mul:rg" {b(22)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(23)} -pin  "for:mul:rg" {b(23)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(24)} -pin  "for:mul:rg" {b(24)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(25)} -pin  "for:mul:rg" {b(25)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(26)} -pin  "for:mul:rg" {b(26)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(27)} -pin  "for:mul:rg" {b(27)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(28)} -pin  "for:mul:rg" {b(28)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(29)} -pin  "for:mul:rg" {b(29)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(30)} -pin  "for:mul:rg" {b(30)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(31)} -pin  "for:mul:rg" {b(31)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {z.out#1(0)} -pin  "for:mul:rg" {z(0)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(1)} -pin  "for:mul:rg" {z(1)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(2)} -pin  "for:mul:rg" {z(2)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(3)} -pin  "for:mul:rg" {z(3)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(4)} -pin  "for:mul:rg" {z(4)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(5)} -pin  "for:mul:rg" {z(5)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(6)} -pin  "for:mul:rg" {z(6)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(7)} -pin  "for:mul:rg" {z(7)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(8)} -pin  "for:mul:rg" {z(8)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(9)} -pin  "for:mul:rg" {z(9)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(10)} -pin  "for:mul:rg" {z(10)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(11)} -pin  "for:mul:rg" {z(11)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(12)} -pin  "for:mul:rg" {z(12)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(13)} -pin  "for:mul:rg" {z(13)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(14)} -pin  "for:mul:rg" {z(14)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(15)} -pin  "for:mul:rg" {z(15)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(16)} -pin  "for:mul:rg" {z(16)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(17)} -pin  "for:mul:rg" {z(17)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(18)} -pin  "for:mul:rg" {z(18)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(19)} -pin  "for:mul:rg" {z(19)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(20)} -pin  "for:mul:rg" {z(20)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(21)} -pin  "for:mul:rg" {z(21)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(22)} -pin  "for:mul:rg" {z(22)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(23)} -pin  "for:mul:rg" {z(23)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(24)} -pin  "for:mul:rg" {z(24)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(25)} -pin  "for:mul:rg" {z(25)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(26)} -pin  "for:mul:rg" {z(26)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(27)} -pin  "for:mul:rg" {z(27)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(28)} -pin  "for:mul:rg" {z(28)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(29)} -pin  "for:mul:rg" {z(29)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(30)} -pin  "for:mul:rg" {z(30)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(31)} -pin  "for:mul:rg" {z(31)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load inst "reg(return:rsci.idat)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-116 -attr oid 113 -attr vt d -attr @path {/fir1/fir1:core/reg(return:rsci.idat)} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {z.out(0)} -pin  "reg(return:rsci.idat)" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(1)} -pin  "reg(return:rsci.idat)" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(2)} -pin  "reg(return:rsci.idat)" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(3)} -pin  "reg(return:rsci.idat)" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(4)} -pin  "reg(return:rsci.idat)" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(5)} -pin  "reg(return:rsci.idat)" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(6)} -pin  "reg(return:rsci.idat)" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(7)} -pin  "reg(return:rsci.idat)" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(8)} -pin  "reg(return:rsci.idat)" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(9)} -pin  "reg(return:rsci.idat)" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(10)} -pin  "reg(return:rsci.idat)" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(11)} -pin  "reg(return:rsci.idat)" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(12)} -pin  "reg(return:rsci.idat)" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(13)} -pin  "reg(return:rsci.idat)" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(14)} -pin  "reg(return:rsci.idat)" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(15)} -pin  "reg(return:rsci.idat)" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(16)} -pin  "reg(return:rsci.idat)" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(17)} -pin  "reg(return:rsci.idat)" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(18)} -pin  "reg(return:rsci.idat)" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(19)} -pin  "reg(return:rsci.idat)" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(20)} -pin  "reg(return:rsci.idat)" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(21)} -pin  "reg(return:rsci.idat)" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(22)} -pin  "reg(return:rsci.idat)" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(23)} -pin  "reg(return:rsci.idat)" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(24)} -pin  "reg(return:rsci.idat)" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(25)} -pin  "reg(return:rsci.idat)" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(26)} -pin  "reg(return:rsci.idat)" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(27)} -pin  "reg(return:rsci.idat)" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(28)} -pin  "reg(return:rsci.idat)" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(29)} -pin  "reg(return:rsci.idat)" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(30)} -pin  "reg(return:rsci.idat)" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {z.out(31)} -pin  "reg(return:rsci.idat)" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/z.out}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(return:rsci.idat)" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(return:rsci.idat)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-117 -attr oid 114 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(5)} -pin  "reg(return:rsci.idat)" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(5)#1.itm}
load net {rst} -pin  "reg(return:rsci.idat)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {return:rsci.idat(0)} -pin  "reg(return:rsci.idat)" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(1)} -pin  "reg(return:rsci.idat)" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(2)} -pin  "reg(return:rsci.idat)" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(3)} -pin  "reg(return:rsci.idat)" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(4)} -pin  "reg(return:rsci.idat)" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(5)} -pin  "reg(return:rsci.idat)" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(6)} -pin  "reg(return:rsci.idat)" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(7)} -pin  "reg(return:rsci.idat)" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(8)} -pin  "reg(return:rsci.idat)" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(9)} -pin  "reg(return:rsci.idat)" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(10)} -pin  "reg(return:rsci.idat)" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(11)} -pin  "reg(return:rsci.idat)" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(12)} -pin  "reg(return:rsci.idat)" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(13)} -pin  "reg(return:rsci.idat)" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(14)} -pin  "reg(return:rsci.idat)" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(15)} -pin  "reg(return:rsci.idat)" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(16)} -pin  "reg(return:rsci.idat)" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(17)} -pin  "reg(return:rsci.idat)" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(18)} -pin  "reg(return:rsci.idat)" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(19)} -pin  "reg(return:rsci.idat)" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(20)} -pin  "reg(return:rsci.idat)" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(21)} -pin  "reg(return:rsci.idat)" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(22)} -pin  "reg(return:rsci.idat)" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(23)} -pin  "reg(return:rsci.idat)" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(24)} -pin  "reg(return:rsci.idat)" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(25)} -pin  "reg(return:rsci.idat)" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(26)} -pin  "reg(return:rsci.idat)" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(27)} -pin  "reg(return:rsci.idat)" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(28)} -pin  "reg(return:rsci.idat)" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(29)} -pin  "reg(return:rsci.idat)" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(30)} -pin  "reg(return:rsci.idat)" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load net {return:rsci.idat(31)} -pin  "reg(return:rsci.idat)" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/return:rsci.idat}
load inst "reg(x)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-118 -attr oid 115 -attr vt d -attr @path {/fir1/fir1:core/reg(x)} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {x:rsci.idat(0)} -pin  "reg(x)" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(1)} -pin  "reg(x)" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(2)} -pin  "reg(x)" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(3)} -pin  "reg(x)" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(4)} -pin  "reg(x)" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(5)} -pin  "reg(x)" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(6)} -pin  "reg(x)" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(7)} -pin  "reg(x)" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(8)} -pin  "reg(x)" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(9)} -pin  "reg(x)" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(10)} -pin  "reg(x)" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(11)} -pin  "reg(x)" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(12)} -pin  "reg(x)" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(13)} -pin  "reg(x)" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(14)} -pin  "reg(x)" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(15)} -pin  "reg(x)" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(16)} -pin  "reg(x)" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(17)} -pin  "reg(x)" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(18)} -pin  "reg(x)" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(19)} -pin  "reg(x)" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(20)} -pin  "reg(x)" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(21)} -pin  "reg(x)" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(22)} -pin  "reg(x)" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(23)} -pin  "reg(x)" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(24)} -pin  "reg(x)" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(25)} -pin  "reg(x)" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(26)} -pin  "reg(x)" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(27)} -pin  "reg(x)" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(28)} -pin  "reg(x)" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(29)} -pin  "reg(x)" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(30)} -pin  "reg(x)" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {x:rsci.idat(31)} -pin  "reg(x)" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/x:rsci.idat}
load net {GND} -pin  "reg(x)" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(x)" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(x)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-119 -attr oid 116 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(0)} -pin  "reg(x)" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(0)#1.itm}
load net {rst} -pin  "reg(x)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {x.sva(0)} -pin  "reg(x)" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(1)} -pin  "reg(x)" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(2)} -pin  "reg(x)" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(3)} -pin  "reg(x)" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(4)} -pin  "reg(x)" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(5)} -pin  "reg(x)" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(6)} -pin  "reg(x)" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(7)} -pin  "reg(x)" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(8)} -pin  "reg(x)" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(9)} -pin  "reg(x)" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(10)} -pin  "reg(x)" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(11)} -pin  "reg(x)" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(12)} -pin  "reg(x)" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(13)} -pin  "reg(x)" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(14)} -pin  "reg(x)" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(15)} -pin  "reg(x)" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(16)} -pin  "reg(x)" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(17)} -pin  "reg(x)" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(18)} -pin  "reg(x)" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(19)} -pin  "reg(x)" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(20)} -pin  "reg(x)" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(21)} -pin  "reg(x)" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(22)} -pin  "reg(x)" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(23)} -pin  "reg(x)" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(24)} -pin  "reg(x)" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(25)} -pin  "reg(x)" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(26)} -pin  "reg(x)" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(27)} -pin  "reg(x)" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(28)} -pin  "reg(x)" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(29)} -pin  "reg(x)" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(30)} -pin  "reg(x)" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(31)} -pin  "reg(x)" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load inst "acc:not#2" "not(1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-120 -attr oid 117 -attr @path {/fir1/fir1:core/acc:not#2} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {fsm_output(0)} -pin  "acc:not#2" {A(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(0).itm}
load net {acc:not#2.itm} -pin  "acc:not#2" {Z(0)} -attr @path {/fir1/fir1:core/acc:not#2.itm}
load inst "C:C:and" "and(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-121 -attr oid 118 -attr vt dc -attr @path {/fir1/fir1:core/C:C:and} -attr area 35.507880 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(32,2,1)"
load net {z.out(0)} -pin  "C:C:and" {A0(0)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(1)} -pin  "C:C:and" {A0(1)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(2)} -pin  "C:C:and" {A0(2)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(3)} -pin  "C:C:and" {A0(3)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(4)} -pin  "C:C:and" {A0(4)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(5)} -pin  "C:C:and" {A0(5)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(6)} -pin  "C:C:and" {A0(6)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(7)} -pin  "C:C:and" {A0(7)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(8)} -pin  "C:C:and" {A0(8)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(9)} -pin  "C:C:and" {A0(9)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(10)} -pin  "C:C:and" {A0(10)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(11)} -pin  "C:C:and" {A0(11)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(12)} -pin  "C:C:and" {A0(12)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(13)} -pin  "C:C:and" {A0(13)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(14)} -pin  "C:C:and" {A0(14)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(15)} -pin  "C:C:and" {A0(15)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(16)} -pin  "C:C:and" {A0(16)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(17)} -pin  "C:C:and" {A0(17)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(18)} -pin  "C:C:and" {A0(18)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(19)} -pin  "C:C:and" {A0(19)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(20)} -pin  "C:C:and" {A0(20)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(21)} -pin  "C:C:and" {A0(21)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(22)} -pin  "C:C:and" {A0(22)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(23)} -pin  "C:C:and" {A0(23)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(24)} -pin  "C:C:and" {A0(24)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(25)} -pin  "C:C:and" {A0(25)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(26)} -pin  "C:C:and" {A0(26)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(27)} -pin  "C:C:and" {A0(27)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(28)} -pin  "C:C:and" {A0(28)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(29)} -pin  "C:C:and" {A0(29)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(30)} -pin  "C:C:and" {A0(30)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(31)} -pin  "C:C:and" {A0(31)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {acc:not#2.itm} -pin  "C:C:and" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/C:exs.itm}
load net {C:C:and.itm(0)} -pin  "C:C:and" {Z(0)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(1)} -pin  "C:C:and" {Z(1)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(2)} -pin  "C:C:and" {Z(2)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(3)} -pin  "C:C:and" {Z(3)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(4)} -pin  "C:C:and" {Z(4)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(5)} -pin  "C:C:and" {Z(5)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(6)} -pin  "C:C:and" {Z(6)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(7)} -pin  "C:C:and" {Z(7)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(8)} -pin  "C:C:and" {Z(8)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(9)} -pin  "C:C:and" {Z(9)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(10)} -pin  "C:C:and" {Z(10)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(11)} -pin  "C:C:and" {Z(11)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(12)} -pin  "C:C:and" {Z(12)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(13)} -pin  "C:C:and" {Z(13)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(14)} -pin  "C:C:and" {Z(14)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(15)} -pin  "C:C:and" {Z(15)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(16)} -pin  "C:C:and" {Z(16)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(17)} -pin  "C:C:and" {Z(17)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(18)} -pin  "C:C:and" {Z(18)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(19)} -pin  "C:C:and" {Z(19)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(20)} -pin  "C:C:and" {Z(20)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(21)} -pin  "C:C:and" {Z(21)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(22)} -pin  "C:C:and" {Z(22)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(23)} -pin  "C:C:and" {Z(23)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(24)} -pin  "C:C:and" {Z(24)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(25)} -pin  "C:C:and" {Z(25)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(26)} -pin  "C:C:and" {Z(26)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(27)} -pin  "C:C:and" {Z(27)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(28)} -pin  "C:C:and" {Z(28)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(29)} -pin  "C:C:and" {Z(29)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(30)} -pin  "C:C:and" {Z(30)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(31)} -pin  "C:C:and" {Z(31)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load inst "acc:or" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-122 -attr oid 119 -attr @path {/fir1/fir1:core/acc:or} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {fsm_output(0)} -pin  "acc:or" {A0(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(0)#2.itm}
load net {fsm_output(3)} -pin  "acc:or" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#3.itm}
load net {acc:or.itm} -pin  "acc:or" {Z(0)} -attr @path {/fir1/fir1:core/acc:or.itm}
load inst "reg(acc#2)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-123 -attr oid 120 -attr vt dc -attr @path {/fir1/fir1:core/reg(acc#2)} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {C:C:and.itm(0)} -pin  "reg(acc#2)" {D(0)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(1)} -pin  "reg(acc#2)" {D(1)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(2)} -pin  "reg(acc#2)" {D(2)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(3)} -pin  "reg(acc#2)" {D(3)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(4)} -pin  "reg(acc#2)" {D(4)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(5)} -pin  "reg(acc#2)" {D(5)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(6)} -pin  "reg(acc#2)" {D(6)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(7)} -pin  "reg(acc#2)" {D(7)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(8)} -pin  "reg(acc#2)" {D(8)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(9)} -pin  "reg(acc#2)" {D(9)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(10)} -pin  "reg(acc#2)" {D(10)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(11)} -pin  "reg(acc#2)" {D(11)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(12)} -pin  "reg(acc#2)" {D(12)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(13)} -pin  "reg(acc#2)" {D(13)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(14)} -pin  "reg(acc#2)" {D(14)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(15)} -pin  "reg(acc#2)" {D(15)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(16)} -pin  "reg(acc#2)" {D(16)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(17)} -pin  "reg(acc#2)" {D(17)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(18)} -pin  "reg(acc#2)" {D(18)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(19)} -pin  "reg(acc#2)" {D(19)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(20)} -pin  "reg(acc#2)" {D(20)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(21)} -pin  "reg(acc#2)" {D(21)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(22)} -pin  "reg(acc#2)" {D(22)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(23)} -pin  "reg(acc#2)" {D(23)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(24)} -pin  "reg(acc#2)" {D(24)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(25)} -pin  "reg(acc#2)" {D(25)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(26)} -pin  "reg(acc#2)" {D(26)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(27)} -pin  "reg(acc#2)" {D(27)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(28)} -pin  "reg(acc#2)" {D(28)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(29)} -pin  "reg(acc#2)" {D(29)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(30)} -pin  "reg(acc#2)" {D(30)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {C:C:and.itm(31)} -pin  "reg(acc#2)" {D(31)} -attr vt dc -attr @path {/fir1/fir1:core/C:C:and.itm}
load net {GND} -pin  "reg(acc#2)" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(acc#2)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-124 -attr oid 121 -attr @path {/fir1/fir1:core/clk}
load net {acc:or.itm} -pin  "reg(acc#2)" {en(0)} -attr @path {/fir1/fir1:core/acc:or.itm}
load net {rst} -pin  "reg(acc#2)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {acc#2.sva(0)} -pin  "reg(acc#2)" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(1)} -pin  "reg(acc#2)" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(2)} -pin  "reg(acc#2)" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(3)} -pin  "reg(acc#2)" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(4)} -pin  "reg(acc#2)" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(5)} -pin  "reg(acc#2)" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(6)} -pin  "reg(acc#2)" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(7)} -pin  "reg(acc#2)" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(8)} -pin  "reg(acc#2)" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(9)} -pin  "reg(acc#2)" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(10)} -pin  "reg(acc#2)" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(11)} -pin  "reg(acc#2)" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(12)} -pin  "reg(acc#2)" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(13)} -pin  "reg(acc#2)" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(14)} -pin  "reg(acc#2)" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(15)} -pin  "reg(acc#2)" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(16)} -pin  "reg(acc#2)" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(17)} -pin  "reg(acc#2)" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(18)} -pin  "reg(acc#2)" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(19)} -pin  "reg(acc#2)" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(20)} -pin  "reg(acc#2)" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(21)} -pin  "reg(acc#2)" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(22)} -pin  "reg(acc#2)" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(23)} -pin  "reg(acc#2)" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(24)} -pin  "reg(acc#2)" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(25)} -pin  "reg(acc#2)" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(26)} -pin  "reg(acc#2)" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(27)} -pin  "reg(acc#2)" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(28)} -pin  "reg(acc#2)" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(29)} -pin  "reg(acc#2)" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(30)} -pin  "reg(acc#2)" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(31)} -pin  "reg(acc#2)" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load inst "for:mux" "mux(2,4)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-125 -attr oid 122 -attr vt d -attr @path {/fir1/fir1:core/for:mux} -attr area 7.018696 -attr delay 0.058910 -attr qmod "nangate-45nm_beh.mgc_mux(4,1,2,4)"
load net {GND} -pin  "for:mux" {A0(0)} -attr @path {/fir1/fir1:core/-6}
load net {PWR} -pin  "for:mux" {A0(1)} -attr @path {/fir1/fir1:core/-6}
load net {GND} -pin  "for:mux" {A0(2)} -attr @path {/fir1/fir1:core/-6}
load net {PWR} -pin  "for:mux" {A0(3)} -attr @path {/fir1/fir1:core/-6}
load net {for:acc#2.cse.sva(0)} -pin  "for:mux" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva}
load net {for:acc#2.cse.sva(1)} -pin  "for:mux" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva}
load net {for:acc#2.cse.sva(2)} -pin  "for:mux" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva}
load net {for:acc#2.cse.sva(3)} -pin  "for:mux" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva}
load net {fsm_output(3)} -pin  "for:mux" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#15.itm}
load net {for:mux.itm(0)} -pin  "for:mux" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:mux.itm}
load net {for:mux.itm(1)} -pin  "for:mux" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:mux.itm}
load net {for:mux.itm(2)} -pin  "for:mux" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:mux.itm}
load net {for:mux.itm(3)} -pin  "for:mux" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:mux.itm}
load inst "reg(i(3:0))" "reg(4,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-126 -attr oid 123 -attr vt d -attr @path {/fir1/fir1:core/reg(i(3:0))} -attr area 25.501000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(4,0,0,1,1,0,0,4)"
load net {for:mux.itm(0)} -pin  "reg(i(3:0))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:mux.itm}
load net {for:mux.itm(1)} -pin  "reg(i(3:0))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:mux.itm}
load net {for:mux.itm(2)} -pin  "reg(i(3:0))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:mux.itm}
load net {for:mux.itm(3)} -pin  "reg(i(3:0))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:mux.itm}
load net {GND} -pin  "reg(i(3:0))" {DRs(0)} -attr @path {/fir1/fir1:core/0#17}
load net {GND} -pin  "reg(i(3:0))" {DRs(1)} -attr @path {/fir1/fir1:core/0#17}
load net {GND} -pin  "reg(i(3:0))" {DRs(2)} -attr @path {/fir1/fir1:core/0#17}
load net {GND} -pin  "reg(i(3:0))" {DRs(3)} -attr @path {/fir1/fir1:core/0#17}
load net {clk} -pin  "reg(i(3:0))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-127 -attr oid 124 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(i(3:0))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {i(3:0).sva(0)} -pin  "reg(i(3:0))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(1)} -pin  "reg(i(3:0))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(2)} -pin  "reg(i(3:0))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(3)} -pin  "reg(i(3:0))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load inst "reg(shift_reg(0))" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-128 -attr oid 125 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(0))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {x.sva(0)} -pin  "reg(shift_reg(0))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(1)} -pin  "reg(shift_reg(0))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(2)} -pin  "reg(shift_reg(0))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(3)} -pin  "reg(shift_reg(0))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(4)} -pin  "reg(shift_reg(0))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(5)} -pin  "reg(shift_reg(0))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(6)} -pin  "reg(shift_reg(0))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(7)} -pin  "reg(shift_reg(0))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(8)} -pin  "reg(shift_reg(0))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(9)} -pin  "reg(shift_reg(0))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(10)} -pin  "reg(shift_reg(0))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(11)} -pin  "reg(shift_reg(0))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(12)} -pin  "reg(shift_reg(0))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(13)} -pin  "reg(shift_reg(0))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(14)} -pin  "reg(shift_reg(0))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(15)} -pin  "reg(shift_reg(0))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(16)} -pin  "reg(shift_reg(0))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(17)} -pin  "reg(shift_reg(0))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(18)} -pin  "reg(shift_reg(0))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(19)} -pin  "reg(shift_reg(0))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(20)} -pin  "reg(shift_reg(0))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(21)} -pin  "reg(shift_reg(0))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(22)} -pin  "reg(shift_reg(0))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(23)} -pin  "reg(shift_reg(0))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(24)} -pin  "reg(shift_reg(0))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(25)} -pin  "reg(shift_reg(0))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(26)} -pin  "reg(shift_reg(0))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(27)} -pin  "reg(shift_reg(0))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(28)} -pin  "reg(shift_reg(0))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(29)} -pin  "reg(shift_reg(0))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(30)} -pin  "reg(shift_reg(0))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(31)} -pin  "reg(shift_reg(0))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(0))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(0))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-129 -attr oid 126 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(4)} -pin  "reg(shift_reg(0))" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(4)#1.itm}
load net {rst} -pin  "reg(shift_reg(0))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(0).sva(0)} -pin  "reg(shift_reg(0))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(1)} -pin  "reg(shift_reg(0))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(2)} -pin  "reg(shift_reg(0))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(3)} -pin  "reg(shift_reg(0))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(4)} -pin  "reg(shift_reg(0))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(5)} -pin  "reg(shift_reg(0))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(6)} -pin  "reg(shift_reg(0))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(7)} -pin  "reg(shift_reg(0))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(8)} -pin  "reg(shift_reg(0))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(9)} -pin  "reg(shift_reg(0))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(10)} -pin  "reg(shift_reg(0))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(11)} -pin  "reg(shift_reg(0))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(12)} -pin  "reg(shift_reg(0))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(13)} -pin  "reg(shift_reg(0))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(14)} -pin  "reg(shift_reg(0))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(15)} -pin  "reg(shift_reg(0))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(16)} -pin  "reg(shift_reg(0))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(17)} -pin  "reg(shift_reg(0))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(18)} -pin  "reg(shift_reg(0))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(19)} -pin  "reg(shift_reg(0))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(20)} -pin  "reg(shift_reg(0))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(21)} -pin  "reg(shift_reg(0))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(22)} -pin  "reg(shift_reg(0))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(23)} -pin  "reg(shift_reg(0))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(24)} -pin  "reg(shift_reg(0))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(25)} -pin  "reg(shift_reg(0))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(26)} -pin  "reg(shift_reg(0))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(27)} -pin  "reg(shift_reg(0))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(28)} -pin  "reg(shift_reg(0))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(29)} -pin  "reg(shift_reg(0))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(30)} -pin  "reg(shift_reg(0))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(31)} -pin  "reg(shift_reg(0))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load inst "shift_reg:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-130 -attr oid 127 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {shift_reg(1).sva(0)} -pin  "shift_reg:mux#1" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(1)} -pin  "shift_reg:mux#1" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(2)} -pin  "shift_reg:mux#1" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(3)} -pin  "shift_reg:mux#1" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(4)} -pin  "shift_reg:mux#1" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(5)} -pin  "shift_reg:mux#1" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(6)} -pin  "shift_reg:mux#1" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(7)} -pin  "shift_reg:mux#1" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(8)} -pin  "shift_reg:mux#1" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(9)} -pin  "shift_reg:mux#1" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(10)} -pin  "shift_reg:mux#1" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(11)} -pin  "shift_reg:mux#1" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(12)} -pin  "shift_reg:mux#1" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(13)} -pin  "shift_reg:mux#1" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(14)} -pin  "shift_reg:mux#1" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(15)} -pin  "shift_reg:mux#1" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(16)} -pin  "shift_reg:mux#1" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(17)} -pin  "shift_reg:mux#1" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(18)} -pin  "shift_reg:mux#1" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(19)} -pin  "shift_reg:mux#1" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(20)} -pin  "shift_reg:mux#1" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(21)} -pin  "shift_reg:mux#1" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(22)} -pin  "shift_reg:mux#1" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(23)} -pin  "shift_reg:mux#1" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(24)} -pin  "shift_reg:mux#1" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(25)} -pin  "shift_reg:mux#1" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(26)} -pin  "shift_reg:mux#1" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(27)} -pin  "shift_reg:mux#1" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(28)} -pin  "shift_reg:mux#1" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(29)} -pin  "shift_reg:mux#1" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(30)} -pin  "shift_reg:mux#1" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(31)} -pin  "shift_reg:mux#1" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva#1(0)} -pin  "shift_reg:mux#1" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(1)} -pin  "shift_reg:mux#1" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(2)} -pin  "shift_reg:mux#1" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(3)} -pin  "shift_reg:mux#1" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(4)} -pin  "shift_reg:mux#1" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(5)} -pin  "shift_reg:mux#1" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(6)} -pin  "shift_reg:mux#1" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(7)} -pin  "shift_reg:mux#1" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(8)} -pin  "shift_reg:mux#1" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(9)} -pin  "shift_reg:mux#1" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(10)} -pin  "shift_reg:mux#1" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(11)} -pin  "shift_reg:mux#1" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(12)} -pin  "shift_reg:mux#1" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(13)} -pin  "shift_reg:mux#1" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(14)} -pin  "shift_reg:mux#1" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(15)} -pin  "shift_reg:mux#1" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(16)} -pin  "shift_reg:mux#1" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(17)} -pin  "shift_reg:mux#1" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(18)} -pin  "shift_reg:mux#1" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(19)} -pin  "shift_reg:mux#1" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(20)} -pin  "shift_reg:mux#1" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(21)} -pin  "shift_reg:mux#1" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(22)} -pin  "shift_reg:mux#1" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(23)} -pin  "shift_reg:mux#1" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(24)} -pin  "shift_reg:mux#1" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(25)} -pin  "shift_reg:mux#1" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(26)} -pin  "shift_reg:mux#1" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(27)} -pin  "shift_reg:mux#1" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(28)} -pin  "shift_reg:mux#1" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(29)} -pin  "shift_reg:mux#1" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(30)} -pin  "shift_reg:mux#1" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(31)} -pin  "shift_reg:mux#1" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {fsm_output(3)} -pin  "shift_reg:mux#1" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#14.itm}
load net {shift_reg:mux#1.itm(0)} -pin  "shift_reg:mux#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(1)} -pin  "shift_reg:mux#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(2)} -pin  "shift_reg:mux#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(3)} -pin  "shift_reg:mux#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(4)} -pin  "shift_reg:mux#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(5)} -pin  "shift_reg:mux#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(6)} -pin  "shift_reg:mux#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(7)} -pin  "shift_reg:mux#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(8)} -pin  "shift_reg:mux#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(9)} -pin  "shift_reg:mux#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(10)} -pin  "shift_reg:mux#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(11)} -pin  "shift_reg:mux#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(12)} -pin  "shift_reg:mux#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(13)} -pin  "shift_reg:mux#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(14)} -pin  "shift_reg:mux#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(15)} -pin  "shift_reg:mux#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(16)} -pin  "shift_reg:mux#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(17)} -pin  "shift_reg:mux#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(18)} -pin  "shift_reg:mux#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(19)} -pin  "shift_reg:mux#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(20)} -pin  "shift_reg:mux#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(21)} -pin  "shift_reg:mux#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(22)} -pin  "shift_reg:mux#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(23)} -pin  "shift_reg:mux#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(24)} -pin  "shift_reg:mux#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(25)} -pin  "shift_reg:mux#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(26)} -pin  "shift_reg:mux#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(27)} -pin  "shift_reg:mux#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(28)} -pin  "shift_reg:mux#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(29)} -pin  "shift_reg:mux#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(30)} -pin  "shift_reg:mux#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(31)} -pin  "shift_reg:mux#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load inst "reg(shift_reg(1))" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-131 -attr oid 128 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(1))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {shift_reg:mux#1.itm(0)} -pin  "reg(shift_reg(1))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(1)} -pin  "reg(shift_reg(1))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(2)} -pin  "reg(shift_reg(1))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(3)} -pin  "reg(shift_reg(1))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(4)} -pin  "reg(shift_reg(1))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(5)} -pin  "reg(shift_reg(1))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(6)} -pin  "reg(shift_reg(1))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(7)} -pin  "reg(shift_reg(1))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(8)} -pin  "reg(shift_reg(1))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(9)} -pin  "reg(shift_reg(1))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(10)} -pin  "reg(shift_reg(1))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(11)} -pin  "reg(shift_reg(1))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(12)} -pin  "reg(shift_reg(1))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(13)} -pin  "reg(shift_reg(1))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(14)} -pin  "reg(shift_reg(1))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(15)} -pin  "reg(shift_reg(1))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(16)} -pin  "reg(shift_reg(1))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(17)} -pin  "reg(shift_reg(1))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(18)} -pin  "reg(shift_reg(1))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(19)} -pin  "reg(shift_reg(1))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(20)} -pin  "reg(shift_reg(1))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(21)} -pin  "reg(shift_reg(1))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(22)} -pin  "reg(shift_reg(1))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(23)} -pin  "reg(shift_reg(1))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(24)} -pin  "reg(shift_reg(1))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(25)} -pin  "reg(shift_reg(1))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(26)} -pin  "reg(shift_reg(1))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(27)} -pin  "reg(shift_reg(1))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(28)} -pin  "reg(shift_reg(1))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(29)} -pin  "reg(shift_reg(1))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(30)} -pin  "reg(shift_reg(1))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {shift_reg:mux#1.itm(31)} -pin  "reg(shift_reg(1))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#1.itm}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(1))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-132 -attr oid 129 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(shift_reg(1))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(1).lpi#2(0)} -pin  "reg(shift_reg(1))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(1)} -pin  "reg(shift_reg(1))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(2)} -pin  "reg(shift_reg(1))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(3)} -pin  "reg(shift_reg(1))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(4)} -pin  "reg(shift_reg(1))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(5)} -pin  "reg(shift_reg(1))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(6)} -pin  "reg(shift_reg(1))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(7)} -pin  "reg(shift_reg(1))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(8)} -pin  "reg(shift_reg(1))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(9)} -pin  "reg(shift_reg(1))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(10)} -pin  "reg(shift_reg(1))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(11)} -pin  "reg(shift_reg(1))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(12)} -pin  "reg(shift_reg(1))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(13)} -pin  "reg(shift_reg(1))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(14)} -pin  "reg(shift_reg(1))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(15)} -pin  "reg(shift_reg(1))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(16)} -pin  "reg(shift_reg(1))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(17)} -pin  "reg(shift_reg(1))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(18)} -pin  "reg(shift_reg(1))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(19)} -pin  "reg(shift_reg(1))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(20)} -pin  "reg(shift_reg(1))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(21)} -pin  "reg(shift_reg(1))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(22)} -pin  "reg(shift_reg(1))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(23)} -pin  "reg(shift_reg(1))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(24)} -pin  "reg(shift_reg(1))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(25)} -pin  "reg(shift_reg(1))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(26)} -pin  "reg(shift_reg(1))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(27)} -pin  "reg(shift_reg(1))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(28)} -pin  "reg(shift_reg(1))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(29)} -pin  "reg(shift_reg(1))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(30)} -pin  "reg(shift_reg(1))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(31)} -pin  "reg(shift_reg(1))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load inst "shift_reg:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-133 -attr oid 130 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {shift_reg(2).sva(0)} -pin  "shift_reg:mux#2" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(1)} -pin  "shift_reg:mux#2" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(2)} -pin  "shift_reg:mux#2" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(3)} -pin  "shift_reg:mux#2" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(4)} -pin  "shift_reg:mux#2" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(5)} -pin  "shift_reg:mux#2" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(6)} -pin  "shift_reg:mux#2" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(7)} -pin  "shift_reg:mux#2" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(8)} -pin  "shift_reg:mux#2" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(9)} -pin  "shift_reg:mux#2" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(10)} -pin  "shift_reg:mux#2" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(11)} -pin  "shift_reg:mux#2" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(12)} -pin  "shift_reg:mux#2" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(13)} -pin  "shift_reg:mux#2" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(14)} -pin  "shift_reg:mux#2" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(15)} -pin  "shift_reg:mux#2" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(16)} -pin  "shift_reg:mux#2" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(17)} -pin  "shift_reg:mux#2" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(18)} -pin  "shift_reg:mux#2" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(19)} -pin  "shift_reg:mux#2" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(20)} -pin  "shift_reg:mux#2" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(21)} -pin  "shift_reg:mux#2" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(22)} -pin  "shift_reg:mux#2" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(23)} -pin  "shift_reg:mux#2" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(24)} -pin  "shift_reg:mux#2" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(25)} -pin  "shift_reg:mux#2" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(26)} -pin  "shift_reg:mux#2" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(27)} -pin  "shift_reg:mux#2" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(28)} -pin  "shift_reg:mux#2" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(29)} -pin  "shift_reg:mux#2" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(30)} -pin  "shift_reg:mux#2" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(31)} -pin  "shift_reg:mux#2" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva#1(0)} -pin  "shift_reg:mux#2" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(1)} -pin  "shift_reg:mux#2" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(2)} -pin  "shift_reg:mux#2" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(3)} -pin  "shift_reg:mux#2" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(4)} -pin  "shift_reg:mux#2" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(5)} -pin  "shift_reg:mux#2" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(6)} -pin  "shift_reg:mux#2" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(7)} -pin  "shift_reg:mux#2" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(8)} -pin  "shift_reg:mux#2" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(9)} -pin  "shift_reg:mux#2" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(10)} -pin  "shift_reg:mux#2" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(11)} -pin  "shift_reg:mux#2" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(12)} -pin  "shift_reg:mux#2" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(13)} -pin  "shift_reg:mux#2" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(14)} -pin  "shift_reg:mux#2" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(15)} -pin  "shift_reg:mux#2" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(16)} -pin  "shift_reg:mux#2" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(17)} -pin  "shift_reg:mux#2" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(18)} -pin  "shift_reg:mux#2" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(19)} -pin  "shift_reg:mux#2" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(20)} -pin  "shift_reg:mux#2" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(21)} -pin  "shift_reg:mux#2" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(22)} -pin  "shift_reg:mux#2" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(23)} -pin  "shift_reg:mux#2" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(24)} -pin  "shift_reg:mux#2" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(25)} -pin  "shift_reg:mux#2" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(26)} -pin  "shift_reg:mux#2" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(27)} -pin  "shift_reg:mux#2" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(28)} -pin  "shift_reg:mux#2" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(29)} -pin  "shift_reg:mux#2" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(30)} -pin  "shift_reg:mux#2" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(31)} -pin  "shift_reg:mux#2" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {fsm_output(3)} -pin  "shift_reg:mux#2" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#13.itm}
load net {shift_reg:mux#2.itm(0)} -pin  "shift_reg:mux#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(1)} -pin  "shift_reg:mux#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(2)} -pin  "shift_reg:mux#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(3)} -pin  "shift_reg:mux#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(4)} -pin  "shift_reg:mux#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(5)} -pin  "shift_reg:mux#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(6)} -pin  "shift_reg:mux#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(7)} -pin  "shift_reg:mux#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(8)} -pin  "shift_reg:mux#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(9)} -pin  "shift_reg:mux#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(10)} -pin  "shift_reg:mux#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(11)} -pin  "shift_reg:mux#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(12)} -pin  "shift_reg:mux#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(13)} -pin  "shift_reg:mux#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(14)} -pin  "shift_reg:mux#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(15)} -pin  "shift_reg:mux#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(16)} -pin  "shift_reg:mux#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(17)} -pin  "shift_reg:mux#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(18)} -pin  "shift_reg:mux#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(19)} -pin  "shift_reg:mux#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(20)} -pin  "shift_reg:mux#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(21)} -pin  "shift_reg:mux#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(22)} -pin  "shift_reg:mux#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(23)} -pin  "shift_reg:mux#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(24)} -pin  "shift_reg:mux#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(25)} -pin  "shift_reg:mux#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(26)} -pin  "shift_reg:mux#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(27)} -pin  "shift_reg:mux#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(28)} -pin  "shift_reg:mux#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(29)} -pin  "shift_reg:mux#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(30)} -pin  "shift_reg:mux#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(31)} -pin  "shift_reg:mux#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load inst "reg(shift_reg(2))" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-134 -attr oid 131 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(2))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {shift_reg:mux#2.itm(0)} -pin  "reg(shift_reg(2))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(1)} -pin  "reg(shift_reg(2))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(2)} -pin  "reg(shift_reg(2))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(3)} -pin  "reg(shift_reg(2))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(4)} -pin  "reg(shift_reg(2))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(5)} -pin  "reg(shift_reg(2))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(6)} -pin  "reg(shift_reg(2))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(7)} -pin  "reg(shift_reg(2))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(8)} -pin  "reg(shift_reg(2))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(9)} -pin  "reg(shift_reg(2))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(10)} -pin  "reg(shift_reg(2))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(11)} -pin  "reg(shift_reg(2))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(12)} -pin  "reg(shift_reg(2))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(13)} -pin  "reg(shift_reg(2))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(14)} -pin  "reg(shift_reg(2))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(15)} -pin  "reg(shift_reg(2))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(16)} -pin  "reg(shift_reg(2))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(17)} -pin  "reg(shift_reg(2))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(18)} -pin  "reg(shift_reg(2))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(19)} -pin  "reg(shift_reg(2))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(20)} -pin  "reg(shift_reg(2))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(21)} -pin  "reg(shift_reg(2))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(22)} -pin  "reg(shift_reg(2))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(23)} -pin  "reg(shift_reg(2))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(24)} -pin  "reg(shift_reg(2))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(25)} -pin  "reg(shift_reg(2))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(26)} -pin  "reg(shift_reg(2))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(27)} -pin  "reg(shift_reg(2))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(28)} -pin  "reg(shift_reg(2))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(29)} -pin  "reg(shift_reg(2))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(30)} -pin  "reg(shift_reg(2))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {shift_reg:mux#2.itm(31)} -pin  "reg(shift_reg(2))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#2.itm}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(2))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-135 -attr oid 132 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(shift_reg(2))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(2).lpi#2(0)} -pin  "reg(shift_reg(2))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(1)} -pin  "reg(shift_reg(2))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(2)} -pin  "reg(shift_reg(2))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(3)} -pin  "reg(shift_reg(2))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(4)} -pin  "reg(shift_reg(2))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(5)} -pin  "reg(shift_reg(2))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(6)} -pin  "reg(shift_reg(2))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(7)} -pin  "reg(shift_reg(2))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(8)} -pin  "reg(shift_reg(2))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(9)} -pin  "reg(shift_reg(2))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(10)} -pin  "reg(shift_reg(2))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(11)} -pin  "reg(shift_reg(2))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(12)} -pin  "reg(shift_reg(2))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(13)} -pin  "reg(shift_reg(2))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(14)} -pin  "reg(shift_reg(2))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(15)} -pin  "reg(shift_reg(2))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(16)} -pin  "reg(shift_reg(2))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(17)} -pin  "reg(shift_reg(2))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(18)} -pin  "reg(shift_reg(2))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(19)} -pin  "reg(shift_reg(2))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(20)} -pin  "reg(shift_reg(2))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(21)} -pin  "reg(shift_reg(2))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(22)} -pin  "reg(shift_reg(2))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(23)} -pin  "reg(shift_reg(2))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(24)} -pin  "reg(shift_reg(2))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(25)} -pin  "reg(shift_reg(2))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(26)} -pin  "reg(shift_reg(2))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(27)} -pin  "reg(shift_reg(2))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(28)} -pin  "reg(shift_reg(2))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(29)} -pin  "reg(shift_reg(2))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(30)} -pin  "reg(shift_reg(2))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(31)} -pin  "reg(shift_reg(2))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load inst "shift_reg:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-136 -attr oid 133 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {shift_reg(3).sva(0)} -pin  "shift_reg:mux#3" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(1)} -pin  "shift_reg:mux#3" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(2)} -pin  "shift_reg:mux#3" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(3)} -pin  "shift_reg:mux#3" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(4)} -pin  "shift_reg:mux#3" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(5)} -pin  "shift_reg:mux#3" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(6)} -pin  "shift_reg:mux#3" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(7)} -pin  "shift_reg:mux#3" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(8)} -pin  "shift_reg:mux#3" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(9)} -pin  "shift_reg:mux#3" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(10)} -pin  "shift_reg:mux#3" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(11)} -pin  "shift_reg:mux#3" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(12)} -pin  "shift_reg:mux#3" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(13)} -pin  "shift_reg:mux#3" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(14)} -pin  "shift_reg:mux#3" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(15)} -pin  "shift_reg:mux#3" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(16)} -pin  "shift_reg:mux#3" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(17)} -pin  "shift_reg:mux#3" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(18)} -pin  "shift_reg:mux#3" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(19)} -pin  "shift_reg:mux#3" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(20)} -pin  "shift_reg:mux#3" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(21)} -pin  "shift_reg:mux#3" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(22)} -pin  "shift_reg:mux#3" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(23)} -pin  "shift_reg:mux#3" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(24)} -pin  "shift_reg:mux#3" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(25)} -pin  "shift_reg:mux#3" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(26)} -pin  "shift_reg:mux#3" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(27)} -pin  "shift_reg:mux#3" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(28)} -pin  "shift_reg:mux#3" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(29)} -pin  "shift_reg:mux#3" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(30)} -pin  "shift_reg:mux#3" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(31)} -pin  "shift_reg:mux#3" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva#1(0)} -pin  "shift_reg:mux#3" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(1)} -pin  "shift_reg:mux#3" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(2)} -pin  "shift_reg:mux#3" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(3)} -pin  "shift_reg:mux#3" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(4)} -pin  "shift_reg:mux#3" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(5)} -pin  "shift_reg:mux#3" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(6)} -pin  "shift_reg:mux#3" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(7)} -pin  "shift_reg:mux#3" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(8)} -pin  "shift_reg:mux#3" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(9)} -pin  "shift_reg:mux#3" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(10)} -pin  "shift_reg:mux#3" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(11)} -pin  "shift_reg:mux#3" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(12)} -pin  "shift_reg:mux#3" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(13)} -pin  "shift_reg:mux#3" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(14)} -pin  "shift_reg:mux#3" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(15)} -pin  "shift_reg:mux#3" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(16)} -pin  "shift_reg:mux#3" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(17)} -pin  "shift_reg:mux#3" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(18)} -pin  "shift_reg:mux#3" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(19)} -pin  "shift_reg:mux#3" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(20)} -pin  "shift_reg:mux#3" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(21)} -pin  "shift_reg:mux#3" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(22)} -pin  "shift_reg:mux#3" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(23)} -pin  "shift_reg:mux#3" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(24)} -pin  "shift_reg:mux#3" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(25)} -pin  "shift_reg:mux#3" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(26)} -pin  "shift_reg:mux#3" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(27)} -pin  "shift_reg:mux#3" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(28)} -pin  "shift_reg:mux#3" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(29)} -pin  "shift_reg:mux#3" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(30)} -pin  "shift_reg:mux#3" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(31)} -pin  "shift_reg:mux#3" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {fsm_output(3)} -pin  "shift_reg:mux#3" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#12.itm}
load net {shift_reg:mux#3.itm(0)} -pin  "shift_reg:mux#3" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(1)} -pin  "shift_reg:mux#3" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(2)} -pin  "shift_reg:mux#3" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(3)} -pin  "shift_reg:mux#3" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(4)} -pin  "shift_reg:mux#3" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(5)} -pin  "shift_reg:mux#3" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(6)} -pin  "shift_reg:mux#3" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(7)} -pin  "shift_reg:mux#3" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(8)} -pin  "shift_reg:mux#3" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(9)} -pin  "shift_reg:mux#3" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(10)} -pin  "shift_reg:mux#3" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(11)} -pin  "shift_reg:mux#3" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(12)} -pin  "shift_reg:mux#3" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(13)} -pin  "shift_reg:mux#3" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(14)} -pin  "shift_reg:mux#3" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(15)} -pin  "shift_reg:mux#3" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(16)} -pin  "shift_reg:mux#3" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(17)} -pin  "shift_reg:mux#3" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(18)} -pin  "shift_reg:mux#3" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(19)} -pin  "shift_reg:mux#3" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(20)} -pin  "shift_reg:mux#3" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(21)} -pin  "shift_reg:mux#3" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(22)} -pin  "shift_reg:mux#3" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(23)} -pin  "shift_reg:mux#3" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(24)} -pin  "shift_reg:mux#3" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(25)} -pin  "shift_reg:mux#3" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(26)} -pin  "shift_reg:mux#3" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(27)} -pin  "shift_reg:mux#3" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(28)} -pin  "shift_reg:mux#3" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(29)} -pin  "shift_reg:mux#3" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(30)} -pin  "shift_reg:mux#3" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(31)} -pin  "shift_reg:mux#3" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load inst "reg(shift_reg(3))" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-137 -attr oid 134 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(3))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {shift_reg:mux#3.itm(0)} -pin  "reg(shift_reg(3))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(1)} -pin  "reg(shift_reg(3))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(2)} -pin  "reg(shift_reg(3))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(3)} -pin  "reg(shift_reg(3))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(4)} -pin  "reg(shift_reg(3))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(5)} -pin  "reg(shift_reg(3))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(6)} -pin  "reg(shift_reg(3))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(7)} -pin  "reg(shift_reg(3))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(8)} -pin  "reg(shift_reg(3))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(9)} -pin  "reg(shift_reg(3))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(10)} -pin  "reg(shift_reg(3))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(11)} -pin  "reg(shift_reg(3))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(12)} -pin  "reg(shift_reg(3))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(13)} -pin  "reg(shift_reg(3))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(14)} -pin  "reg(shift_reg(3))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(15)} -pin  "reg(shift_reg(3))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(16)} -pin  "reg(shift_reg(3))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(17)} -pin  "reg(shift_reg(3))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(18)} -pin  "reg(shift_reg(3))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(19)} -pin  "reg(shift_reg(3))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(20)} -pin  "reg(shift_reg(3))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(21)} -pin  "reg(shift_reg(3))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(22)} -pin  "reg(shift_reg(3))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(23)} -pin  "reg(shift_reg(3))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(24)} -pin  "reg(shift_reg(3))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(25)} -pin  "reg(shift_reg(3))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(26)} -pin  "reg(shift_reg(3))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(27)} -pin  "reg(shift_reg(3))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(28)} -pin  "reg(shift_reg(3))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(29)} -pin  "reg(shift_reg(3))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(30)} -pin  "reg(shift_reg(3))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {shift_reg:mux#3.itm(31)} -pin  "reg(shift_reg(3))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#3.itm}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(3))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-138 -attr oid 135 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(shift_reg(3))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(3).lpi#2(0)} -pin  "reg(shift_reg(3))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(1)} -pin  "reg(shift_reg(3))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(2)} -pin  "reg(shift_reg(3))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(3)} -pin  "reg(shift_reg(3))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(4)} -pin  "reg(shift_reg(3))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(5)} -pin  "reg(shift_reg(3))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(6)} -pin  "reg(shift_reg(3))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(7)} -pin  "reg(shift_reg(3))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(8)} -pin  "reg(shift_reg(3))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(9)} -pin  "reg(shift_reg(3))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(10)} -pin  "reg(shift_reg(3))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(11)} -pin  "reg(shift_reg(3))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(12)} -pin  "reg(shift_reg(3))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(13)} -pin  "reg(shift_reg(3))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(14)} -pin  "reg(shift_reg(3))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(15)} -pin  "reg(shift_reg(3))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(16)} -pin  "reg(shift_reg(3))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(17)} -pin  "reg(shift_reg(3))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(18)} -pin  "reg(shift_reg(3))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(19)} -pin  "reg(shift_reg(3))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(20)} -pin  "reg(shift_reg(3))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(21)} -pin  "reg(shift_reg(3))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(22)} -pin  "reg(shift_reg(3))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(23)} -pin  "reg(shift_reg(3))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(24)} -pin  "reg(shift_reg(3))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(25)} -pin  "reg(shift_reg(3))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(26)} -pin  "reg(shift_reg(3))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(27)} -pin  "reg(shift_reg(3))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(28)} -pin  "reg(shift_reg(3))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(29)} -pin  "reg(shift_reg(3))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(30)} -pin  "reg(shift_reg(3))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(31)} -pin  "reg(shift_reg(3))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load inst "shift_reg:mux#4" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-139 -attr oid 136 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {shift_reg(4).sva(0)} -pin  "shift_reg:mux#4" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(1)} -pin  "shift_reg:mux#4" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(2)} -pin  "shift_reg:mux#4" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(3)} -pin  "shift_reg:mux#4" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(4)} -pin  "shift_reg:mux#4" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(5)} -pin  "shift_reg:mux#4" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(6)} -pin  "shift_reg:mux#4" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(7)} -pin  "shift_reg:mux#4" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(8)} -pin  "shift_reg:mux#4" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(9)} -pin  "shift_reg:mux#4" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(10)} -pin  "shift_reg:mux#4" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(11)} -pin  "shift_reg:mux#4" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(12)} -pin  "shift_reg:mux#4" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(13)} -pin  "shift_reg:mux#4" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(14)} -pin  "shift_reg:mux#4" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(15)} -pin  "shift_reg:mux#4" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(16)} -pin  "shift_reg:mux#4" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(17)} -pin  "shift_reg:mux#4" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(18)} -pin  "shift_reg:mux#4" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(19)} -pin  "shift_reg:mux#4" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(20)} -pin  "shift_reg:mux#4" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(21)} -pin  "shift_reg:mux#4" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(22)} -pin  "shift_reg:mux#4" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(23)} -pin  "shift_reg:mux#4" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(24)} -pin  "shift_reg:mux#4" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(25)} -pin  "shift_reg:mux#4" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(26)} -pin  "shift_reg:mux#4" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(27)} -pin  "shift_reg:mux#4" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(28)} -pin  "shift_reg:mux#4" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(29)} -pin  "shift_reg:mux#4" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(30)} -pin  "shift_reg:mux#4" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(31)} -pin  "shift_reg:mux#4" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva#1(0)} -pin  "shift_reg:mux#4" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(1)} -pin  "shift_reg:mux#4" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(2)} -pin  "shift_reg:mux#4" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(3)} -pin  "shift_reg:mux#4" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(4)} -pin  "shift_reg:mux#4" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(5)} -pin  "shift_reg:mux#4" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(6)} -pin  "shift_reg:mux#4" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(7)} -pin  "shift_reg:mux#4" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(8)} -pin  "shift_reg:mux#4" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(9)} -pin  "shift_reg:mux#4" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(10)} -pin  "shift_reg:mux#4" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(11)} -pin  "shift_reg:mux#4" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(12)} -pin  "shift_reg:mux#4" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(13)} -pin  "shift_reg:mux#4" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(14)} -pin  "shift_reg:mux#4" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(15)} -pin  "shift_reg:mux#4" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(16)} -pin  "shift_reg:mux#4" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(17)} -pin  "shift_reg:mux#4" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(18)} -pin  "shift_reg:mux#4" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(19)} -pin  "shift_reg:mux#4" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(20)} -pin  "shift_reg:mux#4" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(21)} -pin  "shift_reg:mux#4" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(22)} -pin  "shift_reg:mux#4" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(23)} -pin  "shift_reg:mux#4" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(24)} -pin  "shift_reg:mux#4" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(25)} -pin  "shift_reg:mux#4" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(26)} -pin  "shift_reg:mux#4" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(27)} -pin  "shift_reg:mux#4" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(28)} -pin  "shift_reg:mux#4" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(29)} -pin  "shift_reg:mux#4" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(30)} -pin  "shift_reg:mux#4" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(31)} -pin  "shift_reg:mux#4" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {fsm_output(3)} -pin  "shift_reg:mux#4" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#11.itm}
load net {shift_reg:mux#4.itm(0)} -pin  "shift_reg:mux#4" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(1)} -pin  "shift_reg:mux#4" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(2)} -pin  "shift_reg:mux#4" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(3)} -pin  "shift_reg:mux#4" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(4)} -pin  "shift_reg:mux#4" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(5)} -pin  "shift_reg:mux#4" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(6)} -pin  "shift_reg:mux#4" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(7)} -pin  "shift_reg:mux#4" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(8)} -pin  "shift_reg:mux#4" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(9)} -pin  "shift_reg:mux#4" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(10)} -pin  "shift_reg:mux#4" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(11)} -pin  "shift_reg:mux#4" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(12)} -pin  "shift_reg:mux#4" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(13)} -pin  "shift_reg:mux#4" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(14)} -pin  "shift_reg:mux#4" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(15)} -pin  "shift_reg:mux#4" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(16)} -pin  "shift_reg:mux#4" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(17)} -pin  "shift_reg:mux#4" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(18)} -pin  "shift_reg:mux#4" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(19)} -pin  "shift_reg:mux#4" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(20)} -pin  "shift_reg:mux#4" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(21)} -pin  "shift_reg:mux#4" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(22)} -pin  "shift_reg:mux#4" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(23)} -pin  "shift_reg:mux#4" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(24)} -pin  "shift_reg:mux#4" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(25)} -pin  "shift_reg:mux#4" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(26)} -pin  "shift_reg:mux#4" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(27)} -pin  "shift_reg:mux#4" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(28)} -pin  "shift_reg:mux#4" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(29)} -pin  "shift_reg:mux#4" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(30)} -pin  "shift_reg:mux#4" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(31)} -pin  "shift_reg:mux#4" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load inst "reg(shift_reg(4))" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-140 -attr oid 137 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(4))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {shift_reg:mux#4.itm(0)} -pin  "reg(shift_reg(4))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(1)} -pin  "reg(shift_reg(4))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(2)} -pin  "reg(shift_reg(4))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(3)} -pin  "reg(shift_reg(4))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(4)} -pin  "reg(shift_reg(4))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(5)} -pin  "reg(shift_reg(4))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(6)} -pin  "reg(shift_reg(4))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(7)} -pin  "reg(shift_reg(4))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(8)} -pin  "reg(shift_reg(4))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(9)} -pin  "reg(shift_reg(4))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(10)} -pin  "reg(shift_reg(4))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(11)} -pin  "reg(shift_reg(4))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(12)} -pin  "reg(shift_reg(4))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(13)} -pin  "reg(shift_reg(4))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(14)} -pin  "reg(shift_reg(4))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(15)} -pin  "reg(shift_reg(4))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(16)} -pin  "reg(shift_reg(4))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(17)} -pin  "reg(shift_reg(4))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(18)} -pin  "reg(shift_reg(4))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(19)} -pin  "reg(shift_reg(4))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(20)} -pin  "reg(shift_reg(4))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(21)} -pin  "reg(shift_reg(4))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(22)} -pin  "reg(shift_reg(4))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(23)} -pin  "reg(shift_reg(4))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(24)} -pin  "reg(shift_reg(4))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(25)} -pin  "reg(shift_reg(4))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(26)} -pin  "reg(shift_reg(4))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(27)} -pin  "reg(shift_reg(4))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(28)} -pin  "reg(shift_reg(4))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(29)} -pin  "reg(shift_reg(4))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(30)} -pin  "reg(shift_reg(4))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {shift_reg:mux#4.itm(31)} -pin  "reg(shift_reg(4))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#4.itm}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(4))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-141 -attr oid 138 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(shift_reg(4))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(4).lpi#2(0)} -pin  "reg(shift_reg(4))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(1)} -pin  "reg(shift_reg(4))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(2)} -pin  "reg(shift_reg(4))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(3)} -pin  "reg(shift_reg(4))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(4)} -pin  "reg(shift_reg(4))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(5)} -pin  "reg(shift_reg(4))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(6)} -pin  "reg(shift_reg(4))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(7)} -pin  "reg(shift_reg(4))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(8)} -pin  "reg(shift_reg(4))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(9)} -pin  "reg(shift_reg(4))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(10)} -pin  "reg(shift_reg(4))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(11)} -pin  "reg(shift_reg(4))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(12)} -pin  "reg(shift_reg(4))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(13)} -pin  "reg(shift_reg(4))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(14)} -pin  "reg(shift_reg(4))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(15)} -pin  "reg(shift_reg(4))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(16)} -pin  "reg(shift_reg(4))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(17)} -pin  "reg(shift_reg(4))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(18)} -pin  "reg(shift_reg(4))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(19)} -pin  "reg(shift_reg(4))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(20)} -pin  "reg(shift_reg(4))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(21)} -pin  "reg(shift_reg(4))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(22)} -pin  "reg(shift_reg(4))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(23)} -pin  "reg(shift_reg(4))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(24)} -pin  "reg(shift_reg(4))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(25)} -pin  "reg(shift_reg(4))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(26)} -pin  "reg(shift_reg(4))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(27)} -pin  "reg(shift_reg(4))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(28)} -pin  "reg(shift_reg(4))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(29)} -pin  "reg(shift_reg(4))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(30)} -pin  "reg(shift_reg(4))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(31)} -pin  "reg(shift_reg(4))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load inst "shift_reg:mux#5" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-142 -attr oid 139 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {shift_reg(5).sva(0)} -pin  "shift_reg:mux#5" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(1)} -pin  "shift_reg:mux#5" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(2)} -pin  "shift_reg:mux#5" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(3)} -pin  "shift_reg:mux#5" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(4)} -pin  "shift_reg:mux#5" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(5)} -pin  "shift_reg:mux#5" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(6)} -pin  "shift_reg:mux#5" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(7)} -pin  "shift_reg:mux#5" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(8)} -pin  "shift_reg:mux#5" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(9)} -pin  "shift_reg:mux#5" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(10)} -pin  "shift_reg:mux#5" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(11)} -pin  "shift_reg:mux#5" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(12)} -pin  "shift_reg:mux#5" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(13)} -pin  "shift_reg:mux#5" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(14)} -pin  "shift_reg:mux#5" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(15)} -pin  "shift_reg:mux#5" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(16)} -pin  "shift_reg:mux#5" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(17)} -pin  "shift_reg:mux#5" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(18)} -pin  "shift_reg:mux#5" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(19)} -pin  "shift_reg:mux#5" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(20)} -pin  "shift_reg:mux#5" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(21)} -pin  "shift_reg:mux#5" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(22)} -pin  "shift_reg:mux#5" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(23)} -pin  "shift_reg:mux#5" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(24)} -pin  "shift_reg:mux#5" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(25)} -pin  "shift_reg:mux#5" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(26)} -pin  "shift_reg:mux#5" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(27)} -pin  "shift_reg:mux#5" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(28)} -pin  "shift_reg:mux#5" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(29)} -pin  "shift_reg:mux#5" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(30)} -pin  "shift_reg:mux#5" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(31)} -pin  "shift_reg:mux#5" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva#1(0)} -pin  "shift_reg:mux#5" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(1)} -pin  "shift_reg:mux#5" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(2)} -pin  "shift_reg:mux#5" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(3)} -pin  "shift_reg:mux#5" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(4)} -pin  "shift_reg:mux#5" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(5)} -pin  "shift_reg:mux#5" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(6)} -pin  "shift_reg:mux#5" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(7)} -pin  "shift_reg:mux#5" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(8)} -pin  "shift_reg:mux#5" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(9)} -pin  "shift_reg:mux#5" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(10)} -pin  "shift_reg:mux#5" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(11)} -pin  "shift_reg:mux#5" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(12)} -pin  "shift_reg:mux#5" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(13)} -pin  "shift_reg:mux#5" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(14)} -pin  "shift_reg:mux#5" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(15)} -pin  "shift_reg:mux#5" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(16)} -pin  "shift_reg:mux#5" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(17)} -pin  "shift_reg:mux#5" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(18)} -pin  "shift_reg:mux#5" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(19)} -pin  "shift_reg:mux#5" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(20)} -pin  "shift_reg:mux#5" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(21)} -pin  "shift_reg:mux#5" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(22)} -pin  "shift_reg:mux#5" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(23)} -pin  "shift_reg:mux#5" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(24)} -pin  "shift_reg:mux#5" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(25)} -pin  "shift_reg:mux#5" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(26)} -pin  "shift_reg:mux#5" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(27)} -pin  "shift_reg:mux#5" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(28)} -pin  "shift_reg:mux#5" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(29)} -pin  "shift_reg:mux#5" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(30)} -pin  "shift_reg:mux#5" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(31)} -pin  "shift_reg:mux#5" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {fsm_output(3)} -pin  "shift_reg:mux#5" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#10.itm}
load net {shift_reg:mux#5.itm(0)} -pin  "shift_reg:mux#5" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(1)} -pin  "shift_reg:mux#5" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(2)} -pin  "shift_reg:mux#5" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(3)} -pin  "shift_reg:mux#5" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(4)} -pin  "shift_reg:mux#5" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(5)} -pin  "shift_reg:mux#5" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(6)} -pin  "shift_reg:mux#5" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(7)} -pin  "shift_reg:mux#5" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(8)} -pin  "shift_reg:mux#5" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(9)} -pin  "shift_reg:mux#5" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(10)} -pin  "shift_reg:mux#5" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(11)} -pin  "shift_reg:mux#5" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(12)} -pin  "shift_reg:mux#5" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(13)} -pin  "shift_reg:mux#5" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(14)} -pin  "shift_reg:mux#5" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(15)} -pin  "shift_reg:mux#5" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(16)} -pin  "shift_reg:mux#5" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(17)} -pin  "shift_reg:mux#5" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(18)} -pin  "shift_reg:mux#5" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(19)} -pin  "shift_reg:mux#5" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(20)} -pin  "shift_reg:mux#5" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(21)} -pin  "shift_reg:mux#5" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(22)} -pin  "shift_reg:mux#5" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(23)} -pin  "shift_reg:mux#5" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(24)} -pin  "shift_reg:mux#5" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(25)} -pin  "shift_reg:mux#5" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(26)} -pin  "shift_reg:mux#5" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(27)} -pin  "shift_reg:mux#5" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(28)} -pin  "shift_reg:mux#5" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(29)} -pin  "shift_reg:mux#5" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(30)} -pin  "shift_reg:mux#5" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(31)} -pin  "shift_reg:mux#5" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load inst "reg(shift_reg(5))" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-143 -attr oid 140 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(5))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {shift_reg:mux#5.itm(0)} -pin  "reg(shift_reg(5))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(1)} -pin  "reg(shift_reg(5))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(2)} -pin  "reg(shift_reg(5))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(3)} -pin  "reg(shift_reg(5))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(4)} -pin  "reg(shift_reg(5))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(5)} -pin  "reg(shift_reg(5))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(6)} -pin  "reg(shift_reg(5))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(7)} -pin  "reg(shift_reg(5))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(8)} -pin  "reg(shift_reg(5))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(9)} -pin  "reg(shift_reg(5))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(10)} -pin  "reg(shift_reg(5))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(11)} -pin  "reg(shift_reg(5))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(12)} -pin  "reg(shift_reg(5))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(13)} -pin  "reg(shift_reg(5))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(14)} -pin  "reg(shift_reg(5))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(15)} -pin  "reg(shift_reg(5))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(16)} -pin  "reg(shift_reg(5))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(17)} -pin  "reg(shift_reg(5))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(18)} -pin  "reg(shift_reg(5))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(19)} -pin  "reg(shift_reg(5))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(20)} -pin  "reg(shift_reg(5))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(21)} -pin  "reg(shift_reg(5))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(22)} -pin  "reg(shift_reg(5))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(23)} -pin  "reg(shift_reg(5))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(24)} -pin  "reg(shift_reg(5))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(25)} -pin  "reg(shift_reg(5))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(26)} -pin  "reg(shift_reg(5))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(27)} -pin  "reg(shift_reg(5))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(28)} -pin  "reg(shift_reg(5))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(29)} -pin  "reg(shift_reg(5))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(30)} -pin  "reg(shift_reg(5))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {shift_reg:mux#5.itm(31)} -pin  "reg(shift_reg(5))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#5.itm}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(5))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-144 -attr oid 141 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(shift_reg(5))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(5).lpi#2(0)} -pin  "reg(shift_reg(5))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(1)} -pin  "reg(shift_reg(5))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(2)} -pin  "reg(shift_reg(5))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(3)} -pin  "reg(shift_reg(5))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(4)} -pin  "reg(shift_reg(5))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(5)} -pin  "reg(shift_reg(5))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(6)} -pin  "reg(shift_reg(5))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(7)} -pin  "reg(shift_reg(5))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(8)} -pin  "reg(shift_reg(5))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(9)} -pin  "reg(shift_reg(5))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(10)} -pin  "reg(shift_reg(5))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(11)} -pin  "reg(shift_reg(5))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(12)} -pin  "reg(shift_reg(5))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(13)} -pin  "reg(shift_reg(5))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(14)} -pin  "reg(shift_reg(5))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(15)} -pin  "reg(shift_reg(5))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(16)} -pin  "reg(shift_reg(5))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(17)} -pin  "reg(shift_reg(5))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(18)} -pin  "reg(shift_reg(5))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(19)} -pin  "reg(shift_reg(5))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(20)} -pin  "reg(shift_reg(5))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(21)} -pin  "reg(shift_reg(5))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(22)} -pin  "reg(shift_reg(5))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(23)} -pin  "reg(shift_reg(5))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(24)} -pin  "reg(shift_reg(5))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(25)} -pin  "reg(shift_reg(5))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(26)} -pin  "reg(shift_reg(5))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(27)} -pin  "reg(shift_reg(5))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(28)} -pin  "reg(shift_reg(5))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(29)} -pin  "reg(shift_reg(5))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(30)} -pin  "reg(shift_reg(5))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(31)} -pin  "reg(shift_reg(5))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load inst "shift_reg:mux#6" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-145 -attr oid 142 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {shift_reg(6).sva(0)} -pin  "shift_reg:mux#6" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(1)} -pin  "shift_reg:mux#6" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(2)} -pin  "shift_reg:mux#6" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(3)} -pin  "shift_reg:mux#6" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(4)} -pin  "shift_reg:mux#6" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(5)} -pin  "shift_reg:mux#6" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(6)} -pin  "shift_reg:mux#6" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(7)} -pin  "shift_reg:mux#6" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(8)} -pin  "shift_reg:mux#6" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(9)} -pin  "shift_reg:mux#6" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(10)} -pin  "shift_reg:mux#6" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(11)} -pin  "shift_reg:mux#6" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(12)} -pin  "shift_reg:mux#6" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(13)} -pin  "shift_reg:mux#6" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(14)} -pin  "shift_reg:mux#6" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(15)} -pin  "shift_reg:mux#6" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(16)} -pin  "shift_reg:mux#6" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(17)} -pin  "shift_reg:mux#6" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(18)} -pin  "shift_reg:mux#6" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(19)} -pin  "shift_reg:mux#6" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(20)} -pin  "shift_reg:mux#6" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(21)} -pin  "shift_reg:mux#6" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(22)} -pin  "shift_reg:mux#6" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(23)} -pin  "shift_reg:mux#6" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(24)} -pin  "shift_reg:mux#6" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(25)} -pin  "shift_reg:mux#6" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(26)} -pin  "shift_reg:mux#6" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(27)} -pin  "shift_reg:mux#6" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(28)} -pin  "shift_reg:mux#6" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(29)} -pin  "shift_reg:mux#6" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(30)} -pin  "shift_reg:mux#6" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(31)} -pin  "shift_reg:mux#6" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva#1(0)} -pin  "shift_reg:mux#6" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(1)} -pin  "shift_reg:mux#6" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(2)} -pin  "shift_reg:mux#6" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(3)} -pin  "shift_reg:mux#6" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(4)} -pin  "shift_reg:mux#6" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(5)} -pin  "shift_reg:mux#6" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(6)} -pin  "shift_reg:mux#6" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(7)} -pin  "shift_reg:mux#6" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(8)} -pin  "shift_reg:mux#6" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(9)} -pin  "shift_reg:mux#6" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(10)} -pin  "shift_reg:mux#6" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(11)} -pin  "shift_reg:mux#6" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(12)} -pin  "shift_reg:mux#6" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(13)} -pin  "shift_reg:mux#6" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(14)} -pin  "shift_reg:mux#6" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(15)} -pin  "shift_reg:mux#6" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(16)} -pin  "shift_reg:mux#6" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(17)} -pin  "shift_reg:mux#6" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(18)} -pin  "shift_reg:mux#6" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(19)} -pin  "shift_reg:mux#6" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(20)} -pin  "shift_reg:mux#6" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(21)} -pin  "shift_reg:mux#6" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(22)} -pin  "shift_reg:mux#6" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(23)} -pin  "shift_reg:mux#6" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(24)} -pin  "shift_reg:mux#6" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(25)} -pin  "shift_reg:mux#6" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(26)} -pin  "shift_reg:mux#6" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(27)} -pin  "shift_reg:mux#6" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(28)} -pin  "shift_reg:mux#6" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(29)} -pin  "shift_reg:mux#6" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(30)} -pin  "shift_reg:mux#6" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(31)} -pin  "shift_reg:mux#6" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {fsm_output(3)} -pin  "shift_reg:mux#6" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#9.itm}
load net {shift_reg:mux#6.itm(0)} -pin  "shift_reg:mux#6" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(1)} -pin  "shift_reg:mux#6" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(2)} -pin  "shift_reg:mux#6" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(3)} -pin  "shift_reg:mux#6" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(4)} -pin  "shift_reg:mux#6" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(5)} -pin  "shift_reg:mux#6" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(6)} -pin  "shift_reg:mux#6" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(7)} -pin  "shift_reg:mux#6" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(8)} -pin  "shift_reg:mux#6" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(9)} -pin  "shift_reg:mux#6" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(10)} -pin  "shift_reg:mux#6" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(11)} -pin  "shift_reg:mux#6" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(12)} -pin  "shift_reg:mux#6" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(13)} -pin  "shift_reg:mux#6" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(14)} -pin  "shift_reg:mux#6" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(15)} -pin  "shift_reg:mux#6" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(16)} -pin  "shift_reg:mux#6" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(17)} -pin  "shift_reg:mux#6" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(18)} -pin  "shift_reg:mux#6" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(19)} -pin  "shift_reg:mux#6" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(20)} -pin  "shift_reg:mux#6" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(21)} -pin  "shift_reg:mux#6" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(22)} -pin  "shift_reg:mux#6" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(23)} -pin  "shift_reg:mux#6" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(24)} -pin  "shift_reg:mux#6" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(25)} -pin  "shift_reg:mux#6" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(26)} -pin  "shift_reg:mux#6" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(27)} -pin  "shift_reg:mux#6" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(28)} -pin  "shift_reg:mux#6" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(29)} -pin  "shift_reg:mux#6" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(30)} -pin  "shift_reg:mux#6" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(31)} -pin  "shift_reg:mux#6" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load inst "reg(shift_reg(6))" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-146 -attr oid 143 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(6))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {shift_reg:mux#6.itm(0)} -pin  "reg(shift_reg(6))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(1)} -pin  "reg(shift_reg(6))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(2)} -pin  "reg(shift_reg(6))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(3)} -pin  "reg(shift_reg(6))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(4)} -pin  "reg(shift_reg(6))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(5)} -pin  "reg(shift_reg(6))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(6)} -pin  "reg(shift_reg(6))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(7)} -pin  "reg(shift_reg(6))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(8)} -pin  "reg(shift_reg(6))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(9)} -pin  "reg(shift_reg(6))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(10)} -pin  "reg(shift_reg(6))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(11)} -pin  "reg(shift_reg(6))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(12)} -pin  "reg(shift_reg(6))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(13)} -pin  "reg(shift_reg(6))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(14)} -pin  "reg(shift_reg(6))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(15)} -pin  "reg(shift_reg(6))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(16)} -pin  "reg(shift_reg(6))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(17)} -pin  "reg(shift_reg(6))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(18)} -pin  "reg(shift_reg(6))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(19)} -pin  "reg(shift_reg(6))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(20)} -pin  "reg(shift_reg(6))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(21)} -pin  "reg(shift_reg(6))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(22)} -pin  "reg(shift_reg(6))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(23)} -pin  "reg(shift_reg(6))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(24)} -pin  "reg(shift_reg(6))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(25)} -pin  "reg(shift_reg(6))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(26)} -pin  "reg(shift_reg(6))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(27)} -pin  "reg(shift_reg(6))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(28)} -pin  "reg(shift_reg(6))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(29)} -pin  "reg(shift_reg(6))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(30)} -pin  "reg(shift_reg(6))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {shift_reg:mux#6.itm(31)} -pin  "reg(shift_reg(6))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#6.itm}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(6))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-147 -attr oid 144 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(shift_reg(6))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(6).lpi#2(0)} -pin  "reg(shift_reg(6))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(1)} -pin  "reg(shift_reg(6))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(2)} -pin  "reg(shift_reg(6))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(3)} -pin  "reg(shift_reg(6))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(4)} -pin  "reg(shift_reg(6))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(5)} -pin  "reg(shift_reg(6))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(6)} -pin  "reg(shift_reg(6))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(7)} -pin  "reg(shift_reg(6))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(8)} -pin  "reg(shift_reg(6))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(9)} -pin  "reg(shift_reg(6))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(10)} -pin  "reg(shift_reg(6))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(11)} -pin  "reg(shift_reg(6))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(12)} -pin  "reg(shift_reg(6))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(13)} -pin  "reg(shift_reg(6))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(14)} -pin  "reg(shift_reg(6))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(15)} -pin  "reg(shift_reg(6))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(16)} -pin  "reg(shift_reg(6))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(17)} -pin  "reg(shift_reg(6))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(18)} -pin  "reg(shift_reg(6))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(19)} -pin  "reg(shift_reg(6))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(20)} -pin  "reg(shift_reg(6))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(21)} -pin  "reg(shift_reg(6))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(22)} -pin  "reg(shift_reg(6))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(23)} -pin  "reg(shift_reg(6))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(24)} -pin  "reg(shift_reg(6))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(25)} -pin  "reg(shift_reg(6))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(26)} -pin  "reg(shift_reg(6))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(27)} -pin  "reg(shift_reg(6))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(28)} -pin  "reg(shift_reg(6))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(29)} -pin  "reg(shift_reg(6))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(30)} -pin  "reg(shift_reg(6))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(31)} -pin  "reg(shift_reg(6))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load inst "shift_reg:mux#7" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-148 -attr oid 145 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {shift_reg(7).sva(0)} -pin  "shift_reg:mux#7" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(1)} -pin  "shift_reg:mux#7" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(2)} -pin  "shift_reg:mux#7" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(3)} -pin  "shift_reg:mux#7" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(4)} -pin  "shift_reg:mux#7" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(5)} -pin  "shift_reg:mux#7" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(6)} -pin  "shift_reg:mux#7" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(7)} -pin  "shift_reg:mux#7" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(8)} -pin  "shift_reg:mux#7" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(9)} -pin  "shift_reg:mux#7" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(10)} -pin  "shift_reg:mux#7" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(11)} -pin  "shift_reg:mux#7" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(12)} -pin  "shift_reg:mux#7" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(13)} -pin  "shift_reg:mux#7" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(14)} -pin  "shift_reg:mux#7" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(15)} -pin  "shift_reg:mux#7" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(16)} -pin  "shift_reg:mux#7" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(17)} -pin  "shift_reg:mux#7" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(18)} -pin  "shift_reg:mux#7" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(19)} -pin  "shift_reg:mux#7" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(20)} -pin  "shift_reg:mux#7" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(21)} -pin  "shift_reg:mux#7" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(22)} -pin  "shift_reg:mux#7" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(23)} -pin  "shift_reg:mux#7" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(24)} -pin  "shift_reg:mux#7" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(25)} -pin  "shift_reg:mux#7" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(26)} -pin  "shift_reg:mux#7" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(27)} -pin  "shift_reg:mux#7" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(28)} -pin  "shift_reg:mux#7" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(29)} -pin  "shift_reg:mux#7" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(30)} -pin  "shift_reg:mux#7" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(31)} -pin  "shift_reg:mux#7" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva#1(0)} -pin  "shift_reg:mux#7" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(1)} -pin  "shift_reg:mux#7" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(2)} -pin  "shift_reg:mux#7" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(3)} -pin  "shift_reg:mux#7" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(4)} -pin  "shift_reg:mux#7" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(5)} -pin  "shift_reg:mux#7" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(6)} -pin  "shift_reg:mux#7" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(7)} -pin  "shift_reg:mux#7" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(8)} -pin  "shift_reg:mux#7" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(9)} -pin  "shift_reg:mux#7" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(10)} -pin  "shift_reg:mux#7" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(11)} -pin  "shift_reg:mux#7" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(12)} -pin  "shift_reg:mux#7" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(13)} -pin  "shift_reg:mux#7" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(14)} -pin  "shift_reg:mux#7" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(15)} -pin  "shift_reg:mux#7" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(16)} -pin  "shift_reg:mux#7" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(17)} -pin  "shift_reg:mux#7" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(18)} -pin  "shift_reg:mux#7" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(19)} -pin  "shift_reg:mux#7" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(20)} -pin  "shift_reg:mux#7" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(21)} -pin  "shift_reg:mux#7" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(22)} -pin  "shift_reg:mux#7" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(23)} -pin  "shift_reg:mux#7" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(24)} -pin  "shift_reg:mux#7" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(25)} -pin  "shift_reg:mux#7" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(26)} -pin  "shift_reg:mux#7" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(27)} -pin  "shift_reg:mux#7" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(28)} -pin  "shift_reg:mux#7" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(29)} -pin  "shift_reg:mux#7" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(30)} -pin  "shift_reg:mux#7" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(31)} -pin  "shift_reg:mux#7" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {fsm_output(3)} -pin  "shift_reg:mux#7" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#8.itm}
load net {shift_reg:mux#7.itm(0)} -pin  "shift_reg:mux#7" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(1)} -pin  "shift_reg:mux#7" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(2)} -pin  "shift_reg:mux#7" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(3)} -pin  "shift_reg:mux#7" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(4)} -pin  "shift_reg:mux#7" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(5)} -pin  "shift_reg:mux#7" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(6)} -pin  "shift_reg:mux#7" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(7)} -pin  "shift_reg:mux#7" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(8)} -pin  "shift_reg:mux#7" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(9)} -pin  "shift_reg:mux#7" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(10)} -pin  "shift_reg:mux#7" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(11)} -pin  "shift_reg:mux#7" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(12)} -pin  "shift_reg:mux#7" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(13)} -pin  "shift_reg:mux#7" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(14)} -pin  "shift_reg:mux#7" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(15)} -pin  "shift_reg:mux#7" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(16)} -pin  "shift_reg:mux#7" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(17)} -pin  "shift_reg:mux#7" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(18)} -pin  "shift_reg:mux#7" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(19)} -pin  "shift_reg:mux#7" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(20)} -pin  "shift_reg:mux#7" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(21)} -pin  "shift_reg:mux#7" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(22)} -pin  "shift_reg:mux#7" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(23)} -pin  "shift_reg:mux#7" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(24)} -pin  "shift_reg:mux#7" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(25)} -pin  "shift_reg:mux#7" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(26)} -pin  "shift_reg:mux#7" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(27)} -pin  "shift_reg:mux#7" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(28)} -pin  "shift_reg:mux#7" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(29)} -pin  "shift_reg:mux#7" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(30)} -pin  "shift_reg:mux#7" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(31)} -pin  "shift_reg:mux#7" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load inst "reg(shift_reg(7))" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-149 -attr oid 146 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(7))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {shift_reg:mux#7.itm(0)} -pin  "reg(shift_reg(7))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(1)} -pin  "reg(shift_reg(7))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(2)} -pin  "reg(shift_reg(7))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(3)} -pin  "reg(shift_reg(7))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(4)} -pin  "reg(shift_reg(7))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(5)} -pin  "reg(shift_reg(7))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(6)} -pin  "reg(shift_reg(7))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(7)} -pin  "reg(shift_reg(7))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(8)} -pin  "reg(shift_reg(7))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(9)} -pin  "reg(shift_reg(7))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(10)} -pin  "reg(shift_reg(7))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(11)} -pin  "reg(shift_reg(7))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(12)} -pin  "reg(shift_reg(7))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(13)} -pin  "reg(shift_reg(7))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(14)} -pin  "reg(shift_reg(7))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(15)} -pin  "reg(shift_reg(7))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(16)} -pin  "reg(shift_reg(7))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(17)} -pin  "reg(shift_reg(7))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(18)} -pin  "reg(shift_reg(7))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(19)} -pin  "reg(shift_reg(7))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(20)} -pin  "reg(shift_reg(7))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(21)} -pin  "reg(shift_reg(7))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(22)} -pin  "reg(shift_reg(7))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(23)} -pin  "reg(shift_reg(7))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(24)} -pin  "reg(shift_reg(7))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(25)} -pin  "reg(shift_reg(7))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(26)} -pin  "reg(shift_reg(7))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(27)} -pin  "reg(shift_reg(7))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(28)} -pin  "reg(shift_reg(7))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(29)} -pin  "reg(shift_reg(7))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(30)} -pin  "reg(shift_reg(7))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {shift_reg:mux#7.itm(31)} -pin  "reg(shift_reg(7))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#7.itm}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(7))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-150 -attr oid 147 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(shift_reg(7))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(7).lpi#2(0)} -pin  "reg(shift_reg(7))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(1)} -pin  "reg(shift_reg(7))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(2)} -pin  "reg(shift_reg(7))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(3)} -pin  "reg(shift_reg(7))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(4)} -pin  "reg(shift_reg(7))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(5)} -pin  "reg(shift_reg(7))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(6)} -pin  "reg(shift_reg(7))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(7)} -pin  "reg(shift_reg(7))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(8)} -pin  "reg(shift_reg(7))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(9)} -pin  "reg(shift_reg(7))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(10)} -pin  "reg(shift_reg(7))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(11)} -pin  "reg(shift_reg(7))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(12)} -pin  "reg(shift_reg(7))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(13)} -pin  "reg(shift_reg(7))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(14)} -pin  "reg(shift_reg(7))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(15)} -pin  "reg(shift_reg(7))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(16)} -pin  "reg(shift_reg(7))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(17)} -pin  "reg(shift_reg(7))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(18)} -pin  "reg(shift_reg(7))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(19)} -pin  "reg(shift_reg(7))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(20)} -pin  "reg(shift_reg(7))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(21)} -pin  "reg(shift_reg(7))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(22)} -pin  "reg(shift_reg(7))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(23)} -pin  "reg(shift_reg(7))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(24)} -pin  "reg(shift_reg(7))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(25)} -pin  "reg(shift_reg(7))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(26)} -pin  "reg(shift_reg(7))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(27)} -pin  "reg(shift_reg(7))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(28)} -pin  "reg(shift_reg(7))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(29)} -pin  "reg(shift_reg(7))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(30)} -pin  "reg(shift_reg(7))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(31)} -pin  "reg(shift_reg(7))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load inst "shift_reg:mux#8" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-151 -attr oid 148 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {shift_reg(8).sva(0)} -pin  "shift_reg:mux#8" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(1)} -pin  "shift_reg:mux#8" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(2)} -pin  "shift_reg:mux#8" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(3)} -pin  "shift_reg:mux#8" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(4)} -pin  "shift_reg:mux#8" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(5)} -pin  "shift_reg:mux#8" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(6)} -pin  "shift_reg:mux#8" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(7)} -pin  "shift_reg:mux#8" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(8)} -pin  "shift_reg:mux#8" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(9)} -pin  "shift_reg:mux#8" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(10)} -pin  "shift_reg:mux#8" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(11)} -pin  "shift_reg:mux#8" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(12)} -pin  "shift_reg:mux#8" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(13)} -pin  "shift_reg:mux#8" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(14)} -pin  "shift_reg:mux#8" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(15)} -pin  "shift_reg:mux#8" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(16)} -pin  "shift_reg:mux#8" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(17)} -pin  "shift_reg:mux#8" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(18)} -pin  "shift_reg:mux#8" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(19)} -pin  "shift_reg:mux#8" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(20)} -pin  "shift_reg:mux#8" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(21)} -pin  "shift_reg:mux#8" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(22)} -pin  "shift_reg:mux#8" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(23)} -pin  "shift_reg:mux#8" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(24)} -pin  "shift_reg:mux#8" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(25)} -pin  "shift_reg:mux#8" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(26)} -pin  "shift_reg:mux#8" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(27)} -pin  "shift_reg:mux#8" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(28)} -pin  "shift_reg:mux#8" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(29)} -pin  "shift_reg:mux#8" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(30)} -pin  "shift_reg:mux#8" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(31)} -pin  "shift_reg:mux#8" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva#1(0)} -pin  "shift_reg:mux#8" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(1)} -pin  "shift_reg:mux#8" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(2)} -pin  "shift_reg:mux#8" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(3)} -pin  "shift_reg:mux#8" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(4)} -pin  "shift_reg:mux#8" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(5)} -pin  "shift_reg:mux#8" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(6)} -pin  "shift_reg:mux#8" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(7)} -pin  "shift_reg:mux#8" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(8)} -pin  "shift_reg:mux#8" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(9)} -pin  "shift_reg:mux#8" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(10)} -pin  "shift_reg:mux#8" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(11)} -pin  "shift_reg:mux#8" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(12)} -pin  "shift_reg:mux#8" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(13)} -pin  "shift_reg:mux#8" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(14)} -pin  "shift_reg:mux#8" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(15)} -pin  "shift_reg:mux#8" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(16)} -pin  "shift_reg:mux#8" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(17)} -pin  "shift_reg:mux#8" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(18)} -pin  "shift_reg:mux#8" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(19)} -pin  "shift_reg:mux#8" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(20)} -pin  "shift_reg:mux#8" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(21)} -pin  "shift_reg:mux#8" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(22)} -pin  "shift_reg:mux#8" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(23)} -pin  "shift_reg:mux#8" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(24)} -pin  "shift_reg:mux#8" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(25)} -pin  "shift_reg:mux#8" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(26)} -pin  "shift_reg:mux#8" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(27)} -pin  "shift_reg:mux#8" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(28)} -pin  "shift_reg:mux#8" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(29)} -pin  "shift_reg:mux#8" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(30)} -pin  "shift_reg:mux#8" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(31)} -pin  "shift_reg:mux#8" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {fsm_output(3)} -pin  "shift_reg:mux#8" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#7.itm}
load net {shift_reg:mux#8.itm(0)} -pin  "shift_reg:mux#8" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(1)} -pin  "shift_reg:mux#8" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(2)} -pin  "shift_reg:mux#8" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(3)} -pin  "shift_reg:mux#8" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(4)} -pin  "shift_reg:mux#8" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(5)} -pin  "shift_reg:mux#8" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(6)} -pin  "shift_reg:mux#8" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(7)} -pin  "shift_reg:mux#8" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(8)} -pin  "shift_reg:mux#8" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(9)} -pin  "shift_reg:mux#8" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(10)} -pin  "shift_reg:mux#8" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(11)} -pin  "shift_reg:mux#8" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(12)} -pin  "shift_reg:mux#8" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(13)} -pin  "shift_reg:mux#8" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(14)} -pin  "shift_reg:mux#8" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(15)} -pin  "shift_reg:mux#8" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(16)} -pin  "shift_reg:mux#8" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(17)} -pin  "shift_reg:mux#8" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(18)} -pin  "shift_reg:mux#8" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(19)} -pin  "shift_reg:mux#8" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(20)} -pin  "shift_reg:mux#8" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(21)} -pin  "shift_reg:mux#8" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(22)} -pin  "shift_reg:mux#8" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(23)} -pin  "shift_reg:mux#8" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(24)} -pin  "shift_reg:mux#8" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(25)} -pin  "shift_reg:mux#8" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(26)} -pin  "shift_reg:mux#8" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(27)} -pin  "shift_reg:mux#8" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(28)} -pin  "shift_reg:mux#8" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(29)} -pin  "shift_reg:mux#8" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(30)} -pin  "shift_reg:mux#8" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(31)} -pin  "shift_reg:mux#8" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load inst "reg(shift_reg(8))" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-152 -attr oid 149 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(8))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {shift_reg:mux#8.itm(0)} -pin  "reg(shift_reg(8))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(1)} -pin  "reg(shift_reg(8))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(2)} -pin  "reg(shift_reg(8))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(3)} -pin  "reg(shift_reg(8))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(4)} -pin  "reg(shift_reg(8))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(5)} -pin  "reg(shift_reg(8))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(6)} -pin  "reg(shift_reg(8))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(7)} -pin  "reg(shift_reg(8))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(8)} -pin  "reg(shift_reg(8))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(9)} -pin  "reg(shift_reg(8))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(10)} -pin  "reg(shift_reg(8))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(11)} -pin  "reg(shift_reg(8))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(12)} -pin  "reg(shift_reg(8))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(13)} -pin  "reg(shift_reg(8))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(14)} -pin  "reg(shift_reg(8))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(15)} -pin  "reg(shift_reg(8))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(16)} -pin  "reg(shift_reg(8))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(17)} -pin  "reg(shift_reg(8))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(18)} -pin  "reg(shift_reg(8))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(19)} -pin  "reg(shift_reg(8))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(20)} -pin  "reg(shift_reg(8))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(21)} -pin  "reg(shift_reg(8))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(22)} -pin  "reg(shift_reg(8))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(23)} -pin  "reg(shift_reg(8))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(24)} -pin  "reg(shift_reg(8))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(25)} -pin  "reg(shift_reg(8))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(26)} -pin  "reg(shift_reg(8))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(27)} -pin  "reg(shift_reg(8))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(28)} -pin  "reg(shift_reg(8))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(29)} -pin  "reg(shift_reg(8))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(30)} -pin  "reg(shift_reg(8))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {shift_reg:mux#8.itm(31)} -pin  "reg(shift_reg(8))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#8.itm}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(8))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-153 -attr oid 150 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(shift_reg(8))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(8).lpi#2(0)} -pin  "reg(shift_reg(8))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(1)} -pin  "reg(shift_reg(8))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(2)} -pin  "reg(shift_reg(8))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(3)} -pin  "reg(shift_reg(8))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(4)} -pin  "reg(shift_reg(8))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(5)} -pin  "reg(shift_reg(8))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(6)} -pin  "reg(shift_reg(8))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(7)} -pin  "reg(shift_reg(8))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(8)} -pin  "reg(shift_reg(8))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(9)} -pin  "reg(shift_reg(8))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(10)} -pin  "reg(shift_reg(8))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(11)} -pin  "reg(shift_reg(8))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(12)} -pin  "reg(shift_reg(8))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(13)} -pin  "reg(shift_reg(8))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(14)} -pin  "reg(shift_reg(8))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(15)} -pin  "reg(shift_reg(8))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(16)} -pin  "reg(shift_reg(8))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(17)} -pin  "reg(shift_reg(8))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(18)} -pin  "reg(shift_reg(8))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(19)} -pin  "reg(shift_reg(8))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(20)} -pin  "reg(shift_reg(8))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(21)} -pin  "reg(shift_reg(8))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(22)} -pin  "reg(shift_reg(8))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(23)} -pin  "reg(shift_reg(8))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(24)} -pin  "reg(shift_reg(8))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(25)} -pin  "reg(shift_reg(8))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(26)} -pin  "reg(shift_reg(8))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(27)} -pin  "reg(shift_reg(8))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(28)} -pin  "reg(shift_reg(8))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(29)} -pin  "reg(shift_reg(8))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(30)} -pin  "reg(shift_reg(8))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(31)} -pin  "reg(shift_reg(8))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load inst "shift_reg:mux#9" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-154 -attr oid 151 -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {shift_reg(9).sva(0)} -pin  "shift_reg:mux#9" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(1)} -pin  "shift_reg:mux#9" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(2)} -pin  "shift_reg:mux#9" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(3)} -pin  "shift_reg:mux#9" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(4)} -pin  "shift_reg:mux#9" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(5)} -pin  "shift_reg:mux#9" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(6)} -pin  "shift_reg:mux#9" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(7)} -pin  "shift_reg:mux#9" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(8)} -pin  "shift_reg:mux#9" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(9)} -pin  "shift_reg:mux#9" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(10)} -pin  "shift_reg:mux#9" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(11)} -pin  "shift_reg:mux#9" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(12)} -pin  "shift_reg:mux#9" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(13)} -pin  "shift_reg:mux#9" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(14)} -pin  "shift_reg:mux#9" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(15)} -pin  "shift_reg:mux#9" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(16)} -pin  "shift_reg:mux#9" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(17)} -pin  "shift_reg:mux#9" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(18)} -pin  "shift_reg:mux#9" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(19)} -pin  "shift_reg:mux#9" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(20)} -pin  "shift_reg:mux#9" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(21)} -pin  "shift_reg:mux#9" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(22)} -pin  "shift_reg:mux#9" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(23)} -pin  "shift_reg:mux#9" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(24)} -pin  "shift_reg:mux#9" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(25)} -pin  "shift_reg:mux#9" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(26)} -pin  "shift_reg:mux#9" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(27)} -pin  "shift_reg:mux#9" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(28)} -pin  "shift_reg:mux#9" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(29)} -pin  "shift_reg:mux#9" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(30)} -pin  "shift_reg:mux#9" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(31)} -pin  "shift_reg:mux#9" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva#1(0)} -pin  "shift_reg:mux#9" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(1)} -pin  "shift_reg:mux#9" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(2)} -pin  "shift_reg:mux#9" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(3)} -pin  "shift_reg:mux#9" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(4)} -pin  "shift_reg:mux#9" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(5)} -pin  "shift_reg:mux#9" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(6)} -pin  "shift_reg:mux#9" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(7)} -pin  "shift_reg:mux#9" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(8)} -pin  "shift_reg:mux#9" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(9)} -pin  "shift_reg:mux#9" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(10)} -pin  "shift_reg:mux#9" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(11)} -pin  "shift_reg:mux#9" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(12)} -pin  "shift_reg:mux#9" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(13)} -pin  "shift_reg:mux#9" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(14)} -pin  "shift_reg:mux#9" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(15)} -pin  "shift_reg:mux#9" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(16)} -pin  "shift_reg:mux#9" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(17)} -pin  "shift_reg:mux#9" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(18)} -pin  "shift_reg:mux#9" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(19)} -pin  "shift_reg:mux#9" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(20)} -pin  "shift_reg:mux#9" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(21)} -pin  "shift_reg:mux#9" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(22)} -pin  "shift_reg:mux#9" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(23)} -pin  "shift_reg:mux#9" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(24)} -pin  "shift_reg:mux#9" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(25)} -pin  "shift_reg:mux#9" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(26)} -pin  "shift_reg:mux#9" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(27)} -pin  "shift_reg:mux#9" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(28)} -pin  "shift_reg:mux#9" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(29)} -pin  "shift_reg:mux#9" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(30)} -pin  "shift_reg:mux#9" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(31)} -pin  "shift_reg:mux#9" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {fsm_output(3)} -pin  "shift_reg:mux#9" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#6.itm}
load net {shift_reg:mux#9.itm(0)} -pin  "shift_reg:mux#9" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(1)} -pin  "shift_reg:mux#9" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(2)} -pin  "shift_reg:mux#9" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(3)} -pin  "shift_reg:mux#9" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(4)} -pin  "shift_reg:mux#9" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(5)} -pin  "shift_reg:mux#9" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(6)} -pin  "shift_reg:mux#9" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(7)} -pin  "shift_reg:mux#9" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(8)} -pin  "shift_reg:mux#9" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(9)} -pin  "shift_reg:mux#9" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(10)} -pin  "shift_reg:mux#9" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(11)} -pin  "shift_reg:mux#9" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(12)} -pin  "shift_reg:mux#9" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(13)} -pin  "shift_reg:mux#9" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(14)} -pin  "shift_reg:mux#9" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(15)} -pin  "shift_reg:mux#9" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(16)} -pin  "shift_reg:mux#9" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(17)} -pin  "shift_reg:mux#9" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(18)} -pin  "shift_reg:mux#9" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(19)} -pin  "shift_reg:mux#9" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(20)} -pin  "shift_reg:mux#9" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(21)} -pin  "shift_reg:mux#9" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(22)} -pin  "shift_reg:mux#9" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(23)} -pin  "shift_reg:mux#9" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(24)} -pin  "shift_reg:mux#9" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(25)} -pin  "shift_reg:mux#9" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(26)} -pin  "shift_reg:mux#9" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(27)} -pin  "shift_reg:mux#9" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(28)} -pin  "shift_reg:mux#9" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(29)} -pin  "shift_reg:mux#9" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(30)} -pin  "shift_reg:mux#9" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(31)} -pin  "shift_reg:mux#9" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load inst "reg(shift_reg(9))" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-155 -attr oid 152 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(9))} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {shift_reg:mux#9.itm(0)} -pin  "reg(shift_reg(9))" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(1)} -pin  "reg(shift_reg(9))" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(2)} -pin  "reg(shift_reg(9))" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(3)} -pin  "reg(shift_reg(9))" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(4)} -pin  "reg(shift_reg(9))" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(5)} -pin  "reg(shift_reg(9))" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(6)} -pin  "reg(shift_reg(9))" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(7)} -pin  "reg(shift_reg(9))" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(8)} -pin  "reg(shift_reg(9))" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(9)} -pin  "reg(shift_reg(9))" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(10)} -pin  "reg(shift_reg(9))" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(11)} -pin  "reg(shift_reg(9))" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(12)} -pin  "reg(shift_reg(9))" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(13)} -pin  "reg(shift_reg(9))" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(14)} -pin  "reg(shift_reg(9))" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(15)} -pin  "reg(shift_reg(9))" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(16)} -pin  "reg(shift_reg(9))" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(17)} -pin  "reg(shift_reg(9))" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(18)} -pin  "reg(shift_reg(9))" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(19)} -pin  "reg(shift_reg(9))" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(20)} -pin  "reg(shift_reg(9))" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(21)} -pin  "reg(shift_reg(9))" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(22)} -pin  "reg(shift_reg(9))" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(23)} -pin  "reg(shift_reg(9))" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(24)} -pin  "reg(shift_reg(9))" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(25)} -pin  "reg(shift_reg(9))" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(26)} -pin  "reg(shift_reg(9))" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(27)} -pin  "reg(shift_reg(9))" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(28)} -pin  "reg(shift_reg(9))" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(29)} -pin  "reg(shift_reg(9))" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(30)} -pin  "reg(shift_reg(9))" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {shift_reg:mux#9.itm(31)} -pin  "reg(shift_reg(9))" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg:mux#9.itm}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(9))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-156 -attr oid 153 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(shift_reg(9))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(9).lpi#2(0)} -pin  "reg(shift_reg(9))" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(1)} -pin  "reg(shift_reg(9))" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(2)} -pin  "reg(shift_reg(9))" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(3)} -pin  "reg(shift_reg(9))" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(4)} -pin  "reg(shift_reg(9))" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(5)} -pin  "reg(shift_reg(9))" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(6)} -pin  "reg(shift_reg(9))" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(7)} -pin  "reg(shift_reg(9))" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(8)} -pin  "reg(shift_reg(9))" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(9)} -pin  "reg(shift_reg(9))" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(10)} -pin  "reg(shift_reg(9))" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(11)} -pin  "reg(shift_reg(9))" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(12)} -pin  "reg(shift_reg(9))" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(13)} -pin  "reg(shift_reg(9))" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(14)} -pin  "reg(shift_reg(9))" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(15)} -pin  "reg(shift_reg(9))" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(16)} -pin  "reg(shift_reg(9))" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(17)} -pin  "reg(shift_reg(9))" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(18)} -pin  "reg(shift_reg(9))" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(19)} -pin  "reg(shift_reg(9))" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(20)} -pin  "reg(shift_reg(9))" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(21)} -pin  "reg(shift_reg(9))" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(22)} -pin  "reg(shift_reg(9))" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(23)} -pin  "reg(shift_reg(9))" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(24)} -pin  "reg(shift_reg(9))" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(25)} -pin  "reg(shift_reg(9))" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(26)} -pin  "reg(shift_reg(9))" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(27)} -pin  "reg(shift_reg(9))" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(28)} -pin  "reg(shift_reg(9))" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(29)} -pin  "reg(shift_reg(9))" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(30)} -pin  "reg(shift_reg(9))" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(31)} -pin  "reg(shift_reg(9))" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load inst "reg(return:rsc.triosy:obj.ld)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-157 -attr oid 154 -attr @path {/fir1/fir1:core/reg(return:rsc.triosy:obj.ld)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,4)"
load net {fsm_output(5)} -pin  "reg(return:rsc.triosy:obj.ld)" {D(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(5).itm}
load net {GND} -pin  "reg(return:rsc.triosy:obj.ld)" {DRs(0)} -attr @path {/fir1/fir1:core/0}
load net {clk} -pin  "reg(return:rsc.triosy:obj.ld)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-158 -attr oid 155 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(return:rsc.triosy:obj.ld)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {return:rsc.triosy:obj.ld} -pin  "reg(return:rsc.triosy:obj.ld)" {Z(0)} -attr @path {/fir1/fir1:core/return:rsc.triosy:obj.ld}
load inst "for:not#6" "not(1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-159 -attr oid 156 -attr @path {/fir1/fir1:core/for:not#6} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {for:slc(for:acc)(4).itm} -pin  "for:not#6" {A(0)} -attr @path {/fir1/fir1:core/for:slc(for:acc)(4).itm}
load net {for:not#6.itm} -pin  "for:not#6" {Z(0)} -attr @path {/fir1/fir1:core/for:not#6.itm}
load inst "and#55" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-160 -attr oid 157 -attr @path {/fir1/fir1:core/and#55} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {for:not#6.itm} -pin  "and#55" {A0(0)} -attr @path {/fir1/fir1:core/for:not#6.itm}
load net {fsm_output(3)} -pin  "and#55" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#1.itm}
load net {and#55.itm} -pin  "and#55" {Z(0)} -attr @path {/fir1/fir1:core/and#55.itm}
load inst "reg(x:rsc.triosy:obj.ld)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-161 -attr oid 158 -attr @path {/fir1/fir1:core/reg(x:rsc.triosy:obj.ld)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,4)"
load net {and#55.itm} -pin  "reg(x:rsc.triosy:obj.ld)" {D(0)} -attr @path {/fir1/fir1:core/and#55.itm}
load net {GND} -pin  "reg(x:rsc.triosy:obj.ld)" {DRs(0)} -attr @path {/fir1/fir1:core/0}
load net {clk} -pin  "reg(x:rsc.triosy:obj.ld)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-162 -attr oid 159 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(x:rsc.triosy:obj.ld)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {x:rsc.triosy:obj.ld} -pin  "reg(x:rsc.triosy:obj.ld)" {Z(0)} -attr @path {/fir1/fir1:core/x:rsc.triosy:obj.ld}
load inst "reg(shift_reg(5))#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-163 -attr oid 160 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(5))#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {shift_reg(5).sva#1(0)} -pin  "reg(shift_reg(5))#1" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(1)} -pin  "reg(shift_reg(5))#1" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(2)} -pin  "reg(shift_reg(5))#1" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(3)} -pin  "reg(shift_reg(5))#1" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(4)} -pin  "reg(shift_reg(5))#1" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(5)} -pin  "reg(shift_reg(5))#1" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(6)} -pin  "reg(shift_reg(5))#1" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(7)} -pin  "reg(shift_reg(5))#1" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(8)} -pin  "reg(shift_reg(5))#1" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(9)} -pin  "reg(shift_reg(5))#1" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(10)} -pin  "reg(shift_reg(5))#1" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(11)} -pin  "reg(shift_reg(5))#1" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(12)} -pin  "reg(shift_reg(5))#1" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(13)} -pin  "reg(shift_reg(5))#1" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(14)} -pin  "reg(shift_reg(5))#1" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(15)} -pin  "reg(shift_reg(5))#1" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(16)} -pin  "reg(shift_reg(5))#1" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(17)} -pin  "reg(shift_reg(5))#1" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(18)} -pin  "reg(shift_reg(5))#1" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(19)} -pin  "reg(shift_reg(5))#1" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(20)} -pin  "reg(shift_reg(5))#1" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(21)} -pin  "reg(shift_reg(5))#1" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(22)} -pin  "reg(shift_reg(5))#1" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(23)} -pin  "reg(shift_reg(5))#1" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(24)} -pin  "reg(shift_reg(5))#1" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(25)} -pin  "reg(shift_reg(5))#1" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(26)} -pin  "reg(shift_reg(5))#1" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(27)} -pin  "reg(shift_reg(5))#1" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(28)} -pin  "reg(shift_reg(5))#1" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(29)} -pin  "reg(shift_reg(5))#1" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(30)} -pin  "reg(shift_reg(5))#1" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(31)} -pin  "reg(shift_reg(5))#1" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(5))#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-164 -attr oid 161 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(shift_reg(5))#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#5.itm}
load net {rst} -pin  "reg(shift_reg(5))#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(5).sva(0)} -pin  "reg(shift_reg(5))#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(1)} -pin  "reg(shift_reg(5))#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(2)} -pin  "reg(shift_reg(5))#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(3)} -pin  "reg(shift_reg(5))#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(4)} -pin  "reg(shift_reg(5))#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(5)} -pin  "reg(shift_reg(5))#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(6)} -pin  "reg(shift_reg(5))#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(7)} -pin  "reg(shift_reg(5))#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(8)} -pin  "reg(shift_reg(5))#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(9)} -pin  "reg(shift_reg(5))#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(10)} -pin  "reg(shift_reg(5))#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(11)} -pin  "reg(shift_reg(5))#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(12)} -pin  "reg(shift_reg(5))#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(13)} -pin  "reg(shift_reg(5))#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(14)} -pin  "reg(shift_reg(5))#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(15)} -pin  "reg(shift_reg(5))#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(16)} -pin  "reg(shift_reg(5))#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(17)} -pin  "reg(shift_reg(5))#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(18)} -pin  "reg(shift_reg(5))#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(19)} -pin  "reg(shift_reg(5))#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(20)} -pin  "reg(shift_reg(5))#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(21)} -pin  "reg(shift_reg(5))#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(22)} -pin  "reg(shift_reg(5))#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(23)} -pin  "reg(shift_reg(5))#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(24)} -pin  "reg(shift_reg(5))#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(25)} -pin  "reg(shift_reg(5))#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(26)} -pin  "reg(shift_reg(5))#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(27)} -pin  "reg(shift_reg(5))#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(28)} -pin  "reg(shift_reg(5))#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(29)} -pin  "reg(shift_reg(5))#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(30)} -pin  "reg(shift_reg(5))#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load net {shift_reg(5).sva(31)} -pin  "reg(shift_reg(5))#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva}
load inst "reg(shift_reg(4))#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-165 -attr oid 162 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(4))#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {shift_reg(4).sva#1(0)} -pin  "reg(shift_reg(4))#1" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(1)} -pin  "reg(shift_reg(4))#1" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(2)} -pin  "reg(shift_reg(4))#1" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(3)} -pin  "reg(shift_reg(4))#1" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(4)} -pin  "reg(shift_reg(4))#1" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(5)} -pin  "reg(shift_reg(4))#1" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(6)} -pin  "reg(shift_reg(4))#1" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(7)} -pin  "reg(shift_reg(4))#1" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(8)} -pin  "reg(shift_reg(4))#1" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(9)} -pin  "reg(shift_reg(4))#1" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(10)} -pin  "reg(shift_reg(4))#1" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(11)} -pin  "reg(shift_reg(4))#1" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(12)} -pin  "reg(shift_reg(4))#1" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(13)} -pin  "reg(shift_reg(4))#1" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(14)} -pin  "reg(shift_reg(4))#1" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(15)} -pin  "reg(shift_reg(4))#1" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(16)} -pin  "reg(shift_reg(4))#1" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(17)} -pin  "reg(shift_reg(4))#1" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(18)} -pin  "reg(shift_reg(4))#1" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(19)} -pin  "reg(shift_reg(4))#1" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(20)} -pin  "reg(shift_reg(4))#1" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(21)} -pin  "reg(shift_reg(4))#1" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(22)} -pin  "reg(shift_reg(4))#1" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(23)} -pin  "reg(shift_reg(4))#1" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(24)} -pin  "reg(shift_reg(4))#1" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(25)} -pin  "reg(shift_reg(4))#1" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(26)} -pin  "reg(shift_reg(4))#1" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(27)} -pin  "reg(shift_reg(4))#1" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(28)} -pin  "reg(shift_reg(4))#1" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(29)} -pin  "reg(shift_reg(4))#1" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(30)} -pin  "reg(shift_reg(4))#1" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(31)} -pin  "reg(shift_reg(4))#1" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(4))#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-166 -attr oid 163 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(shift_reg(4))#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#24.itm}
load net {rst} -pin  "reg(shift_reg(4))#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(4).sva(0)} -pin  "reg(shift_reg(4))#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(1)} -pin  "reg(shift_reg(4))#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(2)} -pin  "reg(shift_reg(4))#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(3)} -pin  "reg(shift_reg(4))#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(4)} -pin  "reg(shift_reg(4))#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(5)} -pin  "reg(shift_reg(4))#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(6)} -pin  "reg(shift_reg(4))#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(7)} -pin  "reg(shift_reg(4))#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(8)} -pin  "reg(shift_reg(4))#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(9)} -pin  "reg(shift_reg(4))#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(10)} -pin  "reg(shift_reg(4))#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(11)} -pin  "reg(shift_reg(4))#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(12)} -pin  "reg(shift_reg(4))#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(13)} -pin  "reg(shift_reg(4))#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(14)} -pin  "reg(shift_reg(4))#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(15)} -pin  "reg(shift_reg(4))#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(16)} -pin  "reg(shift_reg(4))#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(17)} -pin  "reg(shift_reg(4))#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(18)} -pin  "reg(shift_reg(4))#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(19)} -pin  "reg(shift_reg(4))#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(20)} -pin  "reg(shift_reg(4))#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(21)} -pin  "reg(shift_reg(4))#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(22)} -pin  "reg(shift_reg(4))#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(23)} -pin  "reg(shift_reg(4))#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(24)} -pin  "reg(shift_reg(4))#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(25)} -pin  "reg(shift_reg(4))#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(26)} -pin  "reg(shift_reg(4))#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(27)} -pin  "reg(shift_reg(4))#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(28)} -pin  "reg(shift_reg(4))#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(29)} -pin  "reg(shift_reg(4))#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(30)} -pin  "reg(shift_reg(4))#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load net {shift_reg(4).sva(31)} -pin  "reg(shift_reg(4))#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva}
load inst "reg(shift_reg(6))#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-167 -attr oid 164 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(6))#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {shift_reg(6).sva#1(0)} -pin  "reg(shift_reg(6))#1" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(1)} -pin  "reg(shift_reg(6))#1" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(2)} -pin  "reg(shift_reg(6))#1" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(3)} -pin  "reg(shift_reg(6))#1" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(4)} -pin  "reg(shift_reg(6))#1" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(5)} -pin  "reg(shift_reg(6))#1" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(6)} -pin  "reg(shift_reg(6))#1" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(7)} -pin  "reg(shift_reg(6))#1" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(8)} -pin  "reg(shift_reg(6))#1" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(9)} -pin  "reg(shift_reg(6))#1" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(10)} -pin  "reg(shift_reg(6))#1" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(11)} -pin  "reg(shift_reg(6))#1" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(12)} -pin  "reg(shift_reg(6))#1" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(13)} -pin  "reg(shift_reg(6))#1" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(14)} -pin  "reg(shift_reg(6))#1" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(15)} -pin  "reg(shift_reg(6))#1" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(16)} -pin  "reg(shift_reg(6))#1" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(17)} -pin  "reg(shift_reg(6))#1" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(18)} -pin  "reg(shift_reg(6))#1" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(19)} -pin  "reg(shift_reg(6))#1" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(20)} -pin  "reg(shift_reg(6))#1" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(21)} -pin  "reg(shift_reg(6))#1" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(22)} -pin  "reg(shift_reg(6))#1" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(23)} -pin  "reg(shift_reg(6))#1" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(24)} -pin  "reg(shift_reg(6))#1" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(25)} -pin  "reg(shift_reg(6))#1" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(26)} -pin  "reg(shift_reg(6))#1" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(27)} -pin  "reg(shift_reg(6))#1" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(28)} -pin  "reg(shift_reg(6))#1" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(29)} -pin  "reg(shift_reg(6))#1" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(30)} -pin  "reg(shift_reg(6))#1" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(31)} -pin  "reg(shift_reg(6))#1" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(6))#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-168 -attr oid 165 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(shift_reg(6))#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#23.itm}
load net {rst} -pin  "reg(shift_reg(6))#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(6).sva(0)} -pin  "reg(shift_reg(6))#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(1)} -pin  "reg(shift_reg(6))#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(2)} -pin  "reg(shift_reg(6))#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(3)} -pin  "reg(shift_reg(6))#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(4)} -pin  "reg(shift_reg(6))#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(5)} -pin  "reg(shift_reg(6))#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(6)} -pin  "reg(shift_reg(6))#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(7)} -pin  "reg(shift_reg(6))#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(8)} -pin  "reg(shift_reg(6))#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(9)} -pin  "reg(shift_reg(6))#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(10)} -pin  "reg(shift_reg(6))#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(11)} -pin  "reg(shift_reg(6))#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(12)} -pin  "reg(shift_reg(6))#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(13)} -pin  "reg(shift_reg(6))#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(14)} -pin  "reg(shift_reg(6))#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(15)} -pin  "reg(shift_reg(6))#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(16)} -pin  "reg(shift_reg(6))#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(17)} -pin  "reg(shift_reg(6))#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(18)} -pin  "reg(shift_reg(6))#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(19)} -pin  "reg(shift_reg(6))#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(20)} -pin  "reg(shift_reg(6))#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(21)} -pin  "reg(shift_reg(6))#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(22)} -pin  "reg(shift_reg(6))#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(23)} -pin  "reg(shift_reg(6))#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(24)} -pin  "reg(shift_reg(6))#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(25)} -pin  "reg(shift_reg(6))#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(26)} -pin  "reg(shift_reg(6))#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(27)} -pin  "reg(shift_reg(6))#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(28)} -pin  "reg(shift_reg(6))#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(29)} -pin  "reg(shift_reg(6))#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(30)} -pin  "reg(shift_reg(6))#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load net {shift_reg(6).sva(31)} -pin  "reg(shift_reg(6))#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva}
load inst "reg(shift_reg(3))#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-169 -attr oid 166 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(3))#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {shift_reg(3).sva#1(0)} -pin  "reg(shift_reg(3))#1" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(1)} -pin  "reg(shift_reg(3))#1" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(2)} -pin  "reg(shift_reg(3))#1" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(3)} -pin  "reg(shift_reg(3))#1" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(4)} -pin  "reg(shift_reg(3))#1" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(5)} -pin  "reg(shift_reg(3))#1" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(6)} -pin  "reg(shift_reg(3))#1" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(7)} -pin  "reg(shift_reg(3))#1" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(8)} -pin  "reg(shift_reg(3))#1" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(9)} -pin  "reg(shift_reg(3))#1" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(10)} -pin  "reg(shift_reg(3))#1" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(11)} -pin  "reg(shift_reg(3))#1" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(12)} -pin  "reg(shift_reg(3))#1" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(13)} -pin  "reg(shift_reg(3))#1" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(14)} -pin  "reg(shift_reg(3))#1" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(15)} -pin  "reg(shift_reg(3))#1" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(16)} -pin  "reg(shift_reg(3))#1" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(17)} -pin  "reg(shift_reg(3))#1" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(18)} -pin  "reg(shift_reg(3))#1" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(19)} -pin  "reg(shift_reg(3))#1" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(20)} -pin  "reg(shift_reg(3))#1" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(21)} -pin  "reg(shift_reg(3))#1" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(22)} -pin  "reg(shift_reg(3))#1" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(23)} -pin  "reg(shift_reg(3))#1" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(24)} -pin  "reg(shift_reg(3))#1" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(25)} -pin  "reg(shift_reg(3))#1" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(26)} -pin  "reg(shift_reg(3))#1" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(27)} -pin  "reg(shift_reg(3))#1" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(28)} -pin  "reg(shift_reg(3))#1" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(29)} -pin  "reg(shift_reg(3))#1" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(30)} -pin  "reg(shift_reg(3))#1" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(31)} -pin  "reg(shift_reg(3))#1" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(3))#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-170 -attr oid 167 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(shift_reg(3))#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#22.itm}
load net {rst} -pin  "reg(shift_reg(3))#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(3).sva(0)} -pin  "reg(shift_reg(3))#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(1)} -pin  "reg(shift_reg(3))#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(2)} -pin  "reg(shift_reg(3))#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(3)} -pin  "reg(shift_reg(3))#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(4)} -pin  "reg(shift_reg(3))#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(5)} -pin  "reg(shift_reg(3))#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(6)} -pin  "reg(shift_reg(3))#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(7)} -pin  "reg(shift_reg(3))#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(8)} -pin  "reg(shift_reg(3))#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(9)} -pin  "reg(shift_reg(3))#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(10)} -pin  "reg(shift_reg(3))#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(11)} -pin  "reg(shift_reg(3))#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(12)} -pin  "reg(shift_reg(3))#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(13)} -pin  "reg(shift_reg(3))#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(14)} -pin  "reg(shift_reg(3))#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(15)} -pin  "reg(shift_reg(3))#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(16)} -pin  "reg(shift_reg(3))#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(17)} -pin  "reg(shift_reg(3))#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(18)} -pin  "reg(shift_reg(3))#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(19)} -pin  "reg(shift_reg(3))#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(20)} -pin  "reg(shift_reg(3))#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(21)} -pin  "reg(shift_reg(3))#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(22)} -pin  "reg(shift_reg(3))#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(23)} -pin  "reg(shift_reg(3))#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(24)} -pin  "reg(shift_reg(3))#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(25)} -pin  "reg(shift_reg(3))#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(26)} -pin  "reg(shift_reg(3))#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(27)} -pin  "reg(shift_reg(3))#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(28)} -pin  "reg(shift_reg(3))#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(29)} -pin  "reg(shift_reg(3))#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(30)} -pin  "reg(shift_reg(3))#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load net {shift_reg(3).sva(31)} -pin  "reg(shift_reg(3))#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva}
load inst "reg(shift_reg(7))#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-171 -attr oid 168 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(7))#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {shift_reg(7).sva#1(0)} -pin  "reg(shift_reg(7))#1" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(1)} -pin  "reg(shift_reg(7))#1" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(2)} -pin  "reg(shift_reg(7))#1" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(3)} -pin  "reg(shift_reg(7))#1" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(4)} -pin  "reg(shift_reg(7))#1" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(5)} -pin  "reg(shift_reg(7))#1" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(6)} -pin  "reg(shift_reg(7))#1" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(7)} -pin  "reg(shift_reg(7))#1" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(8)} -pin  "reg(shift_reg(7))#1" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(9)} -pin  "reg(shift_reg(7))#1" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(10)} -pin  "reg(shift_reg(7))#1" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(11)} -pin  "reg(shift_reg(7))#1" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(12)} -pin  "reg(shift_reg(7))#1" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(13)} -pin  "reg(shift_reg(7))#1" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(14)} -pin  "reg(shift_reg(7))#1" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(15)} -pin  "reg(shift_reg(7))#1" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(16)} -pin  "reg(shift_reg(7))#1" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(17)} -pin  "reg(shift_reg(7))#1" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(18)} -pin  "reg(shift_reg(7))#1" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(19)} -pin  "reg(shift_reg(7))#1" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(20)} -pin  "reg(shift_reg(7))#1" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(21)} -pin  "reg(shift_reg(7))#1" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(22)} -pin  "reg(shift_reg(7))#1" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(23)} -pin  "reg(shift_reg(7))#1" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(24)} -pin  "reg(shift_reg(7))#1" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(25)} -pin  "reg(shift_reg(7))#1" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(26)} -pin  "reg(shift_reg(7))#1" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(27)} -pin  "reg(shift_reg(7))#1" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(28)} -pin  "reg(shift_reg(7))#1" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(29)} -pin  "reg(shift_reg(7))#1" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(30)} -pin  "reg(shift_reg(7))#1" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(31)} -pin  "reg(shift_reg(7))#1" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(7))#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-172 -attr oid 169 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(shift_reg(7))#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#21.itm}
load net {rst} -pin  "reg(shift_reg(7))#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(7).sva(0)} -pin  "reg(shift_reg(7))#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(1)} -pin  "reg(shift_reg(7))#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(2)} -pin  "reg(shift_reg(7))#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(3)} -pin  "reg(shift_reg(7))#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(4)} -pin  "reg(shift_reg(7))#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(5)} -pin  "reg(shift_reg(7))#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(6)} -pin  "reg(shift_reg(7))#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(7)} -pin  "reg(shift_reg(7))#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(8)} -pin  "reg(shift_reg(7))#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(9)} -pin  "reg(shift_reg(7))#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(10)} -pin  "reg(shift_reg(7))#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(11)} -pin  "reg(shift_reg(7))#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(12)} -pin  "reg(shift_reg(7))#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(13)} -pin  "reg(shift_reg(7))#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(14)} -pin  "reg(shift_reg(7))#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(15)} -pin  "reg(shift_reg(7))#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(16)} -pin  "reg(shift_reg(7))#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(17)} -pin  "reg(shift_reg(7))#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(18)} -pin  "reg(shift_reg(7))#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(19)} -pin  "reg(shift_reg(7))#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(20)} -pin  "reg(shift_reg(7))#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(21)} -pin  "reg(shift_reg(7))#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(22)} -pin  "reg(shift_reg(7))#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(23)} -pin  "reg(shift_reg(7))#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(24)} -pin  "reg(shift_reg(7))#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(25)} -pin  "reg(shift_reg(7))#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(26)} -pin  "reg(shift_reg(7))#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(27)} -pin  "reg(shift_reg(7))#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(28)} -pin  "reg(shift_reg(7))#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(29)} -pin  "reg(shift_reg(7))#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(30)} -pin  "reg(shift_reg(7))#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load net {shift_reg(7).sva(31)} -pin  "reg(shift_reg(7))#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva}
load inst "reg(shift_reg(2))#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-173 -attr oid 170 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(2))#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {shift_reg(2).sva#1(0)} -pin  "reg(shift_reg(2))#1" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(1)} -pin  "reg(shift_reg(2))#1" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(2)} -pin  "reg(shift_reg(2))#1" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(3)} -pin  "reg(shift_reg(2))#1" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(4)} -pin  "reg(shift_reg(2))#1" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(5)} -pin  "reg(shift_reg(2))#1" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(6)} -pin  "reg(shift_reg(2))#1" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(7)} -pin  "reg(shift_reg(2))#1" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(8)} -pin  "reg(shift_reg(2))#1" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(9)} -pin  "reg(shift_reg(2))#1" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(10)} -pin  "reg(shift_reg(2))#1" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(11)} -pin  "reg(shift_reg(2))#1" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(12)} -pin  "reg(shift_reg(2))#1" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(13)} -pin  "reg(shift_reg(2))#1" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(14)} -pin  "reg(shift_reg(2))#1" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(15)} -pin  "reg(shift_reg(2))#1" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(16)} -pin  "reg(shift_reg(2))#1" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(17)} -pin  "reg(shift_reg(2))#1" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(18)} -pin  "reg(shift_reg(2))#1" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(19)} -pin  "reg(shift_reg(2))#1" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(20)} -pin  "reg(shift_reg(2))#1" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(21)} -pin  "reg(shift_reg(2))#1" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(22)} -pin  "reg(shift_reg(2))#1" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(23)} -pin  "reg(shift_reg(2))#1" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(24)} -pin  "reg(shift_reg(2))#1" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(25)} -pin  "reg(shift_reg(2))#1" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(26)} -pin  "reg(shift_reg(2))#1" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(27)} -pin  "reg(shift_reg(2))#1" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(28)} -pin  "reg(shift_reg(2))#1" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(29)} -pin  "reg(shift_reg(2))#1" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(30)} -pin  "reg(shift_reg(2))#1" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(31)} -pin  "reg(shift_reg(2))#1" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(2))#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-174 -attr oid 171 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(shift_reg(2))#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#20.itm}
load net {rst} -pin  "reg(shift_reg(2))#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(2).sva(0)} -pin  "reg(shift_reg(2))#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(1)} -pin  "reg(shift_reg(2))#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(2)} -pin  "reg(shift_reg(2))#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(3)} -pin  "reg(shift_reg(2))#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(4)} -pin  "reg(shift_reg(2))#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(5)} -pin  "reg(shift_reg(2))#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(6)} -pin  "reg(shift_reg(2))#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(7)} -pin  "reg(shift_reg(2))#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(8)} -pin  "reg(shift_reg(2))#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(9)} -pin  "reg(shift_reg(2))#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(10)} -pin  "reg(shift_reg(2))#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(11)} -pin  "reg(shift_reg(2))#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(12)} -pin  "reg(shift_reg(2))#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(13)} -pin  "reg(shift_reg(2))#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(14)} -pin  "reg(shift_reg(2))#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(15)} -pin  "reg(shift_reg(2))#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(16)} -pin  "reg(shift_reg(2))#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(17)} -pin  "reg(shift_reg(2))#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(18)} -pin  "reg(shift_reg(2))#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(19)} -pin  "reg(shift_reg(2))#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(20)} -pin  "reg(shift_reg(2))#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(21)} -pin  "reg(shift_reg(2))#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(22)} -pin  "reg(shift_reg(2))#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(23)} -pin  "reg(shift_reg(2))#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(24)} -pin  "reg(shift_reg(2))#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(25)} -pin  "reg(shift_reg(2))#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(26)} -pin  "reg(shift_reg(2))#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(27)} -pin  "reg(shift_reg(2))#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(28)} -pin  "reg(shift_reg(2))#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(29)} -pin  "reg(shift_reg(2))#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(30)} -pin  "reg(shift_reg(2))#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load net {shift_reg(2).sva(31)} -pin  "reg(shift_reg(2))#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva}
load inst "reg(shift_reg(8))#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-175 -attr oid 172 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(8))#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {shift_reg(8).sva#1(0)} -pin  "reg(shift_reg(8))#1" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(1)} -pin  "reg(shift_reg(8))#1" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(2)} -pin  "reg(shift_reg(8))#1" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(3)} -pin  "reg(shift_reg(8))#1" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(4)} -pin  "reg(shift_reg(8))#1" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(5)} -pin  "reg(shift_reg(8))#1" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(6)} -pin  "reg(shift_reg(8))#1" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(7)} -pin  "reg(shift_reg(8))#1" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(8)} -pin  "reg(shift_reg(8))#1" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(9)} -pin  "reg(shift_reg(8))#1" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(10)} -pin  "reg(shift_reg(8))#1" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(11)} -pin  "reg(shift_reg(8))#1" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(12)} -pin  "reg(shift_reg(8))#1" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(13)} -pin  "reg(shift_reg(8))#1" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(14)} -pin  "reg(shift_reg(8))#1" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(15)} -pin  "reg(shift_reg(8))#1" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(16)} -pin  "reg(shift_reg(8))#1" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(17)} -pin  "reg(shift_reg(8))#1" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(18)} -pin  "reg(shift_reg(8))#1" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(19)} -pin  "reg(shift_reg(8))#1" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(20)} -pin  "reg(shift_reg(8))#1" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(21)} -pin  "reg(shift_reg(8))#1" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(22)} -pin  "reg(shift_reg(8))#1" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(23)} -pin  "reg(shift_reg(8))#1" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(24)} -pin  "reg(shift_reg(8))#1" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(25)} -pin  "reg(shift_reg(8))#1" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(26)} -pin  "reg(shift_reg(8))#1" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(27)} -pin  "reg(shift_reg(8))#1" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(28)} -pin  "reg(shift_reg(8))#1" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(29)} -pin  "reg(shift_reg(8))#1" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(30)} -pin  "reg(shift_reg(8))#1" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(31)} -pin  "reg(shift_reg(8))#1" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(8))#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-176 -attr oid 173 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(shift_reg(8))#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#19.itm}
load net {rst} -pin  "reg(shift_reg(8))#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(8).sva(0)} -pin  "reg(shift_reg(8))#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(1)} -pin  "reg(shift_reg(8))#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(2)} -pin  "reg(shift_reg(8))#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(3)} -pin  "reg(shift_reg(8))#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(4)} -pin  "reg(shift_reg(8))#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(5)} -pin  "reg(shift_reg(8))#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(6)} -pin  "reg(shift_reg(8))#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(7)} -pin  "reg(shift_reg(8))#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(8)} -pin  "reg(shift_reg(8))#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(9)} -pin  "reg(shift_reg(8))#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(10)} -pin  "reg(shift_reg(8))#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(11)} -pin  "reg(shift_reg(8))#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(12)} -pin  "reg(shift_reg(8))#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(13)} -pin  "reg(shift_reg(8))#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(14)} -pin  "reg(shift_reg(8))#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(15)} -pin  "reg(shift_reg(8))#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(16)} -pin  "reg(shift_reg(8))#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(17)} -pin  "reg(shift_reg(8))#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(18)} -pin  "reg(shift_reg(8))#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(19)} -pin  "reg(shift_reg(8))#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(20)} -pin  "reg(shift_reg(8))#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(21)} -pin  "reg(shift_reg(8))#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(22)} -pin  "reg(shift_reg(8))#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(23)} -pin  "reg(shift_reg(8))#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(24)} -pin  "reg(shift_reg(8))#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(25)} -pin  "reg(shift_reg(8))#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(26)} -pin  "reg(shift_reg(8))#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(27)} -pin  "reg(shift_reg(8))#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(28)} -pin  "reg(shift_reg(8))#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(29)} -pin  "reg(shift_reg(8))#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(30)} -pin  "reg(shift_reg(8))#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load net {shift_reg(8).sva(31)} -pin  "reg(shift_reg(8))#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva}
load inst "reg(shift_reg(1))#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-177 -attr oid 174 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(1))#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {shift_reg(1).sva#1(0)} -pin  "reg(shift_reg(1))#1" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(1)} -pin  "reg(shift_reg(1))#1" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(2)} -pin  "reg(shift_reg(1))#1" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(3)} -pin  "reg(shift_reg(1))#1" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(4)} -pin  "reg(shift_reg(1))#1" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(5)} -pin  "reg(shift_reg(1))#1" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(6)} -pin  "reg(shift_reg(1))#1" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(7)} -pin  "reg(shift_reg(1))#1" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(8)} -pin  "reg(shift_reg(1))#1" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(9)} -pin  "reg(shift_reg(1))#1" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(10)} -pin  "reg(shift_reg(1))#1" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(11)} -pin  "reg(shift_reg(1))#1" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(12)} -pin  "reg(shift_reg(1))#1" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(13)} -pin  "reg(shift_reg(1))#1" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(14)} -pin  "reg(shift_reg(1))#1" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(15)} -pin  "reg(shift_reg(1))#1" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(16)} -pin  "reg(shift_reg(1))#1" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(17)} -pin  "reg(shift_reg(1))#1" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(18)} -pin  "reg(shift_reg(1))#1" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(19)} -pin  "reg(shift_reg(1))#1" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(20)} -pin  "reg(shift_reg(1))#1" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(21)} -pin  "reg(shift_reg(1))#1" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(22)} -pin  "reg(shift_reg(1))#1" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(23)} -pin  "reg(shift_reg(1))#1" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(24)} -pin  "reg(shift_reg(1))#1" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(25)} -pin  "reg(shift_reg(1))#1" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(26)} -pin  "reg(shift_reg(1))#1" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(27)} -pin  "reg(shift_reg(1))#1" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(28)} -pin  "reg(shift_reg(1))#1" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(29)} -pin  "reg(shift_reg(1))#1" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(30)} -pin  "reg(shift_reg(1))#1" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(31)} -pin  "reg(shift_reg(1))#1" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(1))#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-178 -attr oid 175 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(shift_reg(1))#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#18.itm}
load net {rst} -pin  "reg(shift_reg(1))#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(1).sva(0)} -pin  "reg(shift_reg(1))#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(1)} -pin  "reg(shift_reg(1))#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(2)} -pin  "reg(shift_reg(1))#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(3)} -pin  "reg(shift_reg(1))#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(4)} -pin  "reg(shift_reg(1))#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(5)} -pin  "reg(shift_reg(1))#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(6)} -pin  "reg(shift_reg(1))#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(7)} -pin  "reg(shift_reg(1))#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(8)} -pin  "reg(shift_reg(1))#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(9)} -pin  "reg(shift_reg(1))#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(10)} -pin  "reg(shift_reg(1))#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(11)} -pin  "reg(shift_reg(1))#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(12)} -pin  "reg(shift_reg(1))#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(13)} -pin  "reg(shift_reg(1))#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(14)} -pin  "reg(shift_reg(1))#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(15)} -pin  "reg(shift_reg(1))#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(16)} -pin  "reg(shift_reg(1))#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(17)} -pin  "reg(shift_reg(1))#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(18)} -pin  "reg(shift_reg(1))#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(19)} -pin  "reg(shift_reg(1))#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(20)} -pin  "reg(shift_reg(1))#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(21)} -pin  "reg(shift_reg(1))#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(22)} -pin  "reg(shift_reg(1))#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(23)} -pin  "reg(shift_reg(1))#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(24)} -pin  "reg(shift_reg(1))#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(25)} -pin  "reg(shift_reg(1))#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(26)} -pin  "reg(shift_reg(1))#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(27)} -pin  "reg(shift_reg(1))#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(28)} -pin  "reg(shift_reg(1))#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(29)} -pin  "reg(shift_reg(1))#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(30)} -pin  "reg(shift_reg(1))#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load net {shift_reg(1).sva(31)} -pin  "reg(shift_reg(1))#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva}
load inst "reg(shift_reg(9))#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-179 -attr oid 176 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(9))#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {shift_reg(9).sva#1(0)} -pin  "reg(shift_reg(9))#1" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(1)} -pin  "reg(shift_reg(9))#1" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(2)} -pin  "reg(shift_reg(9))#1" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(3)} -pin  "reg(shift_reg(9))#1" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(4)} -pin  "reg(shift_reg(9))#1" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(5)} -pin  "reg(shift_reg(9))#1" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(6)} -pin  "reg(shift_reg(9))#1" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(7)} -pin  "reg(shift_reg(9))#1" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(8)} -pin  "reg(shift_reg(9))#1" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(9)} -pin  "reg(shift_reg(9))#1" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(10)} -pin  "reg(shift_reg(9))#1" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(11)} -pin  "reg(shift_reg(9))#1" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(12)} -pin  "reg(shift_reg(9))#1" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(13)} -pin  "reg(shift_reg(9))#1" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(14)} -pin  "reg(shift_reg(9))#1" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(15)} -pin  "reg(shift_reg(9))#1" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(16)} -pin  "reg(shift_reg(9))#1" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(17)} -pin  "reg(shift_reg(9))#1" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(18)} -pin  "reg(shift_reg(9))#1" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(19)} -pin  "reg(shift_reg(9))#1" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(20)} -pin  "reg(shift_reg(9))#1" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(21)} -pin  "reg(shift_reg(9))#1" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(22)} -pin  "reg(shift_reg(9))#1" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(23)} -pin  "reg(shift_reg(9))#1" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(24)} -pin  "reg(shift_reg(9))#1" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(25)} -pin  "reg(shift_reg(9))#1" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(26)} -pin  "reg(shift_reg(9))#1" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(27)} -pin  "reg(shift_reg(9))#1" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(28)} -pin  "reg(shift_reg(9))#1" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(29)} -pin  "reg(shift_reg(9))#1" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(30)} -pin  "reg(shift_reg(9))#1" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(31)} -pin  "reg(shift_reg(9))#1" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(9))#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-180 -attr oid 177 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(shift_reg(9))#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#17.itm}
load net {rst} -pin  "reg(shift_reg(9))#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(9).sva(0)} -pin  "reg(shift_reg(9))#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(1)} -pin  "reg(shift_reg(9))#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(2)} -pin  "reg(shift_reg(9))#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(3)} -pin  "reg(shift_reg(9))#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(4)} -pin  "reg(shift_reg(9))#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(5)} -pin  "reg(shift_reg(9))#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(6)} -pin  "reg(shift_reg(9))#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(7)} -pin  "reg(shift_reg(9))#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(8)} -pin  "reg(shift_reg(9))#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(9)} -pin  "reg(shift_reg(9))#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(10)} -pin  "reg(shift_reg(9))#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(11)} -pin  "reg(shift_reg(9))#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(12)} -pin  "reg(shift_reg(9))#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(13)} -pin  "reg(shift_reg(9))#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(14)} -pin  "reg(shift_reg(9))#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(15)} -pin  "reg(shift_reg(9))#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(16)} -pin  "reg(shift_reg(9))#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(17)} -pin  "reg(shift_reg(9))#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(18)} -pin  "reg(shift_reg(9))#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(19)} -pin  "reg(shift_reg(9))#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(20)} -pin  "reg(shift_reg(9))#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(21)} -pin  "reg(shift_reg(9))#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(22)} -pin  "reg(shift_reg(9))#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(23)} -pin  "reg(shift_reg(9))#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(24)} -pin  "reg(shift_reg(9))#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(25)} -pin  "reg(shift_reg(9))#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(26)} -pin  "reg(shift_reg(9))#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(27)} -pin  "reg(shift_reg(9))#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(28)} -pin  "reg(shift_reg(9))#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(29)} -pin  "reg(shift_reg(9))#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(30)} -pin  "reg(shift_reg(9))#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load net {shift_reg(9).sva(31)} -pin  "reg(shift_reg(9))#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva}
load inst "i:not" "not(4)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-181 -attr oid 178 -attr vt d -attr @path {/fir1/fir1:core/i:not} -attr area 2.118648 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(4,1)"
load net {for:acc#2.cse.sva#1(0)} -pin  "i:not" {A(0)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(1)} -pin  "i:not" {A(1)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(2)} -pin  "i:not" {A(2)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(3)} -pin  "i:not" {A(3)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {i:not.itm(0)} -pin  "i:not" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/i:not.itm}
load net {i:not.itm(1)} -pin  "i:not" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/i:not.itm}
load net {i:not.itm(2)} -pin  "i:not" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/i:not.itm}
load net {i:not.itm(3)} -pin  "i:not" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/i:not.itm}
load inst "for:acc" "add(5,-1,1,0,5)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-182 -attr oid 179 -attr vt d -attr @path {/fir1/fir1:core/for:acc} -attr area 15.024933 -attr delay 0.250383 -attr qmod "nangate-45nm_beh.mgc_add(5,0,1,0,5,4)"
load net {i:not.itm(0)} -pin  "for:acc" {A(0)} -attr vt d -attr @path {/fir1/fir1:core/for:conc#9.itm}
load net {i:not.itm(1)} -pin  "for:acc" {A(1)} -attr vt d -attr @path {/fir1/fir1:core/for:conc#9.itm}
load net {i:not.itm(2)} -pin  "for:acc" {A(2)} -attr vt d -attr @path {/fir1/fir1:core/for:conc#9.itm}
load net {i:not.itm(3)} -pin  "for:acc" {A(3)} -attr vt d -attr @path {/fir1/fir1:core/for:conc#9.itm}
load net {PWR} -pin  "for:acc" {A(4)} -attr @path {/fir1/fir1:core/for:conc#9.itm}
load net {PWR} -pin  "for:acc" {B(0)} -attr @path {/fir1/fir1:core/1#8}
load net {for:acc.itm(0)} -pin  "for:acc" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:acc.itm}
load net {for:acc.itm(1)} -pin  "for:acc" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:acc.itm}
load net {for:acc.itm(2)} -pin  "for:acc" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:acc.itm}
load net {for:acc.itm(3)} -pin  "for:acc" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:acc.itm}
load net {for:acc.itm(4)} -pin  "for:acc" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:acc.itm}
load inst "reg(for:slc(for:acc)(4))" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-183 -attr oid 180 -attr @path {/fir1/fir1:core/reg(for:slc(for:acc)(4))} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,1,1,4)"
load net {for:acc.itm(4)} -pin  "reg(for:slc(for:acc)(4))" {D(0)} -attr @path {/fir1/fir1:core/for:slc(for:acc)(4).itm#2}
load net {GND} -pin  "reg(for:slc(for:acc)(4))" {DRs(0)} -attr @path {/fir1/fir1:core/0#12}
load net {clk} -pin  "reg(for:slc(for:acc)(4))" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-184 -attr oid 181 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(for:slc(for:acc)(4))" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#1.itm}
load net {rst} -pin  "reg(for:slc(for:acc)(4))" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {for:slc(for:acc)(4).itm} -pin  "reg(for:slc(for:acc)(4))" {Z(0)} -attr @path {/fir1/fir1:core/for:slc(for:acc)(4).itm}
load inst "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-185 -attr oid 182 -attr vt d -attr @path {/fir1/fir1:core/reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-186 -attr oid 183 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(0)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(1)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(2)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(3)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(4)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(5)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(6)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(7)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(8)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(9)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(10)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(11)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(12)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(13)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(14)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(15)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(16)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(17)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(18)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(19)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(20)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(21)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(22)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(23)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(24)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(25)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(26)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(27)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(28)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(29)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(30)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(31)} -pin  "reg(for:for:slc(shift_reg,*32)(31-0)#1.ncse)" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load inst "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-187 -attr oid 184 -attr vt d -attr @path {/fir1/fir1:core/reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)} -attr area 51.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(8,0,0,1,1,0,0,4)"
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(0)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(1)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(2)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(3)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(4)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(5)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(6)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1(7)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/ROM_1i4_1o8_3106bdac892fcba6b8e810136c5fc7fd2e#1}
load net {GND} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {DRs(0)} -attr @path {/fir1/fir1:core/0#18}
load net {GND} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {DRs(1)} -attr @path {/fir1/fir1:core/0#18}
load net {GND} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {DRs(2)} -attr @path {/fir1/fir1:core/0#18}
load net {GND} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {DRs(3)} -attr @path {/fir1/fir1:core/0#18}
load net {GND} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {DRs(4)} -attr @path {/fir1/fir1:core/0#18}
load net {GND} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {DRs(5)} -attr @path {/fir1/fir1:core/0#18}
load net {GND} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {DRs(6)} -attr @path {/fir1/fir1:core/0#18}
load net {GND} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {DRs(7)} -attr @path {/fir1/fir1:core/0#18}
load net {clk} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-188 -attr oid 185 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(0)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(1)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(2)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(3)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(4)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(5)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(6)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(7)} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1)" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load inst "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-189 -attr oid 186 -attr @path {/fir1/fir1:core/reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)} -attr area 6.376000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(1,0,0,1,1,0,0,4)"
load net {ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e#1} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)" {D(0)} -attr @path {/fir1/fir1:core/ROM_1i4_1o1_04cc3276c127ea0e308702c30762117d2e#1}
load net {GND} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)" {DRs(0)} -attr @path {/fir1/fir1:core/0#12}
load net {clk} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-190 -attr oid 187 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1.sva} -pin  "reg(for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1)" {Z(0)} -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1.sva}
load inst "reg(for:acc#2)" "reg(4,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-191 -attr oid 188 -attr vt d -attr @path {/fir1/fir1:core/reg(for:acc#2)} -attr area 25.501000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(4,0,0,1,1,1,1,4)"
load net {for:acc#2.cse.sva#1(0)} -pin  "reg(for:acc#2)" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(1)} -pin  "reg(for:acc#2)" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(2)} -pin  "reg(for:acc#2)" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(3)} -pin  "reg(for:acc#2)" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {GND} -pin  "reg(for:acc#2)" {DRs(0)} -attr @path {/fir1/fir1:core/0#17}
load net {GND} -pin  "reg(for:acc#2)" {DRs(1)} -attr @path {/fir1/fir1:core/0#17}
load net {GND} -pin  "reg(for:acc#2)" {DRs(2)} -attr @path {/fir1/fir1:core/0#17}
load net {GND} -pin  "reg(for:acc#2)" {DRs(3)} -attr @path {/fir1/fir1:core/0#17}
load net {clk} -pin  "reg(for:acc#2)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-192 -attr oid 189 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(for:acc#2)" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#28.itm}
load net {rst} -pin  "reg(for:acc#2)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {for:acc#2.cse.sva(0)} -pin  "reg(for:acc#2)" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva}
load net {for:acc#2.cse.sva(1)} -pin  "reg(for:acc#2)" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva}
load net {for:acc#2.cse.sva(2)} -pin  "reg(for:acc#2)" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva}
load net {for:acc#2.cse.sva(3)} -pin  "reg(for:acc#2)" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva}
load inst "or#3" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-193 -attr oid 190 -attr @path {/fir1/fir1:core/or#3} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {or.dcpl#1} -pin  "or#3" {A0(0)} -attr @path {/fir1/fir1:core/or.dcpl#1}
load net {or.dcpl} -pin  "or#3" {A1(0)} -attr @path {/fir1/fir1:core/or.dcpl}
load net {or#3.itm} -pin  "or#3" {Z(0)} -attr @path {/fir1/fir1:core/or#3.itm}
load inst "and#82" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-194 -attr oid 191 -attr @path {/fir1/fir1:core/and#82} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {or#3.itm} -pin  "and#82" {A0(0)} -attr @path {/fir1/fir1:core/or#3.itm}
load net {fsm_output(1)} -pin  "and#82" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#3.itm}
load net {and#82.itm} -pin  "and#82" {Z(0)} -attr @path {/fir1/fir1:core/and#82.itm}
load inst "for:for:mux" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-195 -attr oid 192 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:for:mux" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:for:mux" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:for:mux" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:for:mux" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:for:mux" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:for:mux" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:for:mux" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:for:mux" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:for:mux" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:for:mux" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:for:mux" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:for:mux" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:for:mux" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:for:mux" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:for:mux" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:for:mux" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:for:mux" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:for:mux" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:for:mux" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:for:mux" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:for:mux" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:for:mux" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:for:mux" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:for:mux" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:for:mux" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:for:mux" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:for:mux" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:for:mux" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:for:mux" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:for:mux" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:for:mux" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:for:mux" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {shift_reg(9).lpi#2(0)} -pin  "for:for:mux" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(1)} -pin  "for:for:mux" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(2)} -pin  "for:for:mux" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(3)} -pin  "for:for:mux" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(4)} -pin  "for:for:mux" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(5)} -pin  "for:for:mux" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(6)} -pin  "for:for:mux" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(7)} -pin  "for:for:mux" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(8)} -pin  "for:for:mux" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(9)} -pin  "for:for:mux" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(10)} -pin  "for:for:mux" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(11)} -pin  "for:for:mux" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(12)} -pin  "for:for:mux" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(13)} -pin  "for:for:mux" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(14)} -pin  "for:for:mux" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(15)} -pin  "for:for:mux" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(16)} -pin  "for:for:mux" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(17)} -pin  "for:for:mux" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(18)} -pin  "for:for:mux" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(19)} -pin  "for:for:mux" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(20)} -pin  "for:for:mux" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(21)} -pin  "for:for:mux" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(22)} -pin  "for:for:mux" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(23)} -pin  "for:for:mux" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(24)} -pin  "for:for:mux" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(25)} -pin  "for:for:mux" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(26)} -pin  "for:for:mux" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(27)} -pin  "for:for:mux" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(28)} -pin  "for:for:mux" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(29)} -pin  "for:for:mux" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(30)} -pin  "for:for:mux" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(31)} -pin  "for:for:mux" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {and#82.itm} -pin  "for:for:mux" {S(0)} -attr @path {/fir1/fir1:core/and#82.itm}
load net {for:for:mux.itm(0)} -pin  "for:for:mux" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(1)} -pin  "for:for:mux" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(2)} -pin  "for:for:mux" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(3)} -pin  "for:for:mux" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(4)} -pin  "for:for:mux" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(5)} -pin  "for:for:mux" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(6)} -pin  "for:for:mux" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(7)} -pin  "for:for:mux" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(8)} -pin  "for:for:mux" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(9)} -pin  "for:for:mux" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(10)} -pin  "for:for:mux" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(11)} -pin  "for:for:mux" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(12)} -pin  "for:for:mux" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(13)} -pin  "for:for:mux" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(14)} -pin  "for:for:mux" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(15)} -pin  "for:for:mux" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(16)} -pin  "for:for:mux" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(17)} -pin  "for:for:mux" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(18)} -pin  "for:for:mux" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(19)} -pin  "for:for:mux" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(20)} -pin  "for:for:mux" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(21)} -pin  "for:for:mux" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(22)} -pin  "for:for:mux" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(23)} -pin  "for:for:mux" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(24)} -pin  "for:for:mux" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(25)} -pin  "for:for:mux" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(26)} -pin  "for:for:mux" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(27)} -pin  "for:for:mux" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(28)} -pin  "for:for:mux" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(29)} -pin  "for:for:mux" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(30)} -pin  "for:for:mux" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(31)} -pin  "for:for:mux" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load inst "reg(shift_reg(9))#2" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-196 -attr oid 193 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(9))#2} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {for:for:mux.itm(0)} -pin  "reg(shift_reg(9))#2" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(1)} -pin  "reg(shift_reg(9))#2" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(2)} -pin  "reg(shift_reg(9))#2" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(3)} -pin  "reg(shift_reg(9))#2" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(4)} -pin  "reg(shift_reg(9))#2" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(5)} -pin  "reg(shift_reg(9))#2" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(6)} -pin  "reg(shift_reg(9))#2" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(7)} -pin  "reg(shift_reg(9))#2" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(8)} -pin  "reg(shift_reg(9))#2" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(9)} -pin  "reg(shift_reg(9))#2" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(10)} -pin  "reg(shift_reg(9))#2" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(11)} -pin  "reg(shift_reg(9))#2" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(12)} -pin  "reg(shift_reg(9))#2" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(13)} -pin  "reg(shift_reg(9))#2" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(14)} -pin  "reg(shift_reg(9))#2" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(15)} -pin  "reg(shift_reg(9))#2" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(16)} -pin  "reg(shift_reg(9))#2" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(17)} -pin  "reg(shift_reg(9))#2" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(18)} -pin  "reg(shift_reg(9))#2" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(19)} -pin  "reg(shift_reg(9))#2" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(20)} -pin  "reg(shift_reg(9))#2" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(21)} -pin  "reg(shift_reg(9))#2" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(22)} -pin  "reg(shift_reg(9))#2" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(23)} -pin  "reg(shift_reg(9))#2" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(24)} -pin  "reg(shift_reg(9))#2" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(25)} -pin  "reg(shift_reg(9))#2" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(26)} -pin  "reg(shift_reg(9))#2" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(27)} -pin  "reg(shift_reg(9))#2" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(28)} -pin  "reg(shift_reg(9))#2" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(29)} -pin  "reg(shift_reg(9))#2" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(30)} -pin  "reg(shift_reg(9))#2" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {for:for:mux.itm(31)} -pin  "reg(shift_reg(9))#2" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux.itm}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(9))#2" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(9))#2" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-197 -attr oid 194 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(shift_reg(9))#2" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#27.itm}
load net {rst} -pin  "reg(shift_reg(9))#2" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(9).sva#1(0)} -pin  "reg(shift_reg(9))#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(1)} -pin  "reg(shift_reg(9))#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(2)} -pin  "reg(shift_reg(9))#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(3)} -pin  "reg(shift_reg(9))#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(4)} -pin  "reg(shift_reg(9))#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(5)} -pin  "reg(shift_reg(9))#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(6)} -pin  "reg(shift_reg(9))#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(7)} -pin  "reg(shift_reg(9))#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(8)} -pin  "reg(shift_reg(9))#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(9)} -pin  "reg(shift_reg(9))#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(10)} -pin  "reg(shift_reg(9))#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(11)} -pin  "reg(shift_reg(9))#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(12)} -pin  "reg(shift_reg(9))#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(13)} -pin  "reg(shift_reg(9))#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(14)} -pin  "reg(shift_reg(9))#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(15)} -pin  "reg(shift_reg(9))#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(16)} -pin  "reg(shift_reg(9))#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(17)} -pin  "reg(shift_reg(9))#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(18)} -pin  "reg(shift_reg(9))#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(19)} -pin  "reg(shift_reg(9))#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(20)} -pin  "reg(shift_reg(9))#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(21)} -pin  "reg(shift_reg(9))#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(22)} -pin  "reg(shift_reg(9))#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(23)} -pin  "reg(shift_reg(9))#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(24)} -pin  "reg(shift_reg(9))#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(25)} -pin  "reg(shift_reg(9))#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(26)} -pin  "reg(shift_reg(9))#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(27)} -pin  "reg(shift_reg(9))#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(28)} -pin  "reg(shift_reg(9))#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(29)} -pin  "reg(shift_reg(9))#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(30)} -pin  "reg(shift_reg(9))#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load net {shift_reg(9).sva#1(31)} -pin  "reg(shift_reg(9))#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).sva#1}
load inst "or#5" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-198 -attr oid 195 -attr @path {/fir1/fir1:core/or#5} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {or.dcpl#1} -pin  "or#5" {A0(0)} -attr @path {/fir1/fir1:core/or.dcpl#1}
load net {or.dcpl#3} -pin  "or#5" {A1(0)} -attr @path {/fir1/fir1:core/or.dcpl#3}
load net {or#5.itm} -pin  "or#5" {Z(0)} -attr @path {/fir1/fir1:core/or#5.itm}
load inst "and#88" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-199 -attr oid 196 -attr @path {/fir1/fir1:core/and#88} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {or#5.itm} -pin  "and#88" {A0(0)} -attr @path {/fir1/fir1:core/or#5.itm}
load net {fsm_output(1)} -pin  "and#88" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#5.itm}
load net {and#88.itm} -pin  "and#88" {Z(0)} -attr @path {/fir1/fir1:core/and#88.itm}
load inst "for:for:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-200 -attr oid 197 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:for:mux#1" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:for:mux#1" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:for:mux#1" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:for:mux#1" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:for:mux#1" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:for:mux#1" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:for:mux#1" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:for:mux#1" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:for:mux#1" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:for:mux#1" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:for:mux#1" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:for:mux#1" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:for:mux#1" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:for:mux#1" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:for:mux#1" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:for:mux#1" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:for:mux#1" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:for:mux#1" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:for:mux#1" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:for:mux#1" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:for:mux#1" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:for:mux#1" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:for:mux#1" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:for:mux#1" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:for:mux#1" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:for:mux#1" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:for:mux#1" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:for:mux#1" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:for:mux#1" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:for:mux#1" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:for:mux#1" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:for:mux#1" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {shift_reg(8).lpi#2(0)} -pin  "for:for:mux#1" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(1)} -pin  "for:for:mux#1" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(2)} -pin  "for:for:mux#1" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(3)} -pin  "for:for:mux#1" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(4)} -pin  "for:for:mux#1" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(5)} -pin  "for:for:mux#1" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(6)} -pin  "for:for:mux#1" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(7)} -pin  "for:for:mux#1" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(8)} -pin  "for:for:mux#1" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(9)} -pin  "for:for:mux#1" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(10)} -pin  "for:for:mux#1" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(11)} -pin  "for:for:mux#1" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(12)} -pin  "for:for:mux#1" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(13)} -pin  "for:for:mux#1" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(14)} -pin  "for:for:mux#1" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(15)} -pin  "for:for:mux#1" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(16)} -pin  "for:for:mux#1" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(17)} -pin  "for:for:mux#1" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(18)} -pin  "for:for:mux#1" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(19)} -pin  "for:for:mux#1" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(20)} -pin  "for:for:mux#1" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(21)} -pin  "for:for:mux#1" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(22)} -pin  "for:for:mux#1" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(23)} -pin  "for:for:mux#1" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(24)} -pin  "for:for:mux#1" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(25)} -pin  "for:for:mux#1" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(26)} -pin  "for:for:mux#1" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(27)} -pin  "for:for:mux#1" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(28)} -pin  "for:for:mux#1" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(29)} -pin  "for:for:mux#1" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(30)} -pin  "for:for:mux#1" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(31)} -pin  "for:for:mux#1" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {and#88.itm} -pin  "for:for:mux#1" {S(0)} -attr @path {/fir1/fir1:core/and#88.itm}
load net {for:for:mux#1.itm(0)} -pin  "for:for:mux#1" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(1)} -pin  "for:for:mux#1" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(2)} -pin  "for:for:mux#1" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(3)} -pin  "for:for:mux#1" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(4)} -pin  "for:for:mux#1" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(5)} -pin  "for:for:mux#1" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(6)} -pin  "for:for:mux#1" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(7)} -pin  "for:for:mux#1" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(8)} -pin  "for:for:mux#1" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(9)} -pin  "for:for:mux#1" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(10)} -pin  "for:for:mux#1" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(11)} -pin  "for:for:mux#1" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(12)} -pin  "for:for:mux#1" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(13)} -pin  "for:for:mux#1" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(14)} -pin  "for:for:mux#1" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(15)} -pin  "for:for:mux#1" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(16)} -pin  "for:for:mux#1" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(17)} -pin  "for:for:mux#1" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(18)} -pin  "for:for:mux#1" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(19)} -pin  "for:for:mux#1" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(20)} -pin  "for:for:mux#1" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(21)} -pin  "for:for:mux#1" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(22)} -pin  "for:for:mux#1" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(23)} -pin  "for:for:mux#1" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(24)} -pin  "for:for:mux#1" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(25)} -pin  "for:for:mux#1" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(26)} -pin  "for:for:mux#1" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(27)} -pin  "for:for:mux#1" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(28)} -pin  "for:for:mux#1" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(29)} -pin  "for:for:mux#1" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(30)} -pin  "for:for:mux#1" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(31)} -pin  "for:for:mux#1" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load inst "reg(shift_reg(8))#2" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-201 -attr oid 198 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(8))#2} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {for:for:mux#1.itm(0)} -pin  "reg(shift_reg(8))#2" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(1)} -pin  "reg(shift_reg(8))#2" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(2)} -pin  "reg(shift_reg(8))#2" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(3)} -pin  "reg(shift_reg(8))#2" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(4)} -pin  "reg(shift_reg(8))#2" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(5)} -pin  "reg(shift_reg(8))#2" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(6)} -pin  "reg(shift_reg(8))#2" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(7)} -pin  "reg(shift_reg(8))#2" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(8)} -pin  "reg(shift_reg(8))#2" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(9)} -pin  "reg(shift_reg(8))#2" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(10)} -pin  "reg(shift_reg(8))#2" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(11)} -pin  "reg(shift_reg(8))#2" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(12)} -pin  "reg(shift_reg(8))#2" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(13)} -pin  "reg(shift_reg(8))#2" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(14)} -pin  "reg(shift_reg(8))#2" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(15)} -pin  "reg(shift_reg(8))#2" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(16)} -pin  "reg(shift_reg(8))#2" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(17)} -pin  "reg(shift_reg(8))#2" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(18)} -pin  "reg(shift_reg(8))#2" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(19)} -pin  "reg(shift_reg(8))#2" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(20)} -pin  "reg(shift_reg(8))#2" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(21)} -pin  "reg(shift_reg(8))#2" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(22)} -pin  "reg(shift_reg(8))#2" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(23)} -pin  "reg(shift_reg(8))#2" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(24)} -pin  "reg(shift_reg(8))#2" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(25)} -pin  "reg(shift_reg(8))#2" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(26)} -pin  "reg(shift_reg(8))#2" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(27)} -pin  "reg(shift_reg(8))#2" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(28)} -pin  "reg(shift_reg(8))#2" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(29)} -pin  "reg(shift_reg(8))#2" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(30)} -pin  "reg(shift_reg(8))#2" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {for:for:mux#1.itm(31)} -pin  "reg(shift_reg(8))#2" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#1.itm}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(8))#2" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(8))#2" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-202 -attr oid 199 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(shift_reg(8))#2" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#26.itm}
load net {rst} -pin  "reg(shift_reg(8))#2" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(8).sva#1(0)} -pin  "reg(shift_reg(8))#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(1)} -pin  "reg(shift_reg(8))#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(2)} -pin  "reg(shift_reg(8))#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(3)} -pin  "reg(shift_reg(8))#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(4)} -pin  "reg(shift_reg(8))#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(5)} -pin  "reg(shift_reg(8))#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(6)} -pin  "reg(shift_reg(8))#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(7)} -pin  "reg(shift_reg(8))#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(8)} -pin  "reg(shift_reg(8))#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(9)} -pin  "reg(shift_reg(8))#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(10)} -pin  "reg(shift_reg(8))#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(11)} -pin  "reg(shift_reg(8))#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(12)} -pin  "reg(shift_reg(8))#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(13)} -pin  "reg(shift_reg(8))#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(14)} -pin  "reg(shift_reg(8))#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(15)} -pin  "reg(shift_reg(8))#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(16)} -pin  "reg(shift_reg(8))#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(17)} -pin  "reg(shift_reg(8))#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(18)} -pin  "reg(shift_reg(8))#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(19)} -pin  "reg(shift_reg(8))#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(20)} -pin  "reg(shift_reg(8))#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(21)} -pin  "reg(shift_reg(8))#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(22)} -pin  "reg(shift_reg(8))#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(23)} -pin  "reg(shift_reg(8))#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(24)} -pin  "reg(shift_reg(8))#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(25)} -pin  "reg(shift_reg(8))#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(26)} -pin  "reg(shift_reg(8))#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(27)} -pin  "reg(shift_reg(8))#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(28)} -pin  "reg(shift_reg(8))#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(29)} -pin  "reg(shift_reg(8))#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(30)} -pin  "reg(shift_reg(8))#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load net {shift_reg(8).sva#1(31)} -pin  "reg(shift_reg(8))#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).sva#1}
load inst "or#8" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-203 -attr oid 200 -attr @path {/fir1/fir1:core/or#8} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {or.dcpl#6} -pin  "or#8" {A0(0)} -attr @path {/fir1/fir1:core/or.dcpl#6}
load net {or.dcpl#5} -pin  "or#8" {A1(0)} -attr @path {/fir1/fir1:core/or.dcpl#5}
load net {or#8.itm} -pin  "or#8" {Z(0)} -attr @path {/fir1/fir1:core/or#8.itm}
load inst "and#94" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-204 -attr oid 201 -attr @path {/fir1/fir1:core/and#94} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {or#8.itm} -pin  "and#94" {A0(0)} -attr @path {/fir1/fir1:core/or#8.itm}
load net {fsm_output(1)} -pin  "and#94" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#7.itm}
load net {and#94.itm} -pin  "and#94" {Z(0)} -attr @path {/fir1/fir1:core/and#94.itm}
load inst "for:for:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-205 -attr oid 202 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:for:mux#2" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:for:mux#2" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:for:mux#2" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:for:mux#2" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:for:mux#2" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:for:mux#2" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:for:mux#2" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:for:mux#2" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:for:mux#2" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:for:mux#2" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:for:mux#2" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:for:mux#2" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:for:mux#2" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:for:mux#2" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:for:mux#2" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:for:mux#2" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:for:mux#2" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:for:mux#2" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:for:mux#2" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:for:mux#2" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:for:mux#2" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:for:mux#2" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:for:mux#2" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:for:mux#2" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:for:mux#2" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:for:mux#2" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:for:mux#2" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:for:mux#2" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:for:mux#2" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:for:mux#2" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:for:mux#2" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:for:mux#2" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {shift_reg(7).lpi#2(0)} -pin  "for:for:mux#2" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(1)} -pin  "for:for:mux#2" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(2)} -pin  "for:for:mux#2" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(3)} -pin  "for:for:mux#2" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(4)} -pin  "for:for:mux#2" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(5)} -pin  "for:for:mux#2" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(6)} -pin  "for:for:mux#2" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(7)} -pin  "for:for:mux#2" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(8)} -pin  "for:for:mux#2" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(9)} -pin  "for:for:mux#2" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(10)} -pin  "for:for:mux#2" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(11)} -pin  "for:for:mux#2" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(12)} -pin  "for:for:mux#2" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(13)} -pin  "for:for:mux#2" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(14)} -pin  "for:for:mux#2" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(15)} -pin  "for:for:mux#2" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(16)} -pin  "for:for:mux#2" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(17)} -pin  "for:for:mux#2" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(18)} -pin  "for:for:mux#2" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(19)} -pin  "for:for:mux#2" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(20)} -pin  "for:for:mux#2" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(21)} -pin  "for:for:mux#2" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(22)} -pin  "for:for:mux#2" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(23)} -pin  "for:for:mux#2" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(24)} -pin  "for:for:mux#2" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(25)} -pin  "for:for:mux#2" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(26)} -pin  "for:for:mux#2" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(27)} -pin  "for:for:mux#2" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(28)} -pin  "for:for:mux#2" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(29)} -pin  "for:for:mux#2" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(30)} -pin  "for:for:mux#2" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(31)} -pin  "for:for:mux#2" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {and#94.itm} -pin  "for:for:mux#2" {S(0)} -attr @path {/fir1/fir1:core/and#94.itm}
load net {for:for:mux#2.itm(0)} -pin  "for:for:mux#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(1)} -pin  "for:for:mux#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(2)} -pin  "for:for:mux#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(3)} -pin  "for:for:mux#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(4)} -pin  "for:for:mux#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(5)} -pin  "for:for:mux#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(6)} -pin  "for:for:mux#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(7)} -pin  "for:for:mux#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(8)} -pin  "for:for:mux#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(9)} -pin  "for:for:mux#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(10)} -pin  "for:for:mux#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(11)} -pin  "for:for:mux#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(12)} -pin  "for:for:mux#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(13)} -pin  "for:for:mux#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(14)} -pin  "for:for:mux#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(15)} -pin  "for:for:mux#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(16)} -pin  "for:for:mux#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(17)} -pin  "for:for:mux#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(18)} -pin  "for:for:mux#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(19)} -pin  "for:for:mux#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(20)} -pin  "for:for:mux#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(21)} -pin  "for:for:mux#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(22)} -pin  "for:for:mux#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(23)} -pin  "for:for:mux#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(24)} -pin  "for:for:mux#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(25)} -pin  "for:for:mux#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(26)} -pin  "for:for:mux#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(27)} -pin  "for:for:mux#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(28)} -pin  "for:for:mux#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(29)} -pin  "for:for:mux#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(30)} -pin  "for:for:mux#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(31)} -pin  "for:for:mux#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load inst "reg(shift_reg(7))#2" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-206 -attr oid 203 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(7))#2} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {for:for:mux#2.itm(0)} -pin  "reg(shift_reg(7))#2" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(1)} -pin  "reg(shift_reg(7))#2" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(2)} -pin  "reg(shift_reg(7))#2" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(3)} -pin  "reg(shift_reg(7))#2" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(4)} -pin  "reg(shift_reg(7))#2" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(5)} -pin  "reg(shift_reg(7))#2" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(6)} -pin  "reg(shift_reg(7))#2" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(7)} -pin  "reg(shift_reg(7))#2" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(8)} -pin  "reg(shift_reg(7))#2" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(9)} -pin  "reg(shift_reg(7))#2" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(10)} -pin  "reg(shift_reg(7))#2" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(11)} -pin  "reg(shift_reg(7))#2" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(12)} -pin  "reg(shift_reg(7))#2" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(13)} -pin  "reg(shift_reg(7))#2" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(14)} -pin  "reg(shift_reg(7))#2" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(15)} -pin  "reg(shift_reg(7))#2" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(16)} -pin  "reg(shift_reg(7))#2" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(17)} -pin  "reg(shift_reg(7))#2" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(18)} -pin  "reg(shift_reg(7))#2" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(19)} -pin  "reg(shift_reg(7))#2" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(20)} -pin  "reg(shift_reg(7))#2" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(21)} -pin  "reg(shift_reg(7))#2" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(22)} -pin  "reg(shift_reg(7))#2" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(23)} -pin  "reg(shift_reg(7))#2" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(24)} -pin  "reg(shift_reg(7))#2" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(25)} -pin  "reg(shift_reg(7))#2" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(26)} -pin  "reg(shift_reg(7))#2" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(27)} -pin  "reg(shift_reg(7))#2" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(28)} -pin  "reg(shift_reg(7))#2" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(29)} -pin  "reg(shift_reg(7))#2" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(30)} -pin  "reg(shift_reg(7))#2" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {for:for:mux#2.itm(31)} -pin  "reg(shift_reg(7))#2" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#2.itm}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(7))#2" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(7))#2" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-207 -attr oid 204 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(shift_reg(7))#2" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#25.itm}
load net {rst} -pin  "reg(shift_reg(7))#2" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(7).sva#1(0)} -pin  "reg(shift_reg(7))#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(1)} -pin  "reg(shift_reg(7))#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(2)} -pin  "reg(shift_reg(7))#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(3)} -pin  "reg(shift_reg(7))#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(4)} -pin  "reg(shift_reg(7))#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(5)} -pin  "reg(shift_reg(7))#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(6)} -pin  "reg(shift_reg(7))#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(7)} -pin  "reg(shift_reg(7))#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(8)} -pin  "reg(shift_reg(7))#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(9)} -pin  "reg(shift_reg(7))#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(10)} -pin  "reg(shift_reg(7))#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(11)} -pin  "reg(shift_reg(7))#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(12)} -pin  "reg(shift_reg(7))#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(13)} -pin  "reg(shift_reg(7))#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(14)} -pin  "reg(shift_reg(7))#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(15)} -pin  "reg(shift_reg(7))#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(16)} -pin  "reg(shift_reg(7))#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(17)} -pin  "reg(shift_reg(7))#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(18)} -pin  "reg(shift_reg(7))#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(19)} -pin  "reg(shift_reg(7))#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(20)} -pin  "reg(shift_reg(7))#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(21)} -pin  "reg(shift_reg(7))#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(22)} -pin  "reg(shift_reg(7))#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(23)} -pin  "reg(shift_reg(7))#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(24)} -pin  "reg(shift_reg(7))#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(25)} -pin  "reg(shift_reg(7))#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(26)} -pin  "reg(shift_reg(7))#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(27)} -pin  "reg(shift_reg(7))#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(28)} -pin  "reg(shift_reg(7))#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(29)} -pin  "reg(shift_reg(7))#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(30)} -pin  "reg(shift_reg(7))#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load net {shift_reg(7).sva#1(31)} -pin  "reg(shift_reg(7))#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).sva#1}
load inst "or#10" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-208 -attr oid 205 -attr @path {/fir1/fir1:core/or#10} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {or.dcpl#6} -pin  "or#10" {A0(0)} -attr @path {/fir1/fir1:core/or.dcpl#6}
load net {or.dcpl#8} -pin  "or#10" {A1(0)} -attr @path {/fir1/fir1:core/or.dcpl#8}
load net {or#10.itm} -pin  "or#10" {Z(0)} -attr @path {/fir1/fir1:core/or#10.itm}
load inst "and#100" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-209 -attr oid 206 -attr @path {/fir1/fir1:core/and#100} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {or#10.itm} -pin  "and#100" {A0(0)} -attr @path {/fir1/fir1:core/or#10.itm}
load net {fsm_output(1)} -pin  "and#100" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#9.itm}
load net {and#100.itm} -pin  "and#100" {Z(0)} -attr @path {/fir1/fir1:core/and#100.itm}
load inst "for:for:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-210 -attr oid 207 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:for:mux#3" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:for:mux#3" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:for:mux#3" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:for:mux#3" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:for:mux#3" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:for:mux#3" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:for:mux#3" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:for:mux#3" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:for:mux#3" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:for:mux#3" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:for:mux#3" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:for:mux#3" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:for:mux#3" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:for:mux#3" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:for:mux#3" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:for:mux#3" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:for:mux#3" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:for:mux#3" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:for:mux#3" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:for:mux#3" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:for:mux#3" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:for:mux#3" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:for:mux#3" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:for:mux#3" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:for:mux#3" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:for:mux#3" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:for:mux#3" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:for:mux#3" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:for:mux#3" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:for:mux#3" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:for:mux#3" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:for:mux#3" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {shift_reg(6).lpi#2(0)} -pin  "for:for:mux#3" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(1)} -pin  "for:for:mux#3" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(2)} -pin  "for:for:mux#3" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(3)} -pin  "for:for:mux#3" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(4)} -pin  "for:for:mux#3" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(5)} -pin  "for:for:mux#3" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(6)} -pin  "for:for:mux#3" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(7)} -pin  "for:for:mux#3" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(8)} -pin  "for:for:mux#3" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(9)} -pin  "for:for:mux#3" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(10)} -pin  "for:for:mux#3" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(11)} -pin  "for:for:mux#3" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(12)} -pin  "for:for:mux#3" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(13)} -pin  "for:for:mux#3" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(14)} -pin  "for:for:mux#3" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(15)} -pin  "for:for:mux#3" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(16)} -pin  "for:for:mux#3" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(17)} -pin  "for:for:mux#3" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(18)} -pin  "for:for:mux#3" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(19)} -pin  "for:for:mux#3" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(20)} -pin  "for:for:mux#3" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(21)} -pin  "for:for:mux#3" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(22)} -pin  "for:for:mux#3" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(23)} -pin  "for:for:mux#3" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(24)} -pin  "for:for:mux#3" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(25)} -pin  "for:for:mux#3" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(26)} -pin  "for:for:mux#3" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(27)} -pin  "for:for:mux#3" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(28)} -pin  "for:for:mux#3" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(29)} -pin  "for:for:mux#3" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(30)} -pin  "for:for:mux#3" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(31)} -pin  "for:for:mux#3" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {and#100.itm} -pin  "for:for:mux#3" {S(0)} -attr @path {/fir1/fir1:core/and#100.itm}
load net {for:for:mux#3.itm(0)} -pin  "for:for:mux#3" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(1)} -pin  "for:for:mux#3" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(2)} -pin  "for:for:mux#3" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(3)} -pin  "for:for:mux#3" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(4)} -pin  "for:for:mux#3" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(5)} -pin  "for:for:mux#3" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(6)} -pin  "for:for:mux#3" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(7)} -pin  "for:for:mux#3" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(8)} -pin  "for:for:mux#3" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(9)} -pin  "for:for:mux#3" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(10)} -pin  "for:for:mux#3" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(11)} -pin  "for:for:mux#3" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(12)} -pin  "for:for:mux#3" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(13)} -pin  "for:for:mux#3" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(14)} -pin  "for:for:mux#3" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(15)} -pin  "for:for:mux#3" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(16)} -pin  "for:for:mux#3" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(17)} -pin  "for:for:mux#3" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(18)} -pin  "for:for:mux#3" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(19)} -pin  "for:for:mux#3" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(20)} -pin  "for:for:mux#3" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(21)} -pin  "for:for:mux#3" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(22)} -pin  "for:for:mux#3" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(23)} -pin  "for:for:mux#3" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(24)} -pin  "for:for:mux#3" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(25)} -pin  "for:for:mux#3" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(26)} -pin  "for:for:mux#3" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(27)} -pin  "for:for:mux#3" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(28)} -pin  "for:for:mux#3" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(29)} -pin  "for:for:mux#3" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(30)} -pin  "for:for:mux#3" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(31)} -pin  "for:for:mux#3" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load inst "reg(shift_reg(6))#2" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-211 -attr oid 208 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(6))#2} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {for:for:mux#3.itm(0)} -pin  "reg(shift_reg(6))#2" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(1)} -pin  "reg(shift_reg(6))#2" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(2)} -pin  "reg(shift_reg(6))#2" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(3)} -pin  "reg(shift_reg(6))#2" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(4)} -pin  "reg(shift_reg(6))#2" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(5)} -pin  "reg(shift_reg(6))#2" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(6)} -pin  "reg(shift_reg(6))#2" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(7)} -pin  "reg(shift_reg(6))#2" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(8)} -pin  "reg(shift_reg(6))#2" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(9)} -pin  "reg(shift_reg(6))#2" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(10)} -pin  "reg(shift_reg(6))#2" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(11)} -pin  "reg(shift_reg(6))#2" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(12)} -pin  "reg(shift_reg(6))#2" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(13)} -pin  "reg(shift_reg(6))#2" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(14)} -pin  "reg(shift_reg(6))#2" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(15)} -pin  "reg(shift_reg(6))#2" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(16)} -pin  "reg(shift_reg(6))#2" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(17)} -pin  "reg(shift_reg(6))#2" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(18)} -pin  "reg(shift_reg(6))#2" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(19)} -pin  "reg(shift_reg(6))#2" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(20)} -pin  "reg(shift_reg(6))#2" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(21)} -pin  "reg(shift_reg(6))#2" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(22)} -pin  "reg(shift_reg(6))#2" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(23)} -pin  "reg(shift_reg(6))#2" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(24)} -pin  "reg(shift_reg(6))#2" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(25)} -pin  "reg(shift_reg(6))#2" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(26)} -pin  "reg(shift_reg(6))#2" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(27)} -pin  "reg(shift_reg(6))#2" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(28)} -pin  "reg(shift_reg(6))#2" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(29)} -pin  "reg(shift_reg(6))#2" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(30)} -pin  "reg(shift_reg(6))#2" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {for:for:mux#3.itm(31)} -pin  "reg(shift_reg(6))#2" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#3.itm}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(6))#2" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(6))#2" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-212 -attr oid 209 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(shift_reg(6))#2" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#24.itm}
load net {rst} -pin  "reg(shift_reg(6))#2" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(6).sva#1(0)} -pin  "reg(shift_reg(6))#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(1)} -pin  "reg(shift_reg(6))#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(2)} -pin  "reg(shift_reg(6))#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(3)} -pin  "reg(shift_reg(6))#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(4)} -pin  "reg(shift_reg(6))#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(5)} -pin  "reg(shift_reg(6))#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(6)} -pin  "reg(shift_reg(6))#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(7)} -pin  "reg(shift_reg(6))#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(8)} -pin  "reg(shift_reg(6))#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(9)} -pin  "reg(shift_reg(6))#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(10)} -pin  "reg(shift_reg(6))#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(11)} -pin  "reg(shift_reg(6))#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(12)} -pin  "reg(shift_reg(6))#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(13)} -pin  "reg(shift_reg(6))#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(14)} -pin  "reg(shift_reg(6))#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(15)} -pin  "reg(shift_reg(6))#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(16)} -pin  "reg(shift_reg(6))#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(17)} -pin  "reg(shift_reg(6))#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(18)} -pin  "reg(shift_reg(6))#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(19)} -pin  "reg(shift_reg(6))#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(20)} -pin  "reg(shift_reg(6))#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(21)} -pin  "reg(shift_reg(6))#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(22)} -pin  "reg(shift_reg(6))#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(23)} -pin  "reg(shift_reg(6))#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(24)} -pin  "reg(shift_reg(6))#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(25)} -pin  "reg(shift_reg(6))#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(26)} -pin  "reg(shift_reg(6))#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(27)} -pin  "reg(shift_reg(6))#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(28)} -pin  "reg(shift_reg(6))#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(29)} -pin  "reg(shift_reg(6))#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(30)} -pin  "reg(shift_reg(6))#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load net {shift_reg(6).sva#1(31)} -pin  "reg(shift_reg(6))#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).sva#1}
load inst "or#11" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-213 -attr oid 210 -attr @path {/fir1/fir1:core/or#11} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {or.dcpl#6} -pin  "or#11" {A0(0)} -attr @path {/fir1/fir1:core/or.dcpl#6}
load net {or.dcpl} -pin  "or#11" {A1(0)} -attr @path {/fir1/fir1:core/or.dcpl}
load net {or#11.itm} -pin  "or#11" {Z(0)} -attr @path {/fir1/fir1:core/or#11.itm}
load inst "and#106" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-214 -attr oid 211 -attr @path {/fir1/fir1:core/and#106} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {or#11.itm} -pin  "and#106" {A0(0)} -attr @path {/fir1/fir1:core/or#11.itm}
load net {fsm_output(1)} -pin  "and#106" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#11.itm}
load net {and#106.itm} -pin  "and#106" {Z(0)} -attr @path {/fir1/fir1:core/and#106.itm}
load inst "for:for:mux#4" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-215 -attr oid 212 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:for:mux#4" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:for:mux#4" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:for:mux#4" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:for:mux#4" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:for:mux#4" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:for:mux#4" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:for:mux#4" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:for:mux#4" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:for:mux#4" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:for:mux#4" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:for:mux#4" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:for:mux#4" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:for:mux#4" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:for:mux#4" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:for:mux#4" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:for:mux#4" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:for:mux#4" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:for:mux#4" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:for:mux#4" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:for:mux#4" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:for:mux#4" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:for:mux#4" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:for:mux#4" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:for:mux#4" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:for:mux#4" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:for:mux#4" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:for:mux#4" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:for:mux#4" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:for:mux#4" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:for:mux#4" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:for:mux#4" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:for:mux#4" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {shift_reg(5).lpi#2(0)} -pin  "for:for:mux#4" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(1)} -pin  "for:for:mux#4" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(2)} -pin  "for:for:mux#4" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(3)} -pin  "for:for:mux#4" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(4)} -pin  "for:for:mux#4" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(5)} -pin  "for:for:mux#4" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(6)} -pin  "for:for:mux#4" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(7)} -pin  "for:for:mux#4" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(8)} -pin  "for:for:mux#4" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(9)} -pin  "for:for:mux#4" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(10)} -pin  "for:for:mux#4" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(11)} -pin  "for:for:mux#4" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(12)} -pin  "for:for:mux#4" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(13)} -pin  "for:for:mux#4" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(14)} -pin  "for:for:mux#4" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(15)} -pin  "for:for:mux#4" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(16)} -pin  "for:for:mux#4" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(17)} -pin  "for:for:mux#4" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(18)} -pin  "for:for:mux#4" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(19)} -pin  "for:for:mux#4" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(20)} -pin  "for:for:mux#4" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(21)} -pin  "for:for:mux#4" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(22)} -pin  "for:for:mux#4" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(23)} -pin  "for:for:mux#4" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(24)} -pin  "for:for:mux#4" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(25)} -pin  "for:for:mux#4" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(26)} -pin  "for:for:mux#4" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(27)} -pin  "for:for:mux#4" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(28)} -pin  "for:for:mux#4" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(29)} -pin  "for:for:mux#4" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(30)} -pin  "for:for:mux#4" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(31)} -pin  "for:for:mux#4" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {and#106.itm} -pin  "for:for:mux#4" {S(0)} -attr @path {/fir1/fir1:core/and#106.itm}
load net {for:for:mux#4.itm(0)} -pin  "for:for:mux#4" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(1)} -pin  "for:for:mux#4" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(2)} -pin  "for:for:mux#4" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(3)} -pin  "for:for:mux#4" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(4)} -pin  "for:for:mux#4" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(5)} -pin  "for:for:mux#4" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(6)} -pin  "for:for:mux#4" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(7)} -pin  "for:for:mux#4" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(8)} -pin  "for:for:mux#4" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(9)} -pin  "for:for:mux#4" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(10)} -pin  "for:for:mux#4" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(11)} -pin  "for:for:mux#4" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(12)} -pin  "for:for:mux#4" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(13)} -pin  "for:for:mux#4" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(14)} -pin  "for:for:mux#4" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(15)} -pin  "for:for:mux#4" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(16)} -pin  "for:for:mux#4" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(17)} -pin  "for:for:mux#4" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(18)} -pin  "for:for:mux#4" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(19)} -pin  "for:for:mux#4" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(20)} -pin  "for:for:mux#4" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(21)} -pin  "for:for:mux#4" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(22)} -pin  "for:for:mux#4" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(23)} -pin  "for:for:mux#4" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(24)} -pin  "for:for:mux#4" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(25)} -pin  "for:for:mux#4" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(26)} -pin  "for:for:mux#4" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(27)} -pin  "for:for:mux#4" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(28)} -pin  "for:for:mux#4" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(29)} -pin  "for:for:mux#4" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(30)} -pin  "for:for:mux#4" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(31)} -pin  "for:for:mux#4" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load inst "reg(shift_reg(5))#2" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-216 -attr oid 213 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(5))#2} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {for:for:mux#4.itm(0)} -pin  "reg(shift_reg(5))#2" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(1)} -pin  "reg(shift_reg(5))#2" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(2)} -pin  "reg(shift_reg(5))#2" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(3)} -pin  "reg(shift_reg(5))#2" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(4)} -pin  "reg(shift_reg(5))#2" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(5)} -pin  "reg(shift_reg(5))#2" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(6)} -pin  "reg(shift_reg(5))#2" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(7)} -pin  "reg(shift_reg(5))#2" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(8)} -pin  "reg(shift_reg(5))#2" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(9)} -pin  "reg(shift_reg(5))#2" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(10)} -pin  "reg(shift_reg(5))#2" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(11)} -pin  "reg(shift_reg(5))#2" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(12)} -pin  "reg(shift_reg(5))#2" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(13)} -pin  "reg(shift_reg(5))#2" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(14)} -pin  "reg(shift_reg(5))#2" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(15)} -pin  "reg(shift_reg(5))#2" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(16)} -pin  "reg(shift_reg(5))#2" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(17)} -pin  "reg(shift_reg(5))#2" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(18)} -pin  "reg(shift_reg(5))#2" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(19)} -pin  "reg(shift_reg(5))#2" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(20)} -pin  "reg(shift_reg(5))#2" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(21)} -pin  "reg(shift_reg(5))#2" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(22)} -pin  "reg(shift_reg(5))#2" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(23)} -pin  "reg(shift_reg(5))#2" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(24)} -pin  "reg(shift_reg(5))#2" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(25)} -pin  "reg(shift_reg(5))#2" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(26)} -pin  "reg(shift_reg(5))#2" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(27)} -pin  "reg(shift_reg(5))#2" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(28)} -pin  "reg(shift_reg(5))#2" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(29)} -pin  "reg(shift_reg(5))#2" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(30)} -pin  "reg(shift_reg(5))#2" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {for:for:mux#4.itm(31)} -pin  "reg(shift_reg(5))#2" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#4.itm}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(5))#2" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(5))#2" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-217 -attr oid 214 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(shift_reg(5))#2" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#23.itm}
load net {rst} -pin  "reg(shift_reg(5))#2" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(5).sva#1(0)} -pin  "reg(shift_reg(5))#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(1)} -pin  "reg(shift_reg(5))#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(2)} -pin  "reg(shift_reg(5))#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(3)} -pin  "reg(shift_reg(5))#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(4)} -pin  "reg(shift_reg(5))#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(5)} -pin  "reg(shift_reg(5))#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(6)} -pin  "reg(shift_reg(5))#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(7)} -pin  "reg(shift_reg(5))#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(8)} -pin  "reg(shift_reg(5))#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(9)} -pin  "reg(shift_reg(5))#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(10)} -pin  "reg(shift_reg(5))#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(11)} -pin  "reg(shift_reg(5))#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(12)} -pin  "reg(shift_reg(5))#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(13)} -pin  "reg(shift_reg(5))#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(14)} -pin  "reg(shift_reg(5))#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(15)} -pin  "reg(shift_reg(5))#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(16)} -pin  "reg(shift_reg(5))#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(17)} -pin  "reg(shift_reg(5))#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(18)} -pin  "reg(shift_reg(5))#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(19)} -pin  "reg(shift_reg(5))#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(20)} -pin  "reg(shift_reg(5))#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(21)} -pin  "reg(shift_reg(5))#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(22)} -pin  "reg(shift_reg(5))#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(23)} -pin  "reg(shift_reg(5))#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(24)} -pin  "reg(shift_reg(5))#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(25)} -pin  "reg(shift_reg(5))#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(26)} -pin  "reg(shift_reg(5))#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(27)} -pin  "reg(shift_reg(5))#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(28)} -pin  "reg(shift_reg(5))#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(29)} -pin  "reg(shift_reg(5))#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(30)} -pin  "reg(shift_reg(5))#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load net {shift_reg(5).sva#1(31)} -pin  "reg(shift_reg(5))#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).sva#1}
load inst "or#12" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-218 -attr oid 215 -attr @path {/fir1/fir1:core/or#12} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {or.dcpl#6} -pin  "or#12" {A0(0)} -attr @path {/fir1/fir1:core/or.dcpl#6}
load net {or.dcpl#3} -pin  "or#12" {A1(0)} -attr @path {/fir1/fir1:core/or.dcpl#3}
load net {or#12.itm} -pin  "or#12" {Z(0)} -attr @path {/fir1/fir1:core/or#12.itm}
load inst "and#112" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-219 -attr oid 216 -attr @path {/fir1/fir1:core/and#112} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {or#12.itm} -pin  "and#112" {A0(0)} -attr @path {/fir1/fir1:core/or#12.itm}
load net {fsm_output(1)} -pin  "and#112" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#13.itm}
load net {and#112.itm} -pin  "and#112" {Z(0)} -attr @path {/fir1/fir1:core/and#112.itm}
load inst "for:for:mux#5" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-220 -attr oid 217 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:for:mux#5" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:for:mux#5" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:for:mux#5" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:for:mux#5" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:for:mux#5" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:for:mux#5" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:for:mux#5" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:for:mux#5" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:for:mux#5" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:for:mux#5" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:for:mux#5" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:for:mux#5" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:for:mux#5" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:for:mux#5" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:for:mux#5" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:for:mux#5" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:for:mux#5" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:for:mux#5" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:for:mux#5" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:for:mux#5" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:for:mux#5" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:for:mux#5" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:for:mux#5" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:for:mux#5" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:for:mux#5" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:for:mux#5" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:for:mux#5" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:for:mux#5" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:for:mux#5" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:for:mux#5" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:for:mux#5" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:for:mux#5" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {shift_reg(4).lpi#2(0)} -pin  "for:for:mux#5" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(1)} -pin  "for:for:mux#5" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(2)} -pin  "for:for:mux#5" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(3)} -pin  "for:for:mux#5" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(4)} -pin  "for:for:mux#5" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(5)} -pin  "for:for:mux#5" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(6)} -pin  "for:for:mux#5" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(7)} -pin  "for:for:mux#5" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(8)} -pin  "for:for:mux#5" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(9)} -pin  "for:for:mux#5" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(10)} -pin  "for:for:mux#5" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(11)} -pin  "for:for:mux#5" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(12)} -pin  "for:for:mux#5" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(13)} -pin  "for:for:mux#5" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(14)} -pin  "for:for:mux#5" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(15)} -pin  "for:for:mux#5" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(16)} -pin  "for:for:mux#5" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(17)} -pin  "for:for:mux#5" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(18)} -pin  "for:for:mux#5" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(19)} -pin  "for:for:mux#5" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(20)} -pin  "for:for:mux#5" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(21)} -pin  "for:for:mux#5" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(22)} -pin  "for:for:mux#5" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(23)} -pin  "for:for:mux#5" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(24)} -pin  "for:for:mux#5" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(25)} -pin  "for:for:mux#5" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(26)} -pin  "for:for:mux#5" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(27)} -pin  "for:for:mux#5" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(28)} -pin  "for:for:mux#5" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(29)} -pin  "for:for:mux#5" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(30)} -pin  "for:for:mux#5" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(31)} -pin  "for:for:mux#5" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {and#112.itm} -pin  "for:for:mux#5" {S(0)} -attr @path {/fir1/fir1:core/and#112.itm}
load net {for:for:mux#5.itm(0)} -pin  "for:for:mux#5" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(1)} -pin  "for:for:mux#5" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(2)} -pin  "for:for:mux#5" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(3)} -pin  "for:for:mux#5" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(4)} -pin  "for:for:mux#5" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(5)} -pin  "for:for:mux#5" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(6)} -pin  "for:for:mux#5" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(7)} -pin  "for:for:mux#5" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(8)} -pin  "for:for:mux#5" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(9)} -pin  "for:for:mux#5" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(10)} -pin  "for:for:mux#5" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(11)} -pin  "for:for:mux#5" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(12)} -pin  "for:for:mux#5" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(13)} -pin  "for:for:mux#5" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(14)} -pin  "for:for:mux#5" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(15)} -pin  "for:for:mux#5" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(16)} -pin  "for:for:mux#5" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(17)} -pin  "for:for:mux#5" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(18)} -pin  "for:for:mux#5" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(19)} -pin  "for:for:mux#5" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(20)} -pin  "for:for:mux#5" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(21)} -pin  "for:for:mux#5" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(22)} -pin  "for:for:mux#5" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(23)} -pin  "for:for:mux#5" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(24)} -pin  "for:for:mux#5" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(25)} -pin  "for:for:mux#5" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(26)} -pin  "for:for:mux#5" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(27)} -pin  "for:for:mux#5" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(28)} -pin  "for:for:mux#5" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(29)} -pin  "for:for:mux#5" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(30)} -pin  "for:for:mux#5" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(31)} -pin  "for:for:mux#5" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load inst "reg(shift_reg(4))#2" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-221 -attr oid 218 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(4))#2} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {for:for:mux#5.itm(0)} -pin  "reg(shift_reg(4))#2" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(1)} -pin  "reg(shift_reg(4))#2" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(2)} -pin  "reg(shift_reg(4))#2" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(3)} -pin  "reg(shift_reg(4))#2" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(4)} -pin  "reg(shift_reg(4))#2" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(5)} -pin  "reg(shift_reg(4))#2" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(6)} -pin  "reg(shift_reg(4))#2" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(7)} -pin  "reg(shift_reg(4))#2" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(8)} -pin  "reg(shift_reg(4))#2" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(9)} -pin  "reg(shift_reg(4))#2" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(10)} -pin  "reg(shift_reg(4))#2" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(11)} -pin  "reg(shift_reg(4))#2" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(12)} -pin  "reg(shift_reg(4))#2" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(13)} -pin  "reg(shift_reg(4))#2" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(14)} -pin  "reg(shift_reg(4))#2" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(15)} -pin  "reg(shift_reg(4))#2" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(16)} -pin  "reg(shift_reg(4))#2" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(17)} -pin  "reg(shift_reg(4))#2" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(18)} -pin  "reg(shift_reg(4))#2" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(19)} -pin  "reg(shift_reg(4))#2" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(20)} -pin  "reg(shift_reg(4))#2" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(21)} -pin  "reg(shift_reg(4))#2" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(22)} -pin  "reg(shift_reg(4))#2" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(23)} -pin  "reg(shift_reg(4))#2" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(24)} -pin  "reg(shift_reg(4))#2" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(25)} -pin  "reg(shift_reg(4))#2" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(26)} -pin  "reg(shift_reg(4))#2" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(27)} -pin  "reg(shift_reg(4))#2" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(28)} -pin  "reg(shift_reg(4))#2" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(29)} -pin  "reg(shift_reg(4))#2" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(30)} -pin  "reg(shift_reg(4))#2" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {for:for:mux#5.itm(31)} -pin  "reg(shift_reg(4))#2" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#5.itm}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(4))#2" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(4))#2" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-222 -attr oid 219 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(shift_reg(4))#2" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#22.itm}
load net {rst} -pin  "reg(shift_reg(4))#2" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(4).sva#1(0)} -pin  "reg(shift_reg(4))#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(1)} -pin  "reg(shift_reg(4))#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(2)} -pin  "reg(shift_reg(4))#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(3)} -pin  "reg(shift_reg(4))#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(4)} -pin  "reg(shift_reg(4))#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(5)} -pin  "reg(shift_reg(4))#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(6)} -pin  "reg(shift_reg(4))#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(7)} -pin  "reg(shift_reg(4))#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(8)} -pin  "reg(shift_reg(4))#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(9)} -pin  "reg(shift_reg(4))#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(10)} -pin  "reg(shift_reg(4))#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(11)} -pin  "reg(shift_reg(4))#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(12)} -pin  "reg(shift_reg(4))#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(13)} -pin  "reg(shift_reg(4))#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(14)} -pin  "reg(shift_reg(4))#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(15)} -pin  "reg(shift_reg(4))#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(16)} -pin  "reg(shift_reg(4))#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(17)} -pin  "reg(shift_reg(4))#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(18)} -pin  "reg(shift_reg(4))#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(19)} -pin  "reg(shift_reg(4))#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(20)} -pin  "reg(shift_reg(4))#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(21)} -pin  "reg(shift_reg(4))#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(22)} -pin  "reg(shift_reg(4))#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(23)} -pin  "reg(shift_reg(4))#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(24)} -pin  "reg(shift_reg(4))#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(25)} -pin  "reg(shift_reg(4))#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(26)} -pin  "reg(shift_reg(4))#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(27)} -pin  "reg(shift_reg(4))#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(28)} -pin  "reg(shift_reg(4))#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(29)} -pin  "reg(shift_reg(4))#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(30)} -pin  "reg(shift_reg(4))#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load net {shift_reg(4).sva#1(31)} -pin  "reg(shift_reg(4))#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).sva#1}
load inst "or#14" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-223 -attr oid 220 -attr @path {/fir1/fir1:core/or#14} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {or.dcpl#12} -pin  "or#14" {A0(0)} -attr @path {/fir1/fir1:core/or.dcpl#12}
load net {or.dcpl#5} -pin  "or#14" {A1(0)} -attr @path {/fir1/fir1:core/or.dcpl#5}
load net {or#14.itm} -pin  "or#14" {Z(0)} -attr @path {/fir1/fir1:core/or#14.itm}
load inst "and#118" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-224 -attr oid 221 -attr @path {/fir1/fir1:core/and#118} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {or#14.itm} -pin  "and#118" {A0(0)} -attr @path {/fir1/fir1:core/or#14.itm}
load net {fsm_output(1)} -pin  "and#118" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#15.itm}
load net {and#118.itm} -pin  "and#118" {Z(0)} -attr @path {/fir1/fir1:core/and#118.itm}
load inst "for:for:mux#6" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-225 -attr oid 222 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:for:mux#6" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:for:mux#6" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:for:mux#6" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:for:mux#6" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:for:mux#6" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:for:mux#6" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:for:mux#6" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:for:mux#6" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:for:mux#6" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:for:mux#6" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:for:mux#6" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:for:mux#6" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:for:mux#6" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:for:mux#6" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:for:mux#6" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:for:mux#6" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:for:mux#6" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:for:mux#6" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:for:mux#6" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:for:mux#6" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:for:mux#6" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:for:mux#6" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:for:mux#6" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:for:mux#6" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:for:mux#6" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:for:mux#6" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:for:mux#6" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:for:mux#6" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:for:mux#6" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:for:mux#6" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:for:mux#6" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:for:mux#6" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {shift_reg(3).lpi#2(0)} -pin  "for:for:mux#6" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(1)} -pin  "for:for:mux#6" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(2)} -pin  "for:for:mux#6" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(3)} -pin  "for:for:mux#6" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(4)} -pin  "for:for:mux#6" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(5)} -pin  "for:for:mux#6" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(6)} -pin  "for:for:mux#6" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(7)} -pin  "for:for:mux#6" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(8)} -pin  "for:for:mux#6" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(9)} -pin  "for:for:mux#6" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(10)} -pin  "for:for:mux#6" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(11)} -pin  "for:for:mux#6" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(12)} -pin  "for:for:mux#6" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(13)} -pin  "for:for:mux#6" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(14)} -pin  "for:for:mux#6" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(15)} -pin  "for:for:mux#6" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(16)} -pin  "for:for:mux#6" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(17)} -pin  "for:for:mux#6" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(18)} -pin  "for:for:mux#6" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(19)} -pin  "for:for:mux#6" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(20)} -pin  "for:for:mux#6" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(21)} -pin  "for:for:mux#6" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(22)} -pin  "for:for:mux#6" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(23)} -pin  "for:for:mux#6" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(24)} -pin  "for:for:mux#6" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(25)} -pin  "for:for:mux#6" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(26)} -pin  "for:for:mux#6" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(27)} -pin  "for:for:mux#6" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(28)} -pin  "for:for:mux#6" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(29)} -pin  "for:for:mux#6" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(30)} -pin  "for:for:mux#6" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(31)} -pin  "for:for:mux#6" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {and#118.itm} -pin  "for:for:mux#6" {S(0)} -attr @path {/fir1/fir1:core/and#118.itm}
load net {for:for:mux#6.itm(0)} -pin  "for:for:mux#6" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(1)} -pin  "for:for:mux#6" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(2)} -pin  "for:for:mux#6" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(3)} -pin  "for:for:mux#6" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(4)} -pin  "for:for:mux#6" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(5)} -pin  "for:for:mux#6" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(6)} -pin  "for:for:mux#6" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(7)} -pin  "for:for:mux#6" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(8)} -pin  "for:for:mux#6" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(9)} -pin  "for:for:mux#6" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(10)} -pin  "for:for:mux#6" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(11)} -pin  "for:for:mux#6" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(12)} -pin  "for:for:mux#6" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(13)} -pin  "for:for:mux#6" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(14)} -pin  "for:for:mux#6" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(15)} -pin  "for:for:mux#6" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(16)} -pin  "for:for:mux#6" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(17)} -pin  "for:for:mux#6" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(18)} -pin  "for:for:mux#6" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(19)} -pin  "for:for:mux#6" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(20)} -pin  "for:for:mux#6" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(21)} -pin  "for:for:mux#6" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(22)} -pin  "for:for:mux#6" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(23)} -pin  "for:for:mux#6" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(24)} -pin  "for:for:mux#6" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(25)} -pin  "for:for:mux#6" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(26)} -pin  "for:for:mux#6" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(27)} -pin  "for:for:mux#6" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(28)} -pin  "for:for:mux#6" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(29)} -pin  "for:for:mux#6" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(30)} -pin  "for:for:mux#6" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(31)} -pin  "for:for:mux#6" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load inst "reg(shift_reg(3))#2" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-226 -attr oid 223 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(3))#2} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {for:for:mux#6.itm(0)} -pin  "reg(shift_reg(3))#2" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(1)} -pin  "reg(shift_reg(3))#2" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(2)} -pin  "reg(shift_reg(3))#2" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(3)} -pin  "reg(shift_reg(3))#2" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(4)} -pin  "reg(shift_reg(3))#2" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(5)} -pin  "reg(shift_reg(3))#2" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(6)} -pin  "reg(shift_reg(3))#2" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(7)} -pin  "reg(shift_reg(3))#2" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(8)} -pin  "reg(shift_reg(3))#2" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(9)} -pin  "reg(shift_reg(3))#2" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(10)} -pin  "reg(shift_reg(3))#2" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(11)} -pin  "reg(shift_reg(3))#2" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(12)} -pin  "reg(shift_reg(3))#2" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(13)} -pin  "reg(shift_reg(3))#2" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(14)} -pin  "reg(shift_reg(3))#2" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(15)} -pin  "reg(shift_reg(3))#2" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(16)} -pin  "reg(shift_reg(3))#2" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(17)} -pin  "reg(shift_reg(3))#2" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(18)} -pin  "reg(shift_reg(3))#2" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(19)} -pin  "reg(shift_reg(3))#2" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(20)} -pin  "reg(shift_reg(3))#2" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(21)} -pin  "reg(shift_reg(3))#2" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(22)} -pin  "reg(shift_reg(3))#2" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(23)} -pin  "reg(shift_reg(3))#2" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(24)} -pin  "reg(shift_reg(3))#2" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(25)} -pin  "reg(shift_reg(3))#2" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(26)} -pin  "reg(shift_reg(3))#2" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(27)} -pin  "reg(shift_reg(3))#2" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(28)} -pin  "reg(shift_reg(3))#2" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(29)} -pin  "reg(shift_reg(3))#2" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(30)} -pin  "reg(shift_reg(3))#2" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {for:for:mux#6.itm(31)} -pin  "reg(shift_reg(3))#2" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#6.itm}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(3))#2" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(3))#2" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-227 -attr oid 224 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(shift_reg(3))#2" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#21.itm}
load net {rst} -pin  "reg(shift_reg(3))#2" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(3).sva#1(0)} -pin  "reg(shift_reg(3))#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(1)} -pin  "reg(shift_reg(3))#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(2)} -pin  "reg(shift_reg(3))#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(3)} -pin  "reg(shift_reg(3))#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(4)} -pin  "reg(shift_reg(3))#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(5)} -pin  "reg(shift_reg(3))#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(6)} -pin  "reg(shift_reg(3))#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(7)} -pin  "reg(shift_reg(3))#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(8)} -pin  "reg(shift_reg(3))#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(9)} -pin  "reg(shift_reg(3))#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(10)} -pin  "reg(shift_reg(3))#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(11)} -pin  "reg(shift_reg(3))#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(12)} -pin  "reg(shift_reg(3))#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(13)} -pin  "reg(shift_reg(3))#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(14)} -pin  "reg(shift_reg(3))#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(15)} -pin  "reg(shift_reg(3))#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(16)} -pin  "reg(shift_reg(3))#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(17)} -pin  "reg(shift_reg(3))#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(18)} -pin  "reg(shift_reg(3))#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(19)} -pin  "reg(shift_reg(3))#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(20)} -pin  "reg(shift_reg(3))#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(21)} -pin  "reg(shift_reg(3))#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(22)} -pin  "reg(shift_reg(3))#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(23)} -pin  "reg(shift_reg(3))#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(24)} -pin  "reg(shift_reg(3))#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(25)} -pin  "reg(shift_reg(3))#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(26)} -pin  "reg(shift_reg(3))#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(27)} -pin  "reg(shift_reg(3))#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(28)} -pin  "reg(shift_reg(3))#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(29)} -pin  "reg(shift_reg(3))#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(30)} -pin  "reg(shift_reg(3))#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load net {shift_reg(3).sva#1(31)} -pin  "reg(shift_reg(3))#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).sva#1}
load inst "or#15" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-228 -attr oid 225 -attr @path {/fir1/fir1:core/or#15} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {or.dcpl#12} -pin  "or#15" {A0(0)} -attr @path {/fir1/fir1:core/or.dcpl#12}
load net {or.dcpl#8} -pin  "or#15" {A1(0)} -attr @path {/fir1/fir1:core/or.dcpl#8}
load net {or#15.itm} -pin  "or#15" {Z(0)} -attr @path {/fir1/fir1:core/or#15.itm}
load inst "and#124" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-229 -attr oid 226 -attr @path {/fir1/fir1:core/and#124} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {or#15.itm} -pin  "and#124" {A0(0)} -attr @path {/fir1/fir1:core/or#15.itm}
load net {fsm_output(1)} -pin  "and#124" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#17.itm}
load net {and#124.itm} -pin  "and#124" {Z(0)} -attr @path {/fir1/fir1:core/and#124.itm}
load inst "for:for:mux#7" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-230 -attr oid 227 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:for:mux#7" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:for:mux#7" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:for:mux#7" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:for:mux#7" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:for:mux#7" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:for:mux#7" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:for:mux#7" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:for:mux#7" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:for:mux#7" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:for:mux#7" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:for:mux#7" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:for:mux#7" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:for:mux#7" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:for:mux#7" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:for:mux#7" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:for:mux#7" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:for:mux#7" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:for:mux#7" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:for:mux#7" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:for:mux#7" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:for:mux#7" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:for:mux#7" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:for:mux#7" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:for:mux#7" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:for:mux#7" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:for:mux#7" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:for:mux#7" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:for:mux#7" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:for:mux#7" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:for:mux#7" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:for:mux#7" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:for:mux#7" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {shift_reg(2).lpi#2(0)} -pin  "for:for:mux#7" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(1)} -pin  "for:for:mux#7" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(2)} -pin  "for:for:mux#7" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(3)} -pin  "for:for:mux#7" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(4)} -pin  "for:for:mux#7" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(5)} -pin  "for:for:mux#7" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(6)} -pin  "for:for:mux#7" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(7)} -pin  "for:for:mux#7" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(8)} -pin  "for:for:mux#7" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(9)} -pin  "for:for:mux#7" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(10)} -pin  "for:for:mux#7" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(11)} -pin  "for:for:mux#7" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(12)} -pin  "for:for:mux#7" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(13)} -pin  "for:for:mux#7" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(14)} -pin  "for:for:mux#7" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(15)} -pin  "for:for:mux#7" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(16)} -pin  "for:for:mux#7" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(17)} -pin  "for:for:mux#7" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(18)} -pin  "for:for:mux#7" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(19)} -pin  "for:for:mux#7" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(20)} -pin  "for:for:mux#7" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(21)} -pin  "for:for:mux#7" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(22)} -pin  "for:for:mux#7" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(23)} -pin  "for:for:mux#7" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(24)} -pin  "for:for:mux#7" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(25)} -pin  "for:for:mux#7" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(26)} -pin  "for:for:mux#7" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(27)} -pin  "for:for:mux#7" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(28)} -pin  "for:for:mux#7" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(29)} -pin  "for:for:mux#7" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(30)} -pin  "for:for:mux#7" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(31)} -pin  "for:for:mux#7" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {and#124.itm} -pin  "for:for:mux#7" {S(0)} -attr @path {/fir1/fir1:core/and#124.itm}
load net {for:for:mux#7.itm(0)} -pin  "for:for:mux#7" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(1)} -pin  "for:for:mux#7" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(2)} -pin  "for:for:mux#7" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(3)} -pin  "for:for:mux#7" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(4)} -pin  "for:for:mux#7" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(5)} -pin  "for:for:mux#7" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(6)} -pin  "for:for:mux#7" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(7)} -pin  "for:for:mux#7" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(8)} -pin  "for:for:mux#7" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(9)} -pin  "for:for:mux#7" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(10)} -pin  "for:for:mux#7" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(11)} -pin  "for:for:mux#7" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(12)} -pin  "for:for:mux#7" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(13)} -pin  "for:for:mux#7" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(14)} -pin  "for:for:mux#7" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(15)} -pin  "for:for:mux#7" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(16)} -pin  "for:for:mux#7" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(17)} -pin  "for:for:mux#7" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(18)} -pin  "for:for:mux#7" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(19)} -pin  "for:for:mux#7" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(20)} -pin  "for:for:mux#7" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(21)} -pin  "for:for:mux#7" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(22)} -pin  "for:for:mux#7" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(23)} -pin  "for:for:mux#7" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(24)} -pin  "for:for:mux#7" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(25)} -pin  "for:for:mux#7" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(26)} -pin  "for:for:mux#7" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(27)} -pin  "for:for:mux#7" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(28)} -pin  "for:for:mux#7" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(29)} -pin  "for:for:mux#7" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(30)} -pin  "for:for:mux#7" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(31)} -pin  "for:for:mux#7" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load inst "reg(shift_reg(2))#2" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-231 -attr oid 228 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(2))#2} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {for:for:mux#7.itm(0)} -pin  "reg(shift_reg(2))#2" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(1)} -pin  "reg(shift_reg(2))#2" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(2)} -pin  "reg(shift_reg(2))#2" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(3)} -pin  "reg(shift_reg(2))#2" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(4)} -pin  "reg(shift_reg(2))#2" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(5)} -pin  "reg(shift_reg(2))#2" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(6)} -pin  "reg(shift_reg(2))#2" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(7)} -pin  "reg(shift_reg(2))#2" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(8)} -pin  "reg(shift_reg(2))#2" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(9)} -pin  "reg(shift_reg(2))#2" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(10)} -pin  "reg(shift_reg(2))#2" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(11)} -pin  "reg(shift_reg(2))#2" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(12)} -pin  "reg(shift_reg(2))#2" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(13)} -pin  "reg(shift_reg(2))#2" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(14)} -pin  "reg(shift_reg(2))#2" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(15)} -pin  "reg(shift_reg(2))#2" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(16)} -pin  "reg(shift_reg(2))#2" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(17)} -pin  "reg(shift_reg(2))#2" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(18)} -pin  "reg(shift_reg(2))#2" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(19)} -pin  "reg(shift_reg(2))#2" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(20)} -pin  "reg(shift_reg(2))#2" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(21)} -pin  "reg(shift_reg(2))#2" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(22)} -pin  "reg(shift_reg(2))#2" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(23)} -pin  "reg(shift_reg(2))#2" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(24)} -pin  "reg(shift_reg(2))#2" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(25)} -pin  "reg(shift_reg(2))#2" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(26)} -pin  "reg(shift_reg(2))#2" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(27)} -pin  "reg(shift_reg(2))#2" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(28)} -pin  "reg(shift_reg(2))#2" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(29)} -pin  "reg(shift_reg(2))#2" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(30)} -pin  "reg(shift_reg(2))#2" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {for:for:mux#7.itm(31)} -pin  "reg(shift_reg(2))#2" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#7.itm}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(2))#2" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(2))#2" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-232 -attr oid 229 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(shift_reg(2))#2" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#20.itm}
load net {rst} -pin  "reg(shift_reg(2))#2" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(2).sva#1(0)} -pin  "reg(shift_reg(2))#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(1)} -pin  "reg(shift_reg(2))#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(2)} -pin  "reg(shift_reg(2))#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(3)} -pin  "reg(shift_reg(2))#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(4)} -pin  "reg(shift_reg(2))#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(5)} -pin  "reg(shift_reg(2))#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(6)} -pin  "reg(shift_reg(2))#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(7)} -pin  "reg(shift_reg(2))#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(8)} -pin  "reg(shift_reg(2))#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(9)} -pin  "reg(shift_reg(2))#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(10)} -pin  "reg(shift_reg(2))#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(11)} -pin  "reg(shift_reg(2))#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(12)} -pin  "reg(shift_reg(2))#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(13)} -pin  "reg(shift_reg(2))#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(14)} -pin  "reg(shift_reg(2))#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(15)} -pin  "reg(shift_reg(2))#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(16)} -pin  "reg(shift_reg(2))#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(17)} -pin  "reg(shift_reg(2))#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(18)} -pin  "reg(shift_reg(2))#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(19)} -pin  "reg(shift_reg(2))#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(20)} -pin  "reg(shift_reg(2))#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(21)} -pin  "reg(shift_reg(2))#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(22)} -pin  "reg(shift_reg(2))#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(23)} -pin  "reg(shift_reg(2))#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(24)} -pin  "reg(shift_reg(2))#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(25)} -pin  "reg(shift_reg(2))#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(26)} -pin  "reg(shift_reg(2))#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(27)} -pin  "reg(shift_reg(2))#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(28)} -pin  "reg(shift_reg(2))#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(29)} -pin  "reg(shift_reg(2))#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(30)} -pin  "reg(shift_reg(2))#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load net {shift_reg(2).sva#1(31)} -pin  "reg(shift_reg(2))#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).sva#1}
load inst "or#16" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-233 -attr oid 230 -attr @path {/fir1/fir1:core/or#16} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {or.dcpl#12} -pin  "or#16" {A0(0)} -attr @path {/fir1/fir1:core/or.dcpl#12}
load net {or.dcpl} -pin  "or#16" {A1(0)} -attr @path {/fir1/fir1:core/or.dcpl}
load net {or#16.itm} -pin  "or#16" {Z(0)} -attr @path {/fir1/fir1:core/or#16.itm}
load inst "and#130" "and(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-234 -attr oid 231 -attr @path {/fir1/fir1:core/and#130} -attr area 1.110590 -attr delay 0.023999 -attr qmod "nangate-45nm_beh.mgc_and(1,2,1)"
load net {or#16.itm} -pin  "and#130" {A0(0)} -attr @path {/fir1/fir1:core/or#16.itm}
load net {fsm_output(1)} -pin  "and#130" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1).itm}
load net {and#130.itm} -pin  "and#130" {Z(0)} -attr @path {/fir1/fir1:core/and#130.itm}
load inst "for:for:mux#8" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-235 -attr oid 232 -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:for:mux#8" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:for:mux#8" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:for:mux#8" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:for:mux#8" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:for:mux#8" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:for:mux#8" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:for:mux#8" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:for:mux#8" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:for:mux#8" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:for:mux#8" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:for:mux#8" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:for:mux#8" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:for:mux#8" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:for:mux#8" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:for:mux#8" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:for:mux#8" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:for:mux#8" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:for:mux#8" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:for:mux#8" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:for:mux#8" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:for:mux#8" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:for:mux#8" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:for:mux#8" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:for:mux#8" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:for:mux#8" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:for:mux#8" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:for:mux#8" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:for:mux#8" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:for:mux#8" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:for:mux#8" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:for:mux#8" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:for:mux#8" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {shift_reg(1).lpi#2(0)} -pin  "for:for:mux#8" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(1)} -pin  "for:for:mux#8" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(2)} -pin  "for:for:mux#8" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(3)} -pin  "for:for:mux#8" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(4)} -pin  "for:for:mux#8" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(5)} -pin  "for:for:mux#8" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(6)} -pin  "for:for:mux#8" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(7)} -pin  "for:for:mux#8" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(8)} -pin  "for:for:mux#8" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(9)} -pin  "for:for:mux#8" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(10)} -pin  "for:for:mux#8" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(11)} -pin  "for:for:mux#8" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(12)} -pin  "for:for:mux#8" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(13)} -pin  "for:for:mux#8" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(14)} -pin  "for:for:mux#8" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(15)} -pin  "for:for:mux#8" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(16)} -pin  "for:for:mux#8" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(17)} -pin  "for:for:mux#8" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(18)} -pin  "for:for:mux#8" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(19)} -pin  "for:for:mux#8" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(20)} -pin  "for:for:mux#8" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(21)} -pin  "for:for:mux#8" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(22)} -pin  "for:for:mux#8" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(23)} -pin  "for:for:mux#8" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(24)} -pin  "for:for:mux#8" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(25)} -pin  "for:for:mux#8" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(26)} -pin  "for:for:mux#8" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(27)} -pin  "for:for:mux#8" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(28)} -pin  "for:for:mux#8" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(29)} -pin  "for:for:mux#8" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(30)} -pin  "for:for:mux#8" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(31)} -pin  "for:for:mux#8" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {and#130.itm} -pin  "for:for:mux#8" {S(0)} -attr @path {/fir1/fir1:core/and#130.itm}
load net {for:for:mux#8.itm(0)} -pin  "for:for:mux#8" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(1)} -pin  "for:for:mux#8" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(2)} -pin  "for:for:mux#8" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(3)} -pin  "for:for:mux#8" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(4)} -pin  "for:for:mux#8" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(5)} -pin  "for:for:mux#8" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(6)} -pin  "for:for:mux#8" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(7)} -pin  "for:for:mux#8" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(8)} -pin  "for:for:mux#8" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(9)} -pin  "for:for:mux#8" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(10)} -pin  "for:for:mux#8" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(11)} -pin  "for:for:mux#8" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(12)} -pin  "for:for:mux#8" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(13)} -pin  "for:for:mux#8" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(14)} -pin  "for:for:mux#8" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(15)} -pin  "for:for:mux#8" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(16)} -pin  "for:for:mux#8" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(17)} -pin  "for:for:mux#8" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(18)} -pin  "for:for:mux#8" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(19)} -pin  "for:for:mux#8" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(20)} -pin  "for:for:mux#8" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(21)} -pin  "for:for:mux#8" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(22)} -pin  "for:for:mux#8" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(23)} -pin  "for:for:mux#8" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(24)} -pin  "for:for:mux#8" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(25)} -pin  "for:for:mux#8" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(26)} -pin  "for:for:mux#8" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(27)} -pin  "for:for:mux#8" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(28)} -pin  "for:for:mux#8" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(29)} -pin  "for:for:mux#8" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(30)} -pin  "for:for:mux#8" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(31)} -pin  "for:for:mux#8" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load inst "reg(shift_reg(1))#2" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-236 -attr oid 233 -attr vt d -attr @path {/fir1/fir1:core/reg(shift_reg(1))#2} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {for:for:mux#8.itm(0)} -pin  "reg(shift_reg(1))#2" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(1)} -pin  "reg(shift_reg(1))#2" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(2)} -pin  "reg(shift_reg(1))#2" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(3)} -pin  "reg(shift_reg(1))#2" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(4)} -pin  "reg(shift_reg(1))#2" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(5)} -pin  "reg(shift_reg(1))#2" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(6)} -pin  "reg(shift_reg(1))#2" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(7)} -pin  "reg(shift_reg(1))#2" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(8)} -pin  "reg(shift_reg(1))#2" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(9)} -pin  "reg(shift_reg(1))#2" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(10)} -pin  "reg(shift_reg(1))#2" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(11)} -pin  "reg(shift_reg(1))#2" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(12)} -pin  "reg(shift_reg(1))#2" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(13)} -pin  "reg(shift_reg(1))#2" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(14)} -pin  "reg(shift_reg(1))#2" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(15)} -pin  "reg(shift_reg(1))#2" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(16)} -pin  "reg(shift_reg(1))#2" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(17)} -pin  "reg(shift_reg(1))#2" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(18)} -pin  "reg(shift_reg(1))#2" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(19)} -pin  "reg(shift_reg(1))#2" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(20)} -pin  "reg(shift_reg(1))#2" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(21)} -pin  "reg(shift_reg(1))#2" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(22)} -pin  "reg(shift_reg(1))#2" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(23)} -pin  "reg(shift_reg(1))#2" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(24)} -pin  "reg(shift_reg(1))#2" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(25)} -pin  "reg(shift_reg(1))#2" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(26)} -pin  "reg(shift_reg(1))#2" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(27)} -pin  "reg(shift_reg(1))#2" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(28)} -pin  "reg(shift_reg(1))#2" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(29)} -pin  "reg(shift_reg(1))#2" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(30)} -pin  "reg(shift_reg(1))#2" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {for:for:mux#8.itm(31)} -pin  "reg(shift_reg(1))#2" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:mux#8.itm}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(shift_reg(1))#2" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(shift_reg(1))#2" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-237 -attr oid 234 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(1)} -pin  "reg(shift_reg(1))#2" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(1)#19.itm}
load net {rst} -pin  "reg(shift_reg(1))#2" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {shift_reg(1).sva#1(0)} -pin  "reg(shift_reg(1))#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(1)} -pin  "reg(shift_reg(1))#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(2)} -pin  "reg(shift_reg(1))#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(3)} -pin  "reg(shift_reg(1))#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(4)} -pin  "reg(shift_reg(1))#2" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(5)} -pin  "reg(shift_reg(1))#2" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(6)} -pin  "reg(shift_reg(1))#2" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(7)} -pin  "reg(shift_reg(1))#2" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(8)} -pin  "reg(shift_reg(1))#2" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(9)} -pin  "reg(shift_reg(1))#2" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(10)} -pin  "reg(shift_reg(1))#2" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(11)} -pin  "reg(shift_reg(1))#2" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(12)} -pin  "reg(shift_reg(1))#2" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(13)} -pin  "reg(shift_reg(1))#2" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(14)} -pin  "reg(shift_reg(1))#2" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(15)} -pin  "reg(shift_reg(1))#2" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(16)} -pin  "reg(shift_reg(1))#2" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(17)} -pin  "reg(shift_reg(1))#2" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(18)} -pin  "reg(shift_reg(1))#2" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(19)} -pin  "reg(shift_reg(1))#2" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(20)} -pin  "reg(shift_reg(1))#2" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(21)} -pin  "reg(shift_reg(1))#2" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(22)} -pin  "reg(shift_reg(1))#2" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(23)} -pin  "reg(shift_reg(1))#2" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(24)} -pin  "reg(shift_reg(1))#2" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(25)} -pin  "reg(shift_reg(1))#2" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(26)} -pin  "reg(shift_reg(1))#2" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(27)} -pin  "reg(shift_reg(1))#2" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(28)} -pin  "reg(shift_reg(1))#2" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(29)} -pin  "reg(shift_reg(1))#2" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(30)} -pin  "reg(shift_reg(1))#2" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load net {shift_reg(1).sva#1(31)} -pin  "reg(shift_reg(1))#2" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).sva#1}
load inst "reg(for:mul)" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-238 -attr oid 235 -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul)} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,0,0,4)"
load net {z.out#1(0)} -pin  "reg(for:mul)" {D(0)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(1)} -pin  "reg(for:mul)" {D(1)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(2)} -pin  "reg(for:mul)" {D(2)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(3)} -pin  "reg(for:mul)" {D(3)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(4)} -pin  "reg(for:mul)" {D(4)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(5)} -pin  "reg(for:mul)" {D(5)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(6)} -pin  "reg(for:mul)" {D(6)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(7)} -pin  "reg(for:mul)" {D(7)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(8)} -pin  "reg(for:mul)" {D(8)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(9)} -pin  "reg(for:mul)" {D(9)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(10)} -pin  "reg(for:mul)" {D(10)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(11)} -pin  "reg(for:mul)" {D(11)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(12)} -pin  "reg(for:mul)" {D(12)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(13)} -pin  "reg(for:mul)" {D(13)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(14)} -pin  "reg(for:mul)" {D(14)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(15)} -pin  "reg(for:mul)" {D(15)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(16)} -pin  "reg(for:mul)" {D(16)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(17)} -pin  "reg(for:mul)" {D(17)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(18)} -pin  "reg(for:mul)" {D(18)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(19)} -pin  "reg(for:mul)" {D(19)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(20)} -pin  "reg(for:mul)" {D(20)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(21)} -pin  "reg(for:mul)" {D(21)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(22)} -pin  "reg(for:mul)" {D(22)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(23)} -pin  "reg(for:mul)" {D(23)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(24)} -pin  "reg(for:mul)" {D(24)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(25)} -pin  "reg(for:mul)" {D(25)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(26)} -pin  "reg(for:mul)" {D(26)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(27)} -pin  "reg(for:mul)" {D(27)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(28)} -pin  "reg(for:mul)" {D(28)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(29)} -pin  "reg(for:mul)" {D(29)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(30)} -pin  "reg(for:mul)" {D(30)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {z.out#1(31)} -pin  "reg(for:mul)" {D(31)} -attr vt d -attr @path {/fir1/fir1:core/z.out#1}
load net {GND} -pin  "reg(for:mul)" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(for:mul)" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(for:mul)" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-239 -attr oid 236 -attr @path {/fir1/fir1:core/clk}
load net {rst} -pin  "reg(for:mul)" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {reg(for:mul).cse(0)} -pin  "reg(for:mul)" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(1)} -pin  "reg(for:mul)" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(2)} -pin  "reg(for:mul)" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(3)} -pin  "reg(for:mul)" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(4)} -pin  "reg(for:mul)" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(5)} -pin  "reg(for:mul)" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(6)} -pin  "reg(for:mul)" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(7)} -pin  "reg(for:mul)" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(8)} -pin  "reg(for:mul)" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(9)} -pin  "reg(for:mul)" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(10)} -pin  "reg(for:mul)" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(11)} -pin  "reg(for:mul)" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(12)} -pin  "reg(for:mul)" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(13)} -pin  "reg(for:mul)" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(14)} -pin  "reg(for:mul)" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(15)} -pin  "reg(for:mul)" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(16)} -pin  "reg(for:mul)" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(17)} -pin  "reg(for:mul)" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(18)} -pin  "reg(for:mul)" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(19)} -pin  "reg(for:mul)" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(20)} -pin  "reg(for:mul)" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(21)} -pin  "reg(for:mul)" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(22)} -pin  "reg(for:mul)" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(23)} -pin  "reg(for:mul)" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(24)} -pin  "reg(for:mul)" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(25)} -pin  "reg(for:mul)" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(26)} -pin  "reg(for:mul)" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(27)} -pin  "reg(for:mul)" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(28)} -pin  "reg(for:mul)" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(29)} -pin  "reg(for:mul)" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(30)} -pin  "reg(for:mul)" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load net {reg(for:mul).cse(31)} -pin  "reg(for:mul)" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/reg(for:mul).cse}
load inst "reg(acc#2)#1" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-240 -attr oid 237 -attr vt dc -attr @path {/fir1/fir1:core/reg(acc#2)#1} -attr area 204.001000 -attr delay 0.087000 -attr qmod "nangate-45nm_beh.mgc_reg_pos(32,0,0,1,1,1,1,4)"
load net {z.out(0)} -pin  "reg(acc#2)#1" {D(0)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(1)} -pin  "reg(acc#2)#1" {D(1)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(2)} -pin  "reg(acc#2)#1" {D(2)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(3)} -pin  "reg(acc#2)#1" {D(3)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(4)} -pin  "reg(acc#2)#1" {D(4)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(5)} -pin  "reg(acc#2)#1" {D(5)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(6)} -pin  "reg(acc#2)#1" {D(6)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(7)} -pin  "reg(acc#2)#1" {D(7)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(8)} -pin  "reg(acc#2)#1" {D(8)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(9)} -pin  "reg(acc#2)#1" {D(9)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(10)} -pin  "reg(acc#2)#1" {D(10)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(11)} -pin  "reg(acc#2)#1" {D(11)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(12)} -pin  "reg(acc#2)#1" {D(12)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(13)} -pin  "reg(acc#2)#1" {D(13)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(14)} -pin  "reg(acc#2)#1" {D(14)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(15)} -pin  "reg(acc#2)#1" {D(15)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(16)} -pin  "reg(acc#2)#1" {D(16)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(17)} -pin  "reg(acc#2)#1" {D(17)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(18)} -pin  "reg(acc#2)#1" {D(18)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(19)} -pin  "reg(acc#2)#1" {D(19)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(20)} -pin  "reg(acc#2)#1" {D(20)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(21)} -pin  "reg(acc#2)#1" {D(21)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(22)} -pin  "reg(acc#2)#1" {D(22)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(23)} -pin  "reg(acc#2)#1" {D(23)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(24)} -pin  "reg(acc#2)#1" {D(24)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(25)} -pin  "reg(acc#2)#1" {D(25)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(26)} -pin  "reg(acc#2)#1" {D(26)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(27)} -pin  "reg(acc#2)#1" {D(27)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(28)} -pin  "reg(acc#2)#1" {D(28)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(29)} -pin  "reg(acc#2)#1" {D(29)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(30)} -pin  "reg(acc#2)#1" {D(30)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {z.out(31)} -pin  "reg(acc#2)#1" {D(31)} -attr vt dc -attr @path {/fir1/fir1:core/z.out}
load net {GND} -pin  "reg(acc#2)#1" {DRs(0)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(1)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(2)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(3)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(4)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(5)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(6)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(7)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(8)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(9)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(10)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(11)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(12)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(13)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(14)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(15)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(16)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(17)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(18)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(19)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(20)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(21)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(22)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(23)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(24)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(25)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(26)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(27)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(28)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(29)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(30)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {GND} -pin  "reg(acc#2)#1" {DRs(31)} -attr @path {/fir1/fir1:core/shift_reg_decl#2}
load net {clk} -pin  "reg(acc#2)#1" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-241 -attr oid 238 -attr @path {/fir1/fir1:core/clk}
load net {fsm_output(3)} -pin  "reg(acc#2)#1" {en(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#16.itm}
load net {rst} -pin  "reg(acc#2)#1" {Rs(0)} -attr @path {/fir1/fir1:core/rst}
load net {acc#2.sva#1(0)} -pin  "reg(acc#2)#1" {Z(0)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(1)} -pin  "reg(acc#2)#1" {Z(1)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(2)} -pin  "reg(acc#2)#1" {Z(2)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(3)} -pin  "reg(acc#2)#1" {Z(3)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(4)} -pin  "reg(acc#2)#1" {Z(4)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(5)} -pin  "reg(acc#2)#1" {Z(5)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(6)} -pin  "reg(acc#2)#1" {Z(6)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(7)} -pin  "reg(acc#2)#1" {Z(7)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(8)} -pin  "reg(acc#2)#1" {Z(8)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(9)} -pin  "reg(acc#2)#1" {Z(9)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(10)} -pin  "reg(acc#2)#1" {Z(10)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(11)} -pin  "reg(acc#2)#1" {Z(11)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(12)} -pin  "reg(acc#2)#1" {Z(12)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(13)} -pin  "reg(acc#2)#1" {Z(13)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(14)} -pin  "reg(acc#2)#1" {Z(14)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(15)} -pin  "reg(acc#2)#1" {Z(15)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(16)} -pin  "reg(acc#2)#1" {Z(16)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(17)} -pin  "reg(acc#2)#1" {Z(17)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(18)} -pin  "reg(acc#2)#1" {Z(18)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(19)} -pin  "reg(acc#2)#1" {Z(19)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(20)} -pin  "reg(acc#2)#1" {Z(20)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(21)} -pin  "reg(acc#2)#1" {Z(21)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(22)} -pin  "reg(acc#2)#1" {Z(22)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(23)} -pin  "reg(acc#2)#1" {Z(23)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(24)} -pin  "reg(acc#2)#1" {Z(24)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(25)} -pin  "reg(acc#2)#1" {Z(25)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(26)} -pin  "reg(acc#2)#1" {Z(26)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(27)} -pin  "reg(acc#2)#1" {Z(27)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(28)} -pin  "reg(acc#2)#1" {Z(28)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(29)} -pin  "reg(acc#2)#1" {Z(29)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(30)} -pin  "reg(acc#2)#1" {Z(30)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(31)} -pin  "reg(acc#2)#1" {Z(31)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load inst "for:mux#10" "mux(16,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-242 -attr oid 239 -attr vt d -attr @path {/fir1/fir1:core/for:mux#10} -attr area 498.800064 -attr delay 0.228000 -attr qmod "nangate-45nm_beh.mgc_mux(32,4,16,4)"
load net {shift_reg(0).sva(0)} -pin  "for:mux#10" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(1)} -pin  "for:mux#10" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(2)} -pin  "for:mux#10" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(3)} -pin  "for:mux#10" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(4)} -pin  "for:mux#10" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(5)} -pin  "for:mux#10" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(6)} -pin  "for:mux#10" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(7)} -pin  "for:mux#10" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(8)} -pin  "for:mux#10" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(9)} -pin  "for:mux#10" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(10)} -pin  "for:mux#10" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(11)} -pin  "for:mux#10" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(12)} -pin  "for:mux#10" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(13)} -pin  "for:mux#10" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(14)} -pin  "for:mux#10" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(15)} -pin  "for:mux#10" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(16)} -pin  "for:mux#10" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(17)} -pin  "for:mux#10" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(18)} -pin  "for:mux#10" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(19)} -pin  "for:mux#10" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(20)} -pin  "for:mux#10" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(21)} -pin  "for:mux#10" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(22)} -pin  "for:mux#10" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(23)} -pin  "for:mux#10" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(24)} -pin  "for:mux#10" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(25)} -pin  "for:mux#10" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(26)} -pin  "for:mux#10" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(27)} -pin  "for:mux#10" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(28)} -pin  "for:mux#10" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(29)} -pin  "for:mux#10" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(30)} -pin  "for:mux#10" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(0).sva(31)} -pin  "for:mux#10" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(0).sva}
load net {shift_reg(1).lpi#2(0)} -pin  "for:mux#10" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(1)} -pin  "for:mux#10" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(2)} -pin  "for:mux#10" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(3)} -pin  "for:mux#10" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(4)} -pin  "for:mux#10" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(5)} -pin  "for:mux#10" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(6)} -pin  "for:mux#10" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(7)} -pin  "for:mux#10" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(8)} -pin  "for:mux#10" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(9)} -pin  "for:mux#10" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(10)} -pin  "for:mux#10" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(11)} -pin  "for:mux#10" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(12)} -pin  "for:mux#10" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(13)} -pin  "for:mux#10" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(14)} -pin  "for:mux#10" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(15)} -pin  "for:mux#10" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(16)} -pin  "for:mux#10" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(17)} -pin  "for:mux#10" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(18)} -pin  "for:mux#10" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(19)} -pin  "for:mux#10" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(20)} -pin  "for:mux#10" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(21)} -pin  "for:mux#10" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(22)} -pin  "for:mux#10" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(23)} -pin  "for:mux#10" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(24)} -pin  "for:mux#10" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(25)} -pin  "for:mux#10" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(26)} -pin  "for:mux#10" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(27)} -pin  "for:mux#10" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(28)} -pin  "for:mux#10" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(29)} -pin  "for:mux#10" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(30)} -pin  "for:mux#10" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(1).lpi#2(31)} -pin  "for:mux#10" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(1).lpi#2}
load net {shift_reg(2).lpi#2(0)} -pin  "for:mux#10" {A2(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(1)} -pin  "for:mux#10" {A2(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(2)} -pin  "for:mux#10" {A2(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(3)} -pin  "for:mux#10" {A2(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(4)} -pin  "for:mux#10" {A2(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(5)} -pin  "for:mux#10" {A2(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(6)} -pin  "for:mux#10" {A2(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(7)} -pin  "for:mux#10" {A2(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(8)} -pin  "for:mux#10" {A2(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(9)} -pin  "for:mux#10" {A2(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(10)} -pin  "for:mux#10" {A2(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(11)} -pin  "for:mux#10" {A2(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(12)} -pin  "for:mux#10" {A2(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(13)} -pin  "for:mux#10" {A2(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(14)} -pin  "for:mux#10" {A2(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(15)} -pin  "for:mux#10" {A2(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(16)} -pin  "for:mux#10" {A2(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(17)} -pin  "for:mux#10" {A2(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(18)} -pin  "for:mux#10" {A2(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(19)} -pin  "for:mux#10" {A2(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(20)} -pin  "for:mux#10" {A2(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(21)} -pin  "for:mux#10" {A2(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(22)} -pin  "for:mux#10" {A2(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(23)} -pin  "for:mux#10" {A2(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(24)} -pin  "for:mux#10" {A2(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(25)} -pin  "for:mux#10" {A2(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(26)} -pin  "for:mux#10" {A2(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(27)} -pin  "for:mux#10" {A2(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(28)} -pin  "for:mux#10" {A2(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(29)} -pin  "for:mux#10" {A2(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(30)} -pin  "for:mux#10" {A2(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(2).lpi#2(31)} -pin  "for:mux#10" {A2(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(2).lpi#2}
load net {shift_reg(3).lpi#2(0)} -pin  "for:mux#10" {A3(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(1)} -pin  "for:mux#10" {A3(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(2)} -pin  "for:mux#10" {A3(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(3)} -pin  "for:mux#10" {A3(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(4)} -pin  "for:mux#10" {A3(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(5)} -pin  "for:mux#10" {A3(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(6)} -pin  "for:mux#10" {A3(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(7)} -pin  "for:mux#10" {A3(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(8)} -pin  "for:mux#10" {A3(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(9)} -pin  "for:mux#10" {A3(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(10)} -pin  "for:mux#10" {A3(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(11)} -pin  "for:mux#10" {A3(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(12)} -pin  "for:mux#10" {A3(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(13)} -pin  "for:mux#10" {A3(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(14)} -pin  "for:mux#10" {A3(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(15)} -pin  "for:mux#10" {A3(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(16)} -pin  "for:mux#10" {A3(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(17)} -pin  "for:mux#10" {A3(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(18)} -pin  "for:mux#10" {A3(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(19)} -pin  "for:mux#10" {A3(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(20)} -pin  "for:mux#10" {A3(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(21)} -pin  "for:mux#10" {A3(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(22)} -pin  "for:mux#10" {A3(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(23)} -pin  "for:mux#10" {A3(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(24)} -pin  "for:mux#10" {A3(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(25)} -pin  "for:mux#10" {A3(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(26)} -pin  "for:mux#10" {A3(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(27)} -pin  "for:mux#10" {A3(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(28)} -pin  "for:mux#10" {A3(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(29)} -pin  "for:mux#10" {A3(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(30)} -pin  "for:mux#10" {A3(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(3).lpi#2(31)} -pin  "for:mux#10" {A3(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(3).lpi#2}
load net {shift_reg(4).lpi#2(0)} -pin  "for:mux#10" {A4(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(1)} -pin  "for:mux#10" {A4(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(2)} -pin  "for:mux#10" {A4(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(3)} -pin  "for:mux#10" {A4(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(4)} -pin  "for:mux#10" {A4(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(5)} -pin  "for:mux#10" {A4(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(6)} -pin  "for:mux#10" {A4(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(7)} -pin  "for:mux#10" {A4(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(8)} -pin  "for:mux#10" {A4(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(9)} -pin  "for:mux#10" {A4(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(10)} -pin  "for:mux#10" {A4(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(11)} -pin  "for:mux#10" {A4(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(12)} -pin  "for:mux#10" {A4(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(13)} -pin  "for:mux#10" {A4(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(14)} -pin  "for:mux#10" {A4(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(15)} -pin  "for:mux#10" {A4(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(16)} -pin  "for:mux#10" {A4(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(17)} -pin  "for:mux#10" {A4(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(18)} -pin  "for:mux#10" {A4(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(19)} -pin  "for:mux#10" {A4(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(20)} -pin  "for:mux#10" {A4(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(21)} -pin  "for:mux#10" {A4(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(22)} -pin  "for:mux#10" {A4(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(23)} -pin  "for:mux#10" {A4(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(24)} -pin  "for:mux#10" {A4(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(25)} -pin  "for:mux#10" {A4(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(26)} -pin  "for:mux#10" {A4(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(27)} -pin  "for:mux#10" {A4(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(28)} -pin  "for:mux#10" {A4(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(29)} -pin  "for:mux#10" {A4(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(30)} -pin  "for:mux#10" {A4(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(4).lpi#2(31)} -pin  "for:mux#10" {A4(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(4).lpi#2}
load net {shift_reg(5).lpi#2(0)} -pin  "for:mux#10" {A5(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(1)} -pin  "for:mux#10" {A5(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(2)} -pin  "for:mux#10" {A5(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(3)} -pin  "for:mux#10" {A5(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(4)} -pin  "for:mux#10" {A5(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(5)} -pin  "for:mux#10" {A5(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(6)} -pin  "for:mux#10" {A5(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(7)} -pin  "for:mux#10" {A5(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(8)} -pin  "for:mux#10" {A5(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(9)} -pin  "for:mux#10" {A5(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(10)} -pin  "for:mux#10" {A5(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(11)} -pin  "for:mux#10" {A5(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(12)} -pin  "for:mux#10" {A5(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(13)} -pin  "for:mux#10" {A5(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(14)} -pin  "for:mux#10" {A5(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(15)} -pin  "for:mux#10" {A5(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(16)} -pin  "for:mux#10" {A5(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(17)} -pin  "for:mux#10" {A5(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(18)} -pin  "for:mux#10" {A5(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(19)} -pin  "for:mux#10" {A5(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(20)} -pin  "for:mux#10" {A5(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(21)} -pin  "for:mux#10" {A5(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(22)} -pin  "for:mux#10" {A5(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(23)} -pin  "for:mux#10" {A5(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(24)} -pin  "for:mux#10" {A5(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(25)} -pin  "for:mux#10" {A5(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(26)} -pin  "for:mux#10" {A5(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(27)} -pin  "for:mux#10" {A5(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(28)} -pin  "for:mux#10" {A5(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(29)} -pin  "for:mux#10" {A5(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(30)} -pin  "for:mux#10" {A5(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(5).lpi#2(31)} -pin  "for:mux#10" {A5(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(5).lpi#2}
load net {shift_reg(6).lpi#2(0)} -pin  "for:mux#10" {A6(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(1)} -pin  "for:mux#10" {A6(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(2)} -pin  "for:mux#10" {A6(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(3)} -pin  "for:mux#10" {A6(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(4)} -pin  "for:mux#10" {A6(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(5)} -pin  "for:mux#10" {A6(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(6)} -pin  "for:mux#10" {A6(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(7)} -pin  "for:mux#10" {A6(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(8)} -pin  "for:mux#10" {A6(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(9)} -pin  "for:mux#10" {A6(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(10)} -pin  "for:mux#10" {A6(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(11)} -pin  "for:mux#10" {A6(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(12)} -pin  "for:mux#10" {A6(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(13)} -pin  "for:mux#10" {A6(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(14)} -pin  "for:mux#10" {A6(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(15)} -pin  "for:mux#10" {A6(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(16)} -pin  "for:mux#10" {A6(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(17)} -pin  "for:mux#10" {A6(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(18)} -pin  "for:mux#10" {A6(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(19)} -pin  "for:mux#10" {A6(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(20)} -pin  "for:mux#10" {A6(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(21)} -pin  "for:mux#10" {A6(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(22)} -pin  "for:mux#10" {A6(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(23)} -pin  "for:mux#10" {A6(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(24)} -pin  "for:mux#10" {A6(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(25)} -pin  "for:mux#10" {A6(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(26)} -pin  "for:mux#10" {A6(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(27)} -pin  "for:mux#10" {A6(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(28)} -pin  "for:mux#10" {A6(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(29)} -pin  "for:mux#10" {A6(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(30)} -pin  "for:mux#10" {A6(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(6).lpi#2(31)} -pin  "for:mux#10" {A6(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(6).lpi#2}
load net {shift_reg(7).lpi#2(0)} -pin  "for:mux#10" {A7(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(1)} -pin  "for:mux#10" {A7(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(2)} -pin  "for:mux#10" {A7(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(3)} -pin  "for:mux#10" {A7(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(4)} -pin  "for:mux#10" {A7(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(5)} -pin  "for:mux#10" {A7(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(6)} -pin  "for:mux#10" {A7(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(7)} -pin  "for:mux#10" {A7(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(8)} -pin  "for:mux#10" {A7(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(9)} -pin  "for:mux#10" {A7(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(10)} -pin  "for:mux#10" {A7(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(11)} -pin  "for:mux#10" {A7(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(12)} -pin  "for:mux#10" {A7(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(13)} -pin  "for:mux#10" {A7(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(14)} -pin  "for:mux#10" {A7(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(15)} -pin  "for:mux#10" {A7(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(16)} -pin  "for:mux#10" {A7(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(17)} -pin  "for:mux#10" {A7(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(18)} -pin  "for:mux#10" {A7(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(19)} -pin  "for:mux#10" {A7(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(20)} -pin  "for:mux#10" {A7(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(21)} -pin  "for:mux#10" {A7(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(22)} -pin  "for:mux#10" {A7(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(23)} -pin  "for:mux#10" {A7(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(24)} -pin  "for:mux#10" {A7(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(25)} -pin  "for:mux#10" {A7(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(26)} -pin  "for:mux#10" {A7(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(27)} -pin  "for:mux#10" {A7(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(28)} -pin  "for:mux#10" {A7(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(29)} -pin  "for:mux#10" {A7(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(30)} -pin  "for:mux#10" {A7(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(7).lpi#2(31)} -pin  "for:mux#10" {A7(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(7).lpi#2}
load net {shift_reg(8).lpi#2(0)} -pin  "for:mux#10" {A8(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(1)} -pin  "for:mux#10" {A8(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(2)} -pin  "for:mux#10" {A8(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(3)} -pin  "for:mux#10" {A8(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(4)} -pin  "for:mux#10" {A8(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(5)} -pin  "for:mux#10" {A8(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(6)} -pin  "for:mux#10" {A8(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(7)} -pin  "for:mux#10" {A8(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(8)} -pin  "for:mux#10" {A8(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(9)} -pin  "for:mux#10" {A8(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(10)} -pin  "for:mux#10" {A8(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(11)} -pin  "for:mux#10" {A8(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(12)} -pin  "for:mux#10" {A8(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(13)} -pin  "for:mux#10" {A8(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(14)} -pin  "for:mux#10" {A8(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(15)} -pin  "for:mux#10" {A8(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(16)} -pin  "for:mux#10" {A8(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(17)} -pin  "for:mux#10" {A8(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(18)} -pin  "for:mux#10" {A8(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(19)} -pin  "for:mux#10" {A8(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(20)} -pin  "for:mux#10" {A8(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(21)} -pin  "for:mux#10" {A8(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(22)} -pin  "for:mux#10" {A8(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(23)} -pin  "for:mux#10" {A8(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(24)} -pin  "for:mux#10" {A8(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(25)} -pin  "for:mux#10" {A8(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(26)} -pin  "for:mux#10" {A8(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(27)} -pin  "for:mux#10" {A8(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(28)} -pin  "for:mux#10" {A8(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(29)} -pin  "for:mux#10" {A8(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(30)} -pin  "for:mux#10" {A8(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(8).lpi#2(31)} -pin  "for:mux#10" {A8(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(8).lpi#2}
load net {shift_reg(9).lpi#2(0)} -pin  "for:mux#10" {A9(0)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(1)} -pin  "for:mux#10" {A9(1)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(2)} -pin  "for:mux#10" {A9(2)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(3)} -pin  "for:mux#10" {A9(3)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(4)} -pin  "for:mux#10" {A9(4)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(5)} -pin  "for:mux#10" {A9(5)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(6)} -pin  "for:mux#10" {A9(6)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(7)} -pin  "for:mux#10" {A9(7)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(8)} -pin  "for:mux#10" {A9(8)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(9)} -pin  "for:mux#10" {A9(9)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(10)} -pin  "for:mux#10" {A9(10)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(11)} -pin  "for:mux#10" {A9(11)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(12)} -pin  "for:mux#10" {A9(12)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(13)} -pin  "for:mux#10" {A9(13)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(14)} -pin  "for:mux#10" {A9(14)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(15)} -pin  "for:mux#10" {A9(15)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(16)} -pin  "for:mux#10" {A9(16)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(17)} -pin  "for:mux#10" {A9(17)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(18)} -pin  "for:mux#10" {A9(18)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(19)} -pin  "for:mux#10" {A9(19)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(20)} -pin  "for:mux#10" {A9(20)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(21)} -pin  "for:mux#10" {A9(21)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(22)} -pin  "for:mux#10" {A9(22)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(23)} -pin  "for:mux#10" {A9(23)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(24)} -pin  "for:mux#10" {A9(24)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(25)} -pin  "for:mux#10" {A9(25)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(26)} -pin  "for:mux#10" {A9(26)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(27)} -pin  "for:mux#10" {A9(27)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(28)} -pin  "for:mux#10" {A9(28)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(29)} -pin  "for:mux#10" {A9(29)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(30)} -pin  "for:mux#10" {A9(30)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {shift_reg(9).lpi#2(31)} -pin  "for:mux#10" {A9(31)} -attr vt d -attr @path {/fir1/fir1:core/shift_reg(9).lpi#2}
load net {DC} -pin  "for:mux#10" {A10(0)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(1)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(2)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(3)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(4)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(5)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(6)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(7)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(8)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(9)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(10)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(11)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(12)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(13)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(14)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(15)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(16)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(17)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(18)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(19)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(20)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(21)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(22)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(23)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(24)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(25)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(26)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(27)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(28)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(29)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(30)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A10(31)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(0)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(1)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(2)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(3)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(4)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(5)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(6)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(7)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(8)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(9)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(10)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(11)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(12)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(13)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(14)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(15)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(16)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(17)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(18)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(19)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(20)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(21)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(22)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(23)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(24)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(25)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(26)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(27)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(28)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(29)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(30)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A11(31)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(0)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(1)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(2)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(3)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(4)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(5)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(6)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(7)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(8)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(9)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(10)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(11)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(12)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(13)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(14)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(15)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(16)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(17)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(18)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(19)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(20)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(21)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(22)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(23)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(24)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(25)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(26)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(27)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(28)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(29)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(30)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A12(31)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(0)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(1)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(2)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(3)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(4)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(5)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(6)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(7)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(8)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(9)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(10)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(11)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(12)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(13)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(14)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(15)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(16)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(17)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(18)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(19)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(20)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(21)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(22)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(23)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(24)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(25)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(26)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(27)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(28)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(29)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(30)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A13(31)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(0)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(1)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(2)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(3)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(4)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(5)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(6)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(7)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(8)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(9)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(10)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(11)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(12)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(13)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(14)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(15)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(16)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(17)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(18)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(19)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(20)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(21)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(22)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(23)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(24)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(25)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(26)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(27)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(28)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(29)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(30)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A14(31)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(0)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(1)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(2)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(3)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(4)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(5)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(6)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(7)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(8)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(9)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(10)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(11)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(12)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(13)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(14)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(15)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(16)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(17)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(18)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(19)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(20)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(21)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(22)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(23)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(24)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(25)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(26)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(27)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(28)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(29)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(30)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {DC} -pin  "for:mux#10" {A15(31)} -attr @path {/fir1/fir1:core/C<32>=--------------------------------}
load net {for:acc#2.cse.sva#1(0)} -pin  "for:mux#10" {S(0)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(1)} -pin  "for:mux#10" {S(1)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(2)} -pin  "for:mux#10" {S(2)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(3)} -pin  "for:mux#10" {S(3)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(0)} -pin  "for:mux#10" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(1)} -pin  "for:mux#10" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(2)} -pin  "for:mux#10" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(3)} -pin  "for:mux#10" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(4)} -pin  "for:mux#10" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(5)} -pin  "for:mux#10" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(6)} -pin  "for:mux#10" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(7)} -pin  "for:mux#10" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(8)} -pin  "for:mux#10" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(9)} -pin  "for:mux#10" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(10)} -pin  "for:mux#10" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(11)} -pin  "for:mux#10" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(12)} -pin  "for:mux#10" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(13)} -pin  "for:mux#10" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(14)} -pin  "for:mux#10" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(15)} -pin  "for:mux#10" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(16)} -pin  "for:mux#10" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(17)} -pin  "for:mux#10" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(18)} -pin  "for:mux#10" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(19)} -pin  "for:mux#10" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(20)} -pin  "for:mux#10" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(21)} -pin  "for:mux#10" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(22)} -pin  "for:mux#10" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(23)} -pin  "for:mux#10" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(24)} -pin  "for:mux#10" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(25)} -pin  "for:mux#10" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(26)} -pin  "for:mux#10" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(27)} -pin  "for:mux#10" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(28)} -pin  "for:mux#10" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(29)} -pin  "for:mux#10" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(30)} -pin  "for:mux#10" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1(31)} -pin  "for:mux#10" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva#1}
load inst "for:acc#2" "add(4,-1,1,1,4)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-243 -attr oid 240 -attr vt d -attr @path {/fir1/fir1:core/for:acc#2} -attr area 19.408668 -attr delay 0.341528 -attr qmod "nangate-45nm_beh.mgc_add(4,0,1,1,4,4)"
load net {i(3:0).sva(0)} -pin  "for:acc#2" {A(0)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(1)} -pin  "for:acc#2" {A(1)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(2)} -pin  "for:acc#2" {A(2)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {i(3:0).sva(3)} -pin  "for:acc#2" {A(3)} -attr vt d -attr @path {/fir1/fir1:core/i(3:0).sva}
load net {PWR} -pin  "for:acc#2" {B(0)} -attr @path {/fir1/fir1:core/-1}
load net {for:acc#2.cse.sva#1(0)} -pin  "for:acc#2" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(1)} -pin  "for:acc#2" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(2)} -pin  "for:acc#2" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load net {for:acc#2.cse.sva#1(3)} -pin  "for:acc#2" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:acc#2.cse.sva#1}
load inst "not#20" "not(1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-244 -attr oid 241 -attr @path {/fir1/fir1:core/not#20} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {i(3:0).sva(0)} -pin  "not#20" {A(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(0)#5.itm}
load net {not#20.itm} -pin  "not#20" {Z(0)} -attr @path {/fir1/fir1:core/not#20.itm}
load inst "or#1" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-245 -attr oid 242 -attr @path {/fir1/fir1:core/or#1} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {i(3:0).sva(1)} -pin  "or#1" {A0(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(1)#2.itm}
load net {not#20.itm} -pin  "or#1" {A1(0)} -attr @path {/fir1/fir1:core/not#20.itm}
load net {or.dcpl} -pin  "or#1" {Z(0)} -attr @path {/fir1/fir1:core/or.dcpl}
load inst "not#22" "not(1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-246 -attr oid 243 -attr @path {/fir1/fir1:core/not#22} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {i(3:0).sva(3)} -pin  "not#22" {A(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(3)#4.itm}
load net {not#22.itm} -pin  "not#22" {Z(0)} -attr @path {/fir1/fir1:core/not#22.itm}
load inst "or#2" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-247 -attr oid 244 -attr @path {/fir1/fir1:core/or#2} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {i(3:0).sva(2)} -pin  "or#2" {A0(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(2)#2.itm}
load net {not#22.itm} -pin  "or#2" {A1(0)} -attr @path {/fir1/fir1:core/not#22.itm}
load net {or.dcpl#1} -pin  "or#2" {Z(0)} -attr @path {/fir1/fir1:core/or.dcpl#1}
load inst "or#4" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-248 -attr oid 245 -attr @path {/fir1/fir1:core/or#4} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {i(3:0).sva(1)} -pin  "or#4" {A0(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(1)#4.itm}
load net {i(3:0).sva(0)} -pin  "or#4" {A1(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(0)#3.itm}
load net {or.dcpl#3} -pin  "or#4" {Z(0)} -attr @path {/fir1/fir1:core/or.dcpl#3}
load inst "nand" "nand(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-249 -attr oid 246 -attr @path {/fir1/fir1:core/nand} -attr area 0.772429 -attr delay 0.011564 -attr qmod "nangate-45nm_beh.mgc_nand(1,2,1)"
load net {i(3:0).sva(1)} -pin  "nand" {A0(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(1)#7.itm}
load net {i(3:0).sva(0)} -pin  "nand" {A1(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(0)#2.itm}
load net {or.dcpl#5} -pin  "nand" {Z(0)} -attr @path {/fir1/fir1:core/or.dcpl#5}
load inst "not#19" "not(1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-250 -attr oid 247 -attr @path {/fir1/fir1:core/not#19} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {i(3:0).sva(2)} -pin  "not#19" {A(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(2)#5.itm}
load net {not#19.itm} -pin  "not#19" {Z(0)} -attr @path {/fir1/fir1:core/not#19.itm}
load inst "or#7" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-251 -attr oid 248 -attr @path {/fir1/fir1:core/or#7} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {not#19.itm} -pin  "or#7" {A0(0)} -attr @path {/fir1/fir1:core/not#19.itm}
load net {i(3:0).sva(3)} -pin  "or#7" {A1(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(3)#3.itm}
load net {or.dcpl#6} -pin  "or#7" {Z(0)} -attr @path {/fir1/fir1:core/or.dcpl#6}
load inst "not#7" "not(1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-252 -attr oid 249 -attr @path {/fir1/fir1:core/not#7} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {i(3:0).sva(1)} -pin  "not#7" {A(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(1)#1.itm}
load net {not#7.itm} -pin  "not#7" {Z(0)} -attr @path {/fir1/fir1:core/not#7.itm}
load inst "or#9" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-253 -attr oid 250 -attr @path {/fir1/fir1:core/or#9} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {not#7.itm} -pin  "or#9" {A0(0)} -attr @path {/fir1/fir1:core/not#7.itm}
load net {i(3:0).sva(0)} -pin  "or#9" {A1(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(0).itm}
load net {or.dcpl#8} -pin  "or#9" {Z(0)} -attr @path {/fir1/fir1:core/or.dcpl#8}
load inst "or#13" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-254 -attr oid 251 -attr @path {/fir1/fir1:core/or#13} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {i(3:0).sva(2)} -pin  "or#13" {A0(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(2).itm}
load net {i(3:0).sva(3)} -pin  "or#13" {A1(0)} -attr @path {/fir1/fir1:core/i:slc(i(3:0).sva)(3).itm}
load net {or.dcpl#12} -pin  "or#13" {Z(0)} -attr @path {/fir1/fir1:core/or.dcpl#12}
load inst "mux" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-255 -attr oid 252 -attr vt dc -attr @path {/fir1/fir1:core/mux} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {acc#2.sva#1(0)} -pin  "mux" {A0(0)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(1)} -pin  "mux" {A0(1)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(2)} -pin  "mux" {A0(2)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(3)} -pin  "mux" {A0(3)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(4)} -pin  "mux" {A0(4)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(5)} -pin  "mux" {A0(5)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(6)} -pin  "mux" {A0(6)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(7)} -pin  "mux" {A0(7)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(8)} -pin  "mux" {A0(8)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(9)} -pin  "mux" {A0(9)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(10)} -pin  "mux" {A0(10)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(11)} -pin  "mux" {A0(11)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(12)} -pin  "mux" {A0(12)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(13)} -pin  "mux" {A0(13)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(14)} -pin  "mux" {A0(14)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(15)} -pin  "mux" {A0(15)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(16)} -pin  "mux" {A0(16)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(17)} -pin  "mux" {A0(17)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(18)} -pin  "mux" {A0(18)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(19)} -pin  "mux" {A0(19)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(20)} -pin  "mux" {A0(20)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(21)} -pin  "mux" {A0(21)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(22)} -pin  "mux" {A0(22)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(23)} -pin  "mux" {A0(23)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(24)} -pin  "mux" {A0(24)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(25)} -pin  "mux" {A0(25)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(26)} -pin  "mux" {A0(26)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(27)} -pin  "mux" {A0(27)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(28)} -pin  "mux" {A0(28)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(29)} -pin  "mux" {A0(29)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(30)} -pin  "mux" {A0(30)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva#1(31)} -pin  "mux" {A0(31)} -attr vt dc -attr @path {/fir1/fir1:core/acc#2.sva#1}
load net {acc#2.sva(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(10)} -pin  "mux" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(11)} -pin  "mux" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(12)} -pin  "mux" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(13)} -pin  "mux" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(14)} -pin  "mux" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(15)} -pin  "mux" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(16)} -pin  "mux" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(17)} -pin  "mux" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(18)} -pin  "mux" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(19)} -pin  "mux" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(20)} -pin  "mux" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(21)} -pin  "mux" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(22)} -pin  "mux" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(23)} -pin  "mux" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(24)} -pin  "mux" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(25)} -pin  "mux" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(26)} -pin  "mux" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(27)} -pin  "mux" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(28)} -pin  "mux" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(29)} -pin  "mux" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(30)} -pin  "mux" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {acc#2.sva(31)} -pin  "mux" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/acc#2.sva}
load net {fsm_output(3)} -pin  "mux" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(3)#26.itm}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(30)} -pin  "mux" {Z(30)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load net {mux.itm(31)} -pin  "mux" {Z(31)} -attr vt dc -attr @path {/fir1/fir1:core/mux.itm}
load inst "for:mux#13" "mux(2,8)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-256 -attr oid 253 -attr vt d -attr @path {/fir1/fir1:core/for:mux#13} -attr area 14.036392 -attr delay 0.065159 -attr qmod "nangate-45nm_beh.mgc_mux(8,1,2,4)"
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(0)} -pin  "for:mux#13" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(1)} -pin  "for:mux#13" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(2)} -pin  "for:mux#13" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(3)} -pin  "for:mux#13" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(4)} -pin  "for:mux#13" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(5)} -pin  "for:mux#13" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(6)} -pin  "for:mux#13" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva(7)} -pin  "for:mux#13" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(8-1)#1.sva}
load net {PWR} -pin  "for:mux#13" {A1(0)} -attr @path {/fir1/fir1:core/53#3}
load net {GND} -pin  "for:mux#13" {A1(1)} -attr @path {/fir1/fir1:core/53#3}
load net {PWR} -pin  "for:mux#13" {A1(2)} -attr @path {/fir1/fir1:core/53#3}
load net {PWR} -pin  "for:mux#13" {A1(3)} -attr @path {/fir1/fir1:core/53#3}
load net {GND} -pin  "for:mux#13" {A1(4)} -attr @path {/fir1/fir1:core/53#3}
load net {GND} -pin  "for:mux#13" {A1(5)} -attr @path {/fir1/fir1:core/53#3}
load net {GND} -pin  "for:mux#13" {A1(6)} -attr @path {/fir1/fir1:core/53#3}
load net {GND} -pin  "for:mux#13" {A1(7)} -attr @path {/fir1/fir1:core/53#3}
load net {fsm_output(4)} -pin  "for:mux#13" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(4)#4.itm}
load net {for:mux#13.itm(0)} -pin  "for:mux#13" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#13.itm}
load net {for:mux#13.itm(1)} -pin  "for:mux#13" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#13.itm}
load net {for:mux#13.itm(2)} -pin  "for:mux#13" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#13.itm}
load net {for:mux#13.itm(3)} -pin  "for:mux#13" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#13.itm}
load net {for:mux#13.itm(4)} -pin  "for:mux#13" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#13.itm}
load net {for:mux#13.itm(5)} -pin  "for:mux#13" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#13.itm}
load net {for:mux#13.itm(6)} -pin  "for:mux#13" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#13.itm}
load net {for:mux#13.itm(7)} -pin  "for:mux#13" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#13.itm}
load inst "for:for:or" "or(2,1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-257 -attr oid 254 -attr @path {/fir1/fir1:core/for:for:or} -attr area 1.110590 -attr delay 0.031493 -attr qmod "nangate-45nm_beh.mgc_or(1,2,1)"
load net {for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1.sva} -pin  "for:for:or" {A0(0)} -attr @path {/fir1/fir1:core/for:slc(C.rom#1,for:slc(i)(3-0)#1.tmp*9)(0)#1.sva}
load net {fsm_output(4)} -pin  "for:for:or" {A1(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(4)#3.itm}
load net {for:for:or.itm} -pin  "for:for:or" {Z(0)} -attr @path {/fir1/fir1:core/for:for:or.itm}
load inst "for:mux#12" "mux(2,32)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-258 -attr oid 255 -attr vt d -attr @path {/fir1/fir1:core/for:mux#12} -attr area 56.142568 -attr delay 0.062155 -attr qmod "nangate-45nm_beh.mgc_mux(32,1,2,4)"
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(0)} -pin  "for:mux#12" {A0(0)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(1)} -pin  "for:mux#12" {A0(1)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(2)} -pin  "for:mux#12" {A0(2)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(3)} -pin  "for:mux#12" {A0(3)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(4)} -pin  "for:mux#12" {A0(4)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(5)} -pin  "for:mux#12" {A0(5)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(6)} -pin  "for:mux#12" {A0(6)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(7)} -pin  "for:mux#12" {A0(7)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(8)} -pin  "for:mux#12" {A0(8)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(9)} -pin  "for:mux#12" {A0(9)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(10)} -pin  "for:mux#12" {A0(10)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(11)} -pin  "for:mux#12" {A0(11)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(12)} -pin  "for:mux#12" {A0(12)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(13)} -pin  "for:mux#12" {A0(13)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(14)} -pin  "for:mux#12" {A0(14)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(15)} -pin  "for:mux#12" {A0(15)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(16)} -pin  "for:mux#12" {A0(16)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(17)} -pin  "for:mux#12" {A0(17)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(18)} -pin  "for:mux#12" {A0(18)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(19)} -pin  "for:mux#12" {A0(19)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(20)} -pin  "for:mux#12" {A0(20)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(21)} -pin  "for:mux#12" {A0(21)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(22)} -pin  "for:mux#12" {A0(22)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(23)} -pin  "for:mux#12" {A0(23)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(24)} -pin  "for:mux#12" {A0(24)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(25)} -pin  "for:mux#12" {A0(25)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(26)} -pin  "for:mux#12" {A0(26)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(27)} -pin  "for:mux#12" {A0(27)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(28)} -pin  "for:mux#12" {A0(28)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(29)} -pin  "for:mux#12" {A0(29)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(30)} -pin  "for:mux#12" {A0(30)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva(31)} -pin  "for:mux#12" {A0(31)} -attr vt d -attr @path {/fir1/fir1:core/for:for:slc(shift_reg,*32)(31-0)#1.ncse.sva}
load net {x.sva(0)} -pin  "for:mux#12" {A1(0)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(1)} -pin  "for:mux#12" {A1(1)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(2)} -pin  "for:mux#12" {A1(2)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(3)} -pin  "for:mux#12" {A1(3)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(4)} -pin  "for:mux#12" {A1(4)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(5)} -pin  "for:mux#12" {A1(5)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(6)} -pin  "for:mux#12" {A1(6)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(7)} -pin  "for:mux#12" {A1(7)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(8)} -pin  "for:mux#12" {A1(8)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(9)} -pin  "for:mux#12" {A1(9)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(10)} -pin  "for:mux#12" {A1(10)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(11)} -pin  "for:mux#12" {A1(11)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(12)} -pin  "for:mux#12" {A1(12)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(13)} -pin  "for:mux#12" {A1(13)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(14)} -pin  "for:mux#12" {A1(14)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(15)} -pin  "for:mux#12" {A1(15)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(16)} -pin  "for:mux#12" {A1(16)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(17)} -pin  "for:mux#12" {A1(17)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(18)} -pin  "for:mux#12" {A1(18)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(19)} -pin  "for:mux#12" {A1(19)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(20)} -pin  "for:mux#12" {A1(20)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(21)} -pin  "for:mux#12" {A1(21)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(22)} -pin  "for:mux#12" {A1(22)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(23)} -pin  "for:mux#12" {A1(23)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(24)} -pin  "for:mux#12" {A1(24)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(25)} -pin  "for:mux#12" {A1(25)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(26)} -pin  "for:mux#12" {A1(26)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(27)} -pin  "for:mux#12" {A1(27)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(28)} -pin  "for:mux#12" {A1(28)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(29)} -pin  "for:mux#12" {A1(29)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(30)} -pin  "for:mux#12" {A1(30)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {x.sva(31)} -pin  "for:mux#12" {A1(31)} -attr vt d -attr @path {/fir1/fir1:core/x.sva}
load net {fsm_output(4)} -pin  "for:mux#12" {S(0)} -attr @path {/fir1/fir1:core/slc(fsm_output)(4)#2.itm}
load net {for:mux#12.itm(0)} -pin  "for:mux#12" {Z(0)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(1)} -pin  "for:mux#12" {Z(1)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(2)} -pin  "for:mux#12" {Z(2)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(3)} -pin  "for:mux#12" {Z(3)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(4)} -pin  "for:mux#12" {Z(4)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(5)} -pin  "for:mux#12" {Z(5)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(6)} -pin  "for:mux#12" {Z(6)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(7)} -pin  "for:mux#12" {Z(7)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(8)} -pin  "for:mux#12" {Z(8)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(9)} -pin  "for:mux#12" {Z(9)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(10)} -pin  "for:mux#12" {Z(10)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(11)} -pin  "for:mux#12" {Z(11)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(12)} -pin  "for:mux#12" {Z(12)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(13)} -pin  "for:mux#12" {Z(13)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(14)} -pin  "for:mux#12" {Z(14)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(15)} -pin  "for:mux#12" {Z(15)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(16)} -pin  "for:mux#12" {Z(16)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(17)} -pin  "for:mux#12" {Z(17)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(18)} -pin  "for:mux#12" {Z(18)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(19)} -pin  "for:mux#12" {Z(19)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(20)} -pin  "for:mux#12" {Z(20)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(21)} -pin  "for:mux#12" {Z(21)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(22)} -pin  "for:mux#12" {Z(22)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(23)} -pin  "for:mux#12" {Z(23)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(24)} -pin  "for:mux#12" {Z(24)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(25)} -pin  "for:mux#12" {Z(25)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(26)} -pin  "for:mux#12" {Z(26)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(27)} -pin  "for:mux#12" {Z(27)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(28)} -pin  "for:mux#12" {Z(28)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(29)} -pin  "for:mux#12" {Z(29)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(30)} -pin  "for:mux#12" {Z(30)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load net {for:mux#12.itm(31)} -pin  "for:mux#12" {Z(31)} -attr vt d -attr @path {/fir1/fir1:core/for:mux#12.itm}
load inst "for:not" "not(1)" "INTERFACE" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-259 -attr oid 256 -attr @path {/fir1/fir1:core/for:not} -attr area 0.530412 -attr delay 0.006000 -attr qmod "nangate-45nm_beh.mgc_not(1,1)"
load net {for:slc(for:acc)(4).itm} -pin  "for:not" {A(0)} -attr @path {/fir1/fir1:core/for:slc(for:acc)(4).itm}
load net {for:not.itm} -pin  "for:not" {Z(0)} -attr @path {/fir1/fir1:core/for:not.itm}
### END MODULE 

module new "fir1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-260 -attr oid 257 -attr vt d -attr @path {/fir1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-261 -attr oid 258 -attr vt d -attr @path {/fir1/rst}
load portBus x:rsc.dat(31:0) input 32 {x:rsc.dat(31)} {x:rsc.dat(30)} {x:rsc.dat(29)} {x:rsc.dat(28)} {x:rsc.dat(27)} {x:rsc.dat(26)} {x:rsc.dat(25)} {x:rsc.dat(24)} {x:rsc.dat(23)} {x:rsc.dat(22)} {x:rsc.dat(21)} {x:rsc.dat(20)} {x:rsc.dat(19)} {x:rsc.dat(18)} {x:rsc.dat(17)} {x:rsc.dat(16)} {x:rsc.dat(15)} {x:rsc.dat(14)} {x:rsc.dat(13)} {x:rsc.dat(12)} {x:rsc.dat(11)} {x:rsc.dat(10)} {x:rsc.dat(9)} {x:rsc.dat(8)} {x:rsc.dat(7)} {x:rsc.dat(6)} {x:rsc.dat(5)} {x:rsc.dat(4)} {x:rsc.dat(3)} {x:rsc.dat(2)} {x:rsc.dat(1)} {x:rsc.dat(0)} -symbol left_portin noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-262 -attr oid 259 -attr vt d -attr @path {/fir1/x:rsc.dat}
load port {x:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-263 -attr oid 260 -attr vt d -attr @path {/fir1/x:rsc.triosy.lz}
load portBus return:rsc.dat(31:0) output 32 {return:rsc.dat(31)} {return:rsc.dat(30)} {return:rsc.dat(29)} {return:rsc.dat(28)} {return:rsc.dat(27)} {return:rsc.dat(26)} {return:rsc.dat(25)} {return:rsc.dat(24)} {return:rsc.dat(23)} {return:rsc.dat(22)} {return:rsc.dat(21)} {return:rsc.dat(20)} {return:rsc.dat(19)} {return:rsc.dat(18)} {return:rsc.dat(17)} {return:rsc.dat(16)} {return:rsc.dat(15)} {return:rsc.dat(14)} {return:rsc.dat(13)} {return:rsc.dat(12)} {return:rsc.dat(11)} {return:rsc.dat(10)} {return:rsc.dat(9)} {return:rsc.dat(8)} {return:rsc.dat(7)} {return:rsc.dat(6)} {return:rsc.dat(5)} {return:rsc.dat(4)} {return:rsc.dat(3)} {return:rsc.dat(2)} {return:rsc.dat(1)} {return:rsc.dat(0)} -symbol right_portout noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-264 -attr oid 261 -attr vt d -attr @path {/fir1/return:rsc.dat}
load port {return:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-265 -attr oid 262 -attr vt d -attr @path {/fir1/return:rsc.triosy.lz}
load symbol "fir1:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus x:rsc.dat(31:0) input 32 {x:rsc.dat(31)} {x:rsc.dat(30)} {x:rsc.dat(29)} {x:rsc.dat(28)} {x:rsc.dat(27)} {x:rsc.dat(26)} {x:rsc.dat(25)} {x:rsc.dat(24)} {x:rsc.dat(23)} {x:rsc.dat(22)} {x:rsc.dat(21)} {x:rsc.dat(20)} {x:rsc.dat(19)} {x:rsc.dat(18)} {x:rsc.dat(17)} {x:rsc.dat(16)} {x:rsc.dat(15)} {x:rsc.dat(14)} {x:rsc.dat(13)} {x:rsc.dat(12)} {x:rsc.dat(11)} {x:rsc.dat(10)} {x:rsc.dat(9)} {x:rsc.dat(8)} {x:rsc.dat(7)} {x:rsc.dat(6)} {x:rsc.dat(5)} {x:rsc.dat(4)} {x:rsc.dat(3)} {x:rsc.dat(2)} {x:rsc.dat(1)} {x:rsc.dat(0)} \
     port {x:rsc.triosy.lz} output \
     portBus return:rsc.dat(31:0) output 32 {return:rsc.dat(31)} {return:rsc.dat(30)} {return:rsc.dat(29)} {return:rsc.dat(28)} {return:rsc.dat(27)} {return:rsc.dat(26)} {return:rsc.dat(25)} {return:rsc.dat(24)} {return:rsc.dat(23)} {return:rsc.dat(22)} {return:rsc.dat(21)} {return:rsc.dat(20)} {return:rsc.dat(19)} {return:rsc.dat(18)} {return:rsc.dat(17)} {return:rsc.dat(16)} {return:rsc.dat(15)} {return:rsc.dat(14)} {return:rsc.dat(13)} {return:rsc.dat(12)} {return:rsc.dat(11)} {return:rsc.dat(10)} {return:rsc.dat(9)} {return:rsc.dat(8)} {return:rsc.dat(7)} {return:rsc.dat(6)} {return:rsc.dat(5)} {return:rsc.dat(4)} {return:rsc.dat(3)} {return:rsc.dat(2)} {return:rsc.dat(1)} {return:rsc.dat(0)} \
     port {return:rsc.triosy.lz} output \

load net {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-266 -attr oid 263 -attr vt d
load net {clk} -port {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-267 -attr oid 264 -attr vt d
load net {rst} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-268 -attr oid 265 -attr vt d
load net {rst} -port {rst} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-269 -attr oid 266 -attr vt d
load net {x:rsc.dat(0)} -attr vt d
load net {x:rsc.dat(1)} -attr vt d
load net {x:rsc.dat(2)} -attr vt d
load net {x:rsc.dat(3)} -attr vt d
load net {x:rsc.dat(4)} -attr vt d
load net {x:rsc.dat(5)} -attr vt d
load net {x:rsc.dat(6)} -attr vt d
load net {x:rsc.dat(7)} -attr vt d
load net {x:rsc.dat(8)} -attr vt d
load net {x:rsc.dat(9)} -attr vt d
load net {x:rsc.dat(10)} -attr vt d
load net {x:rsc.dat(11)} -attr vt d
load net {x:rsc.dat(12)} -attr vt d
load net {x:rsc.dat(13)} -attr vt d
load net {x:rsc.dat(14)} -attr vt d
load net {x:rsc.dat(15)} -attr vt d
load net {x:rsc.dat(16)} -attr vt d
load net {x:rsc.dat(17)} -attr vt d
load net {x:rsc.dat(18)} -attr vt d
load net {x:rsc.dat(19)} -attr vt d
load net {x:rsc.dat(20)} -attr vt d
load net {x:rsc.dat(21)} -attr vt d
load net {x:rsc.dat(22)} -attr vt d
load net {x:rsc.dat(23)} -attr vt d
load net {x:rsc.dat(24)} -attr vt d
load net {x:rsc.dat(25)} -attr vt d
load net {x:rsc.dat(26)} -attr vt d
load net {x:rsc.dat(27)} -attr vt d
load net {x:rsc.dat(28)} -attr vt d
load net {x:rsc.dat(29)} -attr vt d
load net {x:rsc.dat(30)} -attr vt d
load net {x:rsc.dat(31)} -attr vt d
load netBundle {x:rsc.dat} 32 {x:rsc.dat(0)} {x:rsc.dat(1)} {x:rsc.dat(2)} {x:rsc.dat(3)} {x:rsc.dat(4)} {x:rsc.dat(5)} {x:rsc.dat(6)} {x:rsc.dat(7)} {x:rsc.dat(8)} {x:rsc.dat(9)} {x:rsc.dat(10)} {x:rsc.dat(11)} {x:rsc.dat(12)} {x:rsc.dat(13)} {x:rsc.dat(14)} {x:rsc.dat(15)} {x:rsc.dat(16)} {x:rsc.dat(17)} {x:rsc.dat(18)} {x:rsc.dat(19)} {x:rsc.dat(20)} {x:rsc.dat(21)} {x:rsc.dat(22)} {x:rsc.dat(23)} {x:rsc.dat(24)} {x:rsc.dat(25)} {x:rsc.dat(26)} {x:rsc.dat(27)} {x:rsc.dat(28)} {x:rsc.dat(29)} {x:rsc.dat(30)} {x:rsc.dat(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-270 -attr oid 267 -attr vt d -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(0)} -port {x:rsc.dat(0)} -attr vt d
load net {x:rsc.dat(1)} -port {x:rsc.dat(1)} -attr vt d
load net {x:rsc.dat(2)} -port {x:rsc.dat(2)} -attr vt d
load net {x:rsc.dat(3)} -port {x:rsc.dat(3)} -attr vt d
load net {x:rsc.dat(4)} -port {x:rsc.dat(4)} -attr vt d
load net {x:rsc.dat(5)} -port {x:rsc.dat(5)} -attr vt d
load net {x:rsc.dat(6)} -port {x:rsc.dat(6)} -attr vt d
load net {x:rsc.dat(7)} -port {x:rsc.dat(7)} -attr vt d
load net {x:rsc.dat(8)} -port {x:rsc.dat(8)} -attr vt d
load net {x:rsc.dat(9)} -port {x:rsc.dat(9)} -attr vt d
load net {x:rsc.dat(10)} -port {x:rsc.dat(10)} -attr vt d
load net {x:rsc.dat(11)} -port {x:rsc.dat(11)} -attr vt d
load net {x:rsc.dat(12)} -port {x:rsc.dat(12)} -attr vt d
load net {x:rsc.dat(13)} -port {x:rsc.dat(13)} -attr vt d
load net {x:rsc.dat(14)} -port {x:rsc.dat(14)} -attr vt d
load net {x:rsc.dat(15)} -port {x:rsc.dat(15)} -attr vt d
load net {x:rsc.dat(16)} -port {x:rsc.dat(16)} -attr vt d
load net {x:rsc.dat(17)} -port {x:rsc.dat(17)} -attr vt d
load net {x:rsc.dat(18)} -port {x:rsc.dat(18)} -attr vt d
load net {x:rsc.dat(19)} -port {x:rsc.dat(19)} -attr vt d
load net {x:rsc.dat(20)} -port {x:rsc.dat(20)} -attr vt d
load net {x:rsc.dat(21)} -port {x:rsc.dat(21)} -attr vt d
load net {x:rsc.dat(22)} -port {x:rsc.dat(22)} -attr vt d
load net {x:rsc.dat(23)} -port {x:rsc.dat(23)} -attr vt d
load net {x:rsc.dat(24)} -port {x:rsc.dat(24)} -attr vt d
load net {x:rsc.dat(25)} -port {x:rsc.dat(25)} -attr vt d
load net {x:rsc.dat(26)} -port {x:rsc.dat(26)} -attr vt d
load net {x:rsc.dat(27)} -port {x:rsc.dat(27)} -attr vt d
load net {x:rsc.dat(28)} -port {x:rsc.dat(28)} -attr vt d
load net {x:rsc.dat(29)} -port {x:rsc.dat(29)} -attr vt d
load net {x:rsc.dat(30)} -port {x:rsc.dat(30)} -attr vt d
load net {x:rsc.dat(31)} -port {x:rsc.dat(31)} -attr vt d
load netBundle {x:rsc.dat} 32 {x:rsc.dat(0)} {x:rsc.dat(1)} {x:rsc.dat(2)} {x:rsc.dat(3)} {x:rsc.dat(4)} {x:rsc.dat(5)} {x:rsc.dat(6)} {x:rsc.dat(7)} {x:rsc.dat(8)} {x:rsc.dat(9)} {x:rsc.dat(10)} {x:rsc.dat(11)} {x:rsc.dat(12)} {x:rsc.dat(13)} {x:rsc.dat(14)} {x:rsc.dat(15)} {x:rsc.dat(16)} {x:rsc.dat(17)} {x:rsc.dat(18)} {x:rsc.dat(19)} {x:rsc.dat(20)} {x:rsc.dat(21)} {x:rsc.dat(22)} {x:rsc.dat(23)} {x:rsc.dat(24)} {x:rsc.dat(25)} {x:rsc.dat(26)} {x:rsc.dat(27)} {x:rsc.dat(28)} {x:rsc.dat(29)} {x:rsc.dat(30)} {x:rsc.dat(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-271 -attr oid 268 -attr vt d -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-272 -attr oid 269 -attr vt d
load net {x:rsc.triosy.lz} -port {x:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-273 -attr oid 270 -attr vt d -attr @path {/fir1/x:rsc.triosy.lz}
load net {return:rsc.dat(0)} -attr vt d
load net {return:rsc.dat(1)} -attr vt d
load net {return:rsc.dat(2)} -attr vt d
load net {return:rsc.dat(3)} -attr vt d
load net {return:rsc.dat(4)} -attr vt d
load net {return:rsc.dat(5)} -attr vt d
load net {return:rsc.dat(6)} -attr vt d
load net {return:rsc.dat(7)} -attr vt d
load net {return:rsc.dat(8)} -attr vt d
load net {return:rsc.dat(9)} -attr vt d
load net {return:rsc.dat(10)} -attr vt d
load net {return:rsc.dat(11)} -attr vt d
load net {return:rsc.dat(12)} -attr vt d
load net {return:rsc.dat(13)} -attr vt d
load net {return:rsc.dat(14)} -attr vt d
load net {return:rsc.dat(15)} -attr vt d
load net {return:rsc.dat(16)} -attr vt d
load net {return:rsc.dat(17)} -attr vt d
load net {return:rsc.dat(18)} -attr vt d
load net {return:rsc.dat(19)} -attr vt d
load net {return:rsc.dat(20)} -attr vt d
load net {return:rsc.dat(21)} -attr vt d
load net {return:rsc.dat(22)} -attr vt d
load net {return:rsc.dat(23)} -attr vt d
load net {return:rsc.dat(24)} -attr vt d
load net {return:rsc.dat(25)} -attr vt d
load net {return:rsc.dat(26)} -attr vt d
load net {return:rsc.dat(27)} -attr vt d
load net {return:rsc.dat(28)} -attr vt d
load net {return:rsc.dat(29)} -attr vt d
load net {return:rsc.dat(30)} -attr vt d
load net {return:rsc.dat(31)} -attr vt d
load netBundle {return:rsc.dat} 32 {return:rsc.dat(0)} {return:rsc.dat(1)} {return:rsc.dat(2)} {return:rsc.dat(3)} {return:rsc.dat(4)} {return:rsc.dat(5)} {return:rsc.dat(6)} {return:rsc.dat(7)} {return:rsc.dat(8)} {return:rsc.dat(9)} {return:rsc.dat(10)} {return:rsc.dat(11)} {return:rsc.dat(12)} {return:rsc.dat(13)} {return:rsc.dat(14)} {return:rsc.dat(15)} {return:rsc.dat(16)} {return:rsc.dat(17)} {return:rsc.dat(18)} {return:rsc.dat(19)} {return:rsc.dat(20)} {return:rsc.dat(21)} {return:rsc.dat(22)} {return:rsc.dat(23)} {return:rsc.dat(24)} {return:rsc.dat(25)} {return:rsc.dat(26)} {return:rsc.dat(27)} {return:rsc.dat(28)} {return:rsc.dat(29)} {return:rsc.dat(30)} {return:rsc.dat(31)} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-274 -attr oid 271 -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(0)} -port {return:rsc.dat(0)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(1)} -port {return:rsc.dat(1)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(2)} -port {return:rsc.dat(2)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(3)} -port {return:rsc.dat(3)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(4)} -port {return:rsc.dat(4)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(5)} -port {return:rsc.dat(5)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(6)} -port {return:rsc.dat(6)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(7)} -port {return:rsc.dat(7)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(8)} -port {return:rsc.dat(8)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(9)} -port {return:rsc.dat(9)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(10)} -port {return:rsc.dat(10)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(11)} -port {return:rsc.dat(11)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(12)} -port {return:rsc.dat(12)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(13)} -port {return:rsc.dat(13)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(14)} -port {return:rsc.dat(14)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(15)} -port {return:rsc.dat(15)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(16)} -port {return:rsc.dat(16)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(17)} -port {return:rsc.dat(17)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(18)} -port {return:rsc.dat(18)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(19)} -port {return:rsc.dat(19)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(20)} -port {return:rsc.dat(20)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(21)} -port {return:rsc.dat(21)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(22)} -port {return:rsc.dat(22)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(23)} -port {return:rsc.dat(23)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(24)} -port {return:rsc.dat(24)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(25)} -port {return:rsc.dat(25)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(26)} -port {return:rsc.dat(26)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(27)} -port {return:rsc.dat(27)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(28)} -port {return:rsc.dat(28)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(29)} -port {return:rsc.dat(29)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(30)} -port {return:rsc.dat(30)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(31)} -port {return:rsc.dat(31)} -attr vt d -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-275 -attr oid 272 -attr vt d
load net {return:rsc.triosy.lz} -port {return:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-276 -attr oid 273 -attr vt d -attr @path {/fir1/return:rsc.triosy.lz}
load inst "fir1:core:inst" "fir1:core" "orig" -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-277 -attr oid 274 -attr vt dc -attr @path {/fir1/fir1:core:inst} -attr area 11095.968055 -attr delay 0.937241 -attr hier "/fir1/fir1:core"
load net {clk} -pin  "fir1:core:inst" {clk} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-278 -attr oid 275 -attr vt dc -attr @path {/fir1/clk}
load net {rst} -pin  "fir1:core:inst" {rst} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-279 -attr oid 276 -attr vt dc -attr @path {/fir1/rst}
load net {x:rsc.dat(0)} -pin  "fir1:core:inst" {x:rsc.dat(0)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(1)} -pin  "fir1:core:inst" {x:rsc.dat(1)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(2)} -pin  "fir1:core:inst" {x:rsc.dat(2)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(3)} -pin  "fir1:core:inst" {x:rsc.dat(3)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(4)} -pin  "fir1:core:inst" {x:rsc.dat(4)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(5)} -pin  "fir1:core:inst" {x:rsc.dat(5)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(6)} -pin  "fir1:core:inst" {x:rsc.dat(6)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(7)} -pin  "fir1:core:inst" {x:rsc.dat(7)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(8)} -pin  "fir1:core:inst" {x:rsc.dat(8)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(9)} -pin  "fir1:core:inst" {x:rsc.dat(9)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(10)} -pin  "fir1:core:inst" {x:rsc.dat(10)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(11)} -pin  "fir1:core:inst" {x:rsc.dat(11)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(12)} -pin  "fir1:core:inst" {x:rsc.dat(12)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(13)} -pin  "fir1:core:inst" {x:rsc.dat(13)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(14)} -pin  "fir1:core:inst" {x:rsc.dat(14)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(15)} -pin  "fir1:core:inst" {x:rsc.dat(15)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(16)} -pin  "fir1:core:inst" {x:rsc.dat(16)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(17)} -pin  "fir1:core:inst" {x:rsc.dat(17)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(18)} -pin  "fir1:core:inst" {x:rsc.dat(18)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(19)} -pin  "fir1:core:inst" {x:rsc.dat(19)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(20)} -pin  "fir1:core:inst" {x:rsc.dat(20)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(21)} -pin  "fir1:core:inst" {x:rsc.dat(21)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(22)} -pin  "fir1:core:inst" {x:rsc.dat(22)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(23)} -pin  "fir1:core:inst" {x:rsc.dat(23)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(24)} -pin  "fir1:core:inst" {x:rsc.dat(24)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(25)} -pin  "fir1:core:inst" {x:rsc.dat(25)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(26)} -pin  "fir1:core:inst" {x:rsc.dat(26)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(27)} -pin  "fir1:core:inst" {x:rsc.dat(27)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(28)} -pin  "fir1:core:inst" {x:rsc.dat(28)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(29)} -pin  "fir1:core:inst" {x:rsc.dat(29)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(30)} -pin  "fir1:core:inst" {x:rsc.dat(30)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.dat(31)} -pin  "fir1:core:inst" {x:rsc.dat(31)} -attr vt dc -attr @path {/fir1/x:rsc.dat}
load net {x:rsc.triosy.lz} -pin  "fir1:core:inst" {x:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-280 -attr oid 277 -attr vt dc -attr @path {/fir1/x:rsc.triosy.lz}
load net {return:rsc.dat(0)} -pin  "fir1:core:inst" {return:rsc.dat(0)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(1)} -pin  "fir1:core:inst" {return:rsc.dat(1)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(2)} -pin  "fir1:core:inst" {return:rsc.dat(2)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(3)} -pin  "fir1:core:inst" {return:rsc.dat(3)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(4)} -pin  "fir1:core:inst" {return:rsc.dat(4)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(5)} -pin  "fir1:core:inst" {return:rsc.dat(5)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(6)} -pin  "fir1:core:inst" {return:rsc.dat(6)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(7)} -pin  "fir1:core:inst" {return:rsc.dat(7)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(8)} -pin  "fir1:core:inst" {return:rsc.dat(8)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(9)} -pin  "fir1:core:inst" {return:rsc.dat(9)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(10)} -pin  "fir1:core:inst" {return:rsc.dat(10)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(11)} -pin  "fir1:core:inst" {return:rsc.dat(11)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(12)} -pin  "fir1:core:inst" {return:rsc.dat(12)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(13)} -pin  "fir1:core:inst" {return:rsc.dat(13)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(14)} -pin  "fir1:core:inst" {return:rsc.dat(14)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(15)} -pin  "fir1:core:inst" {return:rsc.dat(15)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(16)} -pin  "fir1:core:inst" {return:rsc.dat(16)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(17)} -pin  "fir1:core:inst" {return:rsc.dat(17)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(18)} -pin  "fir1:core:inst" {return:rsc.dat(18)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(19)} -pin  "fir1:core:inst" {return:rsc.dat(19)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(20)} -pin  "fir1:core:inst" {return:rsc.dat(20)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(21)} -pin  "fir1:core:inst" {return:rsc.dat(21)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(22)} -pin  "fir1:core:inst" {return:rsc.dat(22)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(23)} -pin  "fir1:core:inst" {return:rsc.dat(23)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(24)} -pin  "fir1:core:inst" {return:rsc.dat(24)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(25)} -pin  "fir1:core:inst" {return:rsc.dat(25)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(26)} -pin  "fir1:core:inst" {return:rsc.dat(26)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(27)} -pin  "fir1:core:inst" {return:rsc.dat(27)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(28)} -pin  "fir1:core:inst" {return:rsc.dat(28)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(29)} -pin  "fir1:core:inst" {return:rsc.dat(29)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(30)} -pin  "fir1:core:inst" {return:rsc.dat(30)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.dat(31)} -pin  "fir1:core:inst" {return:rsc.dat(31)} -attr vt dc -attr @path {/fir1/return:rsc.dat}
load net {return:rsc.triosy.lz} -pin  "fir1:core:inst" {return:rsc.triosy.lz} -attr xrf 9ebeb784-bdb6-4647-80c7-7034dc516545-281 -attr oid 278 -attr vt dc -attr @path {/fir1/return:rsc.triosy.lz}
### END MODULE 

