{"status": "active", "preferred_support_tool": "", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2005-06-06", "socialnetworks": [], "tools": [{"sourceforge_group_id": 140776, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "categories": {"developmentstatus": [], "environment": [], "language": [], "license": [], "database": [], "topic": [], "audience": [], "translation": [], "os": []}, "_id": "514b69f1271846024ef641df", "name": "veri-indent", "url": "http://sourceforge.net/p/veriindent/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "Veri-indent is a verilog source code  Parser,Analyzer and Beautifier. (similar to c 'indent' , but more than that). Verilog source can be formatted and  Symbol table, list of registers,wires,pli calls in \r\nsource code can be extracted.", "moved_to_url": "", "shortname": "veriindent", "developers": [{"url": "http://sourceforge.net/u/userid-1291991/", "username": "palam_rect", "name": "palam"}], "external_homepage": "http://veriindent.sourceforge.net"}
