{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlcompiler\/compile(arrangement:name:createrepresentation:)"]}],"metadata":{"title":"compile(arrangement:name:createRepresentation:)","role":"symbol","fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"compile"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"arrangement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"createRepresentation","kind":"externalParam"},{"text":": (","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines11ArrangementV","text":"Arrangement","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":"?) -> ","kind":"text"},{"preciseIdentifier":"s:10SwiftUtils11FileWrapperC","text":"FileWrapper","kind":"typeIdentifier"},{"text":"?","kind":"text"}],"symbolKind":"method","roleHeading":"Instance Method","modules":[{"name":"VHDLMachines"}],"externalID":"s:12VHDLMachines12VHDLCompilerV7compile11arrangement4name20createRepresentation10SwiftUtils11FileWrapperCSgAA11ArrangementV_11VHDLParsing12VariableNameVxSgAM_APtctAA0L17VHDLRepresentableRzlF"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler"]]},"abstract":[{"type":"text","text":"Compile an arrangement into a VHDL source file within an arrangement folder."}],"sections":[],"schemaVersion":{"minor":3,"major":0,"patch":0},"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"compile"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"arrangement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Arrangement","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"createRepresentation"},{"kind":"text","text":": "},{"kind":"keyword","text":"@escaping"},{"kind":"text","text":" ("},{"kind":"typeIdentifier","text":"Arrangement","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":"? = {\n            ArrangementRepresentation(arrangement: $0, name: $1)\n        }) -> "},{"kind":"typeIdentifier","text":"FileWrapper","preciseIdentifier":"s:10SwiftUtils11FileWrapperC"},{"kind":"text","text":"? "},{"kind":"keyword","text":"where"},{"kind":"text","text":" "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":" : "},{"kind":"typeIdentifier","text":"ArrangementVHDLRepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","preciseIdentifier":"s:12VHDLMachines28ArrangementVHDLRepresentableP"}],"languages":["swift"]}],"kind":"declarations"},{"kind":"parameters","parameters":[{"name":"arrangement","content":[{"inlineContent":[{"text":"The arrangement to convert into VHDL.","type":"text"}],"type":"paragraph"}]},{"name":"name","content":[{"inlineContent":[{"text":"The name of the arrangement.","type":"text"}],"type":"paragraph"}]},{"name":"createRepresentation","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"A function that creates the VHDL representation used."}]}]}]},{"kind":"content","content":[{"anchor":"return-value","type":"heading","text":"Return Value","level":2},{"type":"paragraph","inlineContent":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"FileWrapper"},{"text":" consisting of the VHDL source files within an unnamed parent folder.","type":"text"}]}]},{"kind":"content","content":[{"text":"Discussion","type":"heading","level":2,"anchor":"discussion"},{"type":"aside","content":[{"type":"paragraph","inlineContent":[{"text":"","type":"text"},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable"},{"text":".","type":"text"}]}],"name":"See Also","style":"note"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler\/compile(arrangement:name:createRepresentation:)"},"kind":"symbol","references":{"doc://VHDLMachines/documentation/VHDLMachines/VHDLCompiler/compile(arrangement:name:createRepresentation:)":{"kind":"symbol","type":"topic","role":"symbol","abstract":[{"text":"Compile an arrangement into a VHDL source file within an arrangement folder.","type":"text"}],"fragments":[{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"compile","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"kind":"externalParam","text":"arrangement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines11ArrangementV","text":"Arrangement"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"createRepresentation"},{"kind":"text","text":": ("},{"kind":"typeIdentifier","text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":"?) -> "},{"kind":"typeIdentifier","text":"FileWrapper","preciseIdentifier":"s:10SwiftUtils11FileWrapperC"},{"kind":"text","text":"?"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler\/compile(arrangement:name:createRepresentation:)","url":"\/documentation\/vhdlmachines\/vhdlcompiler\/compile(arrangement:name:createrepresentation:)","title":"compile(arrangement:name:createRepresentation:)"},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLCompiler":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler","type":"topic","kind":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLCompiler"}],"navigatorTitle":[{"kind":"identifier","text":"VHDLCompiler"}],"role":"symbol","title":"VHDLCompiler","url":"\/documentation\/vhdlmachines\/vhdlcompiler","abstract":[{"text":"A struct that compiles a VHDL machine into a VHDL source file (vhd).","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}