 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Tue Jun 16 02:23:23 2020
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner Cmax ====
===========================================

================================================== Summary Table for Corner Cmax ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_worst
SDRAM_CLK                               M,D      2852      8       81    362.16    381.98      0.78      0.10         0         0
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1912     15       99    426.71    550.98      1.26      0.14         1         0
 SYS_CLK                                  G      1716      7       62    306.75    327.34      0.83      0.10         0         0
PCI_CLK                                 M,D       386      9       20     88.44     94.29      0.67      0.04         0         0
### Mode: test, Scenario: test_worst
SDRAM_CLK                               M,D      2852      8       81    362.16    381.98      0.78      0.10         0         0
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1912     15       99    426.71    550.98      1.26      0.14         0         0
 SYS_CLK                                  G      1716      7       62    306.75    327.34      0.83      0.10         0         0
PCI_CLK                                 M,D       386      9       20     88.44     94.29      0.67      0.04         0         0
ate_clk                                 M,D         0      0        0      0.00      0.00        --        --         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5150     15      200    877.31   1027.25      1.26      0.14         1         0


===========================================
==== Summary Reporting for Corner Cmin ====
===========================================

================================================== Summary Table for Corner Cmin ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_best
SDRAM_CLK                               M,D      2852      8       81    362.16    381.98      0.17      0.03         0         0
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1912     15       99    426.71    550.98      0.30      0.06         0         0
 SYS_CLK                                  G      1716      7       62    306.75    327.34      0.18      0.03         0         0
PCI_CLK                                 M,D       386      9       20     88.44     94.29      0.15      0.01         0         0
### Mode: test, Scenario: test_best
SDRAM_CLK                               M,D      2852      8       81    362.16    381.98      0.17      0.03         0         0
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1912     15       99    426.71    550.98      0.30      0.06         0         0
 SYS_CLK                                  G      1716      7       62    306.75    327.34      0.18      0.03         0         0
PCI_CLK                                 M,D       386      9       20     88.44     94.29      0.15      0.01         0         0
ate_clk                                 M,D         0      0        0      0.00      0.00        --        --         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5150     15      200    877.31   1027.25      0.30      0.06         0         0


1
