Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Sep 17 00:49:12 2023
| Host         : DESKTOP-DOLA5FQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder2_4_timing_summary_routed.rpt -pb decoder2_4_timing_summary_routed.pb -rpx decoder2_4_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder2_4
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 4.000ns (57.582%)  route 2.947ns (42.418%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    Y13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  a1_IBUF_inst/O
                         net (fo=4, routed)           1.221     2.205    a1_IBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.150     2.355 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.726     4.081    d3_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         2.866     6.947 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     6.947    d3
    Y11                                                               r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.888ns  (logic 3.996ns (58.009%)  route 2.892ns (41.991%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    Y13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  a1_IBUF_inst/O
                         net (fo=4, routed)           1.213     2.197    a1_IBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.152     2.349 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.679     4.028    d0_OBUF
    Y12                  OBUF (Prop_obuf_I_O)         2.859     6.888 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     6.888    d0
    Y12                                                               r  d0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.665ns  (logic 3.780ns (56.719%)  route 2.885ns (43.281%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    Y13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  a1_IBUF_inst/O
                         net (fo=4, routed)           1.213     2.197    a1_IBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     2.321 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     3.993    d2_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         2.672     6.665 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     6.665    d2
    AB11                                                              r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.664ns  (logic 3.776ns (56.654%)  route 2.889ns (43.346%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 f  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    Y13                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  a1_IBUF_inst/O
                         net (fo=4, routed)           1.221     2.205    a1_IBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     2.329 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     3.997    d1_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         2.667     6.664 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     6.664    d1
    AB12                                                              r  d1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.438ns (66.110%)  route 0.737ns (33.890%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    AA11                 IBUF (Prop_ibuf_I_O)         0.209     0.209 r  a0_IBUF_inst/O
                         net (fo=4, routed)           0.419     0.628    a0_IBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.673 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     0.992    d1_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         1.184     2.176 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     2.176    d1
    AB12                                                              r  d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.443ns (65.434%)  route 0.762ns (34.566%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 f  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    AA11                 IBUF (Prop_ibuf_I_O)         0.209     0.209 f  a0_IBUF_inst/O
                         net (fo=4, routed)           0.420     0.629    a0_IBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.674 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     1.017    d2_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         1.188     2.205 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     2.205    d2
    AB11                                                              r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.493ns (66.074%)  route 0.767ns (33.926%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 f  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    AA11                 IBUF (Prop_ibuf_I_O)         0.209     0.209 f  a0_IBUF_inst/O
                         net (fo=4, routed)           0.420     0.629    a0_IBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.049     0.678 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.347     1.025    d0_OBUF
    Y12                  OBUF (Prop_obuf_I_O)         1.235     2.260 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     2.260    d0
    Y12                                                               r  d0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.500ns (65.920%)  route 0.776ns (34.080%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA11                                              0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    AA11                 IBUF (Prop_ibuf_I_O)         0.209     0.209 r  a0_IBUF_inst/O
                         net (fo=4, routed)           0.419     0.628    a0_IBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.048     0.676 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     1.033    d3_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.243     2.276 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     2.276    d3
    Y11                                                               r  d3 (OUT)
  -------------------------------------------------------------------    -------------------





