Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9906438ee537497f9296ade98e12215d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot M3_tb_behav xil_defaultlib.M3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM0' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:524]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM1' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:539]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM2' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:554]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM3' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:569]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM4' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:584]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERS0' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:697]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM0' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:712]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM1' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:727]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:762]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:932]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:979]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'PADDR' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:1048]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'paddr' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:1071]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'HADDR' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:1153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'HRESP' [D:/WHUT/FPGA/EXERCISE/PYNQ-Z2/ARM_SOC/CortexM3_Eval_V2/CortexM3_Eval.srcs/sources_1/new/SOC_TOP_V2.v:1161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.swdio_tri_buf
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.cortexm3ds_logic
Compiling module xil_defaultlib.L1AhbMtxInStg
Compiling module xil_defaultlib.L1AhbMtx_default_slave
Compiling module xil_defaultlib.L1AhbMtxDecS0
Compiling module xil_defaultlib.L1AhbMtxDecS1
Compiling module xil_defaultlib.L1AhbMtxDecS2
Compiling module xil_defaultlib.L1AhbMtxDecS3
Compiling module xil_defaultlib.L1AhbMtxDecS4
Compiling module xil_defaultlib.L1AhbMtxArbM0
Compiling module xil_defaultlib.L1AhbMtxOutStgM0
Compiling module xil_defaultlib.L1AhbMtxArbM1
Compiling module xil_defaultlib.L1AhbMtxOutStgM1
Compiling module xil_defaultlib.L1AhbMtxArbM2
Compiling module xil_defaultlib.L1AhbMtxOutStgM2
Compiling module xil_defaultlib.L1AhbMtxArbM3
Compiling module xil_defaultlib.L1AhbMtxOutStgM3
Compiling module xil_defaultlib.L1AhbMtxArbM4
Compiling module xil_defaultlib.L1AhbMtxOutStgM4
Compiling module xil_defaultlib.L1AhbMtx
Compiling module xil_defaultlib.cmsdk_ahb_to_ahb_sync_error_canc
Compiling module xil_defaultlib.cmsdk_ahb_to_ahb_sync(MW=2,BURST...
Compiling module xil_defaultlib.L2AhbInStg
Compiling module xil_defaultlib.L2AhbMtx_default_slave
Compiling module xil_defaultlib.L2AhbDecS0
Compiling module xil_defaultlib.L2AhbArb
Compiling module xil_defaultlib.L2AhbOutStg
Compiling module xil_defaultlib.L2AhbMtx
Compiling module xil_defaultlib.cmsdk_ahb_to_apb(REGISTER_WDATA=...
Compiling module xil_defaultlib.cmsdk_apb_slave_mux(PORT3_ENABLE...
Compiling module xil_defaultlib.cmsdk_ahb_to_sram
Compiling module xil_defaultlib.cmsdk_fpga_sram(AW=14)
Compiling module xil_defaultlib.cmsdk_apb_uart
Compiling module xil_defaultlib.cmsdk_apb3_eg_slave_interface_le...
Compiling module xil_defaultlib.custom_apb_led
Compiling module xil_defaultlib.cmsdk_apb3_eg_slave_led
Compiling module xil_defaultlib.custom_apb_button
Compiling module xil_defaultlib.cmsdk_ahb_default_slave
Compiling module xil_defaultlib.cmsdk_ahb_to_iop
Compiling module xil_defaultlib.cmsdk_iop_gpio
Compiling module xil_defaultlib.cmsdk_ahb_gpio
Compiling module xil_defaultlib.SOC_TOP_V2(SimPresent=1)
Compiling module xil_defaultlib.M3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M3_tb_behav
