Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb.qsys --block-symbol-file --output-directory=/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading stream_to_memory_dma_bbb/stream_to_memory_dma_bbb.qsys
Progress: Reading input file
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding s2m_bbb_id [altera_generic_component 1.0]
Progress: Parameterizing module s2m_bbb_id
Progress: Adding s2m_csr_bridge [altera_generic_component 1.0]
Progress: Parameterizing module s2m_csr_bridge
Progress: Adding s2m_dispatcher [altera_generic_component 1.0]
Progress: Parameterizing module s2m_dispatcher
Progress: Adding s2m_host_bridge [altera_generic_component 1.0]
Progress: Parameterizing module s2m_host_bridge
Progress: Adding s2m_mSGDMA_frontend [altera_generic_component 1.0]
Progress: Parameterizing module s2m_mSGDMA_frontend
Progress: Adding s2m_mem_bridge [altera_generic_component 1.0]
Progress: Parameterizing module s2m_mem_bridge
Progress: Adding s2m_write_master [altera_generic_component 1.0]
Progress: Parameterizing module s2m_write_master
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: stream_to_memory_dma_bbb.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: stream_to_memory_dma_bbb.s2m_mem_bridge: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb.qsys --synthesis=VERILOG --output-directory=/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading stream_to_memory_dma_bbb/stream_to_memory_dma_bbb.qsys
Progress: Reading input file
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding s2m_bbb_id [altera_generic_component 1.0]
Progress: Parameterizing module s2m_bbb_id
Progress: Adding s2m_csr_bridge [altera_generic_component 1.0]
Progress: Parameterizing module s2m_csr_bridge
Progress: Adding s2m_dispatcher [altera_generic_component 1.0]
Progress: Parameterizing module s2m_dispatcher
Progress: Adding s2m_host_bridge [altera_generic_component 1.0]
Progress: Parameterizing module s2m_host_bridge
Progress: Adding s2m_mSGDMA_frontend [altera_generic_component 1.0]
Progress: Parameterizing module s2m_mSGDMA_frontend
Progress: Adding s2m_mem_bridge [altera_generic_component 1.0]
Progress: Parameterizing module s2m_mem_bridge
Progress: Adding s2m_write_master [altera_generic_component 1.0]
Progress: Parameterizing module s2m_write_master
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: stream_to_memory_dma_bbb.clock_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: stream_to_memory_dma_bbb.s2m_mem_bridge: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: stream_to_memory_dma_bbb: "Transforming system: stream_to_memory_dma_bbb"
Info: stream_to_memory_dma_bbb: "Naming system components in system: stream_to_memory_dma_bbb"
Info: stream_to_memory_dma_bbb: "Processing generation queue"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_clock_in"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_reset_in"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_id"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_csr_bridge"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_host_bridge"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_mSGDMA_frontend"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_memory_bridge"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_write_master"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_master_translator_191_g7h47bq"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_slave_translator_191_x56fcki"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_master_agent_191_mpbm6tq"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_slave_agent_191_ncfkfri"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_inrlzti"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_bwlkwpi"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_3qn4o4q"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_sdaeh7a"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_exbjyia"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_aailr5a"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_4khhg4a"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_hwe3y6i"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_njn65li"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_burst_adapter_191_jrlgc6a"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_nkhaloi"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_o6dp4ji"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_fq7dfzq"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_elhpb2q"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lpszkpq"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lyl3vmq"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_bbthvuy"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_oslblqy"
Info: stream_to_memory_dma_bbb: "Generating: stream_to_memory_dma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: stream_to_memory_dma_bbb: Done "stream_to_memory_dma_bbb" with 37 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
