
HexagonCANDemoST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000fe34  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0800fe34  0c00fe34  00017e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000554  0800fe44  0c00fe44  00017e44  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00028000  2**0
                  ALLOC
  4 .data         00000fb8  20000000  0c0103a0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000b20  20000fb8  0c011358  00020fb8  2**2
                  ALLOC
  6 .debug_aranges 00000ee0  00000000  00000000  00020fb8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000138f1  00000000  00000000  00021e98  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000037e9  00000000  00000000  00035789  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000b842  00000000  00000000  00038f72  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000036d8  00000000  00000000  000447b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000987fb  00000000  00000000  00047e8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000047a1  00000000  00000000  000e0687  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000be8  00000000  00000000  000e4e28  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 0000129a  00000000  00000000  000e5a10  2**0
                  CONTENTS, READONLY
 15 .debug_macro  00018534  00000000  00000000  000e6caa  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 81 3a 00 08 83 3a 00 08     .........:...:..
 8000010:	85 3a 00 08 87 3a 00 08 89 3a 00 08 00 00 00 00     .:...:...:......
	...
 800002c:	8b 3a 00 08 8d 3a 00 08 00 00 00 00 8f 3a 00 08     .:...:.......:..
 800003c:	95 55 00 08 93 3a 00 08 95 3a 00 08 97 3a 00 08     .U...:...:...:..
 800004c:	99 3a 00 08 9b 3a 00 08 9d 3a 00 08 9f 3a 00 08     .:...:...:...:..
 800005c:	a1 3a 00 08 a3 3a 00 08 00 00 00 00 00 00 00 00     .:...:..........
 800006c:	00 00 00 00 a5 3a 00 08 00 00 00 00 a7 3a 00 08     .....:.......:..
 800007c:	a9 3a 00 08 ab 3a 00 08 ad 3a 00 08 af 3a 00 08     .:...:...:...:..
 800008c:	b1 3a 00 08 b3 3a 00 08 b5 3a 00 08 b7 3a 00 08     .:...:...:...:..
 800009c:	b9 3a 00 08 bb 3a 00 08 bd 3a 00 08 bf 3a 00 08     .:...:...:...:..
 80000ac:	c1 3a 00 08 c3 3a 00 08 c5 3a 00 08 c7 3a 00 08     .:...:...:...:..
 80000bc:	c9 3a 00 08 cb 3a 00 08 cd 3a 00 08 cf 3a 00 08     .:...:...:...:..
 80000cc:	d1 3a 00 08 d3 3a 00 08 d5 3a 00 08 d7 3a 00 08     .:...:...:...:..
 80000dc:	d9 3a 00 08 db 3a 00 08 dd 3a 00 08 df 3a 00 08     .:...:...:...:..
 80000ec:	e1 3a 00 08 e3 3a 00 08 e5 3a 00 08 e7 3a 00 08     .:...:...:...:..
 80000fc:	e9 3a 00 08 eb 3a 00 08 ed 3a 00 08 ef 3a 00 08     .:...:...:...:..
 800010c:	f1 3a 00 08 f3 3a 00 08 f5 3a 00 08 f7 3a 00 08     .:...:...:...:..
 800011c:	f9 3a 00 08 fb 3a 00 08 fd 3a 00 08 ff 3a 00 08     .:...:...:...:..
 800012c:	01 3b 00 08 03 3b 00 08 05 3b 00 08 07 3b 00 08     .;...;...;...;..
 800013c:	09 3b 00 08 0b 3b 00 08 0d 3b 00 08 0f 3b 00 08     .;...;...;...;..
 800014c:	11 3b 00 08 13 3b 00 08 15 3b 00 08 17 3b 00 08     .;...;...;...;..
 800015c:	19 3b 00 08 00 00 00 00 00 00 00 00 00 00 00 00     .;..............
 800016c:	00 00 00 00 1b 3b 00 08 1d 3b 00 08 1f 3b 00 08     .....;...;...;..
 800017c:	21 3b 00 08 23 3b 00 08 25 3b 00 08 27 3b 00 08     !;..#;..%;..';..
 800018c:	29 3b 00 08 2b 3b 00 08 2d 3b 00 08 2f 3b 00 08     );..+;..-;../;..
 800019c:	31 3b 00 08 33 3b 00 08 35 3b 00 08 37 3b 00 08     1;..3;..5;..7;..
 80001ac:	39 3b 00 08 3b 3b 00 08 3d 3b 00 08 3f 3b 00 08     9;..;;..=;..?;..
 80001bc:	41 3b 00 08 43 3b 00 08 45 3b 00 08 47 3b 00 08     A;..C;..E;..G;..
 80001cc:	49 3b 00 08 4b 3b 00 08 4d 3b 00 08 4f 3b 00 08     I;..K;..M;..O;..
 80001dc:	00 00 00 00 51 3b 00 08 53 3b 00 08 55 3b 00 08     ....Q;..S;..U;..
 80001ec:	57 3b 00 08 59 3b 00 08 00 00 00 00 5b 3b 00 08     W;..Y;......[;..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08003b65 	.word	0x08003b65

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08005c05 	.word	0x08005c05

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c0103a0 	.word	0x0c0103a0
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000fb8 	.word	0x00000fb8
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c011358 	.word	0x0c011358
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000fb8 	.word	0x20000fb8
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000b20 	.word	0x00000b20
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	0800841d 	.word	0x0800841d
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08002105 	.word	0x08002105
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <setState>:
	TRIG_timer__startTimeout = IFITEM_timer + EVT_SHIFT*PTimer_IN_startTimeout,
	TRIG_timer__kill = IFITEM_timer + EVT_SHIFT*PTimer_IN_kill
};


static void setState(ATimingService* self, etInt16 new_state) {
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	460b      	mov	r3, r1
 80002d2:	807b      	strh	r3, [r7, #2]
	self->state = new_state;
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	887a      	ldrh	r2, [r7, #2]
 80002d8:	f8a3 22dc 	strh.w	r2, [r3, #732]	; 0x2dc
}
 80002dc:	f107 070c 	add.w	r7, r7, #12
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bc80      	pop	{r7}
 80002e4:	4770      	bx	lr
 80002e6:	bf00      	nop

080002e8 <getState>:

static etInt16 getState(ATimingService* self) {
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
	return self->state;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	f8b3 32dc 	ldrh.w	r3, [r3, #732]	; 0x2dc
 80002f6:	b21b      	sxth	r3, r3
}
 80002f8:	4618      	mov	r0, r3
 80002fa:	f107 070c 	add.w	r7, r7, #12
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr

08000304 <entry_Operational>:

/* Entry and Exit Codes */
static void entry_Operational(ATimingService* self) {
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
	/* prepare */
}
 800030c:	f107 070c 	add.w	r7, r7, #12
 8000310:	46bd      	mov	sp, r7
 8000312:	bc80      	pop	{r7}
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop

08000318 <do_Operational>:
static  void do_Operational(ATimingService* self) {
 8000318:	b580      	push	{r7, lr}
 800031a:	b086      	sub	sp, #24
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]
	/* maintain timers */
	etTimerControlBlock* temp;
	etTime t;
	
	getTimeFromTarget(&t);
 8000320:	f107 030c 	add.w	r3, r7, #12
 8000324:	4618      	mov	r0, r3
 8000326:	f006 ff8f 	bl	8007248 <getTimeFromTarget>
	while (usedTcbsRoot !=0 ){
 800032a:	e03c      	b.n	80003a6 <do_Operational+0x8e>
		if (isTimeGreater(&t,&(usedTcbsRoot->expTime))){
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8000332:	f107 020c 	add.w	r2, r7, #12
 8000336:	6878      	ldr	r0, [r7, #4]
 8000338:	4611      	mov	r1, r2
 800033a:	461a      	mov	r2, r3
 800033c:	f000 fb76 	bl	8000a2c <ATimingService_isTimeGreater>
 8000340:	4603      	mov	r3, r0
 8000342:	2b00      	cmp	r3, #0
 8000344:	d035      	beq.n	80003b2 <do_Operational+0x9a>
			timer_timeout(usedTcbsRoot->portIdx);
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	461a      	mov	r2, r3
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8000352:	691b      	ldr	r3, [r3, #16]
 8000354:	4610      	mov	r0, r2
 8000356:	4619      	mov	r1, r3
 8000358:	f000 fbfc 	bl	8000b54 <PTimerReplPort_timeout>
			temp=usedTcbsRoot;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8000362:	617b      	str	r3, [r7, #20]
			usedTcbsRoot=usedTcbsRoot->next;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800036a:	695a      	ldr	r2, [r3, #20]
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
			if((temp->pTime.sec==0)&&(temp->pTime.nSec==0)){
 8000372:	697b      	ldr	r3, [r7, #20]
 8000374:	689b      	ldr	r3, [r3, #8]
 8000376:	2b00      	cmp	r3, #0
 8000378:	d108      	bne.n	800038c <do_Operational+0x74>
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	68db      	ldr	r3, [r3, #12]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d104      	bne.n	800038c <do_Operational+0x74>
				/* single shot timer */
				returnTcb(temp);
 8000382:	6878      	ldr	r0, [r7, #4]
 8000384:	6979      	ldr	r1, [r7, #20]
 8000386:	f000 faaf 	bl	80008e8 <ATimingService_returnTcb>
 800038a:	e00c      	b.n	80003a6 <do_Operational+0x8e>
			}else{
				/* periodic timer */
				addTime(&temp->expTime,&temp->pTime);
 800038c:	697a      	ldr	r2, [r7, #20]
 800038e:	697b      	ldr	r3, [r7, #20]
 8000390:	f103 0308 	add.w	r3, r3, #8
 8000394:	6878      	ldr	r0, [r7, #4]
 8000396:	4611      	mov	r1, r2
 8000398:	461a      	mov	r2, r3
 800039a:	f000 fb71 	bl	8000a80 <ATimingService_addTime>
				putTcbToUsedList(temp);
 800039e:	6878      	ldr	r0, [r7, #4]
 80003a0:	6979      	ldr	r1, [r7, #20]
 80003a2:	f000 faf9 	bl	8000998 <ATimingService_putTcbToUsedList>
	/* maintain timers */
	etTimerControlBlock* temp;
	etTime t;
	
	getTimeFromTarget(&t);
	while (usedTcbsRoot !=0 ){
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d1bd      	bne.n	800032c <do_Operational+0x14>
 80003b0:	e000      	b.n	80003b4 <do_Operational+0x9c>
				/* periodic timer */
				addTime(&temp->expTime,&temp->pTime);
				putTcbToUsedList(temp);
				}
			}else{
				break;
 80003b2:	bf00      	nop
				}
		}
}
 80003b4:	f107 0718 	add.w	r7, r7, #24
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}

080003bc <action_TRANS_INITIAL_TO__Operational>:

/* Action Codes */
static void action_TRANS_INITIAL_TO__Operational(ATimingService* self) {
 80003bc:	b480      	push	{r7}
 80003be:	b085      	sub	sp, #20
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
	int i;
	usedTcbsRoot=0;
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	f04f 0200 	mov.w	r2, #0
 80003ca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
	freeTcbsRoot=&tcbs[0];
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	f103 0204 	add.w	r2, r3, #4
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8
	tcbs[ET_NB_OF_TCBS-1].next=0;
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	f04f 0200 	mov.w	r2, #0
 80003e0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
	for (i=0;i<ET_NB_OF_TCBS-1;i++){
 80003e4:	f04f 0300 	mov.w	r3, #0
 80003e8:	60fb      	str	r3, [r7, #12]
 80003ea:	e01c      	b.n	8000426 <action_TRANS_INITIAL_TO__Operational+0x6a>
		tcbs[i].next=&tcbs[i+1];
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	f103 0201 	add.w	r2, r3, #1
 80003f2:	4613      	mov	r3, r2
 80003f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80003f8:	189b      	adds	r3, r3, r2
 80003fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80003fe:	687a      	ldr	r2, [r7, #4]
 8000400:	18d3      	adds	r3, r2, r3
 8000402:	f103 0104 	add.w	r1, r3, #4
 8000406:	6878      	ldr	r0, [r7, #4]
 8000408:	68fa      	ldr	r2, [r7, #12]
 800040a:	4613      	mov	r3, r2
 800040c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000410:	189b      	adds	r3, r3, r2
 8000412:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000416:	18c3      	adds	r3, r0, r3
 8000418:	f103 0318 	add.w	r3, r3, #24
 800041c:	6019      	str	r1, [r3, #0]
static void action_TRANS_INITIAL_TO__Operational(ATimingService* self) {
	int i;
	usedTcbsRoot=0;
	freeTcbsRoot=&tcbs[0];
	tcbs[ET_NB_OF_TCBS-1].next=0;
	for (i=0;i<ET_NB_OF_TCBS-1;i++){
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	f103 0301 	add.w	r3, r3, #1
 8000424:	60fb      	str	r3, [r7, #12]
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	2b1c      	cmp	r3, #28
 800042a:	dddf      	ble.n	80003ec <action_TRANS_INITIAL_TO__Operational+0x30>
		tcbs[i].next=&tcbs[i+1];
		}
}
 800042c:	f107 0714 	add.w	r7, r7, #20
 8000430:	46bd      	mov	sp, r7
 8000432:	bc80      	pop	{r7}
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop

08000438 <action_TRANS_tr1_FROM_Operational_TO_Operational_BY_startTimeouttimer_tr1>:
static void action_TRANS_tr1_FROM_Operational_TO_Operational_BY_startTimeouttimer_tr1(ATimingService* self, const InterfaceItemBase* ifitem, uint32 time) {
 8000438:	b580      	push	{r7, lr}
 800043a:	b088      	sub	sp, #32
 800043c:	af00      	add	r7, sp, #0
 800043e:	60f8      	str	r0, [r7, #12]
 8000440:	60b9      	str	r1, [r7, #8]
 8000442:	607a      	str	r2, [r7, #4]
	etTimerControlBlock* timer = getTcb();
 8000444:	68f8      	ldr	r0, [r7, #12]
 8000446:	f000 fa2f 	bl	80008a8 <ATimingService_getTcb>
 800044a:	61f8      	str	r0, [r7, #28]
	etTime t;
	if (timer!= 0){
 800044c:	69fb      	ldr	r3, [r7, #28]
 800044e:	2b00      	cmp	r3, #0
 8000450:	d03b      	beq.n	80004ca <action_TRANS_tr1_FROM_Operational_TO_Operational_BY_startTimeouttimer_tr1+0x92>
		t.sec=time/1000;
 8000452:	687a      	ldr	r2, [r7, #4]
 8000454:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8000458:	f2c1 0362 	movt	r3, #4194	; 0x1062
 800045c:	fba3 1302 	umull	r1, r3, r3, r2
 8000460:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000464:	617b      	str	r3, [r7, #20]
		t.nSec=(time%1000)*1000000L;
 8000466:	687a      	ldr	r2, [r7, #4]
 8000468:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 800046c:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8000470:	fba3 1302 	umull	r1, r3, r3, r2
 8000474:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000478:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800047c:	fb01 f303 	mul.w	r3, r1, r3
 8000480:	1ad3      	subs	r3, r2, r3
 8000482:	f244 2240 	movw	r2, #16960	; 0x4240
 8000486:	f2c0 020f 	movt	r2, #15
 800048a:	fb02 f303 	mul.w	r3, r2, r3
 800048e:	61bb      	str	r3, [r7, #24]
		timer->pTime.sec = 0;
 8000490:	69fb      	ldr	r3, [r7, #28]
 8000492:	f04f 0200 	mov.w	r2, #0
 8000496:	609a      	str	r2, [r3, #8]
		timer->pTime.nSec = 0;
 8000498:	69fb      	ldr	r3, [r7, #28]
 800049a:	f04f 0200 	mov.w	r2, #0
 800049e:	60da      	str	r2, [r3, #12]
		timer->portIdx=((etReplSubPort*)ifitem)->index;
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	7b1b      	ldrb	r3, [r3, #12]
 80004a4:	461a      	mov	r2, r3
 80004a6:	69fb      	ldr	r3, [r7, #28]
 80004a8:	611a      	str	r2, [r3, #16]
		getTimeFromTarget(&(timer->expTime));
 80004aa:	69fb      	ldr	r3, [r7, #28]
 80004ac:	4618      	mov	r0, r3
 80004ae:	f006 fecb 	bl	8007248 <getTimeFromTarget>
		addTime(&(timer->expTime),&t);
 80004b2:	69fa      	ldr	r2, [r7, #28]
 80004b4:	f107 0314 	add.w	r3, r7, #20
 80004b8:	68f8      	ldr	r0, [r7, #12]
 80004ba:	4611      	mov	r1, r2
 80004bc:	461a      	mov	r2, r3
 80004be:	f000 fadf 	bl	8000a80 <ATimingService_addTime>
		putTcbToUsedList(timer);
 80004c2:	68f8      	ldr	r0, [r7, #12]
 80004c4:	69f9      	ldr	r1, [r7, #28]
 80004c6:	f000 fa67 	bl	8000998 <ATimingService_putTcbToUsedList>
		}
}
 80004ca:	f107 0720 	add.w	r7, r7, #32
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop

080004d4 <action_TRANS_tr3_FROM_Operational_TO_Operational_BY_startTimertimer_tr3>:
static void action_TRANS_tr3_FROM_Operational_TO_Operational_BY_startTimertimer_tr3(ATimingService* self, const InterfaceItemBase* ifitem, uint32 time) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b088      	sub	sp, #32
 80004d8:	af00      	add	r7, sp, #0
 80004da:	60f8      	str	r0, [r7, #12]
 80004dc:	60b9      	str	r1, [r7, #8]
 80004de:	607a      	str	r2, [r7, #4]
	etTimerControlBlock* timer = getTcb();
 80004e0:	68f8      	ldr	r0, [r7, #12]
 80004e2:	f000 f9e1 	bl	80008a8 <ATimingService_getTcb>
 80004e6:	61f8      	str	r0, [r7, #28]
	etTime t;
	if (timer!= 0){
 80004e8:	69fb      	ldr	r3, [r7, #28]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d03c      	beq.n	8000568 <action_TRANS_tr3_FROM_Operational_TO_Operational_BY_startTimertimer_tr3+0x94>
		t.sec=time/1000;
 80004ee:	687a      	ldr	r2, [r7, #4]
 80004f0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 80004f4:	f2c1 0362 	movt	r3, #4194	; 0x1062
 80004f8:	fba3 1302 	umull	r1, r3, r3, r2
 80004fc:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000500:	617b      	str	r3, [r7, #20]
		t.nSec=(time%1000)*1000000L;
 8000502:	687a      	ldr	r2, [r7, #4]
 8000504:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8000508:	f2c1 0362 	movt	r3, #4194	; 0x1062
 800050c:	fba3 1302 	umull	r1, r3, r3, r2
 8000510:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000514:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000518:	fb01 f303 	mul.w	r3, r1, r3
 800051c:	1ad3      	subs	r3, r2, r3
 800051e:	f244 2240 	movw	r2, #16960	; 0x4240
 8000522:	f2c0 020f 	movt	r2, #15
 8000526:	fb02 f303 	mul.w	r3, r2, r3
 800052a:	61bb      	str	r3, [r7, #24]
		timer->pTime = t;
 800052c:	69fb      	ldr	r3, [r7, #28]
 800052e:	f103 0308 	add.w	r3, r3, #8
 8000532:	f107 0214 	add.w	r2, r7, #20
 8000536:	e892 0003 	ldmia.w	r2, {r0, r1}
 800053a:	e883 0003 	stmia.w	r3, {r0, r1}
		timer->portIdx=((etReplSubPort*)ifitem)->index;
 800053e:	68bb      	ldr	r3, [r7, #8]
 8000540:	7b1b      	ldrb	r3, [r3, #12]
 8000542:	461a      	mov	r2, r3
 8000544:	69fb      	ldr	r3, [r7, #28]
 8000546:	611a      	str	r2, [r3, #16]
		getTimeFromTarget(&(timer->expTime));
 8000548:	69fb      	ldr	r3, [r7, #28]
 800054a:	4618      	mov	r0, r3
 800054c:	f006 fe7c 	bl	8007248 <getTimeFromTarget>
		addTime(&(timer->expTime),&t);
 8000550:	69fa      	ldr	r2, [r7, #28]
 8000552:	f107 0314 	add.w	r3, r7, #20
 8000556:	68f8      	ldr	r0, [r7, #12]
 8000558:	4611      	mov	r1, r2
 800055a:	461a      	mov	r2, r3
 800055c:	f000 fa90 	bl	8000a80 <ATimingService_addTime>
		putTcbToUsedList(timer);
 8000560:	68f8      	ldr	r0, [r7, #12]
 8000562:	69f9      	ldr	r1, [r7, #28]
 8000564:	f000 fa18 	bl	8000998 <ATimingService_putTcbToUsedList>
		}
}
 8000568:	f107 0720 	add.w	r7, r7, #32
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}

08000570 <action_TRANS_tr4_FROM_Operational_TO_Operational_BY_killtimer_tr4>:
static void action_TRANS_tr4_FROM_Operational_TO_Operational_BY_killtimer_tr4(ATimingService* self, const InterfaceItemBase* ifitem) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
	removeTcbFromUsedList(((etReplSubPort*)ifitem)->index);
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	7b1b      	ldrb	r3, [r3, #12]
 800057e:	6878      	ldr	r0, [r7, #4]
 8000580:	4619      	mov	r1, r3
 8000582:	f000 f9c5 	bl	8000910 <ATimingService_removeTcbFromUsedList>
}
 8000586:	f107 0708 	add.w	r7, r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop

08000590 <exitTo>:
 * calls exit codes while exiting from the current state to one of its
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(ATimingService* self, etInt16 current__et, etInt16 to) {
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	4613      	mov	r3, r2
 800059a:	460a      	mov	r2, r1
 800059c:	807a      	strh	r2, [r7, #2]
 800059e:	803b      	strh	r3, [r7, #0]
	while (current__et!=to) {
 80005a0:	e00d      	b.n	80005be <exitTo+0x2e>
		switch (current__et) {
 80005a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80005a6:	2b02      	cmp	r3, #2
 80005a8:	d108      	bne.n	80005bc <exitTo+0x2c>
			case STATE_Operational:
				self->history[STATE_TOP] = STATE_Operational;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	f04f 0202 	mov.w	r2, #2
 80005b0:	f8a3 22e0 	strh.w	r2, [r3, #736]	; 0x2e0
				current__et = STATE_TOP;
 80005b4:	f04f 0301 	mov.w	r3, #1
 80005b8:	807b      	strh	r3, [r7, #2]
				break;
 80005ba:	e000      	b.n	80005be <exitTo+0x2e>
			default:
				/* should not occur */
				break;
 80005bc:	bf00      	nop
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(ATimingService* self, etInt16 current__et, etInt16 to) {
	while (current__et!=to) {
 80005be:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80005c2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80005c6:	429a      	cmp	r2, r3
 80005c8:	d1eb      	bne.n	80005a2 <exitTo+0x12>
			default:
				/* should not occur */
				break;
		}
	}
}
 80005ca:	f107 070c 	add.w	r7, r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr

080005d4 <executeTransitionChain>:
 * matching the trigger of this chain. The ID of the final state is returned
 * @param chain__et - the chain ID
 * @param generic_data__et - the generic data pointer
 * @return the +/- ID of the final state either with a positive sign, that indicates to execute the state's entry code, or a negative sign vice versa
 */
static etInt16 executeTransitionChain(ATimingService* self, int chain__et, const InterfaceItemBase* ifitem, void* generic_data__et) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	60b9      	str	r1, [r7, #8]
 80005de:	607a      	str	r2, [r7, #4]
 80005e0:	603b      	str	r3, [r7, #0]
	switch (chain__et) {
 80005e2:	68bb      	ldr	r3, [r7, #8]
 80005e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80005e8:	2b03      	cmp	r3, #3
 80005ea:	d82e      	bhi.n	800064a <executeTransitionChain+0x76>
 80005ec:	a201      	add	r2, pc, #4	; (adr r2, 80005f4 <executeTransitionChain+0x20>)
 80005ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f2:	bf00      	nop
 80005f4:	08000605 	.word	0x08000605
 80005f8:	08000611 	.word	0x08000611
 80005fc:	08000627 	.word	0x08000627
 8000600:	0800063d 	.word	0x0800063d
		case CHAIN_TRANS_INITIAL_TO__Operational:
		{
			action_TRANS_INITIAL_TO__Operational(self);
 8000604:	68f8      	ldr	r0, [r7, #12]
 8000606:	f7ff fed9 	bl	80003bc <action_TRANS_INITIAL_TO__Operational>
			return STATE_Operational;
 800060a:	f04f 0302 	mov.w	r3, #2
 800060e:	e01f      	b.n	8000650 <executeTransitionChain+0x7c>
		}
		case CHAIN_TRANS_tr1_FROM_Operational_TO_Operational_BY_startTimeouttimer_tr1:
		{
			uint32 time = *((uint32*) generic_data__et);
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	617b      	str	r3, [r7, #20]
			action_TRANS_tr1_FROM_Operational_TO_Operational_BY_startTimeouttimer_tr1(self, ifitem, time);
 8000616:	68f8      	ldr	r0, [r7, #12]
 8000618:	6879      	ldr	r1, [r7, #4]
 800061a:	697a      	ldr	r2, [r7, #20]
 800061c:	f7ff ff0c 	bl	8000438 <action_TRANS_tr1_FROM_Operational_TO_Operational_BY_startTimeouttimer_tr1>
			return STATE_Operational;
 8000620:	f04f 0302 	mov.w	r3, #2
 8000624:	e014      	b.n	8000650 <executeTransitionChain+0x7c>
		}
		case CHAIN_TRANS_tr3_FROM_Operational_TO_Operational_BY_startTimertimer_tr3:
		{
			uint32 time = *((uint32*) generic_data__et);
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	613b      	str	r3, [r7, #16]
			action_TRANS_tr3_FROM_Operational_TO_Operational_BY_startTimertimer_tr3(self, ifitem, time);
 800062c:	68f8      	ldr	r0, [r7, #12]
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	693a      	ldr	r2, [r7, #16]
 8000632:	f7ff ff4f 	bl	80004d4 <action_TRANS_tr3_FROM_Operational_TO_Operational_BY_startTimertimer_tr3>
			return STATE_Operational;
 8000636:	f04f 0302 	mov.w	r3, #2
 800063a:	e009      	b.n	8000650 <executeTransitionChain+0x7c>
		}
		case CHAIN_TRANS_tr4_FROM_Operational_TO_Operational_BY_killtimer_tr4:
		{
			action_TRANS_tr4_FROM_Operational_TO_Operational_BY_killtimer_tr4(self, ifitem);
 800063c:	68f8      	ldr	r0, [r7, #12]
 800063e:	6879      	ldr	r1, [r7, #4]
 8000640:	f7ff ff96 	bl	8000570 <action_TRANS_tr4_FROM_Operational_TO_Operational_BY_killtimer_tr4>
			return STATE_Operational;
 8000644:	f04f 0302 	mov.w	r3, #2
 8000648:	e002      	b.n	8000650 <executeTransitionChain+0x7c>
		}
			default:
				/* should not occur */
				break;
 800064a:	bf00      	nop
	}
	return NO_STATE;
 800064c:	f04f 0300 	mov.w	r3, #0
 8000650:	b21b      	sxth	r3, r3
}
 8000652:	4618      	mov	r0, r3
 8000654:	f107 0718 	add.w	r7, r7, #24
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}

0800065c <enterHistory>:
/**
 * calls entry codes while entering a state's history. The ID of the final leaf state is returned
 * @param state__et - the state which is entered
 * @return - the ID of the final leaf state
 */
static etInt16 enterHistory(ATimingService* self, etInt16 state__et) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	807b      	strh	r3, [r7, #2]
	boolean skip_entry__et = ET_FALSE;
 8000668:	f04f 0300 	mov.w	r3, #0
 800066c:	73fb      	strb	r3, [r7, #15]
	if (state__et >= STATE_MAX) {
 800066e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000672:	2b02      	cmp	r3, #2
 8000674:	dd07      	ble.n	8000686 <enterHistory+0x2a>
		state__et = (etInt16) (state__et - STATE_MAX);
 8000676:	887b      	ldrh	r3, [r7, #2]
 8000678:	f1a3 0303 	sub.w	r3, r3, #3
 800067c:	b29b      	uxth	r3, r3
 800067e:	807b      	strh	r3, [r7, #2]
		skip_entry__et = ET_TRUE;
 8000680:	f04f 0301 	mov.w	r3, #1
 8000684:	73fb      	strb	r3, [r7, #15]
	}
	while (ET_TRUE) {
		switch (state__et) {
 8000686:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800068a:	2b01      	cmp	r3, #1
 800068c:	d00b      	beq.n	80006a6 <enterHistory+0x4a>
 800068e:	2b02      	cmp	r3, #2
 8000690:	d10e      	bne.n	80006b0 <enterHistory+0x54>
			case STATE_Operational:
				if (!(skip_entry__et)) entry_Operational(self);
 8000692:	7bfb      	ldrb	r3, [r7, #15]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d102      	bne.n	800069e <enterHistory+0x42>
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff fe33 	bl	8000304 <entry_Operational>
				/* in leaf state: return state id */
				return STATE_Operational;
 800069e:	f04f 0302 	mov.w	r3, #2
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	e009      	b.n	80006ba <enterHistory+0x5e>
			case STATE_TOP:
				state__et = self->history[STATE_TOP];
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f8b3 32e0 	ldrh.w	r3, [r3, #736]	; 0x2e0
 80006ac:	807b      	strh	r3, [r7, #2]
				break;
 80006ae:	e000      	b.n	80006b2 <enterHistory+0x56>
			default:
				/* should not occur */
				break;
 80006b0:	bf00      	nop
		}
		skip_entry__et = ET_FALSE;
 80006b2:	f04f 0300 	mov.w	r3, #0
 80006b6:	73fb      	strb	r3, [r7, #15]
	}
 80006b8:	e7e5      	b.n	8000686 <enterHistory+0x2a>
	/* return NO_STATE; // required by CDT but detected as unreachable by JDT because of while (true) */
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	f107 0710 	add.w	r7, r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <ATimingService_executeInitTransition>:

static void ATimingService_executeInitTransition(ATimingService* self) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
	int chain__et = CHAIN_TRANS_INITIAL_TO__Operational;
 80006cc:	f04f 0301 	mov.w	r3, #1
 80006d0:	60fb      	str	r3, [r7, #12]
	etInt16 next__et = executeTransitionChain(self, chain__et, NULL, NULL);
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	68f9      	ldr	r1, [r7, #12]
 80006d6:	f04f 0200 	mov.w	r2, #0
 80006da:	f04f 0300 	mov.w	r3, #0
 80006de:	f7ff ff79 	bl	80005d4 <executeTransitionChain>
 80006e2:	4603      	mov	r3, r0
 80006e4:	817b      	strh	r3, [r7, #10]
	next__et = enterHistory(self, next__et);
 80006e6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	4619      	mov	r1, r3
 80006ee:	f7ff ffb5 	bl	800065c <enterHistory>
 80006f2:	4603      	mov	r3, r0
 80006f4:	817b      	strh	r3, [r7, #10]
	setState(self, next__et);
 80006f6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	4619      	mov	r1, r3
 80006fe:	f7ff fde3 	bl	80002c8 <setState>
}
 8000702:	f107 0710 	add.w	r7, r7, #16
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop

0800070c <ATimingService_receiveEvent>:

/* receiveEvent contains the main implementation of the FSM */
static void ATimingService_receiveEvent(ATimingService* self, InterfaceItemBase* ifitem, int evt, void* generic_data__et) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b088      	sub	sp, #32
 8000710:	af00      	add	r7, sp, #0
 8000712:	60f8      	str	r0, [r7, #12]
 8000714:	60b9      	str	r1, [r7, #8]
 8000716:	607a      	str	r2, [r7, #4]
 8000718:	603b      	str	r3, [r7, #0]
	int trigger__et = (ifitem==NULL)? POLLING : ifitem->localId + EVT_SHIFT*evt;
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d009      	beq.n	8000734 <ATimingService_receiveEvent+0x28>
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	7a5b      	ldrb	r3, [r3, #9]
 8000724:	461a      	mov	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	f04f 0164 	mov.w	r1, #100	; 0x64
 800072c:	fb01 f303 	mul.w	r3, r1, r3
 8000730:	18d3      	adds	r3, r2, r3
 8000732:	e001      	b.n	8000738 <ATimingService_receiveEvent+0x2c>
 8000734:	f04f 0300 	mov.w	r3, #0
 8000738:	617b      	str	r3, [r7, #20]
	int chain__et = NOT_CAUGHT;
 800073a:	f04f 0300 	mov.w	r3, #0
 800073e:	61fb      	str	r3, [r7, #28]
	etInt16 catching_state__et = NO_STATE;
 8000740:	f04f 0300 	mov.w	r3, #0
 8000744:	837b      	strh	r3, [r7, #26]
	((void)trigger__et);	/* avoids unused warning */
	
	if (!handleSystemEvent(ifitem, evt, generic_data__et)) {
 8000746:	68b8      	ldr	r0, [r7, #8]
 8000748:	6879      	ldr	r1, [r7, #4]
 800074a:	683a      	ldr	r2, [r7, #0]
 800074c:	f006 fe28 	bl	80073a0 <handleSystemEvent>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d132      	bne.n	80007bc <ATimingService_receiveEvent+0xb0>
		switch (getState(self)) {
 8000756:	68f8      	ldr	r0, [r7, #12]
 8000758:	f7ff fdc6 	bl	80002e8 <getState>
 800075c:	4603      	mov	r3, r0
 800075e:	2b02      	cmp	r3, #2
 8000760:	d12b      	bne.n	80007ba <ATimingService_receiveEvent+0xae>
			case STATE_Operational:
				switch(trigger__et) {
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	2bc9      	cmp	r3, #201	; 0xc9
 8000766:	d018      	beq.n	800079a <ATimingService_receiveEvent+0x8e>
 8000768:	2bc9      	cmp	r3, #201	; 0xc9
 800076a:	dc02      	bgt.n	8000772 <ATimingService_receiveEvent+0x66>
 800076c:	2b00      	cmp	r3, #0
 800076e:	d009      	beq.n	8000784 <ATimingService_receiveEvent+0x78>
 8000770:	e021      	b.n	80007b6 <ATimingService_receiveEvent+0xaa>
 8000772:	f240 122d 	movw	r2, #301	; 0x12d
 8000776:	4293      	cmp	r3, r2
 8000778:	d008      	beq.n	800078c <ATimingService_receiveEvent+0x80>
 800077a:	f240 1291 	movw	r2, #401	; 0x191
 800077e:	4293      	cmp	r3, r2
 8000780:	d012      	beq.n	80007a8 <ATimingService_receiveEvent+0x9c>
 8000782:	e018      	b.n	80007b6 <ATimingService_receiveEvent+0xaa>
					case POLLING:
						do_Operational(self);
 8000784:	68f8      	ldr	r0, [r7, #12]
 8000786:	f7ff fdc7 	bl	8000318 <do_Operational>
						break;
 800078a:	e015      	b.n	80007b8 <ATimingService_receiveEvent+0xac>
					case TRIG_timer__startTimeout:
						{
							chain__et = CHAIN_TRANS_tr1_FROM_Operational_TO_Operational_BY_startTimeouttimer_tr1;
 800078c:	f04f 0302 	mov.w	r3, #2
 8000790:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 8000792:	f04f 0301 	mov.w	r3, #1
 8000796:	837b      	strh	r3, [r7, #26]
						}
					break;
 8000798:	e00e      	b.n	80007b8 <ATimingService_receiveEvent+0xac>
					case TRIG_timer__startTimer:
						{
							chain__et = CHAIN_TRANS_tr3_FROM_Operational_TO_Operational_BY_startTimertimer_tr3;
 800079a:	f04f 0303 	mov.w	r3, #3
 800079e:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 80007a0:	f04f 0301 	mov.w	r3, #1
 80007a4:	837b      	strh	r3, [r7, #26]
						}
					break;
 80007a6:	e007      	b.n	80007b8 <ATimingService_receiveEvent+0xac>
					case TRIG_timer__kill:
						{
							chain__et = CHAIN_TRANS_tr4_FROM_Operational_TO_Operational_BY_killtimer_tr4;
 80007a8:	f04f 0304 	mov.w	r3, #4
 80007ac:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 80007ae:	f04f 0301 	mov.w	r3, #1
 80007b2:	837b      	strh	r3, [r7, #26]
						}
					break;
 80007b4:	e000      	b.n	80007b8 <ATimingService_receiveEvent+0xac>
					default:
						/* should not occur */
						break;
 80007b6:	bf00      	nop
				}
				break;
 80007b8:	e000      	b.n	80007bc <ATimingService_receiveEvent+0xb0>
			default:
				/* should not occur */
				break;
 80007ba:	bf00      	nop
		}
	}
	if (chain__et != NOT_CAUGHT) {
 80007bc:	69fb      	ldr	r3, [r7, #28]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d021      	beq.n	8000806 <ATimingService_receiveEvent+0xfa>
		exitTo(self, getState(self), catching_state__et);
 80007c2:	68f8      	ldr	r0, [r7, #12]
 80007c4:	f7ff fd90 	bl	80002e8 <getState>
 80007c8:	4603      	mov	r3, r0
 80007ca:	461a      	mov	r2, r3
 80007cc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80007d0:	68f8      	ldr	r0, [r7, #12]
 80007d2:	4611      	mov	r1, r2
 80007d4:	461a      	mov	r2, r3
 80007d6:	f7ff fedb 	bl	8000590 <exitTo>
		{
			etInt16 next__et = executeTransitionChain(self, chain__et, ifitem, generic_data__et);
 80007da:	68f8      	ldr	r0, [r7, #12]
 80007dc:	69f9      	ldr	r1, [r7, #28]
 80007de:	68ba      	ldr	r2, [r7, #8]
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	f7ff fef7 	bl	80005d4 <executeTransitionChain>
 80007e6:	4603      	mov	r3, r0
 80007e8:	827b      	strh	r3, [r7, #18]
			next__et = enterHistory(self, next__et);
 80007ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	4619      	mov	r1, r3
 80007f2:	f7ff ff33 	bl	800065c <enterHistory>
 80007f6:	4603      	mov	r3, r0
 80007f8:	827b      	strh	r3, [r7, #18]
			setState(self, next__et);
 80007fa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80007fe:	68f8      	ldr	r0, [r7, #12]
 8000800:	4619      	mov	r1, r3
 8000802:	f7ff fd61 	bl	80002c8 <setState>
		}
	}
}
 8000806:	f107 0720 	add.w	r7, r7, #32
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop

08000810 <ATimingService_init>:

void ATimingService_init(ATimingService* self){
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ATimingService", "init")
	self->state = STATE_TOP;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f04f 0201 	mov.w	r2, #1
 800081e:	f8a3 22dc 	strh.w	r2, [r3, #732]	; 0x2dc
	{
		int i;
		for (i=0; i<ATIMINGSERVICE_HISTORY_SIZE; ++i)
 8000822:	f04f 0300 	mov.w	r3, #0
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	e00d      	b.n	8000846 <ATimingService_init+0x36>
			self->history[i] = NO_STATE;
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8000832:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000836:	18d3      	adds	r3, r2, r3
 8000838:	f04f 0200 	mov.w	r2, #0
 800083c:	80da      	strh	r2, [r3, #6]
void ATimingService_init(ATimingService* self){
	ET_MSC_LOGGER_SYNC_ENTRY("ATimingService", "init")
	self->state = STATE_TOP;
	{
		int i;
		for (i=0; i<ATIMINGSERVICE_HISTORY_SIZE; ++i)
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	f103 0301 	add.w	r3, r3, #1
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	2b01      	cmp	r3, #1
 800084a:	ddee      	ble.n	800082a <ATimingService_init+0x1a>
			self->history[i] = NO_STATE;
	}
	ATimingService_executeInitTransition(self);
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f7ff ff39 	bl	80006c4 <ATimingService_executeInitTransition>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8000852:	f107 0710 	add.w	r7, r7, #16
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop

0800085c <ATimingService_receiveMessage>:


void ATimingService_receiveMessage(void* self, const void* ifitem, const etMessage* msg){
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	60f8      	str	r0, [r7, #12]
 8000864:	60b9      	str	r1, [r7, #8]
 8000866:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ATimingService", "_receiveMessage")
	
	ATimingService_receiveEvent(self, (etPort*)ifitem, msg->evtID, (void*)(((char*)msg)+MEM_CEIL(sizeof(etMessage))));
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	88db      	ldrh	r3, [r3, #6]
 800086c:	b21a      	sxth	r2, r3
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	f103 0308 	add.w	r3, r3, #8
 8000874:	68f8      	ldr	r0, [r7, #12]
 8000876:	68b9      	ldr	r1, [r7, #8]
 8000878:	f7ff ff48 	bl	800070c <ATimingService_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 800087c:	f107 0710 	add.w	r7, r7, #16
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <ATimingService_execute>:

void ATimingService_execute(ATimingService* self) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ATimingService", "_execute")
	
	ATimingService_receiveEvent(self, NULL, 0, NULL);
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f04f 0100 	mov.w	r1, #0
 8000892:	f04f 0200 	mov.w	r2, #0
 8000896:	f04f 0300 	mov.w	r3, #0
 800089a:	f7ff ff37 	bl	800070c <ATimingService_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 800089e:	f107 0708 	add.w	r7, r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop

080008a8 <ATimingService_getTcb>:

/*--------------------- operations ---------------------*/
etTimerControlBlock* ATimingService_getTcb(ATimingService* self) {
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
	etTimerControlBlock* temp = freeTcbsRoot;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80008b6:	60fb      	str	r3, [r7, #12]
	
	if(freeTcbsRoot!=0) {
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d00a      	beq.n	80008d8 <ATimingService_getTcb+0x30>
		freeTcbsRoot=freeTcbsRoot->next;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80008c8:	695a      	ldr	r2, [r3, #20]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8
		temp->next=0;
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f04f 0200 	mov.w	r2, #0
 80008d6:	615a      	str	r2, [r3, #20]
		}
	return temp;
 80008d8:	68fb      	ldr	r3, [r7, #12]
}
 80008da:	4618      	mov	r0, r3
 80008dc:	f107 0714 	add.w	r7, r7, #20
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bc80      	pop	{r7}
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop

080008e8 <ATimingService_returnTcb>:
void ATimingService_returnTcb(ATimingService* self, etTimerControlBlock* block) {
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
	block->next=freeTcbsRoot;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	f8d3 22d8 	ldr.w	r2, [r3, #728]	; 0x2d8
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	615a      	str	r2, [r3, #20]
	freeTcbsRoot=block;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	683a      	ldr	r2, [r7, #0]
 8000900:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8
}
 8000904:	f107 070c 	add.w	r7, r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	bc80      	pop	{r7}
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop

08000910 <ATimingService_removeTcbFromUsedList>:
void ATimingService_removeTcbFromUsedList(ATimingService* self, int32 idx) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	6039      	str	r1, [r7, #0]
	etTimerControlBlock* temp=usedTcbsRoot;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8000920:	60fb      	str	r3, [r7, #12]
	etTimerControlBlock* temp2=usedTcbsRoot;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8000928:	60bb      	str	r3, [r7, #8]
	
	if (temp==0) return;
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d02d      	beq.n	800098c <ATimingService_removeTcbFromUsedList+0x7c>
	
	if (usedTcbsRoot->portIdx == idx){
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8000936:	691a      	ldr	r2, [r3, #16]
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	429a      	cmp	r2, r3
 800093c:	d10b      	bne.n	8000956 <ATimingService_removeTcbFromUsedList+0x46>
		/* element found, the first one */
		usedTcbsRoot = usedTcbsRoot->next;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8000944:	695a      	ldr	r2, [r3, #20]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
		returnTcb(temp);
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	68f9      	ldr	r1, [r7, #12]
 8000950:	f7ff ffca 	bl	80008e8 <ATimingService_returnTcb>
		return;
 8000954:	e01b      	b.n	800098e <ATimingService_removeTcbFromUsedList+0x7e>
	}
	
	temp=temp->next;
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	695b      	ldr	r3, [r3, #20]
 800095a:	60fb      	str	r3, [r7, #12]
	while(temp!=0){
 800095c:	e012      	b.n	8000984 <ATimingService_removeTcbFromUsedList+0x74>
		if(temp->portIdx==idx){
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	691a      	ldr	r2, [r3, #16]
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	429a      	cmp	r2, r3
 8000966:	d108      	bne.n	800097a <ATimingService_removeTcbFromUsedList+0x6a>
			temp2->next=temp->next;
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	695a      	ldr	r2, [r3, #20]
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	615a      	str	r2, [r3, #20]
			returnTcb(temp);
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	68f9      	ldr	r1, [r7, #12]
 8000974:	f7ff ffb8 	bl	80008e8 <ATimingService_returnTcb>
			return;			
 8000978:	e009      	b.n	800098e <ATimingService_removeTcbFromUsedList+0x7e>
		}else{
			/* try next */
			temp2=temp;
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	60bb      	str	r3, [r7, #8]
			temp=temp->next;
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	695b      	ldr	r3, [r3, #20]
 8000982:	60fb      	str	r3, [r7, #12]
		returnTcb(temp);
		return;
	}
	
	temp=temp->next;
	while(temp!=0){
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d1e9      	bne.n	800095e <ATimingService_removeTcbFromUsedList+0x4e>
 800098a:	e000      	b.n	800098e <ATimingService_removeTcbFromUsedList+0x7e>
}
void ATimingService_removeTcbFromUsedList(ATimingService* self, int32 idx) {
	etTimerControlBlock* temp=usedTcbsRoot;
	etTimerControlBlock* temp2=usedTcbsRoot;
	
	if (temp==0) return;
 800098c:	bf00      	nop
			/* try next */
			temp2=temp;
			temp=temp->next;
			}
	}
}
 800098e:	f107 0710 	add.w	r7, r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop

08000998 <ATimingService_putTcbToUsedList>:
void ATimingService_putTcbToUsedList(ATimingService* self, etTimerControlBlock* block) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	6039      	str	r1, [r7, #0]
	etTimerControlBlock* temp=usedTcbsRoot;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80009a8:	60fb      	str	r3, [r7, #12]
	etTimerControlBlock* temp2=usedTcbsRoot;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80009b0:	60bb      	str	r3, [r7, #8]
	
	if (temp==0){
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d108      	bne.n	80009ca <ATimingService_putTcbToUsedList+0x32>
		/* list empty put new block to root */
		block->next=0;
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	f04f 0200 	mov.w	r2, #0
 80009be:	615a      	str	r2, [r3, #20]
		usedTcbsRoot=block;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	683a      	ldr	r2, [r7, #0]
 80009c4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
		return;
 80009c8:	e02c      	b.n	8000a24 <ATimingService_putTcbToUsedList+0x8c>
		}
	
	while(1){
		if (temp != 0){
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d021      	beq.n	8000a14 <ATimingService_putTcbToUsedList+0x7c>
			if (isTimeGreater(&block->expTime,&temp->expTime)){
 80009d0:	683a      	ldr	r2, [r7, #0]
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	4611      	mov	r1, r2
 80009d8:	461a      	mov	r2, r3
 80009da:	f000 f827 	bl	8000a2c <ATimingService_isTimeGreater>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d005      	beq.n	80009f0 <ATimingService_putTcbToUsedList+0x58>
				/* try next position */
				temp2=temp;	
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	60bb      	str	r3, [r7, #8]
				temp=temp->next;
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	695b      	ldr	r3, [r3, #20]
 80009ec:	60fb      	str	r3, [r7, #12]
			/* end of list reached */
			block->next=0;
			temp2->next=block;
			return;
		}
	}
 80009ee:	e7ec      	b.n	80009ca <ATimingService_putTcbToUsedList+0x32>
				/* try next position */
				temp2=temp;	
				temp=temp->next;
				}else{
				/* right position found */
				block->next=temp;
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	615a      	str	r2, [r3, #20]
				if(temp==usedTcbsRoot){
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	429a      	cmp	r2, r3
 8000a00:	d104      	bne.n	8000a0c <ATimingService_putTcbToUsedList+0x74>
					usedTcbsRoot=block;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	683a      	ldr	r2, [r7, #0]
 8000a06:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
					}else{
					temp2->next=block;
					}
				return;
 8000a0a:	e00b      	b.n	8000a24 <ATimingService_putTcbToUsedList+0x8c>
				/* right position found */
				block->next=temp;
				if(temp==usedTcbsRoot){
					usedTcbsRoot=block;
					}else{
					temp2->next=block;
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	683a      	ldr	r2, [r7, #0]
 8000a10:	615a      	str	r2, [r3, #20]
					}
				return;
 8000a12:	e007      	b.n	8000a24 <ATimingService_putTcbToUsedList+0x8c>
				}
			}else{
			/* end of list reached */
			block->next=0;
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	f04f 0200 	mov.w	r2, #0
 8000a1a:	615a      	str	r2, [r3, #20]
			temp2->next=block;
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	683a      	ldr	r2, [r7, #0]
 8000a20:	615a      	str	r2, [r3, #20]
			return;
 8000a22:	bf00      	nop
		}
	}
}
 8000a24:	f107 0710 	add.w	r7, r7, #16
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <ATimingService_isTimeGreater>:
boolean ATimingService_isTimeGreater(ATimingService* self, etTime* t1, etTime* t2) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
	if (t1->sec > t2->sec) return ET_TRUE;
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	dd02      	ble.n	8000a4a <ATimingService_isTimeGreater+0x1e>
 8000a44:	f04f 0301 	mov.w	r3, #1
 8000a48:	e013      	b.n	8000a72 <ATimingService_isTimeGreater+0x46>
	if (t1->sec < t2->sec) return ET_FALSE;
 8000a4a:	68bb      	ldr	r3, [r7, #8]
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	429a      	cmp	r2, r3
 8000a54:	da02      	bge.n	8000a5c <ATimingService_isTimeGreater+0x30>
 8000a56:	f04f 0300 	mov.w	r3, #0
 8000a5a:	e00a      	b.n	8000a72 <ATimingService_isTimeGreater+0x46>
	if (t1->nSec > t2->nSec) return ET_TRUE;
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	685a      	ldr	r2, [r3, #4]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	dd02      	ble.n	8000a6e <ATimingService_isTimeGreater+0x42>
 8000a68:	f04f 0301 	mov.w	r3, #1
 8000a6c:	e001      	b.n	8000a72 <ATimingService_isTimeGreater+0x46>
	return ET_FALSE;
 8000a6e:	f04f 0300 	mov.w	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	f107 0714 	add.w	r7, r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <ATimingService_addTime>:
void ATimingService_addTime(ATimingService* self, etTime* t1, etTime* t2) {
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
	t1->sec += t2->sec;
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	18d2      	adds	r2, r2, r3
 8000a96:	68bb      	ldr	r3, [r7, #8]
 8000a98:	601a      	str	r2, [r3, #0]
	t1->nSec += t2->nSec;
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	685a      	ldr	r2, [r3, #4]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	18d2      	adds	r2, r2, r3
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	605a      	str	r2, [r3, #4]
	while(t1->nSec >= 1000000000L){
 8000aa8:	e00e      	b.n	8000ac8 <ATimingService_addTime+0x48>
		t1->sec++;
 8000aaa:	68bb      	ldr	r3, [r7, #8]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f103 0201 	add.w	r2, r3, #1
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	601a      	str	r2, [r3, #0]
		t1->nSec-=1000000000L;
 8000ab6:	68bb      	ldr	r3, [r7, #8]
 8000ab8:	685a      	ldr	r2, [r3, #4]
 8000aba:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000abe:	f2cc 4365 	movt	r3, #50277	; 0xc465
 8000ac2:	18d3      	adds	r3, r2, r3
 8000ac4:	68ba      	ldr	r2, [r7, #8]
 8000ac6:	6053      	str	r3, [r2, #4]
	return ET_FALSE;
}
void ATimingService_addTime(ATimingService* self, etTime* t1, etTime* t2) {
	t1->sec += t2->sec;
	t1->nSec += t2->nSec;
	while(t1->nSec >= 1000000000L){
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	685a      	ldr	r2, [r3, #4]
 8000acc:	f64c 13ff 	movw	r3, #51711	; 0xc9ff
 8000ad0:	f6c3 339a 	movt	r3, #15258	; 0x3b9a
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	dce8      	bgt.n	8000aaa <ATimingService_addTime+0x2a>
		t1->sec++;
		t1->nSec-=1000000000L;
	}
}
 8000ad8:	f107 0714 	add.w	r7, r7, #20
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bc80      	pop	{r7}
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <PTimerPort_timeout>:
#include "PTimer_Utils.h"


/*--------------------- port methods */

void PTimerPort_timeout(const PTimerPort* self) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("PTimerPort", "timeout")
		etPort_sendMessage(self, PTimer_OUT_timeout, 0, NULL);
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f04f 0101 	mov.w	r1, #1
 8000af2:	f04f 0200 	mov.w	r2, #0
 8000af6:	f04f 0300 	mov.w	r3, #0
 8000afa:	f006 fc5f 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8000afe:	f107 0708 	add.w	r7, r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop

08000b08 <PTimerReplPort_timeout_broadcast>:

void PTimerReplPort_timeout_broadcast(const PTimerReplPort* self) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PTimerReplPort", "timeout")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8000b10:	f04f 0300 	mov.w	r3, #0
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	e012      	b.n	8000b3e <PTimerReplPort_timeout_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PTimer_OUT_timeout, 0, NULL);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	685a      	ldr	r2, [r3, #4]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000b22:	18d3      	adds	r3, r2, r3
 8000b24:	4618      	mov	r0, r3
 8000b26:	f04f 0101 	mov.w	r1, #1
 8000b2a:	f04f 0200 	mov.w	r2, #0
 8000b2e:	f04f 0300 	mov.w	r3, #0
 8000b32:	f006 fc43 	bl	80073bc <etPort_sendMessage>
}

void PTimerReplPort_timeout_broadcast(const PTimerReplPort* self) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PTimerReplPort", "timeout")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	f103 0301 	add.w	r3, r3, #1
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	881b      	ldrh	r3, [r3, #0]
 8000b42:	b21a      	sxth	r2, r3
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	429a      	cmp	r2, r3
 8000b48:	dce6      	bgt.n	8000b18 <PTimerReplPort_timeout_broadcast+0x10>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PTimer_OUT_timeout, 0, NULL);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8000b4a:	f107 0710 	add.w	r7, r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop

08000b54 <PTimerReplPort_timeout>:

void PTimerReplPort_timeout(const PTimerReplPort* self, int idx__et) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PTimerReplPort", "timeout")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	db14      	blt.n	8000b8e <PTimerReplPort_timeout+0x3a>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	881b      	ldrh	r3, [r3, #0]
 8000b68:	b21a      	sxth	r2, r3
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	dd0e      	ble.n	8000b8e <PTimerReplPort_timeout+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), PTimer_OUT_timeout, 0, NULL);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	685a      	ldr	r2, [r3, #4]
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000b7a:	18d3      	adds	r3, r2, r3
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f04f 0101 	mov.w	r1, #1
 8000b82:	f04f 0200 	mov.w	r2, #0
 8000b86:	f04f 0300 	mov.w	r3, #0
 8000b8a:	f006 fc17 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8000b8e:	f107 0708 	add.w	r7, r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop

08000b98 <PTimerReplPort_getReplication>:

etInt32 PTimerReplPort_getReplication(const PTimerReplPort* self) {
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	881b      	ldrh	r3, [r3, #0]
 8000ba4:	b21b      	sxth	r3, r3
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f107 070c 	add.w	r7, r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bc80      	pop	{r7}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <PTimerConjPort_startTimer>:



void PTimerConjPort_startTimer(const PTimerConjPort* self, uint32 data__et) {
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	6039      	str	r1, [r7, #0]
	if (status==0){
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d10c      	bne.n	8000be2 <PTimerConjPort_startTimer+0x2e>
		status=ET_TIMER_RUNNING | ET_TIMER_PERIODIC;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f04f 0203 	mov.w	r2, #3
 8000bd0:	701a      	strb	r2, [r3, #0]
		etPort_sendMessage(self, PTimer_IN_startTimer, sizeof(int32), &data__et);
 8000bd2:	463b      	mov	r3, r7
 8000bd4:	6878      	ldr	r0, [r7, #4]
 8000bd6:	f04f 0102 	mov.w	r1, #2
 8000bda:	f04f 0204 	mov.w	r2, #4
 8000bde:	f006 fbed 	bl	80073bc <etPort_sendMessage>
	}
}
 8000be2:	f107 0708 	add.w	r7, r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop

08000bec <PTimerConjReplPort_startTimer_broadcast>:

void PTimerConjReplPort_startTimer_broadcast(const PTimerConjReplPort* self, uint32 data__et) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8000bf6:	f04f 0300 	mov.w	r3, #0
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	e00d      	b.n	8000c1a <PTimerConjReplPort_startTimer_broadcast+0x2e>
		PTimerConjPort_startTimer(&((etReplPort*)self)->ports[i].port, data__et);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	685a      	ldr	r2, [r3, #4]
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000c08:	18d3      	adds	r3, r2, r3
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	6839      	ldr	r1, [r7, #0]
 8000c0e:	f7ff ffd1 	bl	8000bb4 <PTimerConjPort_startTimer>
	}
}

void PTimerConjReplPort_startTimer_broadcast(const PTimerConjReplPort* self, uint32 data__et) {
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	f103 0301 	add.w	r3, r3, #1
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	881b      	ldrh	r3, [r3, #0]
 8000c1e:	b21a      	sxth	r2, r3
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	429a      	cmp	r2, r3
 8000c24:	dceb      	bgt.n	8000bfe <PTimerConjReplPort_startTimer_broadcast+0x12>
		PTimerConjPort_startTimer(&((etReplPort*)self)->ports[i].port, data__et);
	}					
}
 8000c26:	f107 0710 	add.w	r7, r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop

08000c30 <PTimerConjReplPort_startTimer>:

void PTimerConjReplPort_startTimer(const PTimerConjReplPort* self, int idx__et, uint32 data__et) {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]
	PTimerConjPort_startTimer(&((etReplPort*)self)->ports[idx__et].port, data__et);
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	685a      	ldr	r2, [r3, #4]
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000c46:	18d3      	adds	r3, r2, r3
 8000c48:	4618      	mov	r0, r3
 8000c4a:	6879      	ldr	r1, [r7, #4]
 8000c4c:	f7ff ffb2 	bl	8000bb4 <PTimerConjPort_startTimer>
}
 8000c50:	f107 0710 	add.w	r7, r7, #16
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <PTimerConjPort_startTimeout>:


void PTimerConjPort_startTimeout(const PTimerConjPort* self, uint32 data__et) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
	if (status==0){
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d10c      	bne.n	8000c86 <PTimerConjPort_startTimeout+0x2e>
		status = ET_TIMER_RUNNING;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f04f 0201 	mov.w	r2, #1
 8000c74:	701a      	strb	r2, [r3, #0]
		etPort_sendMessage(self, PTimer_IN_startTimeout, sizeof(int32), &data__et);
 8000c76:	463b      	mov	r3, r7
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f04f 0103 	mov.w	r1, #3
 8000c7e:	f04f 0204 	mov.w	r2, #4
 8000c82:	f006 fb9b 	bl	80073bc <etPort_sendMessage>
	}
}
 8000c86:	f107 0708 	add.w	r7, r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop

08000c90 <PTimerConjReplPort_startTimeout_broadcast>:

void PTimerConjReplPort_startTimeout_broadcast(const PTimerConjReplPort* self, uint32 data__et) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8000c9a:	f04f 0300 	mov.w	r3, #0
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	e00d      	b.n	8000cbe <PTimerConjReplPort_startTimeout_broadcast+0x2e>
		PTimerConjPort_startTimeout(&((etReplPort*)self)->ports[i].port, data__et);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	685a      	ldr	r2, [r3, #4]
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000cac:	18d3      	adds	r3, r2, r3
 8000cae:	4618      	mov	r0, r3
 8000cb0:	6839      	ldr	r1, [r7, #0]
 8000cb2:	f7ff ffd1 	bl	8000c58 <PTimerConjPort_startTimeout>
	}
}

void PTimerConjReplPort_startTimeout_broadcast(const PTimerConjReplPort* self, uint32 data__et) {
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	f103 0301 	add.w	r3, r3, #1
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	881b      	ldrh	r3, [r3, #0]
 8000cc2:	b21a      	sxth	r2, r3
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	dceb      	bgt.n	8000ca2 <PTimerConjReplPort_startTimeout_broadcast+0x12>
		PTimerConjPort_startTimeout(&((etReplPort*)self)->ports[i].port, data__et);
	}					
}
 8000cca:	f107 0710 	add.w	r7, r7, #16
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop

08000cd4 <PTimerConjReplPort_startTimeout>:

void PTimerConjReplPort_startTimeout(const PTimerConjReplPort* self, int idx__et, uint32 data__et) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
	PTimerConjPort_startTimeout(&((etReplPort*)self)->ports[idx__et].port, data__et);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	685a      	ldr	r2, [r3, #4]
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000cea:	18d3      	adds	r3, r2, r3
 8000cec:	4618      	mov	r0, r3
 8000cee:	6879      	ldr	r1, [r7, #4]
 8000cf0:	f7ff ffb2 	bl	8000c58 <PTimerConjPort_startTimeout>
}
 8000cf4:	f107 0710 	add.w	r7, r7, #16
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <PTimerConjPort_kill>:


void PTimerConjPort_kill(const PTimerConjPort* self) {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
	if (status!=0){
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d00d      	beq.n	8000d2a <PTimerConjPort_kill+0x2e>
		status=0;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f04f 0200 	mov.w	r2, #0
 8000d16:	701a      	strb	r2, [r3, #0]
		etPort_sendMessage(self, PTimer_IN_kill, 0,NULL);
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f04f 0104 	mov.w	r1, #4
 8000d1e:	f04f 0200 	mov.w	r2, #0
 8000d22:	f04f 0300 	mov.w	r3, #0
 8000d26:	f006 fb49 	bl	80073bc <etPort_sendMessage>
	}
}
 8000d2a:	f107 0708 	add.w	r7, r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop

08000d34 <PTimerConjReplPort_kill_broadcast>:

void PTimerConjReplPort_kill_broadcast(const PTimerConjReplPort* self) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
 8000d42:	e00c      	b.n	8000d5e <PTimerConjReplPort_kill_broadcast+0x2a>
		PTimerConjPort_kill(&((etReplPort*)self)->ports[i].port);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	685a      	ldr	r2, [r3, #4]
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000d4e:	18d3      	adds	r3, r2, r3
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ffd3 	bl	8000cfc <PTimerConjPort_kill>
	}
}

void PTimerConjReplPort_kill_broadcast(const PTimerConjReplPort* self) {
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	f103 0301 	add.w	r3, r3, #1
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	881b      	ldrh	r3, [r3, #0]
 8000d62:	b21a      	sxth	r2, r3
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	dcec      	bgt.n	8000d44 <PTimerConjReplPort_kill_broadcast+0x10>
		PTimerConjPort_kill(&((etReplPort*)self)->ports[i].port);
	}					
}
 8000d6a:	f107 0710 	add.w	r7, r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop

08000d74 <PTimerConjReplPort_kill>:

void PTimerConjReplPort_kill(const PTimerConjReplPort* self, int idx__et) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
	PTimerConjPort_kill(&((etReplPort*)self)->ports[idx__et].port);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000d88:	18d3      	adds	r3, r2, r3
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff ffb6 	bl	8000cfc <PTimerConjPort_kill>
}
 8000d90:	f107 0708 	add.w	r7, r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <PTimerConjReplPort_getReplication>:
/* begin PTimerConjPort specific */

/*--------------------- operations ---------------------*/
/* end PTimerConjPort specific */

etInt32 PTimerConjReplPort_getReplication(const PTimerConjReplPort* self) {
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	881b      	ldrh	r3, [r3, #0]
 8000da4:	b21b      	sxth	r3, r3
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	f107 070c 	add.w	r7, r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <PTimerConjPort_timeout_receiveHandler>:

/* receiver handlers */
void PTimerConjPort_timeout_receiveHandler(PTimerConjPort* self, const etMessage* msg, void * actor, etActorReceiveMessage receiveMessageFunc){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	607a      	str	r2, [r7, #4]
 8000dc0:	603b      	str	r3, [r7, #0]
	/* TODO: clear active bit in case of single shot timer */
	if (status!=0){
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d00e      	beq.n	8000dea <PTimerConjPort_timeout_receiveHandler+0x36>
		if (status==ET_TIMER_RUNNING){
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d104      	bne.n	8000de0 <PTimerConjPort_timeout_receiveHandler+0x2c>
			/* single shot timer */
			status=0;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f04f 0200 	mov.w	r2, #0
 8000dde:	701a      	strb	r2, [r3, #0]
			}
		/* msg to fsm */
		(*receiveMessageFunc)(actor, self, msg);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	68f9      	ldr	r1, [r7, #12]
 8000de6:	68ba      	ldr	r2, [r7, #8]
 8000de8:	4798      	blx	r3
	}
	/* hand over the message to the actor:      */
	/* (*receiveMessageFunc)(actor, self, msg); */
}
 8000dea:	f107 0710 	add.w	r7, r7, #16
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop

08000df4 <setState>:
	TRIG_canRx__listenOnMsg = IFITEM_canRx + EVT_SHIFT*PCANRx_IN_listenOnMsg,
	TRIG_canRx__transmitRequest = IFITEM_canRx + EVT_SHIFT*PCANRx_IN_transmitRequest
};


static void setState(ACANSimulationService* self, etInt16 new_state) {
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	807b      	strh	r3, [r7, #2]
	self->state = new_state;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	887a      	ldrh	r2, [r7, #2]
 8000e04:	f8a3 2288 	strh.w	r2, [r3, #648]	; 0x288
}
 8000e08:	f107 070c 	add.w	r7, r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <getState>:

static etInt16 getState(ACANSimulationService* self) {
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
	return self->state;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f8b3 3288 	ldrh.w	r3, [r3, #648]	; 0x288
 8000e22:	b21b      	sxth	r3, r3
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	f107 070c 	add.w	r7, r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <action_TRANS_INITIAL_TO__state0>:

/* Entry and Exit Codes */

/* Action Codes */
static void action_TRANS_INITIAL_TO__state0(ACANSimulationService* self) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
	// HW
	pclCANInitNodes();
 8000e38:	f002 fbc4 	bl	80035c4 <pclCANInitNodes>
	timer_startTimer(pollTime);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	461a      	mov	r2, r3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	f8d3 3284 	ldr.w	r3, [r3, #644]	; 0x284
 8000e48:	4610      	mov	r0, r2
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	f7ff feb2 	bl	8000bb4 <PTimerConjPort_startTimer>
}
 8000e50:	f107 0708 	add.w	r7, r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <action_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1>:
static void action_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1(ACANSimulationService* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	607a      	str	r2, [r7, #4]
	uint32 i;
	uint32 c;
	
	// simu
	for (i=0;i<PCANRxReplPort_getReplication(&(self->constData->canRx));i++){
 8000e64:	f04f 0300 	mov.w	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
 8000e6a:	e02d      	b.n	8000ec8 <action_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1+0x70>
		if (rxData[i].MsgId == data->id){
 8000e6c:	68fa      	ldr	r2, [r7, #12]
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000e74:	18d3      	adds	r3, r2, r3
 8000e76:	689a      	ldr	r2, [r3, #8]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d11f      	bne.n	8000ec0 <action_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1+0x68>
			if ((rxData[i].channel & CAN_INTERFACE_MASK) != (txData[((etReplSubPort*)ifitem)->index].channel & CAN_INTERFACE_MASK)){
 8000e80:	68fa      	ldr	r2, [r7, #12]
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000e88:	18d3      	adds	r3, r2, r3
 8000e8a:	685a      	ldr	r2, [r3, #4]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	7b1b      	ldrb	r3, [r3, #12]
 8000e90:	68f9      	ldr	r1, [r7, #12]
 8000e92:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8000e96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000e9a:	18cb      	adds	r3, r1, r3
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	4053      	eors	r3, r2
 8000ea0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000ea4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d009      	beq.n	8000ec0 <action_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1+0x68>
				canRx_msgReceived(i, data);
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f103 0214 	add.w	r2, r3, #20
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	4619      	mov	r1, r3
 8000eba:	687a      	ldr	r2, [r7, #4]
 8000ebc:	f000 fac6 	bl	800144c <PCANRxReplPort_msgReceived>
static void action_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1(ACANSimulationService* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
	uint32 i;
	uint32 c;
	
	// simu
	for (i=0;i<PCANRxReplPort_getReplication(&(self->constData->canRx));i++){
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	f103 0301 	add.w	r3, r3, #1
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f103 0314 	add.w	r3, r3, #20
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 fadd 	bl	8001490 <PCANRxReplPort_getReplication>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	461a      	mov	r2, r3
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d8c5      	bhi.n	8000e6c <action_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1+0x14>
				}
			}
		}
	
	//HW
	c =txData[((etReplSubPort*)ifitem)->index].channel;
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	7b1b      	ldrb	r3, [r3, #12]
 8000ee4:	68fa      	ldr	r2, [r7, #12]
 8000ee6:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8000eea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000eee:	18d3      	adds	r3, r2, r3
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	613b      	str	r3, [r7, #16]
	pclCANSendMsg(c,data);
 8000ef4:	6938      	ldr	r0, [r7, #16]
 8000ef6:	6879      	ldr	r1, [r7, #4]
 8000ef8:	f002 fbf6 	bl	80036e8 <pclCANSendMsg>
}
 8000efc:	f107 0718 	add.w	r7, r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <action_TRANS_tr2_FROM_state0_TO_state0_BY_initcanTx_tr2>:
static void action_TRANS_tr2_FROM_state0_TO_state0_BY_initcanTx_tr2(ACANSimulationService* self, const InterfaceItemBase* ifitem, uint32 data) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
	// simu + HW
	txData[((etReplSubPort*)ifitem)->index].channel = data;
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	7b1b      	ldrb	r3, [r3, #12]
 8000f14:	68fa      	ldr	r2, [r7, #12]
 8000f16:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8000f1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000f1e:	18d3      	adds	r3, r2, r3
 8000f20:	687a      	ldr	r2, [r7, #4]
 8000f22:	605a      	str	r2, [r3, #4]
	//HW
	pclCANInitMO(data);
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f002 fb81 	bl	800362c <pclCANInitMO>
}
 8000f2a:	f107 0710 	add.w	r7, r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop

08000f34 <action_TRANS_tr4_FROM_state0_TO_state0_BY_initcanRx_tr4>:
static void action_TRANS_tr4_FROM_state0_TO_state0_BY_initcanRx_tr4(ACANSimulationService* self, const InterfaceItemBase* ifitem, uint32 data) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
	//simu
	rxData[((etReplSubPort*)ifitem)->index].channel = data;
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	7b1b      	ldrb	r3, [r3, #12]
 8000f44:	68fa      	ldr	r2, [r7, #12]
 8000f46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000f4a:	18d3      	adds	r3, r2, r3
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	605a      	str	r2, [r3, #4]
	
	//HW
	pclCANInitMO(data);
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f002 fb6b 	bl	800362c <pclCANInitMO>
}
 8000f56:	f107 0710 	add.w	r7, r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop

08000f60 <action_TRANS_tr0_FROM_state0_TO_state0_BY_listenOnMsgcanRx_tr0>:
static void action_TRANS_tr0_FROM_state0_TO_state0_BY_listenOnMsgcanRx_tr0(ACANSimulationService* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
	uint32 c;
	
	// simu
	rxData[((etReplSubPort*)ifitem)->index].MsgId = data->id;
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	7b1b      	ldrb	r3, [r3, #12]
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	6812      	ldr	r2, [r2, #0]
 8000f74:	68f9      	ldr	r1, [r7, #12]
 8000f76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000f7a:	18cb      	adds	r3, r1, r3
 8000f7c:	609a      	str	r2, [r3, #8]
	
	//HW
	c =rxData[((etReplSubPort*)ifitem)->index].channel;
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	7b1b      	ldrb	r3, [r3, #12]
 8000f82:	68fa      	ldr	r2, [r7, #12]
 8000f84:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000f88:	18d3      	adds	r3, r2, r3
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	617b      	str	r3, [r7, #20]
	pclCANListenOnMsg(c,data);
 8000f8e:	6978      	ldr	r0, [r7, #20]
 8000f90:	6879      	ldr	r1, [r7, #4]
 8000f92:	f002 fc1b 	bl	80037cc <pclCANListenOnMsg>
}
 8000f96:	f107 0718 	add.w	r7, r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop

08000fa0 <action_TRANS_tr7_FROM_state0_TO_state0_BY_timeouttimer_tr7>:
static void action_TRANS_tr7_FROM_state0_TO_state0_BY_timeouttimer_tr7(ACANSimulationService* self, const InterfaceItemBase* ifitem) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
	pollAllRxMsgs();
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f000 f9cc 	bl	8001348 <ACANSimulationService_pollAllRxMsgs>
}
 8000fb0:	f107 0708 	add.w	r7, r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <exitTo>:
 * calls exit codes while exiting from the current state to one of its
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(ACANSimulationService* self, etInt16 current__et, etInt16 to) {
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	460a      	mov	r2, r1
 8000fc4:	807a      	strh	r2, [r7, #2]
 8000fc6:	803b      	strh	r3, [r7, #0]
	while (current__et!=to) {
 8000fc8:	e00d      	b.n	8000fe6 <exitTo+0x2e>
		switch (current__et) {
 8000fca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d108      	bne.n	8000fe4 <exitTo+0x2c>
			case STATE_state0:
				self->history[STATE_TOP] = STATE_state0;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f04f 0202 	mov.w	r2, #2
 8000fd8:	f8a3 228c 	strh.w	r2, [r3, #652]	; 0x28c
				current__et = STATE_TOP;
 8000fdc:	f04f 0301 	mov.w	r3, #1
 8000fe0:	807b      	strh	r3, [r7, #2]
				break;
 8000fe2:	e000      	b.n	8000fe6 <exitTo+0x2e>
			default:
				/* should not occur */
				break;
 8000fe4:	bf00      	nop
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(ACANSimulationService* self, etInt16 current__et, etInt16 to) {
	while (current__et!=to) {
 8000fe6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000fea:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d1eb      	bne.n	8000fca <exitTo+0x12>
			default:
				/* should not occur */
				break;
		}
	}
}
 8000ff2:	f107 070c 	add.w	r7, r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bc80      	pop	{r7}
 8000ffa:	4770      	bx	lr

08000ffc <executeTransitionChain>:
 * matching the trigger of this chain. The ID of the final state is returned
 * @param chain__et - the chain ID
 * @param generic_data__et - the generic data pointer
 * @return the +/- ID of the final state either with a positive sign, that indicates to execute the state's entry code, or a negative sign vice versa
 */
static etInt16 executeTransitionChain(ACANSimulationService* self, int chain__et, const InterfaceItemBase* ifitem, void* generic_data__et) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b088      	sub	sp, #32
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
 8001008:	603b      	str	r3, [r7, #0]
	switch (chain__et) {
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001010:	2b08      	cmp	r3, #8
 8001012:	d855      	bhi.n	80010c0 <executeTransitionChain+0xc4>
 8001014:	a201      	add	r2, pc, #4	; (adr r2, 800101c <executeTransitionChain+0x20>)
 8001016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800101a:	bf00      	nop
 800101c:	08001041 	.word	0x08001041
 8001020:	0800104d 	.word	0x0800104d
 8001024:	08001061 	.word	0x08001061
 8001028:	08001077 	.word	0x08001077
 800102c:	0800107d 	.word	0x0800107d
 8001030:	08001093 	.word	0x08001093
 8001034:	08001099 	.word	0x08001099
 8001038:	0800109f 	.word	0x0800109f
 800103c:	080010b3 	.word	0x080010b3
		case CHAIN_TRANS_INITIAL_TO__state0:
		{
			action_TRANS_INITIAL_TO__state0(self);
 8001040:	68f8      	ldr	r0, [r7, #12]
 8001042:	f7ff fef5 	bl	8000e30 <action_TRANS_INITIAL_TO__state0>
			return STATE_state0;
 8001046:	f04f 0302 	mov.w	r3, #2
 800104a:	e03c      	b.n	80010c6 <executeTransitionChain+0xca>
		}
		case CHAIN_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1:
		{
			pclCANMsg* data = ((pclCANMsg*) generic_data__et);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	61fb      	str	r3, [r7, #28]
			action_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1(self, ifitem, data);
 8001050:	68f8      	ldr	r0, [r7, #12]
 8001052:	6879      	ldr	r1, [r7, #4]
 8001054:	69fa      	ldr	r2, [r7, #28]
 8001056:	f7ff feff 	bl	8000e58 <action_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1>
			return STATE_state0;
 800105a:	f04f 0302 	mov.w	r3, #2
 800105e:	e032      	b.n	80010c6 <executeTransitionChain+0xca>
		}
		case CHAIN_TRANS_tr2_FROM_state0_TO_state0_BY_initcanTx_tr2:
		{
			uint32 data = *((uint32*) generic_data__et);
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	61bb      	str	r3, [r7, #24]
			action_TRANS_tr2_FROM_state0_TO_state0_BY_initcanTx_tr2(self, ifitem, data);
 8001066:	68f8      	ldr	r0, [r7, #12]
 8001068:	6879      	ldr	r1, [r7, #4]
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	f7ff ff4a 	bl	8000f04 <action_TRANS_tr2_FROM_state0_TO_state0_BY_initcanTx_tr2>
			return STATE_state0;
 8001070:	f04f 0302 	mov.w	r3, #2
 8001074:	e027      	b.n	80010c6 <executeTransitionChain+0xca>
		}
		case CHAIN_TRANS_tr3_FROM_state0_TO_state0_BY_resendMsgcanTx_tr3:
		{
			return STATE_state0;
 8001076:	f04f 0302 	mov.w	r3, #2
 800107a:	e024      	b.n	80010c6 <executeTransitionChain+0xca>
		}
		case CHAIN_TRANS_tr4_FROM_state0_TO_state0_BY_initcanRx_tr4:
		{
			uint32 data = *((uint32*) generic_data__et);
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	617b      	str	r3, [r7, #20]
			action_TRANS_tr4_FROM_state0_TO_state0_BY_initcanRx_tr4(self, ifitem, data);
 8001082:	68f8      	ldr	r0, [r7, #12]
 8001084:	6879      	ldr	r1, [r7, #4]
 8001086:	697a      	ldr	r2, [r7, #20]
 8001088:	f7ff ff54 	bl	8000f34 <action_TRANS_tr4_FROM_state0_TO_state0_BY_initcanRx_tr4>
			return STATE_state0;
 800108c:	f04f 0302 	mov.w	r3, #2
 8001090:	e019      	b.n	80010c6 <executeTransitionChain+0xca>
		}
		case CHAIN_TRANS_tr5_FROM_state0_TO_state0_BY_readMsgcanRx_tr5:
		{
			return STATE_state0;
 8001092:	f04f 0302 	mov.w	r3, #2
 8001096:	e016      	b.n	80010c6 <executeTransitionChain+0xca>
		}
		case CHAIN_TRANS_tr6_FROM_state0_TO_state0_BY_transmitRequestcanRx_tr6:
		{
			return STATE_state0;
 8001098:	f04f 0302 	mov.w	r3, #2
 800109c:	e013      	b.n	80010c6 <executeTransitionChain+0xca>
		}
		case CHAIN_TRANS_tr0_FROM_state0_TO_state0_BY_listenOnMsgcanRx_tr0:
		{
			pclCANMsg* data = ((pclCANMsg*) generic_data__et);
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	613b      	str	r3, [r7, #16]
			action_TRANS_tr0_FROM_state0_TO_state0_BY_listenOnMsgcanRx_tr0(self, ifitem, data);
 80010a2:	68f8      	ldr	r0, [r7, #12]
 80010a4:	6879      	ldr	r1, [r7, #4]
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	f7ff ff5a 	bl	8000f60 <action_TRANS_tr0_FROM_state0_TO_state0_BY_listenOnMsgcanRx_tr0>
			return STATE_state0;
 80010ac:	f04f 0302 	mov.w	r3, #2
 80010b0:	e009      	b.n	80010c6 <executeTransitionChain+0xca>
		}
		case CHAIN_TRANS_tr7_FROM_state0_TO_state0_BY_timeouttimer_tr7:
		{
			action_TRANS_tr7_FROM_state0_TO_state0_BY_timeouttimer_tr7(self, ifitem);
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	6879      	ldr	r1, [r7, #4]
 80010b6:	f7ff ff73 	bl	8000fa0 <action_TRANS_tr7_FROM_state0_TO_state0_BY_timeouttimer_tr7>
			return STATE_state0;
 80010ba:	f04f 0302 	mov.w	r3, #2
 80010be:	e002      	b.n	80010c6 <executeTransitionChain+0xca>
		}
			default:
				/* should not occur */
				break;
 80010c0:	bf00      	nop
	}
	return NO_STATE;
 80010c2:	f04f 0300 	mov.w	r3, #0
 80010c6:	b21b      	sxth	r3, r3
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	f107 0720 	add.w	r7, r7, #32
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop

080010d4 <enterHistory>:
/**
 * calls entry codes while entering a state's history. The ID of the final leaf state is returned
 * @param state__et - the state which is entered
 * @return - the ID of the final leaf state
 */
static etInt16 enterHistory(ACANSimulationService* self, etInt16 state__et) {
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	460b      	mov	r3, r1
 80010de:	807b      	strh	r3, [r7, #2]
	boolean skip_entry__et = ET_FALSE;
 80010e0:	f04f 0300 	mov.w	r3, #0
 80010e4:	73fb      	strb	r3, [r7, #15]
	if (state__et >= STATE_MAX) {
 80010e6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	dd07      	ble.n	80010fe <enterHistory+0x2a>
		state__et = (etInt16) (state__et - STATE_MAX);
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	f1a3 0303 	sub.w	r3, r3, #3
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	807b      	strh	r3, [r7, #2]
		skip_entry__et = ET_TRUE;
 80010f8:	f04f 0301 	mov.w	r3, #1
 80010fc:	73fb      	strb	r3, [r7, #15]
	}
	while (ET_TRUE) {
		switch (state__et) {
 80010fe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d005      	beq.n	8001112 <enterHistory+0x3e>
 8001106:	2b02      	cmp	r3, #2
 8001108:	d108      	bne.n	800111c <enterHistory+0x48>
			case STATE_state0:
				/* in leaf state: return state id */
				return STATE_state0;
 800110a:	f04f 0302 	mov.w	r3, #2
 800110e:	b21b      	sxth	r3, r3
 8001110:	e009      	b.n	8001126 <enterHistory+0x52>
			case STATE_TOP:
				state__et = self->history[STATE_TOP];
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f8b3 328c 	ldrh.w	r3, [r3, #652]	; 0x28c
 8001118:	807b      	strh	r3, [r7, #2]
				break;
 800111a:	e000      	b.n	800111e <enterHistory+0x4a>
			default:
				/* should not occur */
				break;
 800111c:	bf00      	nop
		}
		skip_entry__et = ET_FALSE;
 800111e:	f04f 0300 	mov.w	r3, #0
 8001122:	73fb      	strb	r3, [r7, #15]
	}
 8001124:	e7eb      	b.n	80010fe <enterHistory+0x2a>
	/* return NO_STATE; // required by CDT but detected as unreachable by JDT because of while (true) */
}
 8001126:	4618      	mov	r0, r3
 8001128:	f107 0714 	add.w	r7, r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	bc80      	pop	{r7}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop

08001134 <ACANSimulationService_executeInitTransition>:

static void ACANSimulationService_executeInitTransition(ACANSimulationService* self) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	int chain__et = CHAIN_TRANS_INITIAL_TO__state0;
 800113c:	f04f 0301 	mov.w	r3, #1
 8001140:	60fb      	str	r3, [r7, #12]
	etInt16 next__et = executeTransitionChain(self, chain__et, NULL, NULL);
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	68f9      	ldr	r1, [r7, #12]
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	f04f 0300 	mov.w	r3, #0
 800114e:	f7ff ff55 	bl	8000ffc <executeTransitionChain>
 8001152:	4603      	mov	r3, r0
 8001154:	817b      	strh	r3, [r7, #10]
	next__et = enterHistory(self, next__et);
 8001156:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	4619      	mov	r1, r3
 800115e:	f7ff ffb9 	bl	80010d4 <enterHistory>
 8001162:	4603      	mov	r3, r0
 8001164:	817b      	strh	r3, [r7, #10]
	setState(self, next__et);
 8001166:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	4619      	mov	r1, r3
 800116e:	f7ff fe41 	bl	8000df4 <setState>
}
 8001172:	f107 0710 	add.w	r7, r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop

0800117c <ACANSimulationService_receiveEvent>:

/* receiveEvent contains the main implementation of the FSM */
static void ACANSimulationService_receiveEvent(ACANSimulationService* self, InterfaceItemBase* ifitem, int evt, void* generic_data__et) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
 8001188:	603b      	str	r3, [r7, #0]
	int trigger__et = ifitem->localId + EVT_SHIFT*evt;
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	7a5b      	ldrb	r3, [r3, #9]
 800118e:	461a      	mov	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f04f 0164 	mov.w	r1, #100	; 0x64
 8001196:	fb01 f303 	mul.w	r3, r1, r3
 800119a:	18d3      	adds	r3, r2, r3
 800119c:	617b      	str	r3, [r7, #20]
	int chain__et = NOT_CAUGHT;
 800119e:	f04f 0300 	mov.w	r3, #0
 80011a2:	61fb      	str	r3, [r7, #28]
	etInt16 catching_state__et = NO_STATE;
 80011a4:	f04f 0300 	mov.w	r3, #0
 80011a8:	837b      	strh	r3, [r7, #26]
	((void)trigger__et);	/* avoids unused warning */
	
	if (!handleSystemEvent(ifitem, evt, generic_data__et)) {
 80011aa:	68b8      	ldr	r0, [r7, #8]
 80011ac:	6879      	ldr	r1, [r7, #4]
 80011ae:	683a      	ldr	r2, [r7, #0]
 80011b0:	f006 f8f6 	bl	80073a0 <handleSystemEvent>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d162      	bne.n	8001280 <ACANSimulationService_receiveEvent+0x104>
		switch (getState(self)) {
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f7ff fe2a 	bl	8000e14 <getState>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d15b      	bne.n	800127e <ACANSimulationService_receiveEvent+0x102>
			case STATE_state0:
				switch(trigger__et) {
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	f5b3 7f97 	cmp.w	r3, #302	; 0x12e
 80011cc:	d01d      	beq.n	800120a <ACANSimulationService_receiveEvent+0x8e>
 80011ce:	f5b3 7f97 	cmp.w	r3, #302	; 0x12e
 80011d2:	dc06      	bgt.n	80011e2 <ACANSimulationService_receiveEvent+0x66>
 80011d4:	2bca      	cmp	r3, #202	; 0xca
 80011d6:	d01f      	beq.n	8001218 <ACANSimulationService_receiveEvent+0x9c>
 80011d8:	2bcb      	cmp	r3, #203	; 0xcb
 80011da:	d02b      	beq.n	8001234 <ACANSimulationService_receiveEvent+0xb8>
 80011dc:	2b65      	cmp	r3, #101	; 0x65
 80011de:	d045      	beq.n	800126c <ACANSimulationService_receiveEvent+0xf0>
 80011e0:	e04b      	b.n	800127a <ACANSimulationService_receiveEvent+0xfe>
 80011e2:	f5b3 7fc9 	cmp.w	r3, #402	; 0x192
 80011e6:	d01e      	beq.n	8001226 <ACANSimulationService_receiveEvent+0xaa>
 80011e8:	f5b3 7fc9 	cmp.w	r3, #402	; 0x192
 80011ec:	dc04      	bgt.n	80011f8 <ACANSimulationService_receiveEvent+0x7c>
 80011ee:	f240 122f 	movw	r2, #303	; 0x12f
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d025      	beq.n	8001242 <ACANSimulationService_receiveEvent+0xc6>
 80011f6:	e040      	b.n	800127a <ACANSimulationService_receiveEvent+0xfe>
 80011f8:	f240 1293 	movw	r2, #403	; 0x193
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d02e      	beq.n	800125e <ACANSimulationService_receiveEvent+0xe2>
 8001200:	f240 12f7 	movw	r2, #503	; 0x1f7
 8001204:	4293      	cmp	r3, r2
 8001206:	d023      	beq.n	8001250 <ACANSimulationService_receiveEvent+0xd4>
 8001208:	e037      	b.n	800127a <ACANSimulationService_receiveEvent+0xfe>
						case TRIG_canTx__sendMsg:
							{
								chain__et = CHAIN_TRANS_tr1_FROM_state0_TO_state0_BY_sendMsgcanTx_tr1;
 800120a:	f04f 0302 	mov.w	r3, #2
 800120e:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 8001210:	f04f 0301 	mov.w	r3, #1
 8001214:	837b      	strh	r3, [r7, #26]
							}
						break;
 8001216:	e031      	b.n	800127c <ACANSimulationService_receiveEvent+0x100>
						case TRIG_canTx__init:
							{
								chain__et = CHAIN_TRANS_tr2_FROM_state0_TO_state0_BY_initcanTx_tr2;
 8001218:	f04f 0303 	mov.w	r3, #3
 800121c:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 800121e:	f04f 0301 	mov.w	r3, #1
 8001222:	837b      	strh	r3, [r7, #26]
							}
						break;
 8001224:	e02a      	b.n	800127c <ACANSimulationService_receiveEvent+0x100>
						case TRIG_canTx__resendMsg:
							{
								chain__et = CHAIN_TRANS_tr3_FROM_state0_TO_state0_BY_resendMsgcanTx_tr3;
 8001226:	f04f 0304 	mov.w	r3, #4
 800122a:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 800122c:	f04f 0301 	mov.w	r3, #1
 8001230:	837b      	strh	r3, [r7, #26]
							}
						break;
 8001232:	e023      	b.n	800127c <ACANSimulationService_receiveEvent+0x100>
						case TRIG_canRx__init:
							{
								chain__et = CHAIN_TRANS_tr4_FROM_state0_TO_state0_BY_initcanRx_tr4;
 8001234:	f04f 0305 	mov.w	r3, #5
 8001238:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 800123a:	f04f 0301 	mov.w	r3, #1
 800123e:	837b      	strh	r3, [r7, #26]
							}
						break;
 8001240:	e01c      	b.n	800127c <ACANSimulationService_receiveEvent+0x100>
						case TRIG_canRx__readMsg:
							{
								chain__et = CHAIN_TRANS_tr5_FROM_state0_TO_state0_BY_readMsgcanRx_tr5;
 8001242:	f04f 0306 	mov.w	r3, #6
 8001246:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 8001248:	f04f 0301 	mov.w	r3, #1
 800124c:	837b      	strh	r3, [r7, #26]
							}
						break;
 800124e:	e015      	b.n	800127c <ACANSimulationService_receiveEvent+0x100>
						case TRIG_canRx__transmitRequest:
							{
								chain__et = CHAIN_TRANS_tr6_FROM_state0_TO_state0_BY_transmitRequestcanRx_tr6;
 8001250:	f04f 0307 	mov.w	r3, #7
 8001254:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 8001256:	f04f 0301 	mov.w	r3, #1
 800125a:	837b      	strh	r3, [r7, #26]
							}
						break;
 800125c:	e00e      	b.n	800127c <ACANSimulationService_receiveEvent+0x100>
						case TRIG_canRx__listenOnMsg:
							{
								chain__et = CHAIN_TRANS_tr0_FROM_state0_TO_state0_BY_listenOnMsgcanRx_tr0;
 800125e:	f04f 0308 	mov.w	r3, #8
 8001262:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 8001264:	f04f 0301 	mov.w	r3, #1
 8001268:	837b      	strh	r3, [r7, #26]
							}
						break;
 800126a:	e007      	b.n	800127c <ACANSimulationService_receiveEvent+0x100>
						case TRIG_timer__timeout:
							{
								chain__et = CHAIN_TRANS_tr7_FROM_state0_TO_state0_BY_timeouttimer_tr7;
 800126c:	f04f 0309 	mov.w	r3, #9
 8001270:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 8001272:	f04f 0301 	mov.w	r3, #1
 8001276:	837b      	strh	r3, [r7, #26]
							}
						break;
 8001278:	e000      	b.n	800127c <ACANSimulationService_receiveEvent+0x100>
						default:
							/* should not occur */
							break;
 800127a:	bf00      	nop
				}
				break;
 800127c:	e000      	b.n	8001280 <ACANSimulationService_receiveEvent+0x104>
			default:
				/* should not occur */
				break;
 800127e:	bf00      	nop
		}
	}
	if (chain__et != NOT_CAUGHT) {
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d021      	beq.n	80012ca <ACANSimulationService_receiveEvent+0x14e>
		exitTo(self, getState(self), catching_state__et);
 8001286:	68f8      	ldr	r0, [r7, #12]
 8001288:	f7ff fdc4 	bl	8000e14 <getState>
 800128c:	4603      	mov	r3, r0
 800128e:	461a      	mov	r2, r3
 8001290:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	4611      	mov	r1, r2
 8001298:	461a      	mov	r2, r3
 800129a:	f7ff fe8d 	bl	8000fb8 <exitTo>
		{
			etInt16 next__et = executeTransitionChain(self, chain__et, ifitem, generic_data__et);
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	69f9      	ldr	r1, [r7, #28]
 80012a2:	68ba      	ldr	r2, [r7, #8]
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	f7ff fea9 	bl	8000ffc <executeTransitionChain>
 80012aa:	4603      	mov	r3, r0
 80012ac:	827b      	strh	r3, [r7, #18]
			next__et = enterHistory(self, next__et);
 80012ae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff ff0d 	bl	80010d4 <enterHistory>
 80012ba:	4603      	mov	r3, r0
 80012bc:	827b      	strh	r3, [r7, #18]
			setState(self, next__et);
 80012be:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80012c2:	68f8      	ldr	r0, [r7, #12]
 80012c4:	4619      	mov	r1, r3
 80012c6:	f7ff fd95 	bl	8000df4 <setState>
		}
	}
}
 80012ca:	f107 0720 	add.w	r7, r7, #32
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop

080012d4 <ACANSimulationService_init>:

void ACANSimulationService_init(ACANSimulationService* self){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ACANSimulationService", "init")
	self->state = STATE_TOP;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f04f 0201 	mov.w	r2, #1
 80012e2:	f8a3 2288 	strh.w	r2, [r3, #648]	; 0x288
	{
		int i;
		for (i=0; i<ACANSIMULATIONSERVICE_HISTORY_SIZE; ++i)
 80012e6:	f04f 0300 	mov.w	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	e00d      	b.n	800130a <ACANSimulationService_init+0x36>
			self->history[i] = NO_STATE;
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 80012f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80012fa:	18d3      	adds	r3, r2, r3
 80012fc:	f04f 0200 	mov.w	r2, #0
 8001300:	805a      	strh	r2, [r3, #2]
void ACANSimulationService_init(ACANSimulationService* self){
	ET_MSC_LOGGER_SYNC_ENTRY("ACANSimulationService", "init")
	self->state = STATE_TOP;
	{
		int i;
		for (i=0; i<ACANSIMULATIONSERVICE_HISTORY_SIZE; ++i)
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f103 0301 	add.w	r3, r3, #1
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2b01      	cmp	r3, #1
 800130e:	ddee      	ble.n	80012ee <ACANSimulationService_init+0x1a>
			self->history[i] = NO_STATE;
	}
	ACANSimulationService_executeInitTransition(self);
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff ff0f 	bl	8001134 <ACANSimulationService_executeInitTransition>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001316:	f107 0710 	add.w	r7, r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop

08001320 <ACANSimulationService_receiveMessage>:


void ACANSimulationService_receiveMessage(void* self, const void* ifitem, const etMessage* msg){
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ACANSimulationService", "_receiveMessage")
	
	ACANSimulationService_receiveEvent(self, (etPort*)ifitem, msg->evtID, (void*)(((char*)msg)+MEM_CEIL(sizeof(etMessage))));
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	88db      	ldrh	r3, [r3, #6]
 8001330:	b21a      	sxth	r2, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f103 0308 	add.w	r3, r3, #8
 8001338:	68f8      	ldr	r0, [r7, #12]
 800133a:	68b9      	ldr	r1, [r7, #8]
 800133c:	f7ff ff1e 	bl	800117c <ACANSimulationService_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001340:	f107 0710 	add.w	r7, r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <ACANSimulationService_pollAllRxMsgs>:


/*--------------------- operations ---------------------*/
void ACANSimulationService_pollAllRxMsgs(ACANSimulationService* self) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b088      	sub	sp, #32
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	pclCANMsg msg;
	uint32 i;
	uint8 val;
	uint32 numberOfPorts = PCANRxReplPort_getReplication(&(self->constData->canRx));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f103 0314 	add.w	r3, r3, #20
 8001358:	4618      	mov	r0, r3
 800135a:	f000 f899 	bl	8001490 <PCANRxReplPort_getReplication>
 800135e:	4603      	mov	r3, r0
 8001360:	61bb      	str	r3, [r7, #24]
	pclCANReadAllMsgs();
 8001362:	f002 f9bb 	bl	80036dc <pclCANReadAllMsgs>
	for(i=0;i<numberOfPorts;i++){
 8001366:	f04f 0300 	mov.w	r3, #0
 800136a:	61fb      	str	r3, [r7, #28]
 800136c:	e01e      	b.n	80013ac <ACANSimulationService_pollAllRxMsgs+0x64>
		if (PCL_TRUE == pclCANCheckReception(rxData[i].channel, &msg)){
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001376:	18d3      	adds	r3, r2, r3
 8001378:	685a      	ldr	r2, [r3, #4]
 800137a:	f107 0308 	add.w	r3, r7, #8
 800137e:	4610      	mov	r0, r2
 8001380:	4619      	mov	r1, r3
 8001382:	f002 faf7 	bl	8003974 <pclCANCheckReception>
 8001386:	4603      	mov	r3, r0
 8001388:	2b01      	cmp	r3, #1
 800138a:	d10b      	bne.n	80013a4 <ACANSimulationService_pollAllRxMsgs+0x5c>
			canRx_msgReceived(i, &msg);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f103 0114 	add.w	r1, r3, #20
 8001394:	69fa      	ldr	r2, [r7, #28]
 8001396:	f107 0308 	add.w	r3, r7, #8
 800139a:	4608      	mov	r0, r1
 800139c:	4611      	mov	r1, r2
 800139e:	461a      	mov	r2, r3
 80013a0:	f000 f854 	bl	800144c <PCANRxReplPort_msgReceived>
	pclCANMsg msg;
	uint32 i;
	uint8 val;
	uint32 numberOfPorts = PCANRxReplPort_getReplication(&(self->constData->canRx));
	pclCANReadAllMsgs();
	for(i=0;i<numberOfPorts;i++){
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f103 0301 	add.w	r3, r3, #1
 80013aa:	61fb      	str	r3, [r7, #28]
 80013ac:	69fa      	ldr	r2, [r7, #28]
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d3dc      	bcc.n	800136e <ACANSimulationService_pollAllRxMsgs+0x26>
		if (PCL_TRUE == pclCANCheckReception(rxData[i].channel, &msg)){
			canRx_msgReceived(i, &msg);
			}
		}
}
 80013b4:	f107 0720 	add.w	r7, r7, #32
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <DCANDataSimu_deepCopy>:



/*--------------------- operations ---------------------*/

void DCANDataSimu_deepCopy(DCANDataSimu* source, DCANDataSimu* target) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
	memcpy(target, source, sizeof(DCANDataSimu));
 80013c6:	6838      	ldr	r0, [r7, #0]
 80013c8:	6879      	ldr	r1, [r7, #4]
 80013ca:	f04f 0208 	mov.w	r2, #8
 80013ce:	f007 fbbd 	bl	8008b4c <memcpy>
}
 80013d2:	f107 0708 	add.w	r7, r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop

080013dc <PCANRxPort_msgReceived>:
#include "PCANRx_Utils.h"


/*--------------------- port methods */

void PCANRxPort_msgReceived(const PCANRxPort* self, pclCANMsg* data__et) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxPort", "msgReceived")
		etPort_sendMessage(self, PCANRx_OUT_msgReceived, sizeof(pclCANMsg), data__et);
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f04f 0101 	mov.w	r1, #1
 80013ec:	f04f 0210 	mov.w	r2, #16
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	f005 ffe3 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 80013f6:	f107 0708 	add.w	r7, r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop

08001400 <PCANRxReplPort_msgReceived_broadcast>:

void PCANRxReplPort_msgReceived_broadcast(const PCANRxReplPort* self, pclCANMsg* data__et) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxReplPort", "msgReceived")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 800140a:	f04f 0300 	mov.w	r3, #0
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	e011      	b.n	8001436 <PCANRxReplPort_msgReceived_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANRx_OUT_msgReceived, sizeof(pclCANMsg), data__et);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685a      	ldr	r2, [r3, #4]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800141c:	18d3      	adds	r3, r2, r3
 800141e:	4618      	mov	r0, r3
 8001420:	f04f 0101 	mov.w	r1, #1
 8001424:	f04f 0210 	mov.w	r2, #16
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	f005 ffc7 	bl	80073bc <etPort_sendMessage>
}

void PCANRxReplPort_msgReceived_broadcast(const PCANRxReplPort* self, pclCANMsg* data__et) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxReplPort", "msgReceived")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	f103 0301 	add.w	r3, r3, #1
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	b21a      	sxth	r2, r3
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	429a      	cmp	r2, r3
 8001440:	dce7      	bgt.n	8001412 <PCANRxReplPort_msgReceived_broadcast+0x12>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANRx_OUT_msgReceived, sizeof(pclCANMsg), data__et);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001442:	f107 0710 	add.w	r7, r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop

0800144c <PCANRxReplPort_msgReceived>:

void PCANRxReplPort_msgReceived(const PCANRxReplPort* self, int idx__et, pclCANMsg* data__et) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxReplPort", "msgReceived")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	2b00      	cmp	r3, #0
 800145c:	db13      	blt.n	8001486 <PCANRxReplPort_msgReceived+0x3a>
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	881b      	ldrh	r3, [r3, #0]
 8001462:	b21a      	sxth	r2, r3
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	429a      	cmp	r2, r3
 8001468:	dd0d      	ble.n	8001486 <PCANRxReplPort_msgReceived+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), PCANRx_OUT_msgReceived, sizeof(pclCANMsg), data__et);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001474:	18d3      	adds	r3, r2, r3
 8001476:	4618      	mov	r0, r3
 8001478:	f04f 0101 	mov.w	r1, #1
 800147c:	f04f 0210 	mov.w	r2, #16
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f005 ff9b 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001486:	f107 0710 	add.w	r7, r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop

08001490 <PCANRxReplPort_getReplication>:

etInt32 PCANRxReplPort_getReplication(const PCANRxReplPort* self) {
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	881b      	ldrh	r3, [r3, #0]
 800149c:	b21b      	sxth	r3, r3
}
 800149e:	4618      	mov	r0, r3
 80014a0:	f107 070c 	add.w	r7, r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop

080014ac <PCANRxConjPort_init>:



void PCANRxConjPort_init(const PCANRxConjPort* self, uint32 data__et) {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjPort", "init")
	if(data__et != ET_CAN_CHANNEL_NOT_DEFINED) pChannel = data__et;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014bc:	d003      	beq.n	80014c6 <PCANRxConjPort_init+0x1a>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	683a      	ldr	r2, [r7, #0]
 80014c4:	601a      	str	r2, [r3, #0]
	etPort_sendMessage(self, PCANRx_IN_init, sizeof(uint32), &pChannel);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f04f 0102 	mov.w	r1, #2
 80014d0:	f04f 0204 	mov.w	r2, #4
 80014d4:	f005 ff72 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 80014d8:	f107 0708 	add.w	r7, r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <PCANRxConjReplPort_init_broadcast>:

void PCANRxConjReplPort_init_broadcast(const PCANRxConjReplPort* self, uint32 data__et) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	6039      	str	r1, [r7, #0]
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 80014ea:	f04f 0300 	mov.w	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	e00d      	b.n	800150e <PCANRxConjReplPort_init_broadcast+0x2e>
		PCANRxConjPort_init(&((etReplPort*)self)->ports[i].port, data__et);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685a      	ldr	r2, [r3, #4]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80014fc:	18d3      	adds	r3, r2, r3
 80014fe:	4618      	mov	r0, r3
 8001500:	6839      	ldr	r1, [r7, #0]
 8001502:	f7ff ffd3 	bl	80014ac <PCANRxConjPort_init>
	ET_MSC_LOGGER_SYNC_EXIT
}

void PCANRxConjReplPort_init_broadcast(const PCANRxConjReplPort* self, uint32 data__et) {
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f103 0301 	add.w	r3, r3, #1
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	b21a      	sxth	r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	429a      	cmp	r2, r3
 8001518:	dceb      	bgt.n	80014f2 <PCANRxConjReplPort_init_broadcast+0x12>
		PCANRxConjPort_init(&((etReplPort*)self)->ports[i].port, data__et);
	}					
}
 800151a:	f107 0710 	add.w	r7, r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop

08001524 <PCANRxConjReplPort_init>:

void PCANRxConjReplPort_init(const PCANRxConjReplPort* self, int idx__et, uint32 data__et) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
	PCANRxConjPort_init(&((etReplPort*)self)->ports[idx__et].port, data__et);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	685a      	ldr	r2, [r3, #4]
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800153a:	18d3      	adds	r3, r2, r3
 800153c:	4618      	mov	r0, r3
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	f7ff ffb4 	bl	80014ac <PCANRxConjPort_init>
}
 8001544:	f107 0710 	add.w	r7, r7, #16
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <PCANRxConjPort_readMsg>:


void PCANRxConjPort_readMsg(const PCANRxConjPort* self) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjPort", "readMsg")
		etPort_sendMessage(self, PCANRx_IN_readMsg, 0, NULL);
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f04f 0103 	mov.w	r1, #3
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	f04f 0300 	mov.w	r3, #0
 8001562:	f005 ff2b 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001566:	f107 0708 	add.w	r7, r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop

08001570 <PCANRxConjReplPort_readMsg_broadcast>:

void PCANRxConjReplPort_readMsg_broadcast(const PCANRxConjReplPort* self) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjReplPort", "readMsg")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8001578:	f04f 0300 	mov.w	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	e012      	b.n	80015a6 <PCANRxConjReplPort_readMsg_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANRx_IN_readMsg, 0, NULL);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	685a      	ldr	r2, [r3, #4]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800158a:	18d3      	adds	r3, r2, r3
 800158c:	4618      	mov	r0, r3
 800158e:	f04f 0103 	mov.w	r1, #3
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	f04f 0300 	mov.w	r3, #0
 800159a:	f005 ff0f 	bl	80073bc <etPort_sendMessage>
}

void PCANRxConjReplPort_readMsg_broadcast(const PCANRxConjReplPort* self) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjReplPort", "readMsg")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f103 0301 	add.w	r3, r3, #1
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	b21a      	sxth	r2, r3
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	dce6      	bgt.n	8001580 <PCANRxConjReplPort_readMsg_broadcast+0x10>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANRx_IN_readMsg, 0, NULL);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80015b2:	f107 0710 	add.w	r7, r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop

080015bc <PCANRxConjReplPort_readMsg>:

void PCANRxConjReplPort_readMsg(const PCANRxConjReplPort* self, int idx__et) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjReplPort", "readMsg")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	db14      	blt.n	80015f6 <PCANRxConjReplPort_readMsg+0x3a>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	b21a      	sxth	r2, r3
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	dd0e      	ble.n	80015f6 <PCANRxConjReplPort_readMsg+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), PCANRx_IN_readMsg, 0, NULL);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80015e2:	18d3      	adds	r3, r2, r3
 80015e4:	4618      	mov	r0, r3
 80015e6:	f04f 0103 	mov.w	r1, #3
 80015ea:	f04f 0200 	mov.w	r2, #0
 80015ee:	f04f 0300 	mov.w	r3, #0
 80015f2:	f005 fee3 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80015f6:	f107 0708 	add.w	r7, r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop

08001600 <PCANRxConjPort_listenOnMsg>:


void PCANRxConjPort_listenOnMsg(const PCANRxConjPort* self, pclCANMsg* data__et) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjPort", "listenOnMsg")
		etPort_sendMessage(self, PCANRx_IN_listenOnMsg, sizeof(pclCANMsg), data__et);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f04f 0104 	mov.w	r1, #4
 8001610:	f04f 0210 	mov.w	r2, #16
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	f005 fed1 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 800161a:	f107 0708 	add.w	r7, r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop

08001624 <PCANRxConjReplPort_listenOnMsg_broadcast>:

void PCANRxConjReplPort_listenOnMsg_broadcast(const PCANRxConjReplPort* self, pclCANMsg* data__et) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjReplPort", "listenOnMsg")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 800162e:	f04f 0300 	mov.w	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	e011      	b.n	800165a <PCANRxConjReplPort_listenOnMsg_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANRx_IN_listenOnMsg, sizeof(pclCANMsg), data__et);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001640:	18d3      	adds	r3, r2, r3
 8001642:	4618      	mov	r0, r3
 8001644:	f04f 0104 	mov.w	r1, #4
 8001648:	f04f 0210 	mov.w	r2, #16
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	f005 feb5 	bl	80073bc <etPort_sendMessage>
}

void PCANRxConjReplPort_listenOnMsg_broadcast(const PCANRxConjReplPort* self, pclCANMsg* data__et) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjReplPort", "listenOnMsg")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	f103 0301 	add.w	r3, r3, #1
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	b21a      	sxth	r2, r3
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	429a      	cmp	r2, r3
 8001664:	dce7      	bgt.n	8001636 <PCANRxConjReplPort_listenOnMsg_broadcast+0x12>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANRx_IN_listenOnMsg, sizeof(pclCANMsg), data__et);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001666:	f107 0710 	add.w	r7, r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop

08001670 <PCANRxConjReplPort_listenOnMsg>:

void PCANRxConjReplPort_listenOnMsg(const PCANRxConjReplPort* self, int idx__et, pclCANMsg* data__et) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjReplPort", "listenOnMsg")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	2b00      	cmp	r3, #0
 8001680:	db13      	blt.n	80016aa <PCANRxConjReplPort_listenOnMsg+0x3a>
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	881b      	ldrh	r3, [r3, #0]
 8001686:	b21a      	sxth	r2, r3
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	429a      	cmp	r2, r3
 800168c:	dd0d      	ble.n	80016aa <PCANRxConjReplPort_listenOnMsg+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), PCANRx_IN_listenOnMsg, sizeof(pclCANMsg), data__et);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	685a      	ldr	r2, [r3, #4]
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001698:	18d3      	adds	r3, r2, r3
 800169a:	4618      	mov	r0, r3
 800169c:	f04f 0104 	mov.w	r1, #4
 80016a0:	f04f 0210 	mov.w	r2, #16
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f005 fe89 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80016aa:	f107 0710 	add.w	r7, r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop

080016b4 <PCANRxConjPort_transmitRequest>:


void PCANRxConjPort_transmitRequest(const PCANRxConjPort* self) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjPort", "transmitRequest")
		etPort_sendMessage(self, PCANRx_IN_transmitRequest, 0, NULL);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f04f 0105 	mov.w	r1, #5
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	f04f 0300 	mov.w	r3, #0
 80016ca:	f005 fe77 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 80016ce:	f107 0708 	add.w	r7, r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop

080016d8 <PCANRxConjReplPort_transmitRequest_broadcast>:

void PCANRxConjReplPort_transmitRequest_broadcast(const PCANRxConjReplPort* self) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjReplPort", "transmitRequest")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	e012      	b.n	800170e <PCANRxConjReplPort_transmitRequest_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANRx_IN_transmitRequest, 0, NULL);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80016f2:	18d3      	adds	r3, r2, r3
 80016f4:	4618      	mov	r0, r3
 80016f6:	f04f 0105 	mov.w	r1, #5
 80016fa:	f04f 0200 	mov.w	r2, #0
 80016fe:	f04f 0300 	mov.w	r3, #0
 8001702:	f005 fe5b 	bl	80073bc <etPort_sendMessage>
}

void PCANRxConjReplPort_transmitRequest_broadcast(const PCANRxConjReplPort* self) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjReplPort", "transmitRequest")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f103 0301 	add.w	r3, r3, #1
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	b21a      	sxth	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	429a      	cmp	r2, r3
 8001718:	dce6      	bgt.n	80016e8 <PCANRxConjReplPort_transmitRequest_broadcast+0x10>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANRx_IN_transmitRequest, 0, NULL);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 800171a:	f107 0710 	add.w	r7, r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop

08001724 <PCANRxConjReplPort_transmitRequest>:

void PCANRxConjReplPort_transmitRequest(const PCANRxConjReplPort* self, int idx__et) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANRxConjReplPort", "transmitRequest")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	db14      	blt.n	800175e <PCANRxConjReplPort_transmitRequest+0x3a>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	b21a      	sxth	r2, r3
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	429a      	cmp	r2, r3
 800173e:	dd0e      	ble.n	800175e <PCANRxConjReplPort_transmitRequest+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), PCANRx_IN_transmitRequest, 0, NULL);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685a      	ldr	r2, [r3, #4]
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800174a:	18d3      	adds	r3, r2, r3
 800174c:	4618      	mov	r0, r3
 800174e:	f04f 0105 	mov.w	r1, #5
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	f04f 0300 	mov.w	r3, #0
 800175a:	f005 fe2f 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 800175e:	f107 0708 	add.w	r7, r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop

08001768 <PCANRxConjReplPort_getReplication>:
/* begin PCANRxConjPort specific */

/*--------------------- operations ---------------------*/
/* end PCANRxConjPort specific */

etInt32 PCANRxConjReplPort_getReplication(const PCANRxConjReplPort* self) {
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	881b      	ldrh	r3, [r3, #0]
 8001774:	b21b      	sxth	r3, r3
}
 8001776:	4618      	mov	r0, r3
 8001778:	f107 070c 	add.w	r7, r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop

08001784 <PCANTxPort_valueChanged>:
#include "PCANTx_Utils.h"


/*--------------------- port methods */

void PCANTxPort_valueChanged(const PCANTxPort* self, uint8 data__et) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	70fb      	strb	r3, [r7, #3]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxPort", "valueChanged")
		etPort_sendMessage(self, PCANTx_OUT_valueChanged, sizeof(uint8), &data__et);
 8001790:	f107 0303 	add.w	r3, r7, #3
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f04f 0101 	mov.w	r1, #1
 800179a:	f04f 0201 	mov.w	r2, #1
 800179e:	f005 fe0d 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 80017a2:	f107 0708 	add.w	r7, r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop

080017ac <PCANTxReplPort_valueChanged_broadcast>:

void PCANTxReplPort_valueChanged_broadcast(const PCANTxReplPort* self, uint8 data__et) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	460b      	mov	r3, r1
 80017b6:	70fb      	strb	r3, [r7, #3]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxReplPort", "valueChanged")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 80017b8:	f04f 0300 	mov.w	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	e013      	b.n	80017e8 <PCANTxReplPort_valueChanged_broadcast+0x3c>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANTx_OUT_valueChanged, sizeof(uint8), &data__et);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685a      	ldr	r2, [r3, #4]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80017ca:	18d3      	adds	r3, r2, r3
 80017cc:	461a      	mov	r2, r3
 80017ce:	f107 0303 	add.w	r3, r7, #3
 80017d2:	4610      	mov	r0, r2
 80017d4:	f04f 0101 	mov.w	r1, #1
 80017d8:	f04f 0201 	mov.w	r2, #1
 80017dc:	f005 fdee 	bl	80073bc <etPort_sendMessage>
}

void PCANTxReplPort_valueChanged_broadcast(const PCANTxReplPort* self, uint8 data__et) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxReplPort", "valueChanged")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	f103 0301 	add.w	r3, r3, #1
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	881b      	ldrh	r3, [r3, #0]
 80017ec:	b21a      	sxth	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	dce5      	bgt.n	80017c0 <PCANTxReplPort_valueChanged_broadcast+0x14>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANTx_OUT_valueChanged, sizeof(uint8), &data__et);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80017f4:	f107 0710 	add.w	r7, r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <PCANTxReplPort_valueChanged>:

void PCANTxReplPort_valueChanged(const PCANTxReplPort* self, int idx__et, uint8 data__et) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	4613      	mov	r3, r2
 8001808:	71fb      	strb	r3, [r7, #7]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxReplPort", "valueChanged")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	2b00      	cmp	r3, #0
 800180e:	db15      	blt.n	800183c <PCANTxReplPort_valueChanged+0x40>
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	b21a      	sxth	r2, r3
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	429a      	cmp	r2, r3
 800181a:	dd0f      	ble.n	800183c <PCANTxReplPort_valueChanged+0x40>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), PCANTx_OUT_valueChanged, sizeof(uint8), &data__et);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	685a      	ldr	r2, [r3, #4]
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001826:	18d3      	adds	r3, r2, r3
 8001828:	461a      	mov	r2, r3
 800182a:	f107 0307 	add.w	r3, r7, #7
 800182e:	4610      	mov	r0, r2
 8001830:	f04f 0101 	mov.w	r1, #1
 8001834:	f04f 0201 	mov.w	r2, #1
 8001838:	f005 fdc0 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 800183c:	f107 0710 	add.w	r7, r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}

08001844 <PCANTxReplPort_getReplication>:

etInt32 PCANTxReplPort_getReplication(const PCANTxReplPort* self) {
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	881b      	ldrh	r3, [r3, #0]
 8001850:	b21b      	sxth	r3, r3
}
 8001852:	4618      	mov	r0, r3
 8001854:	f107 070c 	add.w	r7, r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop

08001860 <PCANTxConjPort_init>:



void PCANTxConjPort_init(const PCANTxConjPort* self, uint32 data__et) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxConjPort", "init")
	if(data__et != ET_CAN_CHANNEL_NOT_DEFINED) pChannel=data__et;
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001870:	d003      	beq.n	800187a <PCANTxConjPort_init+0x1a>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	601a      	str	r2, [r3, #0]
	etPort_sendMessage(self, PCANTx_IN_init, sizeof(uint32), &pChannel);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f04f 0102 	mov.w	r1, #2
 8001884:	f04f 0204 	mov.w	r2, #4
 8001888:	f005 fd98 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 800188c:	f107 0708 	add.w	r7, r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <PCANTxConjReplPort_init_broadcast>:

void PCANTxConjReplPort_init_broadcast(const PCANTxConjReplPort* self, uint32 data__et) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 800189e:	f04f 0300 	mov.w	r3, #0
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	e00d      	b.n	80018c2 <PCANTxConjReplPort_init_broadcast+0x2e>
		PCANTxConjPort_init(&((etReplPort*)self)->ports[i].port, data__et);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685a      	ldr	r2, [r3, #4]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80018b0:	18d3      	adds	r3, r2, r3
 80018b2:	4618      	mov	r0, r3
 80018b4:	6839      	ldr	r1, [r7, #0]
 80018b6:	f7ff ffd3 	bl	8001860 <PCANTxConjPort_init>
	ET_MSC_LOGGER_SYNC_EXIT
}

void PCANTxConjReplPort_init_broadcast(const PCANTxConjReplPort* self, uint32 data__et) {
	int i;
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	f103 0301 	add.w	r3, r3, #1
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	881b      	ldrh	r3, [r3, #0]
 80018c6:	b21a      	sxth	r2, r3
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	dceb      	bgt.n	80018a6 <PCANTxConjReplPort_init_broadcast+0x12>
		PCANTxConjPort_init(&((etReplPort*)self)->ports[i].port, data__et);
	}					
}
 80018ce:	f107 0710 	add.w	r7, r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop

080018d8 <PCANTxConjReplPort_init>:

void PCANTxConjReplPort_init(const PCANTxConjReplPort* self, int idx__et, uint32 data__et) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
	PCANTxConjPort_init(&((etReplPort*)self)->ports[idx__et].port, data__et);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80018ee:	18d3      	adds	r3, r2, r3
 80018f0:	4618      	mov	r0, r3
 80018f2:	6879      	ldr	r1, [r7, #4]
 80018f4:	f7ff ffb4 	bl	8001860 <PCANTxConjPort_init>
}
 80018f8:	f107 0710 	add.w	r7, r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <PCANTxConjPort_sendMsg>:


void PCANTxConjPort_sendMsg(const PCANTxConjPort* self, pclCANMsg* data__et) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxConjPort", "sendMsg")
		etPort_sendMessage(self, PCANTx_IN_sendMsg, sizeof(pclCANMsg), data__et);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f04f 0103 	mov.w	r1, #3
 8001910:	f04f 0210 	mov.w	r2, #16
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	f005 fd51 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 800191a:	f107 0708 	add.w	r7, r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop

08001924 <PCANTxConjReplPort_sendMsg_broadcast>:

void PCANTxConjReplPort_sendMsg_broadcast(const PCANTxConjReplPort* self, pclCANMsg* data__et) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxConjReplPort", "sendMsg")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 800192e:	f04f 0300 	mov.w	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	e011      	b.n	800195a <PCANTxConjReplPort_sendMsg_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANTx_IN_sendMsg, sizeof(pclCANMsg), data__et);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685a      	ldr	r2, [r3, #4]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001940:	18d3      	adds	r3, r2, r3
 8001942:	4618      	mov	r0, r3
 8001944:	f04f 0103 	mov.w	r1, #3
 8001948:	f04f 0210 	mov.w	r2, #16
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	f005 fd35 	bl	80073bc <etPort_sendMessage>
}

void PCANTxConjReplPort_sendMsg_broadcast(const PCANTxConjReplPort* self, pclCANMsg* data__et) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxConjReplPort", "sendMsg")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f103 0301 	add.w	r3, r3, #1
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	b21a      	sxth	r2, r3
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	429a      	cmp	r2, r3
 8001964:	dce7      	bgt.n	8001936 <PCANTxConjReplPort_sendMsg_broadcast+0x12>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANTx_IN_sendMsg, sizeof(pclCANMsg), data__et);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001966:	f107 0710 	add.w	r7, r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop

08001970 <PCANTxConjReplPort_sendMsg>:

void PCANTxConjReplPort_sendMsg(const PCANTxConjReplPort* self, int idx__et, pclCANMsg* data__et) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxConjReplPort", "sendMsg")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	2b00      	cmp	r3, #0
 8001980:	db13      	blt.n	80019aa <PCANTxConjReplPort_sendMsg+0x3a>
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	b21a      	sxth	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	429a      	cmp	r2, r3
 800198c:	dd0d      	ble.n	80019aa <PCANTxConjReplPort_sendMsg+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), PCANTx_IN_sendMsg, sizeof(pclCANMsg), data__et);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	685a      	ldr	r2, [r3, #4]
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001998:	18d3      	adds	r3, r2, r3
 800199a:	4618      	mov	r0, r3
 800199c:	f04f 0103 	mov.w	r1, #3
 80019a0:	f04f 0210 	mov.w	r2, #16
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f005 fd09 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80019aa:	f107 0710 	add.w	r7, r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop

080019b4 <PCANTxConjPort_resendMsg>:


void PCANTxConjPort_resendMsg(const PCANTxConjPort* self) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxConjPort", "resendMsg")
		etPort_sendMessage(self, PCANTx_IN_resendMsg, 0, NULL);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f04f 0104 	mov.w	r1, #4
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	f005 fcf7 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 80019ce:	f107 0708 	add.w	r7, r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop

080019d8 <PCANTxConjReplPort_resendMsg_broadcast>:

void PCANTxConjReplPort_resendMsg_broadcast(const PCANTxConjReplPort* self) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxConjReplPort", "resendMsg")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	e012      	b.n	8001a0e <PCANTxConjReplPort_resendMsg_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANTx_IN_resendMsg, 0, NULL);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80019f2:	18d3      	adds	r3, r2, r3
 80019f4:	4618      	mov	r0, r3
 80019f6:	f04f 0104 	mov.w	r1, #4
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	f005 fcdb 	bl	80073bc <etPort_sendMessage>
}

void PCANTxConjReplPort_resendMsg_broadcast(const PCANTxConjReplPort* self) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxConjReplPort", "resendMsg")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	f103 0301 	add.w	r3, r3, #1
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	881b      	ldrh	r3, [r3, #0]
 8001a12:	b21a      	sxth	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	dce6      	bgt.n	80019e8 <PCANTxConjReplPort_resendMsg_broadcast+0x10>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PCANTx_IN_resendMsg, 0, NULL);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001a1a:	f107 0710 	add.w	r7, r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop

08001a24 <PCANTxConjReplPort_resendMsg>:

void PCANTxConjReplPort_resendMsg(const PCANTxConjReplPort* self, int idx__et) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PCANTxConjReplPort", "resendMsg")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	db14      	blt.n	8001a5e <PCANTxConjReplPort_resendMsg+0x3a>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	b21a      	sxth	r2, r3
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	dd0e      	ble.n	8001a5e <PCANTxConjReplPort_resendMsg+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), PCANTx_IN_resendMsg, 0, NULL);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001a4a:	18d3      	adds	r3, r2, r3
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f04f 0104 	mov.w	r1, #4
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 0300 	mov.w	r3, #0
 8001a5a:	f005 fcaf 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001a5e:	f107 0708 	add.w	r7, r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop

08001a68 <PCANTxConjReplPort_getReplication>:
/* begin PCANTxConjPort specific */

/*--------------------- operations ---------------------*/
/* end PCANTxConjPort specific */

etInt32 PCANTxConjReplPort_getReplication(const PCANTxConjReplPort* self) {
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	881b      	ldrh	r3, [r3, #0]
 8001a74:	b21b      	sxth	r3, r3
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	f107 070c 	add.w	r7, r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bc80      	pop	{r7}
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop

08001a84 <MsgDispatcher_PhysicalThread1_poll>:


/**
 * generated execute function for all cyclic execute calls for the async or datadriven actor instances of thread "PhysicalThread1"
 */
static void MsgDispatcher_PhysicalThread1_poll(void){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("MsgDispatcher_PhysicalThread1", "execute")
	ATimingService_execute((void*)&_HexagonCANDemo_main_timingService);
 8001a88:	f240 0008 	movw	r0, #8
 8001a8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001a90:	f7fe fef8 	bl	8000884 <ATimingService_execute>
	ACruiseController_execute((void*)&_HexagonCANDemo_main_cruise);
 8001a94:	f240 50a0 	movw	r0, #1440	; 0x5a0
 8001a98:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001a9c:	f000 ff5a 	bl	8002954 <ACruiseController_execute>
	APIDController_execute((void*)&_HexagonCANDemo_main_regler);
 8001aa0:	f240 50b0 	movw	r0, #1456	; 0x5b0
 8001aa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001aa8:	f001 fbe0 	bl	800326c <APIDController_execute>
	ACAN2FlowportAdapter1in1out_execute((void*)&_HexagonCANDemo_main_adapter);
 8001aac:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001ab0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001ab4:	f000 fd5a 	bl	800256c <ACAN2FlowportAdapter1in1out_execute>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop

08001abc <MsgDispatcher_PhysicalThread1_receiveMessage>:

/**
 * generated dispatch function for all messages for the thread "PhysicalThread1"
 */
static etBool MsgDispatcher_PhysicalThread1_receiveMessage(const etMessage* msg){
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("MsgDispatcher_PhysicalThread1", "receiveMessage")
	switch(msg->address){
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	889b      	ldrh	r3, [r3, #4]
 8001ac8:	b21b      	sxth	r3, r3
 8001aca:	f103 33ff 	add.w	r3, r3, #4294967295
 8001ace:	2b41      	cmp	r3, #65	; 0x41
 8001ad0:	f200 81d0 	bhi.w	8001e74 <MsgDispatcher_PhysicalThread1_receiveMessage+0x3b8>
 8001ad4:	a201      	add	r2, pc, #4	; (adr r2, 8001adc <MsgDispatcher_PhysicalThread1_receiveMessage+0x20>)
 8001ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ada:	bf00      	nop
 8001adc:	08001be5 	.word	0x08001be5
 8001ae0:	08001e75 	.word	0x08001e75
 8001ae4:	08001e75 	.word	0x08001e75
 8001ae8:	08001e75 	.word	0x08001e75
 8001aec:	08001e75 	.word	0x08001e75
 8001af0:	08001e75 	.word	0x08001e75
 8001af4:	08001e75 	.word	0x08001e75
 8001af8:	08001e75 	.word	0x08001e75
 8001afc:	08001e75 	.word	0x08001e75
 8001b00:	08001e75 	.word	0x08001e75
 8001b04:	08001e75 	.word	0x08001e75
 8001b08:	08001e75 	.word	0x08001e75
 8001b0c:	08001e75 	.word	0x08001e75
 8001b10:	08001e75 	.word	0x08001e75
 8001b14:	08001e75 	.word	0x08001e75
 8001b18:	08001e75 	.word	0x08001e75
 8001b1c:	08001e75 	.word	0x08001e75
 8001b20:	08001e75 	.word	0x08001e75
 8001b24:	08001e75 	.word	0x08001e75
 8001b28:	08001e75 	.word	0x08001e75
 8001b2c:	08001e75 	.word	0x08001e75
 8001b30:	08001e75 	.word	0x08001e75
 8001b34:	08001e75 	.word	0x08001e75
 8001b38:	08001e75 	.word	0x08001e75
 8001b3c:	08001e75 	.word	0x08001e75
 8001b40:	08001e75 	.word	0x08001e75
 8001b44:	08001e75 	.word	0x08001e75
 8001b48:	08001e75 	.word	0x08001e75
 8001b4c:	08001e75 	.word	0x08001e75
 8001b50:	08001e75 	.word	0x08001e75
 8001b54:	08001e75 	.word	0x08001e75
 8001b58:	08001e75 	.word	0x08001e75
 8001b5c:	08001e75 	.word	0x08001e75
 8001b60:	08001c07 	.word	0x08001c07
 8001b64:	08001c23 	.word	0x08001c23
 8001b68:	08001e75 	.word	0x08001e75
 8001b6c:	08001c43 	.word	0x08001c43
 8001b70:	08001c87 	.word	0x08001c87
 8001b74:	08001ca3 	.word	0x08001ca3
 8001b78:	08001cbf 	.word	0x08001cbf
 8001b7c:	08001cdf 	.word	0x08001cdf
 8001b80:	08001cff 	.word	0x08001cff
 8001b84:	08001d1f 	.word	0x08001d1f
 8001b88:	08001d3f 	.word	0x08001d3f
 8001b8c:	08001e75 	.word	0x08001e75
 8001b90:	08001d5f 	.word	0x08001d5f
 8001b94:	08001d77 	.word	0x08001d77
 8001b98:	08001d89 	.word	0x08001d89
 8001b9c:	08001e75 	.word	0x08001e75
 8001ba0:	08001d9b 	.word	0x08001d9b
 8001ba4:	08001e75 	.word	0x08001e75
 8001ba8:	08001db3 	.word	0x08001db3
 8001bac:	08001dc5 	.word	0x08001dc5
 8001bb0:	08001e75 	.word	0x08001e75
 8001bb4:	08001dd7 	.word	0x08001dd7
 8001bb8:	08001e75 	.word	0x08001e75
 8001bbc:	08001e75 	.word	0x08001e75
 8001bc0:	08001e75 	.word	0x08001e75
 8001bc4:	08001def 	.word	0x08001def
 8001bc8:	08001e01 	.word	0x08001e01
 8001bcc:	08001e75 	.word	0x08001e75
 8001bd0:	08001e75 	.word	0x08001e75
 8001bd4:	08001e75 	.word	0x08001e75
 8001bd8:	08001e39 	.word	0x08001e39
 8001bdc:	08001e51 	.word	0x08001e51
 8001be0:	08001e63 	.word	0x08001e63
	
		case MESSAGESERVICE_ADDRESS:
			if (msg->evtID == etSystemProtocol_IN_poll) {
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	88db      	ldrh	r3, [r3, #6]
 8001be8:	b21b      	sxth	r3, r3
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d102      	bne.n	8001bf4 <MsgDispatcher_PhysicalThread1_receiveMessage+0x138>
				MsgDispatcher_PhysicalThread1_poll();
 8001bee:	f7ff ff49 	bl	8001a84 <MsgDispatcher_PhysicalThread1_poll>
			}
			else
			if (msg->evtID == etSystemProtocol_IN_terminate)
				return ET_FALSE;
			break;
 8001bf2:	e14a      	b.n	8001e8a <MsgDispatcher_PhysicalThread1_receiveMessage+0x3ce>
		case MESSAGESERVICE_ADDRESS:
			if (msg->evtID == etSystemProtocol_IN_poll) {
				MsgDispatcher_PhysicalThread1_poll();
			}
			else
			if (msg->evtID == etSystemProtocol_IN_terminate)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	88db      	ldrh	r3, [r3, #6]
 8001bf8:	b21b      	sxth	r3, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	f040 8145 	bne.w	8001e8a <MsgDispatcher_PhysicalThread1_receiveMessage+0x3ce>
				return ET_FALSE;
 8001c00:	f04f 0300 	mov.w	r3, #0
 8001c04:	e144      	b.n	8001e90 <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d4>
			break;
		
		/* interface items of /HexagonCANDemo/main/timingService */
		case 2+BASE_ADDRESS:
			ATimingService_receiveMessage((void*)&_HexagonCANDemo_main_timingService,&_HexagonCANDemo_main_timingService_const.timer.ports[0].port, msg);
 8001c06:	f64f 6374 	movw	r3, #65140	; 0xfe74
 8001c0a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f240 0008 	movw	r0, #8
 8001c14:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001c18:	4619      	mov	r1, r3
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	f7fe fe1e 	bl	800085c <ATimingService_receiveMessage>
		break;
 8001c20:	e134      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 3+BASE_ADDRESS:
			ATimingService_receiveMessage((void*)&_HexagonCANDemo_main_timingService,&_HexagonCANDemo_main_timingService_const.timer.ports[1].port, msg);
 8001c22:	f64f 6374 	movw	r3, #65140	; 0xfe74
 8001c26:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f103 0310 	add.w	r3, r3, #16
 8001c30:	f240 0008 	movw	r0, #8
 8001c34:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001c38:	4619      	mov	r1, r3
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	f7fe fe0e 	bl	800085c <ATimingService_receiveMessage>
		break;
 8001c40:	e124      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		
		/* interface items of /HexagonCANDemo/main/canSimuDev */
		case 5+BASE_ADDRESS:
			switch (msg->evtID){
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	88db      	ldrh	r3, [r3, #6]
 8001c46:	b21b      	sxth	r3, r3
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d10f      	bne.n	8001c6c <MsgDispatcher_PhysicalThread1_receiveMessage+0x1b0>
				case PTimer_OUT_timeout:
					PTimerConjPort_timeout_receiveHandler((etPort *)&_HexagonCANDemo_main_canSimuDev_const.timer,msg,(void*)&_HexagonCANDemo_main_canSimuDev,ACANSimulationService_receiveMessage);
 8001c4c:	f64f 60ec 	movw	r0, #65260	; 0xfeec
 8001c50:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001c54:	6879      	ldr	r1, [r7, #4]
 8001c56:	f240 22ec 	movw	r2, #748	; 0x2ec
 8001c5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001c5e:	f241 3321 	movw	r3, #4897	; 0x1321
 8001c62:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c66:	f7ff f8a5 	bl	8000db4 <PTimerConjPort_timeout_receiveHandler>
					break;
 8001c6a:	e00b      	b.n	8001c84 <MsgDispatcher_PhysicalThread1_receiveMessage+0x1c8>
				default: ACANSimulationService_receiveMessage((void*)&_HexagonCANDemo_main_canSimuDev,(etPort*)&_HexagonCANDemo_main_canSimuDev_const.timer, msg);
 8001c6c:	f240 20ec 	movw	r0, #748	; 0x2ec
 8001c70:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001c74:	f64f 61ec 	movw	r1, #65260	; 0xfeec
 8001c78:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	f7ff fb4f 	bl	8001320 <ACANSimulationService_receiveMessage>
					break;
 8001c82:	bf00      	nop
			}
			break;
 8001c84:	e102      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 6+BASE_ADDRESS:
			ACANSimulationService_receiveMessage((void*)&_HexagonCANDemo_main_canSimuDev,&_HexagonCANDemo_main_canSimuDev_const.canTx.ports[0].port, msg);
 8001c86:	f64f 63ec 	movw	r3, #65260	; 0xfeec
 8001c8a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c8e:	691b      	ldr	r3, [r3, #16]
 8001c90:	f240 20ec 	movw	r0, #748	; 0x2ec
 8001c94:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001c98:	4619      	mov	r1, r3
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	f7ff fb40 	bl	8001320 <ACANSimulationService_receiveMessage>
		break;
 8001ca0:	e0f4      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 7+BASE_ADDRESS:
			ACANSimulationService_receiveMessage((void*)&_HexagonCANDemo_main_canSimuDev,&_HexagonCANDemo_main_canSimuDev_const.canRx.ports[0].port, msg);
 8001ca2:	f64f 63ec 	movw	r3, #65260	; 0xfeec
 8001ca6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f240 20ec 	movw	r0, #748	; 0x2ec
 8001cb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	f7ff fb32 	bl	8001320 <ACANSimulationService_receiveMessage>
		break;
 8001cbc:	e0e6      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 8+BASE_ADDRESS:
			ACANSimulationService_receiveMessage((void*)&_HexagonCANDemo_main_canSimuDev,&_HexagonCANDemo_main_canSimuDev_const.canRx.ports[1].port, msg);
 8001cbe:	f64f 63ec 	movw	r3, #65260	; 0xfeec
 8001cc2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	f103 0310 	add.w	r3, r3, #16
 8001ccc:	f240 20ec 	movw	r0, #748	; 0x2ec
 8001cd0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	f7ff fb22 	bl	8001320 <ACANSimulationService_receiveMessage>
		break;
 8001cdc:	e0d6      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 9+BASE_ADDRESS:
			ACANSimulationService_receiveMessage((void*)&_HexagonCANDemo_main_canSimuDev,&_HexagonCANDemo_main_canSimuDev_const.canRx.ports[2].port, msg);
 8001cde:	f64f 63ec 	movw	r3, #65260	; 0xfeec
 8001ce2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	f103 0320 	add.w	r3, r3, #32
 8001cec:	f240 20ec 	movw	r0, #748	; 0x2ec
 8001cf0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	f7ff fb12 	bl	8001320 <ACANSimulationService_receiveMessage>
		break;
 8001cfc:	e0c6      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 10+BASE_ADDRESS:
			ACANSimulationService_receiveMessage((void*)&_HexagonCANDemo_main_canSimuDev,&_HexagonCANDemo_main_canSimuDev_const.canRx.ports[3].port, msg);
 8001cfe:	f64f 63ec 	movw	r3, #65260	; 0xfeec
 8001d02:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001d0c:	f240 20ec 	movw	r0, #748	; 0x2ec
 8001d10:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d14:	4619      	mov	r1, r3
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	f7ff fb02 	bl	8001320 <ACANSimulationService_receiveMessage>
		break;
 8001d1c:	e0b6      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 11+BASE_ADDRESS:
			ACANSimulationService_receiveMessage((void*)&_HexagonCANDemo_main_canSimuDev,&_HexagonCANDemo_main_canSimuDev_const.canRx.ports[4].port, msg);
 8001d1e:	f64f 63ec 	movw	r3, #65260	; 0xfeec
 8001d22:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8001d2c:	f240 20ec 	movw	r0, #748	; 0x2ec
 8001d30:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d34:	4619      	mov	r1, r3
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	f7ff faf2 	bl	8001320 <ACANSimulationService_receiveMessage>
		break;
 8001d3c:	e0a6      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 12+BASE_ADDRESS:
			ACANSimulationService_receiveMessage((void*)&_HexagonCANDemo_main_canSimuDev,&_HexagonCANDemo_main_canSimuDev_const.canRx.ports[5].port, msg);
 8001d3e:	f64f 63ec 	movw	r3, #65260	; 0xfeec
 8001d42:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8001d4c:	f240 20ec 	movw	r0, #748	; 0x2ec
 8001d50:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d54:	4619      	mov	r1, r3
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	f7ff fae2 	bl	8001320 <ACANSimulationService_receiveMessage>
		break;
 8001d5c:	e096      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		
		/* interface items of /HexagonCANDemo/main/monitor */
		case 14+BASE_ADDRESS:
			AHexagonCANMonitor_receiveMessage((void*)&_HexagonCANDemo_main_monitor,(etPort*)&_HexagonCANDemo_main_monitor_const.canRxThrottle, msg);
 8001d5e:	f240 507c 	movw	r0, #1404	; 0x57c
 8001d62:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d66:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001d6a:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	f001 f830 	bl	8002dd4 <AHexagonCANMonitor_receiveMessage>
			break;
 8001d74:	e08a      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 15+BASE_ADDRESS:
			AHexagonCANMonitor_receiveMessage((void*)&_HexagonCANDemo_main_monitor,(etPort*)&_HexagonCANDemo_main_monitor_const.canRxSpeed, msg);
 8001d76:	f240 507c 	movw	r0, #1404	; 0x57c
 8001d7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d7e:	4947      	ldr	r1, [pc, #284]	; (8001e9c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3e0>)
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	f001 f827 	bl	8002dd4 <AHexagonCANMonitor_receiveMessage>
			break;
 8001d86:	e081      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 16+BASE_ADDRESS:
			AHexagonCANMonitor_receiveMessage((void*)&_HexagonCANDemo_main_monitor,(etPort*)&_HexagonCANDemo_main_monitor_const.canRxControl, msg);
 8001d88:	f240 507c 	movw	r0, #1404	; 0x57c
 8001d8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001d90:	4943      	ldr	r1, [pc, #268]	; (8001ea0 <MsgDispatcher_PhysicalThread1_receiveMessage+0x3e4>)
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	f001 f81e 	bl	8002dd4 <AHexagonCANMonitor_receiveMessage>
			break;
 8001d98:	e078      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		
		/* interface items of /HexagonCANDemo/main/cruise */
		case 18+BASE_ADDRESS:
			ACruiseController_receiveMessage((void*)&_HexagonCANDemo_main_cruise,(etPort*)&_HexagonCANDemo_main_cruise_const.ctrl, msg);
 8001d9a:	f240 50a0 	movw	r0, #1440	; 0x5a0
 8001d9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001da2:	f64f 712c 	movw	r1, #65324	; 0xff2c
 8001da6:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	f000 fdbe 	bl	800292c <ACruiseController_receiveMessage>
			break;
 8001db0:	e06c      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 20+BASE_ADDRESS:
			ACruiseController_receiveMessage((void*)&_HexagonCANDemo_main_cruise,(etPort*)&_HexagonCANDemo_main_cruise_const.canRxCtrl, msg);
 8001db2:	f240 50a0 	movw	r0, #1440	; 0x5a0
 8001db6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001dba:	493a      	ldr	r1, [pc, #232]	; (8001ea4 <MsgDispatcher_PhysicalThread1_receiveMessage+0x3e8>)
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	f000 fdb5 	bl	800292c <ACruiseController_receiveMessage>
			break;
 8001dc2:	e063      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 21+BASE_ADDRESS:
			ACruiseController_receiveMessage((void*)&_HexagonCANDemo_main_cruise,(etPort*)&_HexagonCANDemo_main_cruise_const.canRxNominalSpeed, msg);
 8001dc4:	f240 50a0 	movw	r0, #1440	; 0x5a0
 8001dc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001dcc:	4936      	ldr	r1, [pc, #216]	; (8001ea8 <MsgDispatcher_PhysicalThread1_receiveMessage+0x3ec>)
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	f000 fdac 	bl	800292c <ACruiseController_receiveMessage>
			break;
 8001dd4:	e05a      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		
		/* interface items of /HexagonCANDemo/main/regler */
		case 23+BASE_ADDRESS:
			APIDController_receiveMessage((void*)&_HexagonCANDemo_main_regler,(etPort*)&_HexagonCANDemo_main_regler_const.ctrl, msg);
 8001dd6:	f240 50b0 	movw	r0, #1456	; 0x5b0
 8001dda:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001dde:	f64f 7150 	movw	r1, #65360	; 0xff50
 8001de2:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	f001 fa2c 	bl	8003244 <APIDController_receiveMessage>
			break;
 8001dec:	e04e      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 27+BASE_ADDRESS:
			APIDController_receiveMessage((void*)&_HexagonCANDemo_main_regler,(etPort*)&_HexagonCANDemo_main_regler_const.pTick, msg);
 8001dee:	f240 50b0 	movw	r0, #1456	; 0x5b0
 8001df2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001df6:	492d      	ldr	r1, [pc, #180]	; (8001eac <MsgDispatcher_PhysicalThread1_receiveMessage+0x3f0>)
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	f001 fa23 	bl	8003244 <APIDController_receiveMessage>
			break;
 8001dfe:	e045      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 28+BASE_ADDRESS:
			switch (msg->evtID){
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	88db      	ldrh	r3, [r3, #6]
 8001e04:	b21b      	sxth	r3, r3
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d10c      	bne.n	8001e24 <MsgDispatcher_PhysicalThread1_receiveMessage+0x368>
				case PTimer_OUT_timeout:
					PTimerConjPort_timeout_receiveHandler((etPort *)&_HexagonCANDemo_main_regler_const.timer,msg,(void*)&_HexagonCANDemo_main_regler,APIDController_receiveMessage);
 8001e0a:	4829      	ldr	r0, [pc, #164]	; (8001eb0 <MsgDispatcher_PhysicalThread1_receiveMessage+0x3f4>)
 8001e0c:	6879      	ldr	r1, [r7, #4]
 8001e0e:	f240 52b0 	movw	r2, #1456	; 0x5b0
 8001e12:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001e16:	f243 2345 	movw	r3, #12869	; 0x3245
 8001e1a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e1e:	f7fe ffc9 	bl	8000db4 <PTimerConjPort_timeout_receiveHandler>
					break;
 8001e22:	e008      	b.n	8001e36 <MsgDispatcher_PhysicalThread1_receiveMessage+0x37a>
				default: APIDController_receiveMessage((void*)&_HexagonCANDemo_main_regler,(etPort*)&_HexagonCANDemo_main_regler_const.timer, msg);
 8001e24:	f240 50b0 	movw	r0, #1456	; 0x5b0
 8001e28:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e2c:	4920      	ldr	r1, [pc, #128]	; (8001eb0 <MsgDispatcher_PhysicalThread1_receiveMessage+0x3f4>)
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	f001 fa08 	bl	8003244 <APIDController_receiveMessage>
					break;
 8001e34:	bf00      	nop
			}
			break;
 8001e36:	e029      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		
		/* interface items of /HexagonCANDemo/main/adapter */
		case 32+BASE_ADDRESS:
			ACAN2FlowportAdapter1in1out_receiveMessage((void*)&_HexagonCANDemo_main_adapter,(etPort*)&_HexagonCANDemo_main_adapter_const.pTick, msg);
 8001e38:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001e3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e40:	f64f 717c 	movw	r1, #65404	; 0xff7c
 8001e44:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	f000 fb7b 	bl	8002544 <ACAN2FlowportAdapter1in1out_receiveMessage>
			break;
 8001e4e:	e01d      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 33+BASE_ADDRESS:
			ACAN2FlowportAdapter1in1out_receiveMessage((void*)&_HexagonCANDemo_main_adapter,(etPort*)&_HexagonCANDemo_main_adapter_const.canRx, msg);
 8001e50:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001e54:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e58:	4916      	ldr	r1, [pc, #88]	; (8001eb4 <MsgDispatcher_PhysicalThread1_receiveMessage+0x3f8>)
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	f000 fb72 	bl	8002544 <ACAN2FlowportAdapter1in1out_receiveMessage>
			break;
 8001e60:	e014      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		case 34+BASE_ADDRESS:
			ACAN2FlowportAdapter1in1out_receiveMessage((void*)&_HexagonCANDemo_main_adapter,(etPort*)&_HexagonCANDemo_main_adapter_const.canTx, msg);
 8001e62:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001e66:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e6a:	4913      	ldr	r1, [pc, #76]	; (8001eb8 <MsgDispatcher_PhysicalThread1_receiveMessage+0x3fc>)
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	f000 fb69 	bl	8002544 <ACAN2FlowportAdapter1in1out_receiveMessage>
			break;
 8001e72:	e00b      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
		
		default:
			etLogger_logErrorF("MessageService_PhysicalThread1_receiveMessage: address %d does not exist ", msg->address);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	889b      	ldrh	r3, [r3, #4]
 8001e78:	b21b      	sxth	r3, r3
 8001e7a:	f64f 70a4 	movw	r0, #65444	; 0xffa4
 8001e7e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001e82:	4619      	mov	r1, r3
 8001e84:	f005 f8e4 	bl	8007050 <etLogger_logErrorF>
			break;
 8001e88:	e000      	b.n	8001e8c <MsgDispatcher_PhysicalThread1_receiveMessage+0x3d0>
				MsgDispatcher_PhysicalThread1_poll();
			}
			else
			if (msg->evtID == etSystemProtocol_IN_terminate)
				return ET_FALSE;
			break;
 8001e8a:	bf00      	nop
		default:
			etLogger_logErrorF("MessageService_PhysicalThread1_receiveMessage: address %d does not exist ", msg->address);
			break;
	}
	ET_MSC_LOGGER_SYNC_EXIT
	return ET_TRUE;
 8001e8c:	f04f 0301 	mov.w	r3, #1
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	f107 0708 	add.w	r7, r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	0800ff14 	.word	0x0800ff14
 8001ea0:	0800ff20 	.word	0x0800ff20
 8001ea4:	0800ff38 	.word	0x0800ff38
 8001ea8:	0800ff44 	.word	0x0800ff44
 8001eac:	0800ff5c 	.word	0x0800ff5c
 8001eb0:	0800ff70 	.word	0x0800ff70
 8001eb4:	0800ff8c 	.word	0x0800ff8c
 8001eb8:	0800ff98 	.word	0x0800ff98

08001ebc <nodeRef1_main_initMessageServices>:

/* include instances for all classes */
#include "nodeRef1_main_Inst.h"
#include "nodeRef1_main_Disp.h"

static void nodeRef1_main_initMessageServices(void) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b088      	sub	sp, #32
 8001ec0:	af06      	add	r7, sp, #24
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "initMessageServices")
	{
		etTime interval;
		
		/* initialization of all message services */
		interval.sec = 0;
 8001ec2:	f04f 0300 	mov.w	r3, #0
 8001ec6:	603b      	str	r3, [r7, #0]
		interval.nSec = 10000000;
 8001ec8:	f249 6380 	movw	r3, #38528	; 0x9680
 8001ecc:	f2c0 0398 	movt	r3, #152	; 0x98
 8001ed0:	607b      	str	r3, [r7, #4]
		etMessageService_init(
 8001ed2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	f04f 0303 	mov.w	r3, #3
 8001edc:	9301      	str	r3, [sp, #4]
 8001ede:	aa02      	add	r2, sp, #8
 8001ee0:	463b      	mov	r3, r7
 8001ee2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ee6:	e882 0003 	stmia.w	r2, {r0, r1}
 8001eea:	f641 23bd 	movw	r3, #6845	; 0x1abd
 8001eee:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ef2:	9304      	str	r3, [sp, #16]
 8001ef4:	f04f 0302 	mov.w	r3, #2
 8001ef8:	9305      	str	r3, [sp, #20]
 8001efa:	f241 40b8 	movw	r0, #5304	; 0x14b8
 8001efe:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f02:	f640 71b8 	movw	r1, #4024	; 0xfb8
 8001f06:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001f0a:	f04f 0228 	mov.w	r2, #40	; 0x28
 8001f0e:	f04f 0320 	mov.w	r3, #32
 8001f12:	f005 fa99 	bl	8007448 <etMessageService_init>
			EXECMODE_MIXED);
			
	}
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001f16:	f107 0708 	add.w	r7, r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop

08001f20 <nodeRef1_main_startMessageServices>:

static void nodeRef1_main_startMessageServices(void) {
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "startMessageServices")
	
	etMessageService_start(&msgService_PhysicalThread1);
 8001f24:	f241 40b8 	movw	r0, #5304	; 0x14b8
 8001f28:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f2c:	f005 faf0 	bl	8007510 <etMessageService_start>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop

08001f34 <nodeRef1_main_stopMessageServices>:

static void nodeRef1_main_stopMessageServices(void) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "stopMessageServices")
	
	etMessageService_stop(&msgService_PhysicalThread1);
 8001f38:	f241 40b8 	movw	r0, #5304	; 0x14b8
 8001f3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f40:	f005 fb04 	bl	800754c <etMessageService_stop>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop

08001f48 <nodeRef1_main_destroyMessageServices>:

static void nodeRef1_main_destroyMessageServices(void) {
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "destroyMessageServices")
	
	etMessageService_destroy(&msgService_PhysicalThread1);
 8001f4c:	f241 40b8 	movw	r0, #5304	; 0x14b8
 8001f50:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001f54:	f005 fb20 	bl	8007598 <etMessageService_destroy>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop

08001f5c <nodeRef1_main_init>:

void nodeRef1_main_init(void) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "init")
	etLogger_logInfoF("%s_init", nodeRef1_mainInst.name);
 8001f60:	f240 0300 	movw	r3, #0
 8001f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f64f 70f0 	movw	r0, #65520	; 0xfff0
 8001f6e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001f72:	4619      	mov	r1, r3
 8001f74:	f005 f87c 	bl	8007070 <etLogger_logInfoF>
	
	/* construct all actors */
	nodeRef1_main_constructActorInstances();
 8001f78:	f000 f896 	bl	80020a8 <nodeRef1_main_constructActorInstances>
	
	/* initialization of all message services */
	nodeRef1_main_initMessageServices();
 8001f7c:	f7ff ff9e 	bl	8001ebc <nodeRef1_main_initMessageServices>
	
	/* init all actors */
	nodeRef1_main_initActorInstances();
 8001f80:	f000 f898 	bl	80020b4 <nodeRef1_main_initActorInstances>
	
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop

08001f88 <nodeRef1_main_start>:

void nodeRef1_main_start(void) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "start")
	etLogger_logInfoF("%s_start", nodeRef1_mainInst.name);
 8001f8c:	f240 0300 	movw	r3, #0
 8001f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f64f 70f8 	movw	r0, #65528	; 0xfff8
 8001f9a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f005 f866 	bl	8007070 <etLogger_logInfoF>
	nodeRef1_main_startMessageServices();
 8001fa4:	f7ff ffbc 	bl	8001f20 <nodeRef1_main_startMessageServices>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop

08001fac <nodeRef1_main_run>:

void nodeRef1_main_run(etBool runAsTest) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b092      	sub	sp, #72	; 0x48
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	71fb      	strb	r3, [r7, #7]
#ifdef ET_RUNNER_ACTIVATE 
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "run")
	
	if (runAsTest) {
 8001fb6:	79fb      	ldrb	r3, [r7, #7]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d006      	beq.n	8001fca <nodeRef1_main_run+0x1e>
		etSema_waitForWakeup(etRuntime_getTerminateSemaphore());
 8001fbc:	f005 f9d4 	bl	8007368 <etRuntime_getTerminateSemaphore>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f005 f8c0 	bl	8007148 <etSema_waitForWakeup>
 8001fc8:	e02f      	b.n	800202a <nodeRef1_main_run+0x7e>
	}
	else {
		printf("type quit to exit\n");
 8001fca:	f240 0004 	movw	r0, #4
 8001fce:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001fd2:	f006 ff2b 	bl	8008e2c <puts>
		fflush(stdout);
 8001fd6:	f640 3328 	movw	r3, #2856	; 0xb28
 8001fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f005 fee6 	bl	8007db4 <fflush>
 8001fe8:	e000      	b.n	8001fec <nodeRef1_main_run+0x40>

			if (fgets(line, 64, stdin) != NULL) {
				if (strncmp(line, "quit", 4)==0)
					break;
			}
		}
 8001fea:	bf00      	nop
		printf("type quit to exit\n");
		fflush(stdout);
		while (ET_TRUE) {
			char line[64];

			if (fgets(line, 64, stdin) != NULL) {
 8001fec:	f640 3328 	movw	r3, #2856	; 0xb28
 8001ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f107 0208 	add.w	r2, r7, #8
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	f04f 0140 	mov.w	r1, #64	; 0x40
 8002002:	461a      	mov	r2, r3
 8002004:	f005 ff42 	bl	8007e8c <fgets>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0ed      	beq.n	8001fea <nodeRef1_main_run+0x3e>
				if (strncmp(line, "quit", 4)==0)
 800200e:	f107 0308 	add.w	r3, r7, #8
 8002012:	4618      	mov	r0, r3
 8002014:	f240 0118 	movw	r1, #24
 8002018:	f6c0 0101 	movt	r1, #2049	; 0x801
 800201c:	f04f 0204 	mov.w	r2, #4
 8002020:	f007 f964 	bl	80092ec <strncmp>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1df      	bne.n	8001fea <nodeRef1_main_run+0x3e>
		}
	}
	
	ET_MSC_LOGGER_SYNC_EXIT
#endif	
}
 800202a:	f107 0748 	add.w	r7, r7, #72	; 0x48
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop

08002034 <nodeRef1_main_stop>:

void nodeRef1_main_stop(void){
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "stop")
	etLogger_logInfoF("%s_stop", nodeRef1_mainInst.name);
 8002038:	f240 0300 	movw	r3, #0
 800203c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f240 0020 	movw	r0, #32
 8002046:	f6c0 0001 	movt	r0, #2049	; 0x801
 800204a:	4619      	mov	r1, r3
 800204c:	f005 f810 	bl	8007070 <etLogger_logInfoF>

	nodeRef1_main_stopMessageServices();
 8002050:	f7ff ff70 	bl	8001f34 <nodeRef1_main_stopMessageServices>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop

08002058 <nodeRef1_main_destroy>:

void nodeRef1_main_destroy(void){
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "destroy")
	etLogger_logInfoF("%s_destroy", nodeRef1_mainInst.name);
 800205c:	f240 0300 	movw	r3, #0
 8002060:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f240 0028 	movw	r0, #40	; 0x28
 800206a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800206e:	4619      	mov	r1, r3
 8002070:	f004 fffe 	bl	8007070 <etLogger_logInfoF>
	
	nodeRef1_main_destroyMessageServices();
 8002074:	f7ff ff68 	bl	8001f48 <nodeRef1_main_destroyMessageServices>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop

0800207c <nodeRef1_main_shutdown>:

void nodeRef1_main_shutdown(void){
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "shutdown")
	etLogger_logInfoF("%s_shutdown", nodeRef1_mainInst.name);
 8002080:	f240 0300 	movw	r3, #0
 8002084:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f240 0034 	movw	r0, #52	; 0x34
 800208e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002092:	4619      	mov	r1, r3
 8002094:	f004 ffec 	bl	8007070 <etLogger_logInfoF>
	
	nodeRef1_mainInst.shutdownRequest = 1;
 8002098:	f240 0300 	movw	r3, #0
 800209c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a0:	f04f 0201 	mov.w	r2, #1
 80020a4:	605a      	str	r2, [r3, #4]
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <nodeRef1_main_constructActorInstances>:


static void nodeRef1_main_constructActorInstances(void){
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "constructActorInstances")
	
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop

080020b4 <nodeRef1_main_initActorInstances>:

static void nodeRef1_main_initActorInstances(void){
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
	ET_MSC_LOGGER_SYNC_ENTRY("nodeRef1_main", "initActorInstances")
	
	ATimingService_init(&_HexagonCANDemo_main_timingService);
 80020b8:	f240 0008 	movw	r0, #8
 80020bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80020c0:	f7fe fba6 	bl	8000810 <ATimingService_init>
	ACANSimulationService_init(&_HexagonCANDemo_main_canSimuDev);
 80020c4:	f240 20ec 	movw	r0, #748	; 0x2ec
 80020c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80020cc:	f7ff f902 	bl	80012d4 <ACANSimulationService_init>
	AHexagonCANMonitor_init(&_HexagonCANDemo_main_monitor);
 80020d0:	f240 507c 	movw	r0, #1404	; 0x57c
 80020d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80020d8:	f000 fe58 	bl	8002d8c <AHexagonCANMonitor_init>
	ACruiseController_init(&_HexagonCANDemo_main_cruise);
 80020dc:	f240 50a0 	movw	r0, #1440	; 0x5a0
 80020e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80020e4:	f000 fbfe 	bl	80028e4 <ACruiseController_init>
	APIDController_init(&_HexagonCANDemo_main_regler);
 80020e8:	f240 50b0 	movw	r0, #1456	; 0x5b0
 80020ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80020f0:	f001 f884 	bl	80031fc <APIDController_init>
	ACAN2FlowportAdapter1in1out_init(&_HexagonCANDemo_main_adapter);
 80020f4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80020f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80020fc:	f000 f9fe 	bl	80024fc <ACAN2FlowportAdapter1in1out_init>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop

08002104 <main>:
/**
 * main function
 * creates component and starts and stops the lifecycle
 */

int main(int argc, char** argv) {
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
	etBool runAsTest = ET_FALSE;
 800210e:	f04f 0300 	mov.w	r3, #0
 8002112:	73fb      	strb	r3, [r7, #15]

	if (argc>1 && strcmp(argv[1], "-headless")==0)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b01      	cmp	r3, #1
 8002118:	dd10      	ble.n	800213c <main+0x38>
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f103 0304 	add.w	r3, r3, #4
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f240 0140 	movw	r1, #64	; 0x40
 8002128:	f6c0 0101 	movt	r1, #2049	; 0x801
 800212c:	f006 ffc0 	bl	80090b0 <strcmp>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d102      	bne.n	800213c <main+0x38>
		runAsTest = ET_TRUE;
 8002136:	f04f 0301 	mov.w	r3, #1
 800213a:	73fb      	strb	r3, [r7, #15]
	if (argc>1 && strcmp(argv[1], "-run_as_test")==0)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b01      	cmp	r3, #1
 8002140:	dd10      	ble.n	8002164 <main+0x60>
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	f103 0304 	add.w	r3, r3, #4
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f240 014c 	movw	r1, #76	; 0x4c
 8002150:	f6c0 0101 	movt	r1, #2049	; 0x801
 8002154:	f006 ffac 	bl	80090b0 <strcmp>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d102      	bne.n	8002164 <main+0x60>
		runAsTest = ET_TRUE;
 800215e:	f04f 0301 	mov.w	r3, #1
 8002162:	73fb      	strb	r3, [r7, #15]

	etUserEntry(); /* platform specific */
 8002164:	f004 ffb2 	bl	80070cc <etUserEntry>
	
	etLogger_logInfo("***   T H E   B E G I N   ***");
 8002168:	f240 005c 	movw	r0, #92	; 0x5c
 800216c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002170:	f004 ff64 	bl	800703c <etLogger_logInfo>
	ET_MSC_LOGGER_OPEN("main");

	/* startup sequence  of lifecycle */
	nodeRef1_main_init(); 		/* lifecycle init */
 8002174:	f7ff fef2 	bl	8001f5c <nodeRef1_main_init>
	nodeRef1_main_start(); 	/* lifecycle start */
 8002178:	f7ff ff06 	bl	8001f88 <nodeRef1_main_start>

	etUserPreRun(); /* platform specific */
 800217c:	f004 ffac 	bl	80070d8 <etUserPreRun>

	/* run Scheduler */
	nodeRef1_main_run(runAsTest);
 8002180:	7bfb      	ldrb	r3, [r7, #15]
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff ff12 	bl	8001fac <nodeRef1_main_run>

	etUserPostRun(); /* platform specific */
 8002188:	f004 ffb4 	bl	80070f4 <etUserPostRun>

	/* shutdown sequence of lifecycle */
	nodeRef1_main_stop(); 		/* lifecycle stop */
 800218c:	f7ff ff52 	bl	8002034 <nodeRef1_main_stop>
	nodeRef1_main_destroy(); 	/* lifecycle destroy */
 8002190:	f7ff ff62 	bl	8002058 <nodeRef1_main_destroy>

	ET_MSC_LOGGER_CLOSE
	etLogger_logInfo("***   T H E   E N D   ***");
 8002194:	f240 007c 	movw	r0, #124	; 0x7c
 8002198:	f6c0 0001 	movt	r0, #2049	; 0x801
 800219c:	f004 ff4e 	bl	800703c <etLogger_logInfo>

	etUserExit(); /* platform specific */
 80021a0:	f004 ffae 	bl	8007100 <etUserExit>

	return 0;
 80021a4:	f04f 0300 	mov.w	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	f107 0710 	add.w	r7, r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop

080021b4 <setState>:
	TRIG_canRx__msgReceived = IFITEM_canRx + EVT_SHIFT*PCANRx_OUT_msgReceived,
	TRIG_canTx__valueChanged = IFITEM_canTx + EVT_SHIFT*PCANTx_OUT_valueChanged
};


static void setState(ACAN2FlowportAdapter1in1out* self, etInt16 new_state) {
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	807b      	strh	r3, [r7, #2]
	self->state = new_state;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	887a      	ldrh	r2, [r7, #2]
 80021c4:	815a      	strh	r2, [r3, #10]
}
 80021c6:	f107 070c 	add.w	r7, r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr

080021d0 <getState>:

static etInt16 getState(ACAN2FlowportAdapter1in1out* self) {
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
	return self->state;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	895b      	ldrh	r3, [r3, #10]
 80021dc:	b21b      	sxth	r3, r3
}
 80021de:	4618      	mov	r0, r3
 80021e0:	f107 070c 	add.w	r7, r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop

080021ec <action_TRANS_INITIAL_TO__state0>:

/* Entry and Exit Codes */

/* Action Codes */
static void action_TRANS_INITIAL_TO__state0(ACAN2FlowportAdapter1in1out* self) {
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
	pclCANMsg msg;
	
	msg.id=canRxIdSpeed;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	7a1b      	ldrb	r3, [r3, #8]
 80021f8:	60bb      	str	r3, [r7, #8]
	canTx_init(ET_CAN_CHANNEL_NOT_DEFINED);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f103 031c 	add.w	r3, r3, #28
 8002202:	4618      	mov	r0, r3
 8002204:	f04f 31ff 	mov.w	r1, #4294967295
 8002208:	f7ff fb2a 	bl	8001860 <PCANTxConjPort_init>
	canRx_init(ET_CAN_CHANNEL_NOT_DEFINED);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f103 0310 	add.w	r3, r3, #16
 8002214:	4618      	mov	r0, r3
 8002216:	f04f 31ff 	mov.w	r1, #4294967295
 800221a:	f7ff f947 	bl	80014ac <PCANRxConjPort_init>
	
	canRx_listenOnMsg(&msg);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f103 0210 	add.w	r2, r3, #16
 8002226:	f107 0308 	add.w	r3, r7, #8
 800222a:	4610      	mov	r0, r2
 800222c:	4619      	mov	r1, r3
 800222e:	f7ff f9e7 	bl	8001600 <PCANRxConjPort_listenOnMsg>
}
 8002232:	f107 0718 	add.w	r7, r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop

0800223c <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRx_tr0>:
static void action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRx_tr0(ACAN2FlowportAdapter1in1out* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
	uint32 speed;
	uint8 i;
	
	speed = data->data[0];
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	795b      	ldrb	r3, [r3, #5]
 800224c:	617b      	str	r3, [r7, #20]
	for (i=0;i<3;i++){
 800224e:	f04f 0300 	mov.w	r3, #0
 8002252:	74fb      	strb	r3, [r7, #19]
 8002254:	e010      	b.n	8002278 <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRx_tr0+0x3c>
		speed<<=8;
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800225c:	617b      	str	r3, [r7, #20]
		speed += data->data[i+1];
 800225e:	7cfb      	ldrb	r3, [r7, #19]
 8002260:	f103 0301 	add.w	r3, r3, #1
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	18d3      	adds	r3, r2, r3
 8002268:	795b      	ldrb	r3, [r3, #5]
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	18d3      	adds	r3, r2, r3
 800226e:	617b      	str	r3, [r7, #20]
static void action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRx_tr0(ACAN2FlowportAdapter1in1out* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
	uint32 speed;
	uint8 i;
	
	speed = data->data[0];
	for (i=0;i<3;i++){
 8002270:	7cfb      	ldrb	r3, [r7, #19]
 8002272:	f103 0301 	add.w	r3, r3, #1
 8002276:	74fb      	strb	r3, [r7, #19]
 8002278:	7cfb      	ldrb	r3, [r7, #19]
 800227a:	2b02      	cmp	r3, #2
 800227c:	d9eb      	bls.n	8002256 <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRx_tr0+0x1a>
		speed<<=8;
		speed += data->data[i+1];
		}
		
	pOut_value(speed);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f103 0304 	add.w	r3, r3, #4
 8002284:	4618      	mov	r0, r3
 8002286:	6979      	ldr	r1, [r7, #20]
 8002288:	f001 f8e8 	bl	800345c <PSimpleFlowValueConjPort_value_set>
}
 800228c:	f107 0718 	add.w	r7, r7, #24
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <action_TRANS_tr1_FROM_state0_TO_state0_BY_tickpTick_tr1>:
static void action_TRANS_tr1_FROM_state0_TO_state0_BY_tickpTick_tr1(ACAN2FlowportAdapter1in1out* self, const InterfaceItemBase* ifitem) {
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
	pclCANMsg msg;
	
	msg.id=canTxIdThrottle;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	7a5b      	ldrb	r3, [r3, #9]
 80022a2:	60bb      	str	r3, [r7, #8]
	msg.len=1;
 80022a4:	f04f 0301 	mov.w	r3, #1
 80022a8:	733b      	strb	r3, [r7, #12]
	msg.data[0]=pIn_value;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f103 030c 	add.w	r3, r3, #12
 80022b2:	4618      	mov	r0, r3
 80022b4:	f001 f8e0 	bl	8003478 <PSimpleFlowValuePort_value_get>
 80022b8:	4603      	mov	r3, r0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	737b      	strb	r3, [r7, #13]
	
	canTx_sendMsg(&msg);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f103 021c 	add.w	r2, r3, #28
 80022c6:	f107 0308 	add.w	r3, r7, #8
 80022ca:	4610      	mov	r0, r2
 80022cc:	4619      	mov	r1, r3
 80022ce:	f7ff fb17 	bl	8001900 <PCANTxConjPort_sendMsg>
}
 80022d2:	f107 0718 	add.w	r7, r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop

080022dc <exitTo>:
 * calls exit codes while exiting from the current state to one of its
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(ACAN2FlowportAdapter1in1out* self, etInt16 current__et, etInt16 to) {
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	4613      	mov	r3, r2
 80022e6:	460a      	mov	r2, r1
 80022e8:	807a      	strh	r2, [r7, #2]
 80022ea:	803b      	strh	r3, [r7, #0]
	while (current__et!=to) {
 80022ec:	e00c      	b.n	8002308 <exitTo+0x2c>
		switch (current__et) {
 80022ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d107      	bne.n	8002306 <exitTo+0x2a>
			case STATE_state0:
				self->history[STATE_TOP] = STATE_state0;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f04f 0202 	mov.w	r2, #2
 80022fc:	81da      	strh	r2, [r3, #14]
				current__et = STATE_TOP;
 80022fe:	f04f 0301 	mov.w	r3, #1
 8002302:	807b      	strh	r3, [r7, #2]
				break;
 8002304:	e000      	b.n	8002308 <exitTo+0x2c>
			default:
				/* should not occur */
				break;
 8002306:	bf00      	nop
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(ACAN2FlowportAdapter1in1out* self, etInt16 current__et, etInt16 to) {
	while (current__et!=to) {
 8002308:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800230c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002310:	429a      	cmp	r2, r3
 8002312:	d1ec      	bne.n	80022ee <exitTo+0x12>
			default:
				/* should not occur */
				break;
		}
	}
}
 8002314:	f107 070c 	add.w	r7, r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop

08002320 <executeTransitionChain>:
 * matching the trigger of this chain. The ID of the final state is returned
 * @param chain__et - the chain ID
 * @param generic_data__et - the generic data pointer
 * @return the +/- ID of the final state either with a positive sign, that indicates to execute the state's entry code, or a negative sign vice versa
 */
static etInt16 executeTransitionChain(ACAN2FlowportAdapter1in1out* self, int chain__et, const InterfaceItemBase* ifitem, void* generic_data__et) {
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	603b      	str	r3, [r7, #0]
	switch (chain__et) {
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	2b02      	cmp	r3, #2
 8002332:	d009      	beq.n	8002348 <executeTransitionChain+0x28>
 8002334:	2b03      	cmp	r3, #3
 8002336:	d011      	beq.n	800235c <executeTransitionChain+0x3c>
 8002338:	2b01      	cmp	r3, #1
 800233a:	d116      	bne.n	800236a <executeTransitionChain+0x4a>
		case CHAIN_TRANS_INITIAL_TO__state0:
		{
			action_TRANS_INITIAL_TO__state0(self);
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f7ff ff55 	bl	80021ec <action_TRANS_INITIAL_TO__state0>
			return STATE_state0;
 8002342:	f04f 0302 	mov.w	r3, #2
 8002346:	e013      	b.n	8002370 <executeTransitionChain+0x50>
		}
		case CHAIN_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRx_tr0:
		{
			pclCANMsg* data = ((pclCANMsg*) generic_data__et);
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	617b      	str	r3, [r7, #20]
			action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRx_tr0(self, ifitem, data);
 800234c:	68f8      	ldr	r0, [r7, #12]
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	697a      	ldr	r2, [r7, #20]
 8002352:	f7ff ff73 	bl	800223c <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRx_tr0>
			return STATE_state0;
 8002356:	f04f 0302 	mov.w	r3, #2
 800235a:	e009      	b.n	8002370 <executeTransitionChain+0x50>
		}
		case CHAIN_TRANS_tr1_FROM_state0_TO_state0_BY_tickpTick_tr1:
		{
			action_TRANS_tr1_FROM_state0_TO_state0_BY_tickpTick_tr1(self, ifitem);
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	f7ff ff98 	bl	8002294 <action_TRANS_tr1_FROM_state0_TO_state0_BY_tickpTick_tr1>
			return STATE_state0;
 8002364:	f04f 0302 	mov.w	r3, #2
 8002368:	e002      	b.n	8002370 <executeTransitionChain+0x50>
		}
			default:
				/* should not occur */
				break;
 800236a:	bf00      	nop
	}
	return NO_STATE;
 800236c:	f04f 0300 	mov.w	r3, #0
 8002370:	b21b      	sxth	r3, r3
}
 8002372:	4618      	mov	r0, r3
 8002374:	f107 0718 	add.w	r7, r7, #24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <enterHistory>:
/**
 * calls entry codes while entering a state's history. The ID of the final leaf state is returned
 * @param state__et - the state which is entered
 * @return - the ID of the final leaf state
 */
static etInt16 enterHistory(ACAN2FlowportAdapter1in1out* self, etInt16 state__et) {
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	460b      	mov	r3, r1
 8002386:	807b      	strh	r3, [r7, #2]
	boolean skip_entry__et = ET_FALSE;
 8002388:	f04f 0300 	mov.w	r3, #0
 800238c:	73fb      	strb	r3, [r7, #15]
	if (state__et >= STATE_MAX) {
 800238e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002392:	2b02      	cmp	r3, #2
 8002394:	dd07      	ble.n	80023a6 <enterHistory+0x2a>
		state__et = (etInt16) (state__et - STATE_MAX);
 8002396:	887b      	ldrh	r3, [r7, #2]
 8002398:	f1a3 0303 	sub.w	r3, r3, #3
 800239c:	b29b      	uxth	r3, r3
 800239e:	807b      	strh	r3, [r7, #2]
		skip_entry__et = ET_TRUE;
 80023a0:	f04f 0301 	mov.w	r3, #1
 80023a4:	73fb      	strb	r3, [r7, #15]
	}
	while (ET_TRUE) {
		switch (state__et) {
 80023a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d005      	beq.n	80023ba <enterHistory+0x3e>
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d107      	bne.n	80023c2 <enterHistory+0x46>
			case STATE_state0:
				/* in leaf state: return state id */
				return STATE_state0;
 80023b2:	f04f 0302 	mov.w	r3, #2
 80023b6:	b21b      	sxth	r3, r3
 80023b8:	e008      	b.n	80023cc <enterHistory+0x50>
			case STATE_TOP:
				state__et = self->history[STATE_TOP];
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	89db      	ldrh	r3, [r3, #14]
 80023be:	807b      	strh	r3, [r7, #2]
				break;
 80023c0:	e000      	b.n	80023c4 <enterHistory+0x48>
			default:
				/* should not occur */
				break;
 80023c2:	bf00      	nop
		}
		skip_entry__et = ET_FALSE;
 80023c4:	f04f 0300 	mov.w	r3, #0
 80023c8:	73fb      	strb	r3, [r7, #15]
	}
 80023ca:	e7ec      	b.n	80023a6 <enterHistory+0x2a>
	/* return NO_STATE; // required by CDT but detected as unreachable by JDT because of while (true) */
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	f107 0714 	add.w	r7, r7, #20
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <ACAN2FlowportAdapter1in1out_executeInitTransition>:

static void ACAN2FlowportAdapter1in1out_executeInitTransition(ACAN2FlowportAdapter1in1out* self) {
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
	int chain__et = CHAIN_TRANS_INITIAL_TO__state0;
 80023e0:	f04f 0301 	mov.w	r3, #1
 80023e4:	60fb      	str	r3, [r7, #12]
	etInt16 next__et = executeTransitionChain(self, chain__et, NULL, NULL);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	68f9      	ldr	r1, [r7, #12]
 80023ea:	f04f 0200 	mov.w	r2, #0
 80023ee:	f04f 0300 	mov.w	r3, #0
 80023f2:	f7ff ff95 	bl	8002320 <executeTransitionChain>
 80023f6:	4603      	mov	r3, r0
 80023f8:	817b      	strh	r3, [r7, #10]
	next__et = enterHistory(self, next__et);
 80023fa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	4619      	mov	r1, r3
 8002402:	f7ff ffbb 	bl	800237c <enterHistory>
 8002406:	4603      	mov	r3, r0
 8002408:	817b      	strh	r3, [r7, #10]
	setState(self, next__et);
 800240a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	4619      	mov	r1, r3
 8002412:	f7ff fecf 	bl	80021b4 <setState>
}
 8002416:	f107 0710 	add.w	r7, r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop

08002420 <ACAN2FlowportAdapter1in1out_receiveEvent>:

/* receiveEvent contains the main implementation of the FSM */
static void ACAN2FlowportAdapter1in1out_receiveEvent(ACAN2FlowportAdapter1in1out* self, InterfaceItemBase* ifitem, int evt, void* generic_data__et) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b088      	sub	sp, #32
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
 800242c:	603b      	str	r3, [r7, #0]
	int trigger__et = (ifitem==NULL)? POLLING : ifitem->localId + EVT_SHIFT*evt;
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d009      	beq.n	8002448 <ACAN2FlowportAdapter1in1out_receiveEvent+0x28>
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	7a5b      	ldrb	r3, [r3, #9]
 8002438:	461a      	mov	r2, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f04f 0164 	mov.w	r1, #100	; 0x64
 8002440:	fb01 f303 	mul.w	r3, r1, r3
 8002444:	18d3      	adds	r3, r2, r3
 8002446:	e001      	b.n	800244c <ACAN2FlowportAdapter1in1out_receiveEvent+0x2c>
 8002448:	f04f 0300 	mov.w	r3, #0
 800244c:	617b      	str	r3, [r7, #20]
	int chain__et = NOT_CAUGHT;
 800244e:	f04f 0300 	mov.w	r3, #0
 8002452:	61fb      	str	r3, [r7, #28]
	etInt16 catching_state__et = NO_STATE;
 8002454:	f04f 0300 	mov.w	r3, #0
 8002458:	837b      	strh	r3, [r7, #26]
	((void)trigger__et);	/* avoids unused warning */
	
	if (!handleSystemEvent(ifitem, evt, generic_data__et)) {
 800245a:	68b8      	ldr	r0, [r7, #8]
 800245c:	6879      	ldr	r1, [r7, #4]
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	f004 ff9e 	bl	80073a0 <handleSystemEvent>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d11f      	bne.n	80024aa <ACAN2FlowportAdapter1in1out_receiveEvent+0x8a>
		switch (getState(self)) {
 800246a:	68f8      	ldr	r0, [r7, #12]
 800246c:	f7ff feb0 	bl	80021d0 <getState>
 8002470:	4603      	mov	r3, r0
 8002472:	2b02      	cmp	r3, #2
 8002474:	d118      	bne.n	80024a8 <ACAN2FlowportAdapter1in1out_receiveEvent+0x88>
			case STATE_state0:
				switch(trigger__et) {
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	2b67      	cmp	r3, #103	; 0x67
 800247a:	d00b      	beq.n	8002494 <ACAN2FlowportAdapter1in1out_receiveEvent+0x74>
 800247c:	2b68      	cmp	r3, #104	; 0x68
 800247e:	d002      	beq.n	8002486 <ACAN2FlowportAdapter1in1out_receiveEvent+0x66>
 8002480:	2b00      	cmp	r3, #0
 8002482:	d00f      	beq.n	80024a4 <ACAN2FlowportAdapter1in1out_receiveEvent+0x84>
 8002484:	e00d      	b.n	80024a2 <ACAN2FlowportAdapter1in1out_receiveEvent+0x82>
					case POLLING:
						break;
					case TRIG_canRx__msgReceived:
						{
							chain__et = CHAIN_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRx_tr0;
 8002486:	f04f 0302 	mov.w	r3, #2
 800248a:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 800248c:	f04f 0301 	mov.w	r3, #1
 8002490:	837b      	strh	r3, [r7, #26]
						}
					break;
 8002492:	e008      	b.n	80024a6 <ACAN2FlowportAdapter1in1out_receiveEvent+0x86>
					case TRIG_pTick__tick:
						{
							chain__et = CHAIN_TRANS_tr1_FROM_state0_TO_state0_BY_tickpTick_tr1;
 8002494:	f04f 0303 	mov.w	r3, #3
 8002498:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 800249a:	f04f 0301 	mov.w	r3, #1
 800249e:	837b      	strh	r3, [r7, #26]
						}
					break;
 80024a0:	e001      	b.n	80024a6 <ACAN2FlowportAdapter1in1out_receiveEvent+0x86>
					default:
						/* should not occur */
						break;
 80024a2:	e000      	b.n	80024a6 <ACAN2FlowportAdapter1in1out_receiveEvent+0x86>
	if (!handleSystemEvent(ifitem, evt, generic_data__et)) {
		switch (getState(self)) {
			case STATE_state0:
				switch(trigger__et) {
					case POLLING:
						break;
 80024a4:	bf00      	nop
					break;
					default:
						/* should not occur */
						break;
				}
				break;
 80024a6:	e000      	b.n	80024aa <ACAN2FlowportAdapter1in1out_receiveEvent+0x8a>
			default:
				/* should not occur */
				break;
 80024a8:	bf00      	nop
		}
	}
	if (chain__et != NOT_CAUGHT) {
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d021      	beq.n	80024f4 <ACAN2FlowportAdapter1in1out_receiveEvent+0xd4>
		exitTo(self, getState(self), catching_state__et);
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f7ff fe8d 	bl	80021d0 <getState>
 80024b6:	4603      	mov	r3, r0
 80024b8:	461a      	mov	r2, r3
 80024ba:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80024be:	68f8      	ldr	r0, [r7, #12]
 80024c0:	4611      	mov	r1, r2
 80024c2:	461a      	mov	r2, r3
 80024c4:	f7ff ff0a 	bl	80022dc <exitTo>
		{
			etInt16 next__et = executeTransitionChain(self, chain__et, ifitem, generic_data__et);
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	69f9      	ldr	r1, [r7, #28]
 80024cc:	68ba      	ldr	r2, [r7, #8]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	f7ff ff26 	bl	8002320 <executeTransitionChain>
 80024d4:	4603      	mov	r3, r0
 80024d6:	827b      	strh	r3, [r7, #18]
			next__et = enterHistory(self, next__et);
 80024d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	4619      	mov	r1, r3
 80024e0:	f7ff ff4c 	bl	800237c <enterHistory>
 80024e4:	4603      	mov	r3, r0
 80024e6:	827b      	strh	r3, [r7, #18]
			setState(self, next__et);
 80024e8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	4619      	mov	r1, r3
 80024f0:	f7ff fe60 	bl	80021b4 <setState>
		}
	}
}
 80024f4:	f107 0720 	add.w	r7, r7, #32
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <ACAN2FlowportAdapter1in1out_init>:

void ACAN2FlowportAdapter1in1out_init(ACAN2FlowportAdapter1in1out* self){
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ACAN2FlowportAdapter1in1out", "init")
	self->state = STATE_TOP;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f04f 0201 	mov.w	r2, #1
 800250a:	815a      	strh	r2, [r3, #10]
	{
		int i;
		for (i=0; i<ACAN2FLOWPORTADAPTER1IN1OUT_HISTORY_SIZE; ++i)
 800250c:	f04f 0300 	mov.w	r3, #0
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	e00d      	b.n	8002530 <ACAN2FlowportAdapter1in1out_init+0x34>
			self->history[i] = NO_STATE;
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	f103 0304 	add.w	r3, r3, #4
 800251c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002520:	18d3      	adds	r3, r2, r3
 8002522:	f04f 0200 	mov.w	r2, #0
 8002526:	809a      	strh	r2, [r3, #4]
void ACAN2FlowportAdapter1in1out_init(ACAN2FlowportAdapter1in1out* self){
	ET_MSC_LOGGER_SYNC_ENTRY("ACAN2FlowportAdapter1in1out", "init")
	self->state = STATE_TOP;
	{
		int i;
		for (i=0; i<ACAN2FLOWPORTADAPTER1IN1OUT_HISTORY_SIZE; ++i)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f103 0301 	add.w	r3, r3, #1
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2b01      	cmp	r3, #1
 8002534:	ddee      	ble.n	8002514 <ACAN2FlowportAdapter1in1out_init+0x18>
			self->history[i] = NO_STATE;
	}
	ACAN2FlowportAdapter1in1out_executeInitTransition(self);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff ff4e 	bl	80023d8 <ACAN2FlowportAdapter1in1out_executeInitTransition>
	ET_MSC_LOGGER_SYNC_EXIT
}
 800253c:	f107 0710 	add.w	r7, r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <ACAN2FlowportAdapter1in1out_receiveMessage>:


void ACAN2FlowportAdapter1in1out_receiveMessage(void* self, const void* ifitem, const etMessage* msg){
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ACAN2FlowportAdapter1in1out", "_receiveMessage")
	
	ACAN2FlowportAdapter1in1out_receiveEvent(self, (etPort*)ifitem, msg->evtID, (void*)(((char*)msg)+MEM_CEIL(sizeof(etMessage))));
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	88db      	ldrh	r3, [r3, #6]
 8002554:	b21a      	sxth	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f103 0308 	add.w	r3, r3, #8
 800255c:	68f8      	ldr	r0, [r7, #12]
 800255e:	68b9      	ldr	r1, [r7, #8]
 8002560:	f7ff ff5e 	bl	8002420 <ACAN2FlowportAdapter1in1out_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8002564:	f107 0710 	add.w	r7, r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <ACAN2FlowportAdapter1in1out_execute>:

void ACAN2FlowportAdapter1in1out_execute(ACAN2FlowportAdapter1in1out* self) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ACAN2FlowportAdapter1in1out", "_execute")
	
	ACAN2FlowportAdapter1in1out_receiveEvent(self, NULL, 0, NULL);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f04f 0100 	mov.w	r1, #0
 800257a:	f04f 0200 	mov.w	r2, #0
 800257e:	f04f 0300 	mov.w	r3, #0
 8002582:	f7ff ff4d 	bl	8002420 <ACAN2FlowportAdapter1in1out_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8002586:	f107 0708 	add.w	r7, r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop

08002590 <setState>:
	TRIG_canRxCtrl__msgReceived = IFITEM_canRxCtrl + EVT_SHIFT*PCANRx_OUT_msgReceived,
	TRIG_canRxNominalSpeed__msgReceived = IFITEM_canRxNominalSpeed + EVT_SHIFT*PCANRx_OUT_msgReceived
};


static void setState(ACruiseController* self, etInt16 new_state) {
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	460b      	mov	r3, r1
 800259a:	807b      	strh	r3, [r7, #2]
	self->state = new_state;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	887a      	ldrh	r2, [r7, #2]
 80025a0:	815a      	strh	r2, [r3, #10]
}
 80025a2:	f107 070c 	add.w	r7, r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <getState>:

static etInt16 getState(ACruiseController* self) {
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	return self->state;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	895b      	ldrh	r3, [r3, #10]
 80025b8:	b21b      	sxth	r3, r3
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	f107 070c 	add.w	r7, r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop

080025c8 <action_TRANS_INITIAL_TO__state0>:

/* Entry and Exit Codes */

/* Action Codes */
static void action_TRANS_INITIAL_TO__state0(ACruiseController* self) {
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	pclCANMsg msg;
	
	canRxNominalSpeed_init(ET_CAN_CHANNEL_NOT_DEFINED);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f103 0318 	add.w	r3, r3, #24
 80025d8:	4618      	mov	r0, r3
 80025da:	f04f 31ff 	mov.w	r1, #4294967295
 80025de:	f7fe ff65 	bl	80014ac <PCANRxConjPort_init>
	canRxCtrl_init(ET_CAN_CHANNEL_NOT_DEFINED);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f103 030c 	add.w	r3, r3, #12
 80025ea:	4618      	mov	r0, r3
 80025ec:	f04f 31ff 	mov.w	r1, #4294967295
 80025f0:	f7fe ff5c 	bl	80014ac <PCANRxConjPort_init>
	
	msg.id=canRxIdCtrl;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	7a1b      	ldrb	r3, [r3, #8]
 80025f8:	60bb      	str	r3, [r7, #8]
	canRxCtrl_listenOnMsg(&msg);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f103 020c 	add.w	r2, r3, #12
 8002602:	f107 0308 	add.w	r3, r7, #8
 8002606:	4610      	mov	r0, r2
 8002608:	4619      	mov	r1, r3
 800260a:	f7fe fff9 	bl	8001600 <PCANRxConjPort_listenOnMsg>
	
	msg.id=canRxIdNominalSpeed;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	7a5b      	ldrb	r3, [r3, #9]
 8002612:	60bb      	str	r3, [r7, #8]
	canRxNominalSpeed_listenOnMsg(&msg);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f103 0218 	add.w	r2, r3, #24
 800261c:	f107 0308 	add.w	r3, r7, #8
 8002620:	4610      	mov	r0, r2
 8002622:	4619      	mov	r1, r3
 8002624:	f7fe ffec 	bl	8001600 <PCANRxConjPort_listenOnMsg>
}
 8002628:	f107 0718 	add.w	r7, r7, #24
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxCtrl_tr0>:
static void action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxCtrl_tr0(ACruiseController* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
	if (data->data[0]==0x01){
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	795b      	ldrb	r3, [r3, #5]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d105      	bne.n	8002650 <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxCtrl_tr0+0x20>
		ctrl_on();
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4618      	mov	r0, r3
 800264a:	f000 fe45 	bl	80032d8 <POnOffConjPort_on>
 800264e:	e004      	b.n	800265a <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxCtrl_tr0+0x2a>
		}else{
		ctrl_off();
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4618      	mov	r0, r3
 8002656:	f000 fe99 	bl	800338c <POnOffConjPort_off>
		}
	
		
}
 800265a:	f107 0710 	add.w	r7, r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop

08002664 <action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxNominalSpeed_tr1>:
static void action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxNominalSpeed_tr1(ACruiseController* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
	uint32 speed;
	uint8 i;
	
	speed = data->data[0];
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	795b      	ldrb	r3, [r3, #5]
 8002674:	617b      	str	r3, [r7, #20]
	for (i=0;i<3;i++){
 8002676:	f04f 0300 	mov.w	r3, #0
 800267a:	74fb      	strb	r3, [r7, #19]
 800267c:	e010      	b.n	80026a0 <action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxNominalSpeed_tr1+0x3c>
		speed<<=8;
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002684:	617b      	str	r3, [r7, #20]
		speed += data->data[i+1];
 8002686:	7cfb      	ldrb	r3, [r7, #19]
 8002688:	f103 0301 	add.w	r3, r3, #1
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	18d3      	adds	r3, r2, r3
 8002690:	795b      	ldrb	r3, [r3, #5]
 8002692:	697a      	ldr	r2, [r7, #20]
 8002694:	18d3      	adds	r3, r2, r3
 8002696:	617b      	str	r3, [r7, #20]
static void action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxNominalSpeed_tr1(ACruiseController* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
	uint32 speed;
	uint8 i;
	
	speed = data->data[0];
	for (i=0;i<3;i++){
 8002698:	7cfb      	ldrb	r3, [r7, #19]
 800269a:	f103 0301 	add.w	r3, r3, #1
 800269e:	74fb      	strb	r3, [r7, #19]
 80026a0:	7cfb      	ldrb	r3, [r7, #19]
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d9eb      	bls.n	800267e <action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxNominalSpeed_tr1+0x1a>
		speed<<=8;
		speed += data->data[i+1];
		}
		
	nominalSpeed_value(speed);	
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f103 0304 	add.w	r3, r3, #4
 80026ac:	4618      	mov	r0, r3
 80026ae:	6979      	ldr	r1, [r7, #20]
 80026b0:	f000 fed4 	bl	800345c <PSimpleFlowValueConjPort_value_set>
}
 80026b4:	f107 0718 	add.w	r7, r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <exitTo>:
 * calls exit codes while exiting from the current state to one of its
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(ACruiseController* self, etInt16 current__et, etInt16 to) {
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	460a      	mov	r2, r1
 80026c8:	807a      	strh	r2, [r7, #2]
 80026ca:	803b      	strh	r3, [r7, #0]
	while (current__et!=to) {
 80026cc:	e00c      	b.n	80026e8 <exitTo+0x2c>
		switch (current__et) {
 80026ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d107      	bne.n	80026e6 <exitTo+0x2a>
			case STATE_state0:
				self->history[STATE_TOP] = STATE_state0;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f04f 0202 	mov.w	r2, #2
 80026dc:	81da      	strh	r2, [r3, #14]
				current__et = STATE_TOP;
 80026de:	f04f 0301 	mov.w	r3, #1
 80026e2:	807b      	strh	r3, [r7, #2]
				break;
 80026e4:	e000      	b.n	80026e8 <exitTo+0x2c>
			default:
				/* should not occur */
				break;
 80026e6:	bf00      	nop
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(ACruiseController* self, etInt16 current__et, etInt16 to) {
	while (current__et!=to) {
 80026e8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80026ec:	f9b7 3000 	ldrsh.w	r3, [r7]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d1ec      	bne.n	80026ce <exitTo+0x12>
			default:
				/* should not occur */
				break;
		}
	}
}
 80026f4:	f107 070c 	add.w	r7, r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bc80      	pop	{r7}
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop

08002700 <executeTransitionChain>:
 * matching the trigger of this chain. The ID of the final state is returned
 * @param chain__et - the chain ID
 * @param generic_data__et - the generic data pointer
 * @return the +/- ID of the final state either with a positive sign, that indicates to execute the state's entry code, or a negative sign vice versa
 */
static etInt16 executeTransitionChain(ACruiseController* self, int chain__et, const InterfaceItemBase* ifitem, void* generic_data__et) {
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
 800270c:	603b      	str	r3, [r7, #0]
	switch (chain__et) {
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	2b02      	cmp	r3, #2
 8002712:	d009      	beq.n	8002728 <executeTransitionChain+0x28>
 8002714:	2b03      	cmp	r3, #3
 8002716:	d011      	beq.n	800273c <executeTransitionChain+0x3c>
 8002718:	2b01      	cmp	r3, #1
 800271a:	d119      	bne.n	8002750 <executeTransitionChain+0x50>
		case CHAIN_TRANS_INITIAL_TO__state0:
		{
			action_TRANS_INITIAL_TO__state0(self);
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f7ff ff53 	bl	80025c8 <action_TRANS_INITIAL_TO__state0>
			return STATE_state0;
 8002722:	f04f 0302 	mov.w	r3, #2
 8002726:	e016      	b.n	8002756 <executeTransitionChain+0x56>
		}
		case CHAIN_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxCtrl_tr0:
		{
			pclCANMsg* data = ((pclCANMsg*) generic_data__et);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	617b      	str	r3, [r7, #20]
			action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxCtrl_tr0(self, ifitem, data);
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	697a      	ldr	r2, [r7, #20]
 8002732:	f7ff ff7d 	bl	8002630 <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxCtrl_tr0>
			return STATE_state0;
 8002736:	f04f 0302 	mov.w	r3, #2
 800273a:	e00c      	b.n	8002756 <executeTransitionChain+0x56>
		}
		case CHAIN_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxNominalSpeed_tr1:
		{
			pclCANMsg* data = ((pclCANMsg*) generic_data__et);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	613b      	str	r3, [r7, #16]
			action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxNominalSpeed_tr1(self, ifitem, data);
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	f7ff ff8d 	bl	8002664 <action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxNominalSpeed_tr1>
			return STATE_state0;
 800274a:	f04f 0302 	mov.w	r3, #2
 800274e:	e002      	b.n	8002756 <executeTransitionChain+0x56>
		}
			default:
				/* should not occur */
				break;
 8002750:	bf00      	nop
	}
	return NO_STATE;
 8002752:	f04f 0300 	mov.w	r3, #0
 8002756:	b21b      	sxth	r3, r3
}
 8002758:	4618      	mov	r0, r3
 800275a:	f107 0718 	add.w	r7, r7, #24
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop

08002764 <enterHistory>:
/**
 * calls entry codes while entering a state's history. The ID of the final leaf state is returned
 * @param state__et - the state which is entered
 * @return - the ID of the final leaf state
 */
static etInt16 enterHistory(ACruiseController* self, etInt16 state__et) {
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	460b      	mov	r3, r1
 800276e:	807b      	strh	r3, [r7, #2]
	boolean skip_entry__et = ET_FALSE;
 8002770:	f04f 0300 	mov.w	r3, #0
 8002774:	73fb      	strb	r3, [r7, #15]
	if (state__et >= STATE_MAX) {
 8002776:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800277a:	2b02      	cmp	r3, #2
 800277c:	dd07      	ble.n	800278e <enterHistory+0x2a>
		state__et = (etInt16) (state__et - STATE_MAX);
 800277e:	887b      	ldrh	r3, [r7, #2]
 8002780:	f1a3 0303 	sub.w	r3, r3, #3
 8002784:	b29b      	uxth	r3, r3
 8002786:	807b      	strh	r3, [r7, #2]
		skip_entry__et = ET_TRUE;
 8002788:	f04f 0301 	mov.w	r3, #1
 800278c:	73fb      	strb	r3, [r7, #15]
	}
	while (ET_TRUE) {
		switch (state__et) {
 800278e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d005      	beq.n	80027a2 <enterHistory+0x3e>
 8002796:	2b02      	cmp	r3, #2
 8002798:	d107      	bne.n	80027aa <enterHistory+0x46>
			case STATE_state0:
				/* in leaf state: return state id */
				return STATE_state0;
 800279a:	f04f 0302 	mov.w	r3, #2
 800279e:	b21b      	sxth	r3, r3
 80027a0:	e008      	b.n	80027b4 <enterHistory+0x50>
			case STATE_TOP:
				state__et = self->history[STATE_TOP];
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	89db      	ldrh	r3, [r3, #14]
 80027a6:	807b      	strh	r3, [r7, #2]
				break;
 80027a8:	e000      	b.n	80027ac <enterHistory+0x48>
			default:
				/* should not occur */
				break;
 80027aa:	bf00      	nop
		}
		skip_entry__et = ET_FALSE;
 80027ac:	f04f 0300 	mov.w	r3, #0
 80027b0:	73fb      	strb	r3, [r7, #15]
	}
 80027b2:	e7ec      	b.n	800278e <enterHistory+0x2a>
	/* return NO_STATE; // required by CDT but detected as unreachable by JDT because of while (true) */
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	f107 0714 	add.w	r7, r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr

080027c0 <ACruiseController_executeInitTransition>:

static void ACruiseController_executeInitTransition(ACruiseController* self) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
	int chain__et = CHAIN_TRANS_INITIAL_TO__state0;
 80027c8:	f04f 0301 	mov.w	r3, #1
 80027cc:	60fb      	str	r3, [r7, #12]
	etInt16 next__et = executeTransitionChain(self, chain__et, NULL, NULL);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	68f9      	ldr	r1, [r7, #12]
 80027d2:	f04f 0200 	mov.w	r2, #0
 80027d6:	f04f 0300 	mov.w	r3, #0
 80027da:	f7ff ff91 	bl	8002700 <executeTransitionChain>
 80027de:	4603      	mov	r3, r0
 80027e0:	817b      	strh	r3, [r7, #10]
	next__et = enterHistory(self, next__et);
 80027e2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	4619      	mov	r1, r3
 80027ea:	f7ff ffbb 	bl	8002764 <enterHistory>
 80027ee:	4603      	mov	r3, r0
 80027f0:	817b      	strh	r3, [r7, #10]
	setState(self, next__et);
 80027f2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	4619      	mov	r1, r3
 80027fa:	f7ff fec9 	bl	8002590 <setState>
}
 80027fe:	f107 0710 	add.w	r7, r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop

08002808 <ACruiseController_receiveEvent>:

/* receiveEvent contains the main implementation of the FSM */
static void ACruiseController_receiveEvent(ACruiseController* self, InterfaceItemBase* ifitem, int evt, void* generic_data__et) {
 8002808:	b580      	push	{r7, lr}
 800280a:	b088      	sub	sp, #32
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	603b      	str	r3, [r7, #0]
	int trigger__et = (ifitem==NULL)? POLLING : ifitem->localId + EVT_SHIFT*evt;
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d009      	beq.n	8002830 <ACruiseController_receiveEvent+0x28>
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	7a5b      	ldrb	r3, [r3, #9]
 8002820:	461a      	mov	r2, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f04f 0164 	mov.w	r1, #100	; 0x64
 8002828:	fb01 f303 	mul.w	r3, r1, r3
 800282c:	18d3      	adds	r3, r2, r3
 800282e:	e001      	b.n	8002834 <ACruiseController_receiveEvent+0x2c>
 8002830:	f04f 0300 	mov.w	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
	int chain__et = NOT_CAUGHT;
 8002836:	f04f 0300 	mov.w	r3, #0
 800283a:	61fb      	str	r3, [r7, #28]
	etInt16 catching_state__et = NO_STATE;
 800283c:	f04f 0300 	mov.w	r3, #0
 8002840:	837b      	strh	r3, [r7, #26]
	((void)trigger__et);	/* avoids unused warning */
	
	if (!handleSystemEvent(ifitem, evt, generic_data__et)) {
 8002842:	68b8      	ldr	r0, [r7, #8]
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	683a      	ldr	r2, [r7, #0]
 8002848:	f004 fdaa 	bl	80073a0 <handleSystemEvent>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d11f      	bne.n	8002892 <ACruiseController_receiveEvent+0x8a>
		switch (getState(self)) {
 8002852:	68f8      	ldr	r0, [r7, #12]
 8002854:	f7ff feaa 	bl	80025ac <getState>
 8002858:	4603      	mov	r3, r0
 800285a:	2b02      	cmp	r3, #2
 800285c:	d118      	bne.n	8002890 <ACruiseController_receiveEvent+0x88>
			case STATE_state0:
				switch(trigger__et) {
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	2b67      	cmp	r3, #103	; 0x67
 8002862:	d004      	beq.n	800286e <ACruiseController_receiveEvent+0x66>
 8002864:	2b68      	cmp	r3, #104	; 0x68
 8002866:	d009      	beq.n	800287c <ACruiseController_receiveEvent+0x74>
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00f      	beq.n	800288c <ACruiseController_receiveEvent+0x84>
 800286c:	e00d      	b.n	800288a <ACruiseController_receiveEvent+0x82>
					case POLLING:
						break;
					case TRIG_canRxCtrl__msgReceived:
						{
							chain__et = CHAIN_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxCtrl_tr0;
 800286e:	f04f 0302 	mov.w	r3, #2
 8002872:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 8002874:	f04f 0301 	mov.w	r3, #1
 8002878:	837b      	strh	r3, [r7, #26]
						}
					break;
 800287a:	e008      	b.n	800288e <ACruiseController_receiveEvent+0x86>
					case TRIG_canRxNominalSpeed__msgReceived:
						{
							chain__et = CHAIN_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxNominalSpeed_tr1;
 800287c:	f04f 0303 	mov.w	r3, #3
 8002880:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 8002882:	f04f 0301 	mov.w	r3, #1
 8002886:	837b      	strh	r3, [r7, #26]
						}
					break;
 8002888:	e001      	b.n	800288e <ACruiseController_receiveEvent+0x86>
					default:
						/* should not occur */
						break;
 800288a:	e000      	b.n	800288e <ACruiseController_receiveEvent+0x86>
	if (!handleSystemEvent(ifitem, evt, generic_data__et)) {
		switch (getState(self)) {
			case STATE_state0:
				switch(trigger__et) {
					case POLLING:
						break;
 800288c:	bf00      	nop
					break;
					default:
						/* should not occur */
						break;
				}
				break;
 800288e:	e000      	b.n	8002892 <ACruiseController_receiveEvent+0x8a>
			default:
				/* should not occur */
				break;
 8002890:	bf00      	nop
		}
	}
	if (chain__et != NOT_CAUGHT) {
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d021      	beq.n	80028dc <ACruiseController_receiveEvent+0xd4>
		exitTo(self, getState(self), catching_state__et);
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f7ff fe87 	bl	80025ac <getState>
 800289e:	4603      	mov	r3, r0
 80028a0:	461a      	mov	r2, r3
 80028a2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	4611      	mov	r1, r2
 80028aa:	461a      	mov	r2, r3
 80028ac:	f7ff ff06 	bl	80026bc <exitTo>
		{
			etInt16 next__et = executeTransitionChain(self, chain__et, ifitem, generic_data__et);
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	69f9      	ldr	r1, [r7, #28]
 80028b4:	68ba      	ldr	r2, [r7, #8]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	f7ff ff22 	bl	8002700 <executeTransitionChain>
 80028bc:	4603      	mov	r3, r0
 80028be:	827b      	strh	r3, [r7, #18]
			next__et = enterHistory(self, next__et);
 80028c0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	4619      	mov	r1, r3
 80028c8:	f7ff ff4c 	bl	8002764 <enterHistory>
 80028cc:	4603      	mov	r3, r0
 80028ce:	827b      	strh	r3, [r7, #18]
			setState(self, next__et);
 80028d0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	4619      	mov	r1, r3
 80028d8:	f7ff fe5a 	bl	8002590 <setState>
		}
	}
}
 80028dc:	f107 0720 	add.w	r7, r7, #32
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <ACruiseController_init>:

void ACruiseController_init(ACruiseController* self){
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ACruiseController", "init")
	self->state = STATE_TOP;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f04f 0201 	mov.w	r2, #1
 80028f2:	815a      	strh	r2, [r3, #10]
	{
		int i;
		for (i=0; i<ACRUISECONTROLLER_HISTORY_SIZE; ++i)
 80028f4:	f04f 0300 	mov.w	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	e00d      	b.n	8002918 <ACruiseController_init+0x34>
			self->history[i] = NO_STATE;
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f103 0304 	add.w	r3, r3, #4
 8002904:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002908:	18d3      	adds	r3, r2, r3
 800290a:	f04f 0200 	mov.w	r2, #0
 800290e:	809a      	strh	r2, [r3, #4]
void ACruiseController_init(ACruiseController* self){
	ET_MSC_LOGGER_SYNC_ENTRY("ACruiseController", "init")
	self->state = STATE_TOP;
	{
		int i;
		for (i=0; i<ACRUISECONTROLLER_HISTORY_SIZE; ++i)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f103 0301 	add.w	r3, r3, #1
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2b01      	cmp	r3, #1
 800291c:	ddee      	ble.n	80028fc <ACruiseController_init+0x18>
			self->history[i] = NO_STATE;
	}
	ACruiseController_executeInitTransition(self);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f7ff ff4e 	bl	80027c0 <ACruiseController_executeInitTransition>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8002924:	f107 0710 	add.w	r7, r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <ACruiseController_receiveMessage>:


void ACruiseController_receiveMessage(void* self, const void* ifitem, const etMessage* msg){
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ACruiseController", "_receiveMessage")
	
	ACruiseController_receiveEvent(self, (etPort*)ifitem, msg->evtID, (void*)(((char*)msg)+MEM_CEIL(sizeof(etMessage))));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	88db      	ldrh	r3, [r3, #6]
 800293c:	b21a      	sxth	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f103 0308 	add.w	r3, r3, #8
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	68b9      	ldr	r1, [r7, #8]
 8002948:	f7ff ff5e 	bl	8002808 <ACruiseController_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 800294c:	f107 0710 	add.w	r7, r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <ACruiseController_execute>:

void ACruiseController_execute(ACruiseController* self) {
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("ACruiseController", "_execute")
	
	ACruiseController_receiveEvent(self, NULL, 0, NULL);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f04f 0100 	mov.w	r1, #0
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	f04f 0300 	mov.w	r3, #0
 800296a:	f7ff ff4d 	bl	8002808 <ACruiseController_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 800296e:	f107 0708 	add.w	r7, r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop

08002978 <setState>:
	TRIG_canRxSpeed__msgReceived = IFITEM_canRxSpeed + EVT_SHIFT*PCANRx_OUT_msgReceived,
	TRIG_canRxControl__msgReceived = IFITEM_canRxControl + EVT_SHIFT*PCANRx_OUT_msgReceived
};


static void setState(AHexagonCANMonitor* self, etInt16 new_state) {
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	460b      	mov	r3, r1
 8002982:	807b      	strh	r3, [r7, #2]
	self->state = new_state;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	887a      	ldrh	r2, [r7, #2]
 8002988:	839a      	strh	r2, [r3, #28]
}
 800298a:	f107 070c 	add.w	r7, r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <getState>:

static etInt16 getState(AHexagonCANMonitor* self) {
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
	return self->state;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	8b9b      	ldrh	r3, [r3, #28]
 80029a0:	b21b      	sxth	r3, r3
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	f107 070c 	add.w	r7, r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bc80      	pop	{r7}
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop

080029b0 <action_TRANS_INITIAL_TO__state0>:

/* Entry and Exit Codes */

/* Action Codes */
static void action_TRANS_INITIAL_TO__state0(AHexagonCANMonitor* self) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
	pclCANMsg msg;
	
	canRxThrottle_init(ET_CAN_CHANNEL_NOT_DEFINED);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4618      	mov	r0, r3
 80029be:	f04f 31ff 	mov.w	r1, #4294967295
 80029c2:	f7fe fd73 	bl	80014ac <PCANRxConjPort_init>
	canRxSpeed_init(ET_CAN_CHANNEL_NOT_DEFINED);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f103 030c 	add.w	r3, r3, #12
 80029ce:	4618      	mov	r0, r3
 80029d0:	f04f 31ff 	mov.w	r1, #4294967295
 80029d4:	f7fe fd6a 	bl	80014ac <PCANRxConjPort_init>
	canRxControl_init(ET_CAN_CHANNEL_NOT_DEFINED);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f103 0318 	add.w	r3, r3, #24
 80029e0:	4618      	mov	r0, r3
 80029e2:	f04f 31ff 	mov.w	r1, #4294967295
 80029e6:	f7fe fd61 	bl	80014ac <PCANRxConjPort_init>
	
	msg.id=canIdThrottle;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	60bb      	str	r3, [r7, #8]
	canRxThrottle_listenOnMsg(&msg);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	461a      	mov	r2, r3
 80029f6:	f107 0308 	add.w	r3, r7, #8
 80029fa:	4610      	mov	r0, r2
 80029fc:	4619      	mov	r1, r3
 80029fe:	f7fe fdff 	bl	8001600 <PCANRxConjPort_listenOnMsg>
	msg.id=canIdSpeed;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	60bb      	str	r3, [r7, #8]
	canRxSpeed_listenOnMsg(&msg);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f103 020c 	add.w	r2, r3, #12
 8002a10:	f107 0308 	add.w	r3, r7, #8
 8002a14:	4610      	mov	r0, r2
 8002a16:	4619      	mov	r1, r3
 8002a18:	f7fe fdf2 	bl	8001600 <PCANRxConjPort_listenOnMsg>
	msg.id=canIdControl;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	60bb      	str	r3, [r7, #8]
	canRxControl_listenOnMsg(&msg);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f103 0218 	add.w	r2, r3, #24
 8002a2a:	f107 0308 	add.w	r3, r7, #8
 8002a2e:	4610      	mov	r0, r2
 8002a30:	4619      	mov	r1, r3
 8002a32:	f7fe fde5 	bl	8001600 <PCANRxConjPort_listenOnMsg>
}
 8002a36:	f107 0718 	add.w	r7, r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop

08002a40 <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxThrottle_tr0>:
static void action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxThrottle_tr0(AHexagonCANMonitor* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
	throttle=data->data[0];
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	795b      	ldrb	r3, [r3, #5]
 8002a50:	461a      	mov	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	609a      	str	r2, [r3, #8]
}
 8002a56:	f107 0714 	add.w	r7, r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr

08002a60 <action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxControl_tr1>:
static void action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxControl_tr1(AHexagonCANMonitor* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
	control=data->data[0];
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	795b      	ldrb	r3, [r3, #5]
 8002a70:	461a      	mov	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	605a      	str	r2, [r3, #4]
}
 8002a76:	f107 0714 	add.w	r7, r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <action_TRANS_tr2_FROM_state0_TO_state0_BY_msgReceivedcanRxSpeed_tr2>:
static void action_TRANS_tr2_FROM_state0_TO_state0_BY_msgReceivedcanRxSpeed_tr2(AHexagonCANMonitor* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08e      	sub	sp, #56	; 0x38
 8002a84:	af02      	add	r7, sp, #8
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
	uint8 str[30];
	uint8 i;
	
	speed = data->data[0];
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	795b      	ldrb	r3, [r3, #5]
 8002a90:	461a      	mov	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	60da      	str	r2, [r3, #12]
	for (i=0;i<3;i++){
 8002a96:	f04f 0300 	mov.w	r3, #0
 8002a9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002a9e:	e017      	b.n	8002ad0 <action_TRANS_tr2_FROM_state0_TO_state0_BY_msgReceivedcanRxSpeed_tr2+0x50>
		speed<<=8;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	60da      	str	r2, [r3, #12]
		speed += data->data[i+1];
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	68da      	ldr	r2, [r3, #12]
 8002ab0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002ab4:	f103 0301 	add.w	r3, r3, #1
 8002ab8:	6879      	ldr	r1, [r7, #4]
 8002aba:	18cb      	adds	r3, r1, r3
 8002abc:	795b      	ldrb	r3, [r3, #5]
 8002abe:	18d2      	adds	r2, r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	60da      	str	r2, [r3, #12]
static void action_TRANS_tr2_FROM_state0_TO_state0_BY_msgReceivedcanRxSpeed_tr2(AHexagonCANMonitor* self, const InterfaceItemBase* ifitem, pclCANMsg* data) {
	uint8 str[30];
	uint8 i;
	
	speed = data->data[0];
	for (i=0;i<3;i++){
 8002ac4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002ac8:	f103 0301 	add.w	r3, r3, #1
 8002acc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002ad0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d9e3      	bls.n	8002aa0 <action_TRANS_tr2_FROM_state0_TO_state0_BY_msgReceivedcanRxSpeed_tr2+0x20>
		speed<<=8;
		speed += data->data[i+1];
		}
	
	speed = speed * 36 / 10000;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	68da      	ldr	r2, [r3, #12]
 8002adc:	4613      	mov	r3, r2
 8002ade:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002ae2:	189b      	adds	r3, r3, r2
 8002ae4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002ae8:	461a      	mov	r2, r3
 8002aea:	f241 7359 	movw	r3, #5977	; 0x1759
 8002aee:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
 8002af2:	fba3 1302 	umull	r1, r3, r3, r2
 8002af6:	ea4f 3253 	mov.w	r2, r3, lsr #13
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	60da      	str	r2, [r3, #12]
	
	sprintf(str,"%01d:%04d:%04d \n",control,throttle,speed);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	68f9      	ldr	r1, [r7, #12]
 8002b08:	68c8      	ldr	r0, [r1, #12]
 8002b0a:	f107 0110 	add.w	r1, r7, #16
 8002b0e:	9000      	str	r0, [sp, #0]
 8002b10:	4608      	mov	r0, r1
 8002b12:	f240 0198 	movw	r1, #152	; 0x98
 8002b16:	f6c0 0101 	movt	r1, #2049	; 0x801
 8002b1a:	f006 fa55 	bl	8008fc8 <sprintf>
	 
	UART001_WriteDataBytes(&UART001_Handle0,str,13);
 8002b1e:	f107 0310 	add.w	r3, r7, #16
 8002b22:	f240 00ac 	movw	r0, #172	; 0xac
 8002b26:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	f04f 020d 	mov.w	r2, #13
 8002b30:	f002 f9f4 	bl	8004f1c <UART001_WriteDataBytes>
}
 8002b34:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <exitTo>:
 * calls exit codes while exiting from the current state to one of its
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(AHexagonCANMonitor* self, etInt16 current__et, etInt16 to) {
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	460a      	mov	r2, r1
 8002b48:	807a      	strh	r2, [r7, #2]
 8002b4a:	803b      	strh	r3, [r7, #0]
	while (current__et!=to) {
 8002b4c:	e00c      	b.n	8002b68 <exitTo+0x2c>
		switch (current__et) {
 8002b4e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d107      	bne.n	8002b66 <exitTo+0x2a>
			case STATE_state0:
				self->history[STATE_TOP] = STATE_state0;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f04f 0202 	mov.w	r2, #2
 8002b5c:	841a      	strh	r2, [r3, #32]
				current__et = STATE_TOP;
 8002b5e:	f04f 0301 	mov.w	r3, #1
 8002b62:	807b      	strh	r3, [r7, #2]
				break;
 8002b64:	e000      	b.n	8002b68 <exitTo+0x2c>
			default:
				/* should not occur */
				break;
 8002b66:	bf00      	nop
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(AHexagonCANMonitor* self, etInt16 current__et, etInt16 to) {
	while (current__et!=to) {
 8002b68:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002b6c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d1ec      	bne.n	8002b4e <exitTo+0x12>
			default:
				/* should not occur */
				break;
		}
	}
}
 8002b74:	f107 070c 	add.w	r7, r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bc80      	pop	{r7}
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop

08002b80 <executeTransitionChain>:
 * matching the trigger of this chain. The ID of the final state is returned
 * @param chain__et - the chain ID
 * @param generic_data__et - the generic data pointer
 * @return the +/- ID of the final state either with a positive sign, that indicates to execute the state's entry code, or a negative sign vice versa
 */
static etInt16 executeTransitionChain(AHexagonCANMonitor* self, int chain__et, const InterfaceItemBase* ifitem, void* generic_data__et) {
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b088      	sub	sp, #32
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	607a      	str	r2, [r7, #4]
 8002b8c:	603b      	str	r3, [r7, #0]
	switch (chain__et) {
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	f103 33ff 	add.w	r3, r3, #4294967295
 8002b94:	2b03      	cmp	r3, #3
 8002b96:	d82f      	bhi.n	8002bf8 <executeTransitionChain+0x78>
 8002b98:	a201      	add	r2, pc, #4	; (adr r2, 8002ba0 <executeTransitionChain+0x20>)
 8002b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b9e:	bf00      	nop
 8002ba0:	08002bb1 	.word	0x08002bb1
 8002ba4:	08002bbd 	.word	0x08002bbd
 8002ba8:	08002bd1 	.word	0x08002bd1
 8002bac:	08002be5 	.word	0x08002be5
		case CHAIN_TRANS_INITIAL_TO__state0:
		{
			action_TRANS_INITIAL_TO__state0(self);
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f7ff fefd 	bl	80029b0 <action_TRANS_INITIAL_TO__state0>
			return STATE_state0;
 8002bb6:	f04f 0302 	mov.w	r3, #2
 8002bba:	e020      	b.n	8002bfe <executeTransitionChain+0x7e>
		}
		case CHAIN_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxThrottle_tr0:
		{
			pclCANMsg* data = ((pclCANMsg*) generic_data__et);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	61fb      	str	r3, [r7, #28]
			action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxThrottle_tr0(self, ifitem, data);
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	69fa      	ldr	r2, [r7, #28]
 8002bc6:	f7ff ff3b 	bl	8002a40 <action_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxThrottle_tr0>
			return STATE_state0;
 8002bca:	f04f 0302 	mov.w	r3, #2
 8002bce:	e016      	b.n	8002bfe <executeTransitionChain+0x7e>
		}
		case CHAIN_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxControl_tr1:
		{
			pclCANMsg* data = ((pclCANMsg*) generic_data__et);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	61bb      	str	r3, [r7, #24]
			action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxControl_tr1(self, ifitem, data);
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	f7ff ff41 	bl	8002a60 <action_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxControl_tr1>
			return STATE_state0;
 8002bde:	f04f 0302 	mov.w	r3, #2
 8002be2:	e00c      	b.n	8002bfe <executeTransitionChain+0x7e>
		}
		case CHAIN_TRANS_tr2_FROM_state0_TO_state0_BY_msgReceivedcanRxSpeed_tr2:
		{
			pclCANMsg* data = ((pclCANMsg*) generic_data__et);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	617b      	str	r3, [r7, #20]
			action_TRANS_tr2_FROM_state0_TO_state0_BY_msgReceivedcanRxSpeed_tr2(self, ifitem, data);
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	f7ff ff47 	bl	8002a80 <action_TRANS_tr2_FROM_state0_TO_state0_BY_msgReceivedcanRxSpeed_tr2>
			return STATE_state0;
 8002bf2:	f04f 0302 	mov.w	r3, #2
 8002bf6:	e002      	b.n	8002bfe <executeTransitionChain+0x7e>
		}
			default:
				/* should not occur */
				break;
 8002bf8:	bf00      	nop
	}
	return NO_STATE;
 8002bfa:	f04f 0300 	mov.w	r3, #0
 8002bfe:	b21b      	sxth	r3, r3
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	f107 0720 	add.w	r7, r7, #32
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop

08002c0c <enterHistory>:
/**
 * calls entry codes while entering a state's history. The ID of the final leaf state is returned
 * @param state__et - the state which is entered
 * @return - the ID of the final leaf state
 */
static etInt16 enterHistory(AHexagonCANMonitor* self, etInt16 state__et) {
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	460b      	mov	r3, r1
 8002c16:	807b      	strh	r3, [r7, #2]
	boolean skip_entry__et = ET_FALSE;
 8002c18:	f04f 0300 	mov.w	r3, #0
 8002c1c:	73fb      	strb	r3, [r7, #15]
	if (state__et >= STATE_MAX) {
 8002c1e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	dd07      	ble.n	8002c36 <enterHistory+0x2a>
		state__et = (etInt16) (state__et - STATE_MAX);
 8002c26:	887b      	ldrh	r3, [r7, #2]
 8002c28:	f1a3 0303 	sub.w	r3, r3, #3
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	807b      	strh	r3, [r7, #2]
		skip_entry__et = ET_TRUE;
 8002c30:	f04f 0301 	mov.w	r3, #1
 8002c34:	73fb      	strb	r3, [r7, #15]
	}
	while (ET_TRUE) {
		switch (state__et) {
 8002c36:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d005      	beq.n	8002c4a <enterHistory+0x3e>
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d107      	bne.n	8002c52 <enterHistory+0x46>
			case STATE_state0:
				/* in leaf state: return state id */
				return STATE_state0;
 8002c42:	f04f 0302 	mov.w	r3, #2
 8002c46:	b21b      	sxth	r3, r3
 8002c48:	e008      	b.n	8002c5c <enterHistory+0x50>
			case STATE_TOP:
				state__et = self->history[STATE_TOP];
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	8c1b      	ldrh	r3, [r3, #32]
 8002c4e:	807b      	strh	r3, [r7, #2]
				break;
 8002c50:	e000      	b.n	8002c54 <enterHistory+0x48>
			default:
				/* should not occur */
				break;
 8002c52:	bf00      	nop
		}
		skip_entry__et = ET_FALSE;
 8002c54:	f04f 0300 	mov.w	r3, #0
 8002c58:	73fb      	strb	r3, [r7, #15]
	}
 8002c5a:	e7ec      	b.n	8002c36 <enterHistory+0x2a>
	/* return NO_STATE; // required by CDT but detected as unreachable by JDT because of while (true) */
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f107 0714 	add.w	r7, r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <AHexagonCANMonitor_executeInitTransition>:

static void AHexagonCANMonitor_executeInitTransition(AHexagonCANMonitor* self) {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
	int chain__et = CHAIN_TRANS_INITIAL_TO__state0;
 8002c70:	f04f 0301 	mov.w	r3, #1
 8002c74:	60fb      	str	r3, [r7, #12]
	etInt16 next__et = executeTransitionChain(self, chain__et, NULL, NULL);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	68f9      	ldr	r1, [r7, #12]
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	f04f 0300 	mov.w	r3, #0
 8002c82:	f7ff ff7d 	bl	8002b80 <executeTransitionChain>
 8002c86:	4603      	mov	r3, r0
 8002c88:	817b      	strh	r3, [r7, #10]
	next__et = enterHistory(self, next__et);
 8002c8a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	4619      	mov	r1, r3
 8002c92:	f7ff ffbb 	bl	8002c0c <enterHistory>
 8002c96:	4603      	mov	r3, r0
 8002c98:	817b      	strh	r3, [r7, #10]
	setState(self, next__et);
 8002c9a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	f7ff fe69 	bl	8002978 <setState>
}
 8002ca6:	f107 0710 	add.w	r7, r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop

08002cb0 <AHexagonCANMonitor_receiveEvent>:

/* receiveEvent contains the main implementation of the FSM */
static void AHexagonCANMonitor_receiveEvent(AHexagonCANMonitor* self, InterfaceItemBase* ifitem, int evt, void* generic_data__et) {
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	603b      	str	r3, [r7, #0]
	int trigger__et = ifitem->localId + EVT_SHIFT*evt;
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	7a5b      	ldrb	r3, [r3, #9]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f04f 0164 	mov.w	r1, #100	; 0x64
 8002cca:	fb01 f303 	mul.w	r3, r1, r3
 8002cce:	18d3      	adds	r3, r2, r3
 8002cd0:	617b      	str	r3, [r7, #20]
	int chain__et = NOT_CAUGHT;
 8002cd2:	f04f 0300 	mov.w	r3, #0
 8002cd6:	61fb      	str	r3, [r7, #28]
	etInt16 catching_state__et = NO_STATE;
 8002cd8:	f04f 0300 	mov.w	r3, #0
 8002cdc:	837b      	strh	r3, [r7, #26]
	((void)trigger__et);	/* avoids unused warning */
	
	if (!handleSystemEvent(ifitem, evt, generic_data__et)) {
 8002cde:	68b8      	ldr	r0, [r7, #8]
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	f004 fb5c 	bl	80073a0 <handleSystemEvent>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d124      	bne.n	8002d38 <AHexagonCANMonitor_receiveEvent+0x88>
		switch (getState(self)) {
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f7ff fe50 	bl	8002994 <getState>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d11d      	bne.n	8002d36 <AHexagonCANMonitor_receiveEvent+0x86>
			case STATE_state0:
				switch(trigger__et) {
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	2b66      	cmp	r3, #102	; 0x66
 8002cfe:	d011      	beq.n	8002d24 <AHexagonCANMonitor_receiveEvent+0x74>
 8002d00:	2b67      	cmp	r3, #103	; 0x67
 8002d02:	d008      	beq.n	8002d16 <AHexagonCANMonitor_receiveEvent+0x66>
 8002d04:	2b65      	cmp	r3, #101	; 0x65
 8002d06:	d114      	bne.n	8002d32 <AHexagonCANMonitor_receiveEvent+0x82>
						case TRIG_canRxThrottle__msgReceived:
							{
								chain__et = CHAIN_TRANS_tr0_FROM_state0_TO_state0_BY_msgReceivedcanRxThrottle_tr0;
 8002d08:	f04f 0302 	mov.w	r3, #2
 8002d0c:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 8002d0e:	f04f 0301 	mov.w	r3, #1
 8002d12:	837b      	strh	r3, [r7, #26]
							}
						break;
 8002d14:	e00e      	b.n	8002d34 <AHexagonCANMonitor_receiveEvent+0x84>
						case TRIG_canRxControl__msgReceived:
							{
								chain__et = CHAIN_TRANS_tr1_FROM_state0_TO_state0_BY_msgReceivedcanRxControl_tr1;
 8002d16:	f04f 0303 	mov.w	r3, #3
 8002d1a:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 8002d1c:	f04f 0301 	mov.w	r3, #1
 8002d20:	837b      	strh	r3, [r7, #26]
							}
						break;
 8002d22:	e007      	b.n	8002d34 <AHexagonCANMonitor_receiveEvent+0x84>
						case TRIG_canRxSpeed__msgReceived:
							{
								chain__et = CHAIN_TRANS_tr2_FROM_state0_TO_state0_BY_msgReceivedcanRxSpeed_tr2;
 8002d24:	f04f 0304 	mov.w	r3, #4
 8002d28:	61fb      	str	r3, [r7, #28]
								catching_state__et = STATE_TOP;
 8002d2a:	f04f 0301 	mov.w	r3, #1
 8002d2e:	837b      	strh	r3, [r7, #26]
							}
						break;
 8002d30:	e000      	b.n	8002d34 <AHexagonCANMonitor_receiveEvent+0x84>
						default:
							/* should not occur */
							break;
 8002d32:	bf00      	nop
				}
				break;
 8002d34:	e000      	b.n	8002d38 <AHexagonCANMonitor_receiveEvent+0x88>
			default:
				/* should not occur */
				break;
 8002d36:	bf00      	nop
		}
	}
	if (chain__et != NOT_CAUGHT) {
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d021      	beq.n	8002d82 <AHexagonCANMonitor_receiveEvent+0xd2>
		exitTo(self, getState(self), catching_state__et);
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f7ff fe28 	bl	8002994 <getState>
 8002d44:	4603      	mov	r3, r0
 8002d46:	461a      	mov	r2, r3
 8002d48:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	4611      	mov	r1, r2
 8002d50:	461a      	mov	r2, r3
 8002d52:	f7ff fef3 	bl	8002b3c <exitTo>
		{
			etInt16 next__et = executeTransitionChain(self, chain__et, ifitem, generic_data__et);
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	69f9      	ldr	r1, [r7, #28]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	f7ff ff0f 	bl	8002b80 <executeTransitionChain>
 8002d62:	4603      	mov	r3, r0
 8002d64:	827b      	strh	r3, [r7, #18]
			next__et = enterHistory(self, next__et);
 8002d66:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	f7ff ff4d 	bl	8002c0c <enterHistory>
 8002d72:	4603      	mov	r3, r0
 8002d74:	827b      	strh	r3, [r7, #18]
			setState(self, next__et);
 8002d76:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	f7ff fdfb 	bl	8002978 <setState>
		}
	}
}
 8002d82:	f107 0720 	add.w	r7, r7, #32
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop

08002d8c <AHexagonCANMonitor_init>:

void AHexagonCANMonitor_init(AHexagonCANMonitor* self){
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("AHexagonCANMonitor", "init")
	self->state = STATE_TOP;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f04f 0201 	mov.w	r2, #1
 8002d9a:	839a      	strh	r2, [r3, #28]
	{
		int i;
		for (i=0; i<AHEXAGONCANMONITOR_HISTORY_SIZE; ++i)
 8002d9c:	f04f 0300 	mov.w	r3, #0
 8002da0:	60fb      	str	r3, [r7, #12]
 8002da2:	e00d      	b.n	8002dc0 <AHexagonCANMonitor_init+0x34>
			self->history[i] = NO_STATE;
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f103 030c 	add.w	r3, r3, #12
 8002dac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002db0:	18d3      	adds	r3, r2, r3
 8002db2:	f04f 0200 	mov.w	r2, #0
 8002db6:	80da      	strh	r2, [r3, #6]
void AHexagonCANMonitor_init(AHexagonCANMonitor* self){
	ET_MSC_LOGGER_SYNC_ENTRY("AHexagonCANMonitor", "init")
	self->state = STATE_TOP;
	{
		int i;
		for (i=0; i<AHEXAGONCANMONITOR_HISTORY_SIZE; ++i)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f103 0301 	add.w	r3, r3, #1
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	ddee      	ble.n	8002da4 <AHexagonCANMonitor_init+0x18>
			self->history[i] = NO_STATE;
	}
	AHexagonCANMonitor_executeInitTransition(self);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f7ff ff4e 	bl	8002c68 <AHexagonCANMonitor_executeInitTransition>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8002dcc:	f107 0710 	add.w	r7, r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <AHexagonCANMonitor_receiveMessage>:


void AHexagonCANMonitor_receiveMessage(void* self, const void* ifitem, const etMessage* msg){
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("AHexagonCANMonitor", "_receiveMessage")
	
	AHexagonCANMonitor_receiveEvent(self, (etPort*)ifitem, msg->evtID, (void*)(((char*)msg)+MEM_CEIL(sizeof(etMessage))));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	88db      	ldrh	r3, [r3, #6]
 8002de4:	b21a      	sxth	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f103 0308 	add.w	r3, r3, #8
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	68b9      	ldr	r1, [r7, #8]
 8002df0:	f7ff ff5e 	bl	8002cb0 <AHexagonCANMonitor_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8002df4:	f107 0710 	add.w	r7, r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <setState>:
	TRIG_ctrl__off = IFITEM_ctrl + EVT_SHIFT*POnOff_IN_off,
	TRIG_timer__timeout = IFITEM_timer + EVT_SHIFT*PTimer_OUT_timeout
};


static void setState(APIDController* self, etInt16 new_state) {
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	807b      	strh	r3, [r7, #2]
	self->state = new_state;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	887a      	ldrh	r2, [r7, #2]
 8002e0c:	849a      	strh	r2, [r3, #36]	; 0x24
}
 8002e0e:	f107 070c 	add.w	r7, r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr

08002e18 <getState>:

static etInt16 getState(APIDController* self) {
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
	return self->state;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002e24:	b21b      	sxth	r3, r3
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	f107 070c 	add.w	r7, r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bc80      	pop	{r7}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop

08002e34 <action_TRANS_tr0_FROM_off_TO_on_BY_onctrl>:

/* Entry and Exit Codes */

/* Action Codes */
static void action_TRANS_tr0_FROM_off_TO_on_BY_onctrl(APIDController* self, const InterfaceItemBase* ifitem) {
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
	timer_startTimer(pollTime);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f103 0220 	add.w	r2, r3, #32
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a1b      	ldr	r3, [r3, #32]
 8002e4a:	4610      	mov	r0, r2
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	f7fd feb1 	bl	8000bb4 <PTimerConjPort_startTimer>
}
 8002e52:	f107 0708 	add.w	r7, r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop

08002e5c <action_TRANS_tr1_FROM_on_TO_off_BY_offctrl>:
static void action_TRANS_tr1_FROM_on_TO_off_BY_offctrl(APIDController* self, const InterfaceItemBase* ifitem) {
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
	timer_kill();
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f103 0320 	add.w	r3, r3, #32
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fd ff44 	bl	8000cfc <PTimerConjPort_kill>
}
 8002e74:	f107 0708 	add.w	r7, r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <action_TRANS_tr2_FROM_on_TO_on_BY_timeouttimer_tr2>:
static void action_TRANS_tr2_FROM_on_TO_on_BY_timeouttimer_tr2(APIDController* self, const InterfaceItemBase* ifitem) {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
	float32 inNominal = (float32)nominalIn_value;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f103 0318 	add.w	r3, r3, #24
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 faf2 	bl	8003478 <PSimpleFlowValuePort_value_get>
 8002e94:	4603      	mov	r3, r0
 8002e96:	ee07 3a10 	vmov	s14, r3
 8002e9a:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8002e9e:	edc7 7a04 	vstr	s15, [r7, #16]
	float32 inActual = (float32)actualIn_value;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f103 031c 	add.w	r3, r3, #28
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 fae4 	bl	8003478 <PSimpleFlowValuePort_value_get>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	ee07 3a10 	vmov	s14, r3
 8002eb6:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8002eba:	edc7 7a03 	vstr	s15, [r7, #12]
	float32 error = (inNominal-inActual)/1000;
 8002ebe:	ed97 7a04 	vldr	s14, [r7, #16]
 8002ec2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ec6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002eca:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8002f7c <action_TRANS_tr2_FROM_on_TO_on_BY_timeouttimer_tr2+0x100>
 8002ece:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002ed2:	edc7 7a02 	vstr	s15, [r7, #8]
	float32 outVal;
	
	errorSum+=error;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	ed93 7a02 	vldr	s14, [r3, #8]
 8002edc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	edc3 7a02 	vstr	s15, [r3, #8]
	outVal=kp*error+ki*errorSum+kd*(error - errorLast);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	ed93 7a04 	vldr	s14, [r3, #16]
 8002ef0:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ef4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	edd3 6a05 	vldr	s13, [r3, #20]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	edd3 6a06 	vldr	s13, [r3, #24]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	edd3 7a03 	vldr	s15, [r3, #12]
 8002f18:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f1c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f28:	edc7 7a05 	vstr	s15, [r7, #20]
	errorLast=error;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	60da      	str	r2, [r3, #12]
	
	if (outVal > maxOutVal){
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	ed93 7a07 	vldr	s14, [r3, #28]
 8002f38:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f44:	d502      	bpl.n	8002f4c <action_TRANS_tr2_FROM_on_TO_on_BY_timeouttimer_tr2+0xd0>
		outVal = maxOutVal;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69db      	ldr	r3, [r3, #28]
 8002f4a:	617b      	str	r3, [r7, #20]
		}
	actuatorOut_value((uint32) outVal);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f103 0304 	add.w	r3, r3, #4
 8002f52:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f5a:	ee17 2a90 	vmov	r2, s15
 8002f5e:	4618      	mov	r0, r3
 8002f60:	4611      	mov	r1, r2
 8002f62:	f000 fa7b 	bl	800345c <PSimpleFlowValueConjPort_value_set>
	
	pTick_tick();
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f103 030c 	add.w	r3, r3, #12
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 fa9e 	bl	80034b0 <PTickConjPort_tick>
}
 8002f74:	f107 0718 	add.w	r7, r7, #24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	447a0000 	.word	0x447a0000

08002f80 <exitTo>:
 * calls exit codes while exiting from the current state to one of its
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(APIDController* self, etInt16 current__et, etInt16 to) {
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	460a      	mov	r2, r1
 8002f8c:	807a      	strh	r2, [r7, #2]
 8002f8e:	803b      	strh	r3, [r7, #0]
	while (current__et!=to) {
 8002f90:	e017      	b.n	8002fc2 <exitTo+0x42>
		switch (current__et) {
 8002f92:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d002      	beq.n	8002fa0 <exitTo+0x20>
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d008      	beq.n	8002fb0 <exitTo+0x30>
 8002f9e:	e00f      	b.n	8002fc0 <exitTo+0x40>
			case STATE_off:
				self->history[STATE_TOP] = STATE_off;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f04f 0202 	mov.w	r2, #2
 8002fa6:	851a      	strh	r2, [r3, #40]	; 0x28
				current__et = STATE_TOP;
 8002fa8:	f04f 0301 	mov.w	r3, #1
 8002fac:	807b      	strh	r3, [r7, #2]
				break;
 8002fae:	e008      	b.n	8002fc2 <exitTo+0x42>
			case STATE_on:
				self->history[STATE_TOP] = STATE_on;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f04f 0203 	mov.w	r2, #3
 8002fb6:	851a      	strh	r2, [r3, #40]	; 0x28
				current__et = STATE_TOP;
 8002fb8:	f04f 0301 	mov.w	r3, #1
 8002fbc:	807b      	strh	r3, [r7, #2]
				break;
 8002fbe:	e000      	b.n	8002fc2 <exitTo+0x42>
			default:
				/* should not occur */
				break;
 8002fc0:	bf00      	nop
 * parent states while remembering the history
 * @param current__et - the current state
 * @param to - the final parent state
 */
static void exitTo(APIDController* self, etInt16 current__et, etInt16 to) {
	while (current__et!=to) {
 8002fc2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002fc6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d1e1      	bne.n	8002f92 <exitTo+0x12>
			default:
				/* should not occur */
				break;
		}
	}
}
 8002fce:	f107 070c 	add.w	r7, r7, #12
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bc80      	pop	{r7}
 8002fd6:	4770      	bx	lr

08002fd8 <executeTransitionChain>:
 * matching the trigger of this chain. The ID of the final state is returned
 * @param chain__et - the chain ID
 * @param generic_data__et - the generic data pointer
 * @return the +/- ID of the final state either with a positive sign, that indicates to execute the state's entry code, or a negative sign vice versa
 */
static etInt16 executeTransitionChain(APIDController* self, int chain__et, const InterfaceItemBase* ifitem, void* generic_data__et) {
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	607a      	str	r2, [r7, #4]
 8002fe4:	603b      	str	r3, [r7, #0]
	switch (chain__et) {
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	f103 33ff 	add.w	r3, r3, #4294967295
 8002fec:	2b03      	cmp	r3, #3
 8002fee:	d823      	bhi.n	8003038 <executeTransitionChain+0x60>
 8002ff0:	a201      	add	r2, pc, #4	; (adr r2, 8002ff8 <executeTransitionChain+0x20>)
 8002ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff6:	bf00      	nop
 8002ff8:	08003009 	.word	0x08003009
 8002ffc:	0800300f 	.word	0x0800300f
 8003000:	0800301d 	.word	0x0800301d
 8003004:	0800302b 	.word	0x0800302b
		case CHAIN_TRANS_INITIAL_TO__off:
		{
			return STATE_off;
 8003008:	f04f 0302 	mov.w	r3, #2
 800300c:	e017      	b.n	800303e <executeTransitionChain+0x66>
		}
		case CHAIN_TRANS_tr0_FROM_off_TO_on_BY_onctrl:
		{
			action_TRANS_tr0_FROM_off_TO_on_BY_onctrl(self, ifitem);
 800300e:	68f8      	ldr	r0, [r7, #12]
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	f7ff ff0f 	bl	8002e34 <action_TRANS_tr0_FROM_off_TO_on_BY_onctrl>
			return STATE_on;
 8003016:	f04f 0303 	mov.w	r3, #3
 800301a:	e010      	b.n	800303e <executeTransitionChain+0x66>
		}
		case CHAIN_TRANS_tr1_FROM_on_TO_off_BY_offctrl:
		{
			action_TRANS_tr1_FROM_on_TO_off_BY_offctrl(self, ifitem);
 800301c:	68f8      	ldr	r0, [r7, #12]
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	f7ff ff1c 	bl	8002e5c <action_TRANS_tr1_FROM_on_TO_off_BY_offctrl>
			return STATE_off;
 8003024:	f04f 0302 	mov.w	r3, #2
 8003028:	e009      	b.n	800303e <executeTransitionChain+0x66>
		}
		case CHAIN_TRANS_tr2_FROM_on_TO_on_BY_timeouttimer_tr2:
		{
			action_TRANS_tr2_FROM_on_TO_on_BY_timeouttimer_tr2(self, ifitem);
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	6879      	ldr	r1, [r7, #4]
 800302e:	f7ff ff25 	bl	8002e7c <action_TRANS_tr2_FROM_on_TO_on_BY_timeouttimer_tr2>
			return STATE_on;
 8003032:	f04f 0303 	mov.w	r3, #3
 8003036:	e002      	b.n	800303e <executeTransitionChain+0x66>
		}
			default:
				/* should not occur */
				break;
 8003038:	bf00      	nop
	}
	return NO_STATE;
 800303a:	f04f 0300 	mov.w	r3, #0
 800303e:	b21b      	sxth	r3, r3
}
 8003040:	4618      	mov	r0, r3
 8003042:	f107 0710 	add.w	r7, r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop

0800304c <enterHistory>:
/**
 * calls entry codes while entering a state's history. The ID of the final leaf state is returned
 * @param state__et - the state which is entered
 * @return - the ID of the final leaf state
 */
static etInt16 enterHistory(APIDController* self, etInt16 state__et) {
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	807b      	strh	r3, [r7, #2]
	boolean skip_entry__et = ET_FALSE;
 8003058:	f04f 0300 	mov.w	r3, #0
 800305c:	73fb      	strb	r3, [r7, #15]
	if (state__et >= STATE_MAX) {
 800305e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003062:	2b03      	cmp	r3, #3
 8003064:	dd07      	ble.n	8003076 <enterHistory+0x2a>
		state__et = (etInt16) (state__et - STATE_MAX);
 8003066:	887b      	ldrh	r3, [r7, #2]
 8003068:	f1a3 0304 	sub.w	r3, r3, #4
 800306c:	b29b      	uxth	r3, r3
 800306e:	807b      	strh	r3, [r7, #2]
		skip_entry__et = ET_TRUE;
 8003070:	f04f 0301 	mov.w	r3, #1
 8003074:	73fb      	strb	r3, [r7, #15]
	}
	while (ET_TRUE) {
		switch (state__et) {
 8003076:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800307a:	2b02      	cmp	r3, #2
 800307c:	d004      	beq.n	8003088 <enterHistory+0x3c>
 800307e:	2b03      	cmp	r3, #3
 8003080:	d005      	beq.n	800308e <enterHistory+0x42>
 8003082:	2b01      	cmp	r3, #1
 8003084:	d006      	beq.n	8003094 <enterHistory+0x48>
 8003086:	e009      	b.n	800309c <enterHistory+0x50>
			case STATE_off:
				/* in leaf state: return state id */
				return STATE_off;
 8003088:	f04f 0302 	mov.w	r3, #2
 800308c:	e00b      	b.n	80030a6 <enterHistory+0x5a>
			case STATE_on:
				/* in leaf state: return state id */
				return STATE_on;
 800308e:	f04f 0303 	mov.w	r3, #3
 8003092:	e008      	b.n	80030a6 <enterHistory+0x5a>
			case STATE_TOP:
				state__et = self->history[STATE_TOP];
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003098:	807b      	strh	r3, [r7, #2]
				break;
 800309a:	e000      	b.n	800309e <enterHistory+0x52>
			default:
				/* should not occur */
				break;
 800309c:	bf00      	nop
		}
		skip_entry__et = ET_FALSE;
 800309e:	f04f 0300 	mov.w	r3, #0
 80030a2:	73fb      	strb	r3, [r7, #15]
	}
 80030a4:	e7e7      	b.n	8003076 <enterHistory+0x2a>
 80030a6:	b21b      	sxth	r3, r3
	/* return NO_STATE; // required by CDT but detected as unreachable by JDT because of while (true) */
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	f107 0714 	add.w	r7, r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <APIDController_executeInitTransition>:

static void APIDController_executeInitTransition(APIDController* self) {
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
	int chain__et = CHAIN_TRANS_INITIAL_TO__off;
 80030bc:	f04f 0301 	mov.w	r3, #1
 80030c0:	60fb      	str	r3, [r7, #12]
	etInt16 next__et = executeTransitionChain(self, chain__et, NULL, NULL);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	68f9      	ldr	r1, [r7, #12]
 80030c6:	f04f 0200 	mov.w	r2, #0
 80030ca:	f04f 0300 	mov.w	r3, #0
 80030ce:	f7ff ff83 	bl	8002fd8 <executeTransitionChain>
 80030d2:	4603      	mov	r3, r0
 80030d4:	817b      	strh	r3, [r7, #10]
	next__et = enterHistory(self, next__et);
 80030d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	4619      	mov	r1, r3
 80030de:	f7ff ffb5 	bl	800304c <enterHistory>
 80030e2:	4603      	mov	r3, r0
 80030e4:	817b      	strh	r3, [r7, #10]
	setState(self, next__et);
 80030e6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	4619      	mov	r1, r3
 80030ee:	f7ff fe85 	bl	8002dfc <setState>
}
 80030f2:	f107 0710 	add.w	r7, r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop

080030fc <APIDController_receiveEvent>:

/* receiveEvent contains the main implementation of the FSM */
static void APIDController_receiveEvent(APIDController* self, InterfaceItemBase* ifitem, int evt, void* generic_data__et) {
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b088      	sub	sp, #32
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
 8003108:	603b      	str	r3, [r7, #0]
	int trigger__et = (ifitem==NULL)? POLLING : ifitem->localId + EVT_SHIFT*evt;
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d009      	beq.n	8003124 <APIDController_receiveEvent+0x28>
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	7a5b      	ldrb	r3, [r3, #9]
 8003114:	461a      	mov	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f04f 0164 	mov.w	r1, #100	; 0x64
 800311c:	fb01 f303 	mul.w	r3, r1, r3
 8003120:	18d3      	adds	r3, r2, r3
 8003122:	e001      	b.n	8003128 <APIDController_receiveEvent+0x2c>
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	617b      	str	r3, [r7, #20]
	int chain__et = NOT_CAUGHT;
 800312a:	f04f 0300 	mov.w	r3, #0
 800312e:	61fb      	str	r3, [r7, #28]
	etInt16 catching_state__et = NO_STATE;
 8003130:	f04f 0300 	mov.w	r3, #0
 8003134:	837b      	strh	r3, [r7, #26]
	((void)trigger__et);	/* avoids unused warning */
	
	if (!handleSystemEvent(ifitem, evt, generic_data__et)) {
 8003136:	68b8      	ldr	r0, [r7, #8]
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	f004 f930 	bl	80073a0 <handleSystemEvent>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d131      	bne.n	80031aa <APIDController_receiveEvent+0xae>
		switch (getState(self)) {
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f7ff fe66 	bl	8002e18 <getState>
 800314c:	4603      	mov	r3, r0
 800314e:	2b02      	cmp	r3, #2
 8003150:	d002      	beq.n	8003158 <APIDController_receiveEvent+0x5c>
 8003152:	2b03      	cmp	r3, #3
 8003154:	d00f      	beq.n	8003176 <APIDController_receiveEvent+0x7a>
 8003156:	e027      	b.n	80031a8 <APIDController_receiveEvent+0xac>
			case STATE_off:
				switch(trigger__et) {
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d009      	beq.n	8003172 <APIDController_receiveEvent+0x76>
 800315e:	2b65      	cmp	r3, #101	; 0x65
 8003160:	d106      	bne.n	8003170 <APIDController_receiveEvent+0x74>
					case POLLING:
						break;
					case TRIG_ctrl__on:
						{
							chain__et = CHAIN_TRANS_tr0_FROM_off_TO_on_BY_onctrl;
 8003162:	f04f 0302 	mov.w	r3, #2
 8003166:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 8003168:	f04f 0301 	mov.w	r3, #1
 800316c:	837b      	strh	r3, [r7, #26]
						}
					break;
 800316e:	e001      	b.n	8003174 <APIDController_receiveEvent+0x78>
					default:
						/* should not occur */
						break;
 8003170:	e000      	b.n	8003174 <APIDController_receiveEvent+0x78>
	if (!handleSystemEvent(ifitem, evt, generic_data__et)) {
		switch (getState(self)) {
			case STATE_off:
				switch(trigger__et) {
					case POLLING:
						break;
 8003172:	bf00      	nop
					break;
					default:
						/* should not occur */
						break;
				}
				break;
 8003174:	e019      	b.n	80031aa <APIDController_receiveEvent+0xae>
			case STATE_on:
				switch(trigger__et) {
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	2b6a      	cmp	r3, #106	; 0x6a
 800317a:	d00b      	beq.n	8003194 <APIDController_receiveEvent+0x98>
 800317c:	2bc9      	cmp	r3, #201	; 0xc9
 800317e:	d002      	beq.n	8003186 <APIDController_receiveEvent+0x8a>
 8003180:	2b00      	cmp	r3, #0
 8003182:	d00f      	beq.n	80031a4 <APIDController_receiveEvent+0xa8>
 8003184:	e00d      	b.n	80031a2 <APIDController_receiveEvent+0xa6>
					case POLLING:
						break;
					case TRIG_ctrl__off:
						{
							chain__et = CHAIN_TRANS_tr1_FROM_on_TO_off_BY_offctrl;
 8003186:	f04f 0303 	mov.w	r3, #3
 800318a:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 800318c:	f04f 0301 	mov.w	r3, #1
 8003190:	837b      	strh	r3, [r7, #26]
						}
					break;
 8003192:	e008      	b.n	80031a6 <APIDController_receiveEvent+0xaa>
					case TRIG_timer__timeout:
						{
							chain__et = CHAIN_TRANS_tr2_FROM_on_TO_on_BY_timeouttimer_tr2;
 8003194:	f04f 0304 	mov.w	r3, #4
 8003198:	61fb      	str	r3, [r7, #28]
							catching_state__et = STATE_TOP;
 800319a:	f04f 0301 	mov.w	r3, #1
 800319e:	837b      	strh	r3, [r7, #26]
						}
					break;
 80031a0:	e001      	b.n	80031a6 <APIDController_receiveEvent+0xaa>
					default:
						/* should not occur */
						break;
 80031a2:	e000      	b.n	80031a6 <APIDController_receiveEvent+0xaa>
				}
				break;
			case STATE_on:
				switch(trigger__et) {
					case POLLING:
						break;
 80031a4:	bf00      	nop
					break;
					default:
						/* should not occur */
						break;
				}
				break;
 80031a6:	e000      	b.n	80031aa <APIDController_receiveEvent+0xae>
			default:
				/* should not occur */
				break;
 80031a8:	bf00      	nop
		}
	}
	if (chain__et != NOT_CAUGHT) {
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d021      	beq.n	80031f4 <APIDController_receiveEvent+0xf8>
		exitTo(self, getState(self), catching_state__et);
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f7ff fe31 	bl	8002e18 <getState>
 80031b6:	4603      	mov	r3, r0
 80031b8:	461a      	mov	r2, r3
 80031ba:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	4611      	mov	r1, r2
 80031c2:	461a      	mov	r2, r3
 80031c4:	f7ff fedc 	bl	8002f80 <exitTo>
		{
			etInt16 next__et = executeTransitionChain(self, chain__et, ifitem, generic_data__et);
 80031c8:	68f8      	ldr	r0, [r7, #12]
 80031ca:	69f9      	ldr	r1, [r7, #28]
 80031cc:	68ba      	ldr	r2, [r7, #8]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	f7ff ff02 	bl	8002fd8 <executeTransitionChain>
 80031d4:	4603      	mov	r3, r0
 80031d6:	827b      	strh	r3, [r7, #18]
			next__et = enterHistory(self, next__et);
 80031d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	4619      	mov	r1, r3
 80031e0:	f7ff ff34 	bl	800304c <enterHistory>
 80031e4:	4603      	mov	r3, r0
 80031e6:	827b      	strh	r3, [r7, #18]
			setState(self, next__et);
 80031e8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	4619      	mov	r1, r3
 80031f0:	f7ff fe04 	bl	8002dfc <setState>
		}
	}
}
 80031f4:	f107 0720 	add.w	r7, r7, #32
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <APIDController_init>:

void APIDController_init(APIDController* self){
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("APIDController", "init")
	self->state = STATE_TOP;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f04f 0201 	mov.w	r2, #1
 800320a:	849a      	strh	r2, [r3, #36]	; 0x24
	{
		int i;
		for (i=0; i<APIDCONTROLLER_HISTORY_SIZE; ++i)
 800320c:	f04f 0300 	mov.w	r3, #0
 8003210:	60fb      	str	r3, [r7, #12]
 8003212:	e00d      	b.n	8003230 <APIDController_init+0x34>
			self->history[i] = NO_STATE;
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f103 0310 	add.w	r3, r3, #16
 800321c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003220:	18d3      	adds	r3, r2, r3
 8003222:	f04f 0200 	mov.w	r2, #0
 8003226:	80da      	strh	r2, [r3, #6]
void APIDController_init(APIDController* self){
	ET_MSC_LOGGER_SYNC_ENTRY("APIDController", "init")
	self->state = STATE_TOP;
	{
		int i;
		for (i=0; i<APIDCONTROLLER_HISTORY_SIZE; ++i)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f103 0301 	add.w	r3, r3, #1
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2b01      	cmp	r3, #1
 8003234:	ddee      	ble.n	8003214 <APIDController_init+0x18>
			self->history[i] = NO_STATE;
	}
	APIDController_executeInitTransition(self);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f7ff ff3c 	bl	80030b4 <APIDController_executeInitTransition>
	ET_MSC_LOGGER_SYNC_EXIT
}
 800323c:	f107 0710 	add.w	r7, r7, #16
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <APIDController_receiveMessage>:


void APIDController_receiveMessage(void* self, const void* ifitem, const etMessage* msg){
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("APIDController", "_receiveMessage")
	
	APIDController_receiveEvent(self, (etPort*)ifitem, msg->evtID, (void*)(((char*)msg)+MEM_CEIL(sizeof(etMessage))));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	88db      	ldrh	r3, [r3, #6]
 8003254:	b21a      	sxth	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f103 0308 	add.w	r3, r3, #8
 800325c:	68f8      	ldr	r0, [r7, #12]
 800325e:	68b9      	ldr	r1, [r7, #8]
 8003260:	f7ff ff4c 	bl	80030fc <APIDController_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8003264:	f107 0710 	add.w	r7, r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <APIDController_execute>:

void APIDController_execute(APIDController* self) {
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("APIDController", "_execute")
	
	APIDController_receiveEvent(self, NULL, 0, NULL);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f04f 0100 	mov.w	r1, #0
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	f04f 0300 	mov.w	r3, #0
 8003282:	f7ff ff3b 	bl	80030fc <APIDController_receiveEvent>
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 8003286:	f107 0708 	add.w	r7, r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop

08003290 <CruiseControlTop_init>:

/* interface item IDs */
/* empty enum not generated */


void CruiseControlTop_init(CruiseControlTop* self){
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("CruiseControlTop", "init")
	ET_MSC_LOGGER_SYNC_EXIT
}
 8003298:	f107 070c 	add.w	r7, r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	bc80      	pop	{r7}
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop

080032a4 <CruiseControlTop_receiveMessage>:


void CruiseControlTop_receiveMessage(void* self, const void* ifitem, const etMessage* msg){
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("CruiseControlTop", "_receiveMessage")
	
	ET_MSC_LOGGER_SYNC_EXIT
}
 80032b0:	f107 0714 	add.w	r7, r7, #20
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bc80      	pop	{r7}
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop

080032bc <POnOffReplPort_getReplication>:
#include "debugging/etMSCLogger.h"
#include "POnOff_Utils.h"


/*--------------------- port methods */
etInt32 POnOffReplPort_getReplication(const POnOffReplPort* self) {
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	881b      	ldrh	r3, [r3, #0]
 80032c8:	b21b      	sxth	r3, r3
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	f107 070c 	add.w	r7, r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop

080032d8 <POnOffConjPort_on>:



void POnOffConjPort_on(const POnOffConjPort* self) {
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("POnOffConjPort", "on")
		etPort_sendMessage(self, POnOff_IN_on, 0, NULL);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f04f 0101 	mov.w	r1, #1
 80032e6:	f04f 0200 	mov.w	r2, #0
 80032ea:	f04f 0300 	mov.w	r3, #0
 80032ee:	f004 f865 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 80032f2:	f107 0708 	add.w	r7, r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop

080032fc <POnOffConjReplPort_on_broadcast>:

void POnOffConjReplPort_on_broadcast(const POnOffConjReplPort* self) {
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("POnOffConjReplPort", "on")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	e012      	b.n	8003332 <POnOffConjReplPort_on_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), POnOff_IN_on, 0, NULL);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003316:	18d3      	adds	r3, r2, r3
 8003318:	4618      	mov	r0, r3
 800331a:	f04f 0101 	mov.w	r1, #1
 800331e:	f04f 0200 	mov.w	r2, #0
 8003322:	f04f 0300 	mov.w	r3, #0
 8003326:	f004 f849 	bl	80073bc <etPort_sendMessage>
}

void POnOffConjReplPort_on_broadcast(const POnOffConjReplPort* self) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("POnOffConjReplPort", "on")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f103 0301 	add.w	r3, r3, #1
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	b21a      	sxth	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	429a      	cmp	r2, r3
 800333c:	dce6      	bgt.n	800330c <POnOffConjReplPort_on_broadcast+0x10>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), POnOff_IN_on, 0, NULL);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 800333e:	f107 0710 	add.w	r7, r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop

08003348 <POnOffConjReplPort_on>:

void POnOffConjReplPort_on(const POnOffConjReplPort* self, int idx__et) {
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("POnOffConjReplPort", "on")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	db14      	blt.n	8003382 <POnOffConjReplPort_on+0x3a>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	881b      	ldrh	r3, [r3, #0]
 800335c:	b21a      	sxth	r2, r3
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	429a      	cmp	r2, r3
 8003362:	dd0e      	ble.n	8003382 <POnOffConjReplPort_on+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), POnOff_IN_on, 0, NULL);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800336e:	18d3      	adds	r3, r2, r3
 8003370:	4618      	mov	r0, r3
 8003372:	f04f 0101 	mov.w	r1, #1
 8003376:	f04f 0200 	mov.w	r2, #0
 800337a:	f04f 0300 	mov.w	r3, #0
 800337e:	f004 f81d 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8003382:	f107 0708 	add.w	r7, r7, #8
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop

0800338c <POnOffConjPort_off>:


void POnOffConjPort_off(const POnOffConjPort* self) {
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("POnOffConjPort", "off")
		etPort_sendMessage(self, POnOff_IN_off, 0, NULL);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f04f 0102 	mov.w	r1, #2
 800339a:	f04f 0200 	mov.w	r2, #0
 800339e:	f04f 0300 	mov.w	r3, #0
 80033a2:	f004 f80b 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 80033a6:	f107 0708 	add.w	r7, r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop

080033b0 <POnOffConjReplPort_off_broadcast>:

void POnOffConjReplPort_off_broadcast(const POnOffConjReplPort* self) {
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("POnOffConjReplPort", "off")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 80033b8:	f04f 0300 	mov.w	r3, #0
 80033bc:	60fb      	str	r3, [r7, #12]
 80033be:	e012      	b.n	80033e6 <POnOffConjReplPort_off_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), POnOff_IN_off, 0, NULL);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80033ca:	18d3      	adds	r3, r2, r3
 80033cc:	4618      	mov	r0, r3
 80033ce:	f04f 0102 	mov.w	r1, #2
 80033d2:	f04f 0200 	mov.w	r2, #0
 80033d6:	f04f 0300 	mov.w	r3, #0
 80033da:	f003 ffef 	bl	80073bc <etPort_sendMessage>
}

void POnOffConjReplPort_off_broadcast(const POnOffConjReplPort* self) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("POnOffConjReplPort", "off")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f103 0301 	add.w	r3, r3, #1
 80033e4:	60fb      	str	r3, [r7, #12]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	881b      	ldrh	r3, [r3, #0]
 80033ea:	b21a      	sxth	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	dce6      	bgt.n	80033c0 <POnOffConjReplPort_off_broadcast+0x10>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), POnOff_IN_off, 0, NULL);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80033f2:	f107 0710 	add.w	r7, r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop

080033fc <POnOffConjReplPort_off>:

void POnOffConjReplPort_off(const POnOffConjReplPort* self, int idx__et) {
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("POnOffConjReplPort", "off")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	2b00      	cmp	r3, #0
 800340a:	db14      	blt.n	8003436 <POnOffConjReplPort_off+0x3a>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	b21a      	sxth	r2, r3
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	429a      	cmp	r2, r3
 8003416:	dd0e      	ble.n	8003436 <POnOffConjReplPort_off+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), POnOff_IN_off, 0, NULL);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685a      	ldr	r2, [r3, #4]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003422:	18d3      	adds	r3, r2, r3
 8003424:	4618      	mov	r0, r3
 8003426:	f04f 0102 	mov.w	r1, #2
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	f04f 0300 	mov.w	r3, #0
 8003432:	f003 ffc3 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8003436:	f107 0708 	add.w	r7, r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop

08003440 <POnOffConjReplPort_getReplication>:

etInt32 POnOffConjReplPort_getReplication(const POnOffConjReplPort* self) {
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	881b      	ldrh	r3, [r3, #0]
 800344c:	b21b      	sxth	r3, r3
}
 800344e:	4618      	mov	r0, r3
 8003450:	f107 070c 	add.w	r7, r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	bc80      	pop	{r7}
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop

0800345c <PSimpleFlowValueConjPort_value_set>:
#include "debugging/etMSCLogger.h"
#include "PSimpleFlowValue_Utils.h"


/*--------------------- port methods */
void PSimpleFlowValueConjPort_value_set(PSimpleFlowValueConjPort* self, uint32 data) {
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
	self->value = data;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	601a      	str	r2, [r3, #0]
}
 800346c:	f107 070c 	add.w	r7, r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	bc80      	pop	{r7}
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop

08003478 <PSimpleFlowValuePort_value_get>:
uint32 PSimpleFlowValuePort_value_get(const PSimpleFlowValuePort* const self) {
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
	return self->peer->value;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
}
 8003486:	4618      	mov	r0, r3
 8003488:	f107 070c 	add.w	r7, r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	bc80      	pop	{r7}
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop

08003494 <PTickReplPort_getReplication>:
#include "debugging/etMSCLogger.h"
#include "PTick_Utils.h"


/*--------------------- port methods */
etInt32 PTickReplPort_getReplication(const PTickReplPort* self) {
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	b21b      	sxth	r3, r3
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	f107 070c 	add.w	r7, r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bc80      	pop	{r7}
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop

080034b0 <PTickConjPort_tick>:



void PTickConjPort_tick(const PTickConjPort* self) {
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("PTickConjPort", "tick")
		etPort_sendMessage(self, PTick_IN_tick, 0, NULL);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f04f 0101 	mov.w	r1, #1
 80034be:	f04f 0200 	mov.w	r2, #0
 80034c2:	f04f 0300 	mov.w	r3, #0
 80034c6:	f003 ff79 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 80034ca:	f107 0708 	add.w	r7, r7, #8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop

080034d4 <PTickConjReplPort_tick_broadcast>:

void PTickConjReplPort_tick_broadcast(const PTickConjReplPort* self) {
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PTickConjReplPort", "tick")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 80034dc:	f04f 0300 	mov.w	r3, #0
 80034e0:	60fb      	str	r3, [r7, #12]
 80034e2:	e012      	b.n	800350a <PTickConjReplPort_tick_broadcast+0x36>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PTick_IN_tick, 0, NULL);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80034ee:	18d3      	adds	r3, r2, r3
 80034f0:	4618      	mov	r0, r3
 80034f2:	f04f 0101 	mov.w	r1, #1
 80034f6:	f04f 0200 	mov.w	r2, #0
 80034fa:	f04f 0300 	mov.w	r3, #0
 80034fe:	f003 ff5d 	bl	80073bc <etPort_sendMessage>
}

void PTickConjReplPort_tick_broadcast(const PTickConjReplPort* self) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("PTickConjReplPort", "tick")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f103 0301 	add.w	r3, r3, #1
 8003508:	60fb      	str	r3, [r7, #12]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	881b      	ldrh	r3, [r3, #0]
 800350e:	b21a      	sxth	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	429a      	cmp	r2, r3
 8003514:	dce6      	bgt.n	80034e4 <PTickConjReplPort_tick_broadcast+0x10>
		etPort_sendMessage((&((etReplPort*)self)->ports[i].port), PTick_IN_tick, 0, NULL);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8003516:	f107 0710 	add.w	r7, r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop

08003520 <PTickConjReplPort_tick>:

void PTickConjReplPort_tick(const PTickConjReplPort* self, int idx__et) {
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("PTickConjReplPort", "tick")
	if (0<=idx__et && idx__et<((etReplPort*)self)->size) {
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	db14      	blt.n	800355a <PTickConjReplPort_tick+0x3a>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	881b      	ldrh	r3, [r3, #0]
 8003534:	b21a      	sxth	r2, r3
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	429a      	cmp	r2, r3
 800353a:	dd0e      	ble.n	800355a <PTickConjReplPort_tick+0x3a>
		etPort_sendMessage((&((etReplPort*)self)->ports[idx__et].port), PTick_IN_tick, 0, NULL);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003546:	18d3      	adds	r3, r2, r3
 8003548:	4618      	mov	r0, r3
 800354a:	f04f 0101 	mov.w	r1, #1
 800354e:	f04f 0200 	mov.w	r2, #0
 8003552:	f04f 0300 	mov.w	r3, #0
 8003556:	f003 ff31 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 800355a:	f107 0708 	add.w	r7, r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop

08003564 <PTickConjReplPort_getReplication>:

etInt32 PTickConjReplPort_getReplication(const PTickConjReplPort* self) {
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	881b      	ldrh	r3, [r3, #0]
 8003570:	b21b      	sxth	r3, r3
}
 8003572:	4618      	mov	r0, r3
 8003574:	f107 070c 	add.w	r7, r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	bc80      	pop	{r7}
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop

08003580 <timerCallback>:

#include "DAVE3.h"

void etTick_Handler(void);

void timerCallback(void * arg){
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
	etTick_Handler();
 8003588:	f003 fe72 	bl	8007270 <etTick_Handler>
}
 800358c:	f107 0708 	add.w	r7, r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <StartDaveTimer>:


typedef void (*SYSTM001_TimerCallBackPtr)(void* ParamToCallBack);

void StartDaveTimer(void){
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
handle_t timer;

	timer = SYSTM001_CreateTimer(1,SYSTM001_PERIODIC,(SYSTM001_TimerCallBackPtr*) timerCallback,(void*) 0);
 800359a:	f04f 0001 	mov.w	r0, #1
 800359e:	f04f 0101 	mov.w	r1, #1
 80035a2:	f243 5281 	movw	r2, #13697	; 0x3581
 80035a6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80035aa:	f04f 0300 	mov.w	r3, #0
 80035ae:	f002 f851 	bl	8005654 <SYSTM001_CreateTimer>
 80035b2:	6078      	str	r0, [r7, #4]
	SYSTM001_StartTimer(timer);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f002 f91d 	bl	80057f4 <SYSTM001_StartTimer>
}
 80035ba:	f107 0708 	add.w	r7, r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop

080035c4 <pclCANInitNodes>:
uint8_t pclCANCheckOtherMOsRecall(uint8_t MoNb, pclCANMsg *msg);
void pclCANCheckOtherMOsSave(uint8_t MoNb, pclCANMsg *msg);

pclCANMO allRxMOs[pclCAN_MAX_MO_COUNT];

void pclCANInitNodes(){}
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc80      	pop	{r7}
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop

080035d0 <getCANInterfaceIdFromChannel>:

#define RESET_PNDING_MASK	0x00020000
#define CAN_MO_BASE_ADDR	0x4801501C

uint32_t getCANInterfaceIdFromChannel(uint32_t channel){
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
	return ((channel >> 16) & 0x000000FF);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80035de:	b2db      	uxtb	r3, r3
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	f107 070c 	add.w	r7, r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bc80      	pop	{r7}
 80035ea:	4770      	bx	lr

080035ec <getCANMOIdFromChannel>:

uint32_t getCANMOIdFromChannel(uint32_t channel){
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
	return ((channel & 0x0000FFFF)+1);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80035fa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80035fe:	f103 0301 	add.w	r3, r3, #1
}
 8003602:	4618      	mov	r0, r3
 8003604:	f107 070c 	add.w	r7, r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	bc80      	pop	{r7}
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop

08003610 <getNodeIdFromChannel>:

uint32_t getNodeIdFromChannel(uint32_t channel){
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
	return ((channel >> 24) & 0x000000FF);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	ea4f 6313 	mov.w	r3, r3, lsr #24
}
 800361e:	4618      	mov	r0, r3
 8003620:	f107 070c 	add.w	r7, r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop

0800362c <pclCANInitMO>:


void pclCANInitMO(uint32_t channel){
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
uint8_t MoNb = (uint8_t) getCANMOIdFromChannel(channel);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f7ff ffd9 	bl	80035ec <getCANMOIdFromChannel>
 800363a:	4603      	mov	r3, r0
 800363c:	72fb      	strb	r3, [r7, #11]
uint32_t i;
	allRxMOs[MoNb].changed=0;
 800363e:	7af9      	ldrb	r1, [r7, #11]
 8003640:	f241 529c 	movw	r2, #5532	; 0x159c
 8003644:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003648:	460b      	mov	r3, r1
 800364a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800364e:	185b      	adds	r3, r3, r1
 8003650:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003654:	18d3      	adds	r3, r2, r3
 8003656:	f04f 0200 	mov.w	r2, #0
 800365a:	705a      	strb	r2, [r3, #1]
	allRxMOs[MoNb].msg.id=0;
 800365c:	7af9      	ldrb	r1, [r7, #11]
 800365e:	f241 529c 	movw	r2, #5532	; 0x159c
 8003662:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003666:	460b      	mov	r3, r1
 8003668:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800366c:	185b      	adds	r3, r3, r1
 800366e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003672:	18d3      	adds	r3, r2, r3
 8003674:	f103 0304 	add.w	r3, r3, #4
 8003678:	f04f 0200 	mov.w	r2, #0
 800367c:	601a      	str	r2, [r3, #0]
	allRxMOs[MoNb].msg.len=0;
 800367e:	7af9      	ldrb	r1, [r7, #11]
 8003680:	f241 529c 	movw	r2, #5532	; 0x159c
 8003684:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003688:	460b      	mov	r3, r1
 800368a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800368e:	185b      	adds	r3, r3, r1
 8003690:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003694:	18d3      	adds	r3, r2, r3
 8003696:	f04f 0200 	mov.w	r2, #0
 800369a:	721a      	strb	r2, [r3, #8]
	for (i=0;i<8;i++){
 800369c:	f04f 0300 	mov.w	r3, #0
 80036a0:	60fb      	str	r3, [r7, #12]
 80036a2:	e014      	b.n	80036ce <pclCANInitMO+0xa2>
		allRxMOs[MoNb].msg.data[i]=0;
 80036a4:	7af9      	ldrb	r1, [r7, #11]
 80036a6:	f241 529c 	movw	r2, #5532	; 0x159c
 80036aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80036ae:	460b      	mov	r3, r1
 80036b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80036b4:	185b      	adds	r3, r3, r1
 80036b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80036ba:	68f9      	ldr	r1, [r7, #12]
 80036bc:	185b      	adds	r3, r3, r1
 80036be:	18d3      	adds	r3, r2, r3
 80036c0:	f04f 0200 	mov.w	r2, #0
 80036c4:	725a      	strb	r2, [r3, #9]
uint8_t MoNb = (uint8_t) getCANMOIdFromChannel(channel);
uint32_t i;
	allRxMOs[MoNb].changed=0;
	allRxMOs[MoNb].msg.id=0;
	allRxMOs[MoNb].msg.len=0;
	for (i=0;i<8;i++){
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f103 0301 	add.w	r3, r3, #1
 80036cc:	60fb      	str	r3, [r7, #12]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2b07      	cmp	r3, #7
 80036d2:	d9e7      	bls.n	80036a4 <pclCANInitMO+0x78>
		allRxMOs[MoNb].msg.data[i]=0;
	}
}
 80036d4:	f107 0710 	add.w	r7, r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <pclCANReadAllMsgs>:
uint32_t *p;

	p=(uint32_t *) ((uint32_t) (CAN_MO_BASE_ADDR + ((MoNb-1)*0x20)));
//	*p = RESET_PNDING_MASK;
}*/
void pclCANReadAllMsgs(){}
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bc80      	pop	{r7}
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop

080036e8 <pclCANSendMsg>:

void pclCANSendMsg(uint32_t channel, pclCANMsg *msg){
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b08c      	sub	sp, #48	; 0x30
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
uint32_t ifNb = getCANInterfaceIdFromChannel(channel);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff ff6c 	bl	80035d0 <getCANInterfaceIdFromChannel>
 80036f8:	62b8      	str	r0, [r7, #40]	; 0x28
uint8_t MoNb = (uint8_t) getCANMOIdFromChannel(channel);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff ff76 	bl	80035ec <getCANMOIdFromChannel>
 8003700:	4603      	mov	r3, r0
 8003702:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
uint32_t i;
uint32_t Status;
CAN001_MessageHandleType TempMsgHandle;

	TempMsgHandle.DataLength=msg->len;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	791b      	ldrb	r3, [r3, #4]
 800370a:	74bb      	strb	r3, [r7, #18]
	TempMsgHandle.IDExten=STANDARDTYPE;
 800370c:	f04f 0300 	mov.w	r3, #0
 8003710:	743b      	strb	r3, [r7, #16]
	TempMsgHandle.Identifier=msg->id;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	60bb      	str	r3, [r7, #8]
	TempMsgHandle.MsgObjEN = CAN001_ENABLE;
 8003718:	f04f 0301 	mov.w	r3, #1
 800371c:	76fb      	strb	r3, [r7, #27]
	TempMsgHandle.MsgObjType=TRANSMSGOBJ;
 800371e:	f04f 0301 	mov.w	r3, #1
 8003722:	773b      	strb	r3, [r7, #28]

	for (i=0;i<msg->len;i++){
 8003724:	f04f 0300 	mov.w	r3, #0
 8003728:	62fb      	str	r3, [r7, #44]	; 0x2c
 800372a:	e00c      	b.n	8003746 <pclCANSendMsg+0x5e>
		TempMsgHandle.data[i]=msg->data[i];
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003730:	18d3      	adds	r3, r2, r3
 8003732:	795a      	ldrb	r2, [r3, #5]
 8003734:	f107 0110 	add.w	r1, r7, #16
 8003738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373a:	18cb      	adds	r3, r1, r3
 800373c:	70da      	strb	r2, [r3, #3]
	TempMsgHandle.IDExten=STANDARDTYPE;
	TempMsgHandle.Identifier=msg->id;
	TempMsgHandle.MsgObjEN = CAN001_ENABLE;
	TempMsgHandle.MsgObjType=TRANSMSGOBJ;

	for (i=0;i<msg->len;i++){
 800373e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003740:	f103 0301 	add.w	r3, r3, #1
 8003744:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	791b      	ldrb	r3, [r3, #4]
 800374a:	461a      	mov	r2, r3
 800374c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374e:	429a      	cmp	r2, r3
 8003750:	d8ec      	bhi.n	800372c <pclCANSendMsg+0x44>
	}

	//ToDo: Think about checking the flag before sending instead of behind
	// This would increase CAN performance significantly
//	while(!CAN001_GetMOFlagStatus(&CAN001_Handle0,MoNb,TRANSMIT_PENDING));
	CAN001_ClearMOFlagStatus(&CAN001_Handle0,MoNb,TRANSMIT_PENDING);
 8003752:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003756:	f240 00e0 	movw	r0, #224	; 0xe0
 800375a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800375e:	4619      	mov	r1, r3
 8003760:	f04f 0202 	mov.w	r2, #2
 8003764:	f003 fbcc 	bl	8006f00 <CAN001_ClearMOFlagStatus>
	Status = CAN001_ConfigMsgObj(&CAN001_Handle0,&TempMsgHandle, MoNb);
 8003768:	f107 0208 	add.w	r2, r7, #8
 800376c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003770:	f240 00e0 	movw	r0, #224	; 0xe0
 8003774:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003778:	4611      	mov	r1, r2
 800377a:	461a      	mov	r2, r3
 800377c:	f003 f8a2 	bl	80068c4 <CAN001_ConfigMsgObj>
 8003780:	6238      	str	r0, [r7, #32]
	if(Status != DAVEApp_SUCCESS) while(1);
 8003782:	6a3b      	ldr	r3, [r7, #32]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d000      	beq.n	800378a <pclCANSendMsg+0xa2>
 8003788:	e7fe      	b.n	8003788 <pclCANSendMsg+0xa0>
	Status = CAN001_SendDataFrame(&CAN001_Handle0,MoNb);
 800378a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800378e:	f240 00e0 	movw	r0, #224	; 0xe0
 8003792:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003796:	4619      	mov	r1, r3
 8003798:	f003 f8ec 	bl	8006974 <CAN001_SendDataFrame>
 800379c:	6238      	str	r0, [r7, #32]
	if(Status != DAVEApp_SUCCESS) while(1);
 800379e:	6a3b      	ldr	r3, [r7, #32]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d000      	beq.n	80037a6 <pclCANSendMsg+0xbe>
 80037a4:	e7fe      	b.n	80037a4 <pclCANSendMsg+0xbc>
	while(!CAN001_GetMOFlagStatus(&CAN001_Handle0,MoNb,TRANSMIT_PENDING));
 80037a6:	bf00      	nop
 80037a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80037ac:	f240 00e0 	movw	r0, #224	; 0xe0
 80037b0:	f6c0 0001 	movt	r0, #2049	; 0x801
 80037b4:	4619      	mov	r1, r3
 80037b6:	f04f 0202 	mov.w	r2, #2
 80037ba:	f003 fb25 	bl	8006e08 <CAN001_GetMOFlagStatus>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0f1      	beq.n	80037a8 <pclCANSendMsg+0xc0>
}
 80037c4:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <pclCANListenOnMsg>:

void pclCANListenOnMsg(uint32_t channel, pclCANMsg *msg){
 80037cc:	b590      	push	{r4, r7, lr}
 80037ce:	b08b      	sub	sp, #44	; 0x2c
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
uint32_t ifNb = getCANInterfaceIdFromChannel(channel);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f7ff fefa 	bl	80035d0 <getCANInterfaceIdFromChannel>
 80037dc:	6278      	str	r0, [r7, #36]	; 0x24
uint8_t MoNb = (uint8_t) getCANMOIdFromChannel(channel);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7ff ff04 	bl	80035ec <getCANMOIdFromChannel>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
uint32_t i;
uint32_t Status;
CAN001_MessageHandleType TempMsgHandle;

/*---------------------------------------------*/
		allRxMOs[MoNb].changed=0;
 80037ea:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 80037ee:	f241 529c 	movw	r2, #5532	; 0x159c
 80037f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80037f6:	460b      	mov	r3, r1
 80037f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80037fc:	185b      	adds	r3, r3, r1
 80037fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003802:	18d3      	adds	r3, r2, r3
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	705a      	strb	r2, [r3, #1]
		allRxMOs[MoNb].msg=*msg;
 800380a:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800380e:	f241 529c 	movw	r2, #5532	; 0x159c
 8003812:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003816:	460b      	mov	r3, r1
 8003818:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800381c:	185b      	adds	r3, r3, r1
 800381e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003822:	18d2      	adds	r2, r2, r3
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	f102 0404 	add.w	r4, r2, #4
 800382a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800382c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
/*---------------------------------------------*/

		TempMsgHandle.IDExten=STANDARDTYPE;
 8003830:	f04f 0300 	mov.w	r3, #0
 8003834:	743b      	strb	r3, [r7, #16]
		TempMsgHandle.IDMask=0x7FF;
 8003836:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800383a:	60fb      	str	r3, [r7, #12]
		TempMsgHandle.Identifier=msg->id;
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	60bb      	str	r3, [r7, #8]
		TempMsgHandle.MsgObjEN = CAN001_ENABLE;
 8003842:	f04f 0301 	mov.w	r3, #1
 8003846:	76fb      	strb	r3, [r7, #27]
		TempMsgHandle.MsgObjType=RECMSGOBJ;
 8003848:	f04f 0300 	mov.w	r3, #0
 800384c:	773b      	strb	r3, [r7, #28]
		TempMsgHandle.DataLength=8;
 800384e:	f04f 0308 	mov.w	r3, #8
 8003852:	74bb      	strb	r3, [r7, #18]

//		Status = CAN001_ConfigMsgObj(&CAN001_Handle0,&TempMsgHandle, MoNb);
//		if(Status != DAVEApp_SUCCESS) while(1);
}
 8003854:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8003858:	46bd      	mov	sp, r7
 800385a:	bd90      	pop	{r4, r7, pc}

0800385c <pclCANCheckOtherMOsSave>:

void pclCANCheckOtherMOsSave(uint8_t MoNb, pclCANMsg *msg){
 800385c:	b490      	push	{r4, r7}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	6039      	str	r1, [r7, #0]
 8003866:	71fb      	strb	r3, [r7, #7]
uint32_t i;
	for(i=0;i<pclCAN_MAX_MO_COUNT;i++){
 8003868:	f04f 0300 	mov.w	r3, #0
 800386c:	60fb      	str	r3, [r7, #12]
 800386e:	e037      	b.n	80038e0 <pclCANCheckOtherMOsSave+0x84>
		if (allRxMOs[i].msg.id == msg->id){
 8003870:	f241 529c 	movw	r2, #5532	; 0x159c
 8003874:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003878:	68f9      	ldr	r1, [r7, #12]
 800387a:	460b      	mov	r3, r1
 800387c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003880:	185b      	adds	r3, r3, r1
 8003882:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003886:	18d3      	adds	r3, r2, r3
 8003888:	f103 0304 	add.w	r3, r3, #4
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	429a      	cmp	r2, r3
 8003894:	d120      	bne.n	80038d8 <pclCANCheckOtherMOsSave+0x7c>
			allRxMOs[i].msg=*msg;
 8003896:	f241 529c 	movw	r2, #5532	; 0x159c
 800389a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800389e:	68f9      	ldr	r1, [r7, #12]
 80038a0:	460b      	mov	r3, r1
 80038a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80038a6:	185b      	adds	r3, r3, r1
 80038a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80038ac:	18d2      	adds	r2, r2, r3
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	f102 0404 	add.w	r4, r2, #4
 80038b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			allRxMOs[i].changed=1;
 80038ba:	f241 529c 	movw	r2, #5532	; 0x159c
 80038be:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80038c2:	68f9      	ldr	r1, [r7, #12]
 80038c4:	460b      	mov	r3, r1
 80038c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80038ca:	185b      	adds	r3, r3, r1
 80038cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80038d0:	18d3      	adds	r3, r2, r3
 80038d2:	f04f 0201 	mov.w	r2, #1
 80038d6:	705a      	strb	r2, [r3, #1]
//		if(Status != DAVEApp_SUCCESS) while(1);
}

void pclCANCheckOtherMOsSave(uint8_t MoNb, pclCANMsg *msg){
uint32_t i;
	for(i=0;i<pclCAN_MAX_MO_COUNT;i++){
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f103 0301 	add.w	r3, r3, #1
 80038de:	60fb      	str	r3, [r7, #12]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2b0e      	cmp	r3, #14
 80038e4:	d9c4      	bls.n	8003870 <pclCANCheckOtherMOsSave+0x14>
		if (allRxMOs[i].msg.id == msg->id){
			allRxMOs[i].msg=*msg;
			allRxMOs[i].changed=1;
		}
	}
}
 80038e6:	f107 0710 	add.w	r7, r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bc90      	pop	{r4, r7}
 80038ee:	4770      	bx	lr

080038f0 <pclCANCheckOtherMOsRecall>:

uint8_t pclCANCheckOtherMOsRecall(uint8_t MoNb, pclCANMsg *msg){
 80038f0:	b490      	push	{r4, r7}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	4603      	mov	r3, r0
 80038f8:	6039      	str	r1, [r7, #0]
 80038fa:	71fb      	strb	r3, [r7, #7]

	if(allRxMOs[MoNb].changed == 1){
 80038fc:	79f9      	ldrb	r1, [r7, #7]
 80038fe:	f241 529c 	movw	r2, #5532	; 0x159c
 8003902:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003906:	460b      	mov	r3, r1
 8003908:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800390c:	185b      	adds	r3, r3, r1
 800390e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003912:	18d3      	adds	r3, r2, r3
 8003914:	785b      	ldrb	r3, [r3, #1]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d124      	bne.n	8003964 <pclCANCheckOtherMOsRecall+0x74>
		*msg=allRxMOs[MoNb].msg;
 800391a:	79f9      	ldrb	r1, [r7, #7]
 800391c:	6838      	ldr	r0, [r7, #0]
 800391e:	f241 529c 	movw	r2, #5532	; 0x159c
 8003922:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003926:	460b      	mov	r3, r1
 8003928:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800392c:	185b      	adds	r3, r3, r1
 800392e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003932:	18d3      	adds	r3, r2, r3
 8003934:	4604      	mov	r4, r0
 8003936:	f103 0304 	add.w	r3, r3, #4
 800393a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800393c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		allRxMOs[MoNb].changed=0;
 8003940:	79f9      	ldrb	r1, [r7, #7]
 8003942:	f241 529c 	movw	r2, #5532	; 0x159c
 8003946:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800394a:	460b      	mov	r3, r1
 800394c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003950:	185b      	adds	r3, r3, r1
 8003952:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003956:	18d3      	adds	r3, r2, r3
 8003958:	f04f 0200 	mov.w	r2, #0
 800395c:	705a      	strb	r2, [r3, #1]
		return PCL_TRUE;
 800395e:	f04f 0301 	mov.w	r3, #1
 8003962:	e001      	b.n	8003968 <pclCANCheckOtherMOsRecall+0x78>
	}
	return PCL_FALSE;
 8003964:	f04f 0300 	mov.w	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	f107 0708 	add.w	r7, r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bc90      	pop	{r4, r7}
 8003972:	4770      	bx	lr

08003974 <pclCANCheckReception>:

uint8_t pclCANCheckReception(uint32_t channel, pclCANMsg *msg){
 8003974:	b580      	push	{r7, lr}
 8003976:	b08c      	sub	sp, #48	; 0x30
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
uint32_t ifNb = getCANInterfaceIdFromChannel(channel);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f7ff fe26 	bl	80035d0 <getCANInterfaceIdFromChannel>
 8003984:	62b8      	str	r0, [r7, #40]	; 0x28
uint8_t MoNb = (uint8_t) getCANMOIdFromChannel(channel);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f7ff fe30 	bl	80035ec <getCANMOIdFromChannel>
 800398c:	4603      	mov	r3, r0
 800398e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
uint8_t i;
uint32_t Status;
CAN001_MessageHandleType CanRecMsgObj;

 	 if (CAN001_GetMOFlagStatus(&CAN001_Handle0,MoNb,RECEIVE_PENDING)){
 8003992:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003996:	f240 00e0 	movw	r0, #224	; 0xe0
 800399a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800399e:	4619      	mov	r1, r3
 80039a0:	f04f 0201 	mov.w	r2, #1
 80039a4:	f003 fa30 	bl	8006e08 <CAN001_GetMOFlagStatus>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d05c      	beq.n	8003a68 <pclCANCheckReception+0xf4>
 		 // new message available
 		Status=CAN001_ReadMsgObj(&CAN001_Handle0,&CanRecMsgObj,MoNb);
 80039ae:	f107 0208 	add.w	r2, r7, #8
 80039b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039b6:	f240 00e0 	movw	r0, #224	; 0xe0
 80039ba:	f6c0 0001 	movt	r0, #2049	; 0x801
 80039be:	4611      	mov	r1, r2
 80039c0:	461a      	mov	r2, r3
 80039c2:	f003 f86f 	bl	8006aa4 <CAN001_ReadMsgObj>
 80039c6:	6238      	str	r0, [r7, #32]
 		if(Status != DAVEApp_SUCCESS) while(1);
 80039c8:	6a3b      	ldr	r3, [r7, #32]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d000      	beq.n	80039d0 <pclCANCheckReception+0x5c>
 80039ce:	e7fe      	b.n	80039ce <pclCANCheckReception+0x5a>
 		Status=CAN001_ClearMOFlagStatus(&CAN001_Handle0,MoNb,RECEIVE_PENDING);
 80039d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80039d4:	f240 00e0 	movw	r0, #224	; 0xe0
 80039d8:	f6c0 0001 	movt	r0, #2049	; 0x801
 80039dc:	4619      	mov	r1, r3
 80039de:	f04f 0201 	mov.w	r2, #1
 80039e2:	f003 fa8d 	bl	8006f00 <CAN001_ClearMOFlagStatus>
 80039e6:	6238      	str	r0, [r7, #32]
 		if(Status != DAVEApp_SUCCESS) while(1);
 80039e8:	6a3b      	ldr	r3, [r7, #32]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d000      	beq.n	80039f0 <pclCANCheckReception+0x7c>
 80039ee:	e7fe      	b.n	80039ee <pclCANCheckReception+0x7a>
 		msg->id = CanRecMsgObj.Identifier;
 80039f0:	68ba      	ldr	r2, [r7, #8]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	601a      	str	r2, [r3, #0]
 		msg->len = CanRecMsgObj.DataLength;
 80039f6:	7cba      	ldrb	r2, [r7, #18]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	711a      	strb	r2, [r3, #4]
 		for (i=0; i<msg->len;i++){
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003a04:	e011      	b.n	8003a2a <pclCANCheckReception+0xb6>
 			msg->data[i]=CanRecMsgObj.data[i];
 8003a06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a0a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8003a0e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8003a12:	188a      	adds	r2, r1, r2
 8003a14:	f812 2c1d 	ldrb.w	r2, [r2, #-29]
 8003a18:	6839      	ldr	r1, [r7, #0]
 8003a1a:	18cb      	adds	r3, r1, r3
 8003a1c:	715a      	strb	r2, [r3, #5]
 		if(Status != DAVEApp_SUCCESS) while(1);
 		Status=CAN001_ClearMOFlagStatus(&CAN001_Handle0,MoNb,RECEIVE_PENDING);
 		if(Status != DAVEApp_SUCCESS) while(1);
 		msg->id = CanRecMsgObj.Identifier;
 		msg->len = CanRecMsgObj.DataLength;
 		for (i=0; i<msg->len;i++){
 8003a1e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a22:	f103 0301 	add.w	r3, r3, #1
 8003a26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	791b      	ldrb	r3, [r3, #4]
 8003a2e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d3e7      	bcc.n	8003a06 <pclCANCheckReception+0x92>
 			msg->data[i]=CanRecMsgObj.data[i];
 		}
 		pclCANCheckOtherMOsSave(MoNb,msg);
 8003a36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	6839      	ldr	r1, [r7, #0]
 8003a3e:	f7ff ff0d 	bl	800385c <pclCANCheckOtherMOsSave>
 		allRxMOs[MoNb].changed=0;
 8003a42:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003a46:	f241 529c 	movw	r2, #5532	; 0x159c
 8003a4a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003a4e:	460b      	mov	r3, r1
 8003a50:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003a54:	185b      	adds	r3, r3, r1
 8003a56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003a5a:	18d3      	adds	r3, r2, r3
 8003a5c:	f04f 0200 	mov.w	r2, #0
 8003a60:	705a      	strb	r2, [r3, #1]
 		return PCL_TRUE;
 8003a62:	f04f 0301 	mov.w	r3, #1
 8003a66:	e006      	b.n	8003a76 <pclCANCheckReception+0x102>
 	 }
 	 return pclCANCheckOtherMOsRecall(MoNb,msg);
 8003a68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	6839      	ldr	r1, [r7, #0]
 8003a70:	f7ff ff3e 	bl	80038f0 <pclCANCheckOtherMOsRecall>
 8003a74:	4603      	mov	r3, r0
 	 //return PCL_FALSE;
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8003a80:	e7fe      	b.n	8003a80 <NMI_Handler>

08003a82 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8003a82:	e7fe      	b.n	8003a82 <HardFault_Handler>

08003a84 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8003a84:	e7fe      	b.n	8003a84 <MemManage_Handler>

08003a86 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8003a86:	e7fe      	b.n	8003a86 <BusFault_Handler>

08003a88 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8003a88:	e7fe      	b.n	8003a88 <UsageFault_Handler>

08003a8a <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8003a8a:	e7fe      	b.n	8003a8a <SVC_Handler>

08003a8c <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8003a8c:	e7fe      	b.n	8003a8c <DebugMon_Handler>

08003a8e <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8003a8e:	e7fe      	b.n	8003a8e <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8003a90:	e7fe      	b.n	8003a90 <PendSV_Handler+0x2>

08003a92 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8003a92:	e7fe      	b.n	8003a92 <SCU_0_IRQHandler>

08003a94 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8003a94:	e7fe      	b.n	8003a94 <ERU0_0_IRQHandler>

08003a96 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8003a96:	e7fe      	b.n	8003a96 <ERU0_1_IRQHandler>

08003a98 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8003a98:	e7fe      	b.n	8003a98 <ERU0_2_IRQHandler>

08003a9a <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8003a9a:	e7fe      	b.n	8003a9a <ERU0_3_IRQHandler>

08003a9c <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8003a9c:	e7fe      	b.n	8003a9c <ERU1_0_IRQHandler>

08003a9e <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8003a9e:	e7fe      	b.n	8003a9e <ERU1_1_IRQHandler>

08003aa0 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8003aa0:	e7fe      	b.n	8003aa0 <ERU1_2_IRQHandler>

08003aa2 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8003aa2:	e7fe      	b.n	8003aa2 <ERU1_3_IRQHandler>

08003aa4 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8003aa4:	e7fe      	b.n	8003aa4 <PMU0_0_IRQHandler>

08003aa6 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8003aa6:	e7fe      	b.n	8003aa6 <VADC0_C0_0_IRQHandler>

08003aa8 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8003aa8:	e7fe      	b.n	8003aa8 <VADC0_C0_1_IRQHandler>

08003aaa <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8003aaa:	e7fe      	b.n	8003aaa <VADC0_C0_2_IRQHandler>

08003aac <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8003aac:	e7fe      	b.n	8003aac <VADC0_C0_3_IRQHandler>

08003aae <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8003aae:	e7fe      	b.n	8003aae <VADC0_G0_0_IRQHandler>

08003ab0 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8003ab0:	e7fe      	b.n	8003ab0 <VADC0_G0_1_IRQHandler>

08003ab2 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8003ab2:	e7fe      	b.n	8003ab2 <VADC0_G0_2_IRQHandler>

08003ab4 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8003ab4:	e7fe      	b.n	8003ab4 <VADC0_G0_3_IRQHandler>

08003ab6 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8003ab6:	e7fe      	b.n	8003ab6 <VADC0_G1_0_IRQHandler>

08003ab8 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8003ab8:	e7fe      	b.n	8003ab8 <VADC0_G1_1_IRQHandler>

08003aba <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8003aba:	e7fe      	b.n	8003aba <VADC0_G1_2_IRQHandler>

08003abc <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8003abc:	e7fe      	b.n	8003abc <VADC0_G1_3_IRQHandler>

08003abe <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8003abe:	e7fe      	b.n	8003abe <VADC0_G2_0_IRQHandler>

08003ac0 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8003ac0:	e7fe      	b.n	8003ac0 <VADC0_G2_1_IRQHandler>

08003ac2 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8003ac2:	e7fe      	b.n	8003ac2 <VADC0_G2_2_IRQHandler>

08003ac4 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8003ac4:	e7fe      	b.n	8003ac4 <VADC0_G2_3_IRQHandler>

08003ac6 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8003ac6:	e7fe      	b.n	8003ac6 <VADC0_G3_0_IRQHandler>

08003ac8 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8003ac8:	e7fe      	b.n	8003ac8 <VADC0_G3_1_IRQHandler>

08003aca <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8003aca:	e7fe      	b.n	8003aca <VADC0_G3_2_IRQHandler>

08003acc <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8003acc:	e7fe      	b.n	8003acc <VADC0_G3_3_IRQHandler>

08003ace <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8003ace:	e7fe      	b.n	8003ace <DSD0_0_IRQHandler>

08003ad0 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8003ad0:	e7fe      	b.n	8003ad0 <DSD0_1_IRQHandler>

08003ad2 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8003ad2:	e7fe      	b.n	8003ad2 <DSD0_2_IRQHandler>

08003ad4 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8003ad4:	e7fe      	b.n	8003ad4 <DSD0_3_IRQHandler>

08003ad6 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8003ad6:	e7fe      	b.n	8003ad6 <DSD0_4_IRQHandler>

08003ad8 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8003ad8:	e7fe      	b.n	8003ad8 <DSD0_5_IRQHandler>

08003ada <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8003ada:	e7fe      	b.n	8003ada <DSD0_6_IRQHandler>

08003adc <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8003adc:	e7fe      	b.n	8003adc <DSD0_7_IRQHandler>

08003ade <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8003ade:	e7fe      	b.n	8003ade <DAC0_0_IRQHandler>

08003ae0 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8003ae0:	e7fe      	b.n	8003ae0 <DAC0_1_IRQHandler>

08003ae2 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8003ae2:	e7fe      	b.n	8003ae2 <CCU40_0_IRQHandler>

08003ae4 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8003ae4:	e7fe      	b.n	8003ae4 <CCU40_1_IRQHandler>

08003ae6 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8003ae6:	e7fe      	b.n	8003ae6 <CCU40_2_IRQHandler>

08003ae8 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8003ae8:	e7fe      	b.n	8003ae8 <CCU40_3_IRQHandler>

08003aea <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8003aea:	e7fe      	b.n	8003aea <CCU41_0_IRQHandler>

08003aec <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8003aec:	e7fe      	b.n	8003aec <CCU41_1_IRQHandler>

08003aee <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8003aee:	e7fe      	b.n	8003aee <CCU41_2_IRQHandler>

08003af0 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8003af0:	e7fe      	b.n	8003af0 <CCU41_3_IRQHandler>

08003af2 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8003af2:	e7fe      	b.n	8003af2 <CCU42_0_IRQHandler>

08003af4 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8003af4:	e7fe      	b.n	8003af4 <CCU42_1_IRQHandler>

08003af6 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8003af6:	e7fe      	b.n	8003af6 <CCU42_2_IRQHandler>

08003af8 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8003af8:	e7fe      	b.n	8003af8 <CCU42_3_IRQHandler>

08003afa <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8003afa:	e7fe      	b.n	8003afa <CCU43_0_IRQHandler>

08003afc <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8003afc:	e7fe      	b.n	8003afc <CCU43_1_IRQHandler>

08003afe <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8003afe:	e7fe      	b.n	8003afe <CCU43_2_IRQHandler>

08003b00 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8003b00:	e7fe      	b.n	8003b00 <CCU43_3_IRQHandler>

08003b02 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8003b02:	e7fe      	b.n	8003b02 <CCU80_0_IRQHandler>

08003b04 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8003b04:	e7fe      	b.n	8003b04 <CCU80_1_IRQHandler>

08003b06 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8003b06:	e7fe      	b.n	8003b06 <CCU80_2_IRQHandler>

08003b08 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8003b08:	e7fe      	b.n	8003b08 <CCU80_3_IRQHandler>

08003b0a <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8003b0a:	e7fe      	b.n	8003b0a <CCU81_0_IRQHandler>

08003b0c <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8003b0c:	e7fe      	b.n	8003b0c <CCU81_1_IRQHandler>

08003b0e <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8003b0e:	e7fe      	b.n	8003b0e <CCU81_2_IRQHandler>

08003b10 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8003b10:	e7fe      	b.n	8003b10 <CCU81_3_IRQHandler>

08003b12 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8003b12:	e7fe      	b.n	8003b12 <POSIF0_0_IRQHandler>

08003b14 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8003b14:	e7fe      	b.n	8003b14 <POSIF0_1_IRQHandler>

08003b16 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8003b16:	e7fe      	b.n	8003b16 <POSIF1_0_IRQHandler>

08003b18 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8003b18:	e7fe      	b.n	8003b18 <POSIF1_1_IRQHandler>

08003b1a <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8003b1a:	e7fe      	b.n	8003b1a <CAN0_0_IRQHandler>

08003b1c <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8003b1c:	e7fe      	b.n	8003b1c <CAN0_1_IRQHandler>

08003b1e <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8003b1e:	e7fe      	b.n	8003b1e <CAN0_2_IRQHandler>

08003b20 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8003b20:	e7fe      	b.n	8003b20 <CAN0_3_IRQHandler>

08003b22 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8003b22:	e7fe      	b.n	8003b22 <CAN0_4_IRQHandler>

08003b24 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8003b24:	e7fe      	b.n	8003b24 <CAN0_5_IRQHandler>

08003b26 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8003b26:	e7fe      	b.n	8003b26 <CAN0_6_IRQHandler>

08003b28 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8003b28:	e7fe      	b.n	8003b28 <CAN0_7_IRQHandler>

08003b2a <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8003b2a:	e7fe      	b.n	8003b2a <USIC0_0_IRQHandler>

08003b2c <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8003b2c:	e7fe      	b.n	8003b2c <USIC0_1_IRQHandler>

08003b2e <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8003b2e:	e7fe      	b.n	8003b2e <USIC0_2_IRQHandler>

08003b30 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8003b30:	e7fe      	b.n	8003b30 <USIC0_3_IRQHandler>

08003b32 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8003b32:	e7fe      	b.n	8003b32 <USIC0_4_IRQHandler>

08003b34 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8003b34:	e7fe      	b.n	8003b34 <USIC0_5_IRQHandler>

08003b36 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8003b36:	e7fe      	b.n	8003b36 <USIC1_0_IRQHandler>

08003b38 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8003b38:	e7fe      	b.n	8003b38 <USIC1_1_IRQHandler>

08003b3a <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8003b3a:	e7fe      	b.n	8003b3a <USIC1_2_IRQHandler>

08003b3c <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8003b3c:	e7fe      	b.n	8003b3c <USIC1_3_IRQHandler>

08003b3e <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8003b3e:	e7fe      	b.n	8003b3e <USIC1_4_IRQHandler>

08003b40 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8003b40:	e7fe      	b.n	8003b40 <USIC1_5_IRQHandler>

08003b42 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8003b42:	e7fe      	b.n	8003b42 <USIC2_0_IRQHandler>

08003b44 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8003b44:	e7fe      	b.n	8003b44 <USIC2_1_IRQHandler>

08003b46 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8003b46:	e7fe      	b.n	8003b46 <USIC2_2_IRQHandler>

08003b48 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8003b48:	e7fe      	b.n	8003b48 <USIC2_3_IRQHandler>

08003b4a <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8003b4a:	e7fe      	b.n	8003b4a <USIC2_4_IRQHandler>

08003b4c <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8003b4c:	e7fe      	b.n	8003b4c <USIC2_5_IRQHandler>

08003b4e <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8003b4e:	e7fe      	b.n	8003b4e <LEDTS0_0_IRQHandler>

08003b50 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8003b50:	e7fe      	b.n	8003b50 <FCE0_0_IRQHandler>

08003b52 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8003b52:	e7fe      	b.n	8003b52 <GPDMA0_0_IRQHandler>

08003b54 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8003b54:	e7fe      	b.n	8003b54 <SDMMC0_0_IRQHandler>

08003b56 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8003b56:	e7fe      	b.n	8003b56 <USB0_0_IRQHandler>

08003b58 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8003b58:	e7fe      	b.n	8003b58 <ETH0_0_IRQHandler>

08003b5a <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8003b5a:	e7fe      	b.n	8003b5a <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8003b5c:	f04f 0001 	mov.w	r0, #1
    BX LR
 8003b60:	4770      	bx	lr
	...

08003b64 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8003b6a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003b6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003b72:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8003b76:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003b7a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003b7e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003b82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8003b86:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003b8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003b8e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8003b92:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003b96:	6952      	ldr	r2, [r2, #20]
 8003b98:	f022 0208 	bic.w	r2, r2, #8
 8003b9c:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8003b9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ba2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ba6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003baa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003bae:	6852      	ldr	r2, [r2, #4]
 8003bb0:	f022 0201 	bic.w	r2, r2, #1
 8003bb4:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8003bb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bba:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003bbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bc2:	f103 0314 	add.w	r3, r3, #20
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f023 030f 	bic.w	r3, r3, #15
 8003bd0:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f043 0303 	orr.w	r3, r3, #3
 8003bd8:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8003bda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bde:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003be8:	f103 0314 	add.w	r3, r3, #20
 8003bec:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8003bee:	f000 f8ab 	bl	8003d48 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8003bf2:	f000 f805 	bl	8003c00 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8003bf6:	f107 0708 	add.w	r7, r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop

08003c00 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b085      	sub	sp, #20
 8003c04:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8003c06:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003c0a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c14:	f040 8089 	bne.w	8003d2a <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8003c18:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c1c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0304 	and.w	r3, r3, #4
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f000 8088 	beq.w	8003d3c <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8003c2c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8003c3a:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8003c3e:	f103 0301 	add.w	r3, r3, #1
 8003c42:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8003c44:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003c52:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8003c56:	f103 0301 	add.w	r3, r3, #1
 8003c5a:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8003c5c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003c6a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003c6e:	f103 0301 	add.w	r3, r3, #1
 8003c72:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8003c74:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d028      	beq.n	8003cd8 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8003c86:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8003c8a:	f2c0 136e 	movt	r3, #366	; 0x16e
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	fb02 f303 	mul.w	r3, r2, r3
 8003c9a:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ca4:	f240 6308 	movw	r3, #1544	; 0x608
 8003ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cac:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8003cae:	f240 6308 	movw	r3, #1544	; 0x608
 8003cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003cbc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	f103 0301 	add.w	r3, r3, #1
 8003cc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ccc:	f240 6308 	movw	r3, #1544	; 0x608
 8003cd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	e031      	b.n	8003d3c <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8003cd8:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8003cdc:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8003ce0:	68fa      	ldr	r2, [r7, #12]
 8003ce2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	fb02 f303 	mul.w	r3, r2, r3
 8003cec:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cf6:	f240 6308 	movw	r3, #1544	; 0x608
 8003cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cfe:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8003d00:	f240 6308 	movw	r3, #1544	; 0x608
 8003d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003d0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	f103 0301 	add.w	r3, r3, #1
 8003d1a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d1e:	f240 6308 	movw	r3, #1544	; 0x608
 8003d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d26:	601a      	str	r2, [r3, #0]
 8003d28:	e008      	b.n	8003d3c <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8003d2a:	f240 6308 	movw	r3, #1544	; 0x608
 8003d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d32:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8003d36:	f2c0 126e 	movt	r2, #366	; 0x16e
 8003d3a:	601a      	str	r2, [r3, #0]
}


}
 8003d3c:	f107 0714 	add.w	r7, r7, #20
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop

08003d48 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8003d4e:	f002 fab3 	bl	80062b8 <AllowPLLInitByStartup>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f000 8255 	beq.w	8004204 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8003d5a:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d5e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d62:	685a      	ldr	r2, [r3, #4]
 8003d64:	f04f 0302 	mov.w	r3, #2
 8003d68:	f2c0 0301 	movt	r3, #1
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00d      	beq.n	8003d8e <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8003d72:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d76:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d7a:	f244 7210 	movw	r2, #18192	; 0x4710
 8003d7e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003d82:	6852      	ldr	r2, [r2, #4]
 8003d84:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003d88:	f022 0202 	bic.w	r2, r2, #2
 8003d8c:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8003d8e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003d92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d072      	beq.n	8003e86 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8003da0:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003da4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003da8:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003dac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003db0:	6852      	ldr	r2, [r2, #4]
 8003db2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003db6:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8003db8:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003dbc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003dc0:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003dc4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003dc8:	6852      	ldr	r2, [r2, #4]
 8003dca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003dce:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8003dd0:	f244 7310 	movw	r3, #18192	; 0x4710
 8003dd4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003dd8:	f244 7210 	movw	r2, #18192	; 0x4710
 8003ddc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003de0:	68d2      	ldr	r2, [r2, #12]
 8003de2:	f022 0201 	bic.w	r2, r2, #1
 8003de6:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8003de8:	f244 7310 	movw	r3, #18192	; 0x4710
 8003dec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003df0:	f244 7210 	movw	r2, #18192	; 0x4710
 8003df4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003df8:	6852      	ldr	r2, [r2, #4]
 8003dfa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003dfe:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8003e00:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e04:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e08:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8003e0c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8003e10:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8003e12:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e16:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e1a:	f04f 0200 	mov.w	r2, #0
 8003e1e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e20:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e24:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e28:	f04f 0205 	mov.w	r2, #5
 8003e2c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8003e2e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003e3c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003e40:	d008      	beq.n	8003e54 <SystemClockSetup+0x10c>
 8003e42:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e46:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e4a:	689a      	ldr	r2, [r3, #8]
 8003e4c:	f240 13f3 	movw	r3, #499	; 0x1f3
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d8ec      	bhi.n	8003e2e <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8003e54:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e58:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e5c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8003e60:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003e64:	6812      	ldr	r2, [r2, #0]
 8003e66:	f022 0201 	bic.w	r2, r2, #1
 8003e6a:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8003e6c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003e7a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003e7e:	d002      	beq.n	8003e86 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8003e80:	f04f 0300 	mov.w	r3, #0
 8003e84:	e1c0      	b.n	8004208 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8003e86:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0304 	and.w	r3, r3, #4
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	f040 81b5 	bne.w	8004204 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8003e9a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003e9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00b      	beq.n	8003ec4 <SystemClockSetup+0x17c>
 8003eac:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003eb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003eb4:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003eb8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ebc:	68d2      	ldr	r2, [r2, #12]
 8003ebe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003ec2:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8003ec4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ec8:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8003ecc:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	f649 7381 	movw	r3, #40833	; 0x9f81
 8003ed4:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8003ed8:	fba3 1302 	umull	r1, r3, r3, r2
 8003edc:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8003ee0:	f103 33ff 	add.w	r3, r3, #4294967295
 8003ee4:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003ee6:	f244 7310 	movw	r3, #18192	; 0x4710
 8003eea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003eee:	f244 7210 	movw	r2, #18192	; 0x4710
 8003ef2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ef6:	6852      	ldr	r2, [r2, #4]
 8003ef8:	f042 0201 	orr.w	r2, r2, #1
 8003efc:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8003efe:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f02:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f06:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f0a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f0e:	6852      	ldr	r2, [r2, #4]
 8003f10:	f042 0210 	orr.w	r2, r2, #16
 8003f14:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8003f16:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f1a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8003f24:	f644 7301 	movw	r3, #20225	; 0x4f01
 8003f28:	f2c0 1300 	movt	r3, #256	; 0x100
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003f30:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f38:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f3c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f40:	6852      	ldr	r2, [r2, #4]
 8003f42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f46:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8003f48:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f50:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f54:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f58:	6852      	ldr	r2, [r2, #4]
 8003f5a:	f022 0210 	bic.w	r2, r2, #16
 8003f5e:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8003f60:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f68:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f6c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f70:	6852      	ldr	r2, [r2, #4]
 8003f72:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003f76:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8003f78:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003f7c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003f80:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8003f84:	f2c0 024c 	movt	r2, #76	; 0x4c
 8003f88:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8003f8a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003f8e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003f92:	f04f 0200 	mov.w	r2, #0
 8003f96:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f98:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003f9c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003fa0:	f04f 0205 	mov.w	r2, #5
 8003fa4:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8003fa6:	bf00      	nop
 8003fa8:	f244 7310 	movw	r3, #18192	; 0x4710
 8003fac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d108      	bne.n	8003fcc <SystemClockSetup+0x284>
 8003fba:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003fbe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	f240 13f3 	movw	r3, #499	; 0x1f3
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d8ed      	bhi.n	8003fa8 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8003fcc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003fd0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003fd4:	f24e 0210 	movw	r2, #57360	; 0xe010
 8003fd8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003fdc:	6812      	ldr	r2, [r2, #0]
 8003fde:	f022 0201 	bic.w	r2, r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8003fe4:	f244 7310 	movw	r3, #18192	; 0x4710
 8003fe8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0304 	and.w	r3, r3, #4
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d04e      	beq.n	8004094 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003ff6:	f244 7310 	movw	r3, #18192	; 0x4710
 8003ffa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ffe:	f244 7210 	movw	r2, #18192	; 0x4710
 8004002:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004006:	6852      	ldr	r2, [r2, #4]
 8004008:	f022 0201 	bic.w	r2, r2, #1
 800400c:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 800400e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004012:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004016:	f04f 0200 	mov.w	r2, #0
 800401a:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 800401c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004020:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004024:	f04f 0200 	mov.w	r2, #0
 8004028:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 800402a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800402e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004032:	f04f 0200 	mov.w	r2, #0
 8004036:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8004038:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800403c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004040:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8004044:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004048:	68d2      	ldr	r2, [r2, #12]
 800404a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800404e:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004050:	f244 7310 	movw	r3, #18192	; 0x4710
 8004054:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004058:	f244 7210 	movw	r2, #18192	; 0x4710
 800405c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004060:	6852      	ldr	r2, [r2, #4]
 8004062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004066:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8004068:	f24e 0310 	movw	r3, #57360	; 0xe010
 800406c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004070:	f240 5245 	movw	r2, #1349	; 0x545
 8004074:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004076:	f24e 0310 	movw	r3, #57360	; 0xe010
 800407a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800407e:	f04f 0200 	mov.w	r2, #0
 8004082:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004084:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004088:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800408c:	f04f 0205 	mov.w	r2, #5
 8004090:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8004092:	e002      	b.n	800409a <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8004094:	f04f 0300 	mov.w	r3, #0
 8004098:	e0b6      	b.n	8004208 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800409a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800409e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	2b63      	cmp	r3, #99	; 0x63
 80040a6:	d8f8      	bhi.n	800409a <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80040a8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80040ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80040b0:	f24e 0210 	movw	r2, #57360	; 0xe010
 80040b4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80040b8:	6812      	ldr	r2, [r2, #0]
 80040ba:	f022 0201 	bic.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80040c0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80040c4:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80040c8:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80040d0:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80040d4:	f2c0 131e 	movt	r3, #286	; 0x11e
 80040d8:	fba3 1302 	umull	r1, r3, r3, r2
 80040dc:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80040e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80040e4:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80040e6:	f244 7210 	movw	r2, #18192	; 0x4710
 80040ea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80040f4:	f644 7301 	movw	r3, #20225	; 0x4f01
 80040f8:	f2c0 1300 	movt	r3, #256	; 0x100
 80040fc:	430b      	orrs	r3, r1
 80040fe:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8004100:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004104:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004108:	f640 421b 	movw	r2, #3099	; 0xc1b
 800410c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800410e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004112:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004116:	f04f 0200 	mov.w	r2, #0
 800411a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800411c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004120:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004124:	f04f 0205 	mov.w	r2, #5
 8004128:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800412a:	bf00      	nop
 800412c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004130:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2b63      	cmp	r3, #99	; 0x63
 8004138:	d8f8      	bhi.n	800412c <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800413a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800413e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004142:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004146:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800414a:	6812      	ldr	r2, [r2, #0]
 800414c:	f022 0201 	bic.w	r2, r2, #1
 8004150:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8004152:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004156:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800415a:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8004162:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8004166:	f2c0 03be 	movt	r3, #190	; 0xbe
 800416a:	fba3 1302 	umull	r1, r3, r3, r2
 800416e:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004172:	f103 33ff 	add.w	r3, r3, #4294967295
 8004176:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004178:	f244 7210 	movw	r2, #18192	; 0x4710
 800417c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004186:	f644 7301 	movw	r3, #20225	; 0x4f01
 800418a:	f2c0 1300 	movt	r3, #256	; 0x100
 800418e:	430b      	orrs	r3, r1
 8004190:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8004192:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004196:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800419a:	f241 3223 	movw	r2, #4899	; 0x1323
 800419e:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80041a0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80041a4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041ae:	f24e 0310 	movw	r3, #57360	; 0xe010
 80041b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80041b6:	f04f 0205 	mov.w	r2, #5
 80041ba:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80041bc:	bf00      	nop
 80041be:	f24e 0310 	movw	r3, #57360	; 0xe010
 80041c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	2b63      	cmp	r3, #99	; 0x63
 80041ca:	d8f8      	bhi.n	80041be <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80041cc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80041d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80041d4:	f24e 0210 	movw	r2, #57360	; 0xe010
 80041d8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80041dc:	6812      	ldr	r2, [r2, #0]
 80041de:	f022 0201 	bic.w	r2, r2, #1
 80041e2:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80041e4:	f244 7310 	movw	r3, #18192	; 0x4710
 80041e8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041ec:	f644 7201 	movw	r2, #20225	; 0x4f01
 80041f0:	f2c0 1203 	movt	r2, #259	; 0x103
 80041f4:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 80041f6:	f244 1360 	movw	r3, #16736	; 0x4160
 80041fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041fe:	f04f 0205 	mov.w	r2, #5
 8004202:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8004204:	f04f 0301 	mov.w	r3, #1

}
 8004208:	4618      	mov	r0, r3
 800420a:	f107 0708 	add.w	r7, r7, #8
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop

08004214 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8004214:	b480      	push	{r7}
 8004216:	b085      	sub	sp, #20
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8004220:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004224:	4618      	mov	r0, r3
 8004226:	f107 0714 	add.w	r7, r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	bc80      	pop	{r7}
 800422e:	4770      	bx	lr

08004230 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 800423c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004240:	4618      	mov	r0, r3
 8004242:	f107 0714 	add.w	r7, r7, #20
 8004246:	46bd      	mov	sp, r7
 8004248:	bc80      	pop	{r7}
 800424a:	4770      	bx	lr

0800424c <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8004258:	f04f 0300 	mov.w	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	f107 0714 	add.w	r7, r7, #20
 8004262:	46bd      	mov	sp, r7
 8004264:	bc80      	pop	{r7}
 8004266:	4770      	bx	lr

08004268 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8004268:	b480      	push	{r7}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	607a      	str	r2, [r7, #4]
 return -1;
 8004274:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004278:	4618      	mov	r0, r3
 800427a:	f107 0714 	add.w	r7, r7, #20
 800427e:	46bd      	mov	sp, r7
 8004280:	bc80      	pop	{r7}
 8004282:	4770      	bx	lr

08004284 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8004284:	b480      	push	{r7}
 8004286:	af00      	add	r7, sp, #0
 return -1;
 8004288:	f04f 33ff 	mov.w	r3, #4294967295
}
 800428c:	4618      	mov	r0, r3
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr

08004294 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d002      	beq.n	80042aa <_fstat+0x16>
  return -1;
 80042a4:	f04f 33ff 	mov.w	r3, #4294967295
 80042a8:	e001      	b.n	80042ae <_fstat+0x1a>
 else
  return -2;
 80042aa:	f06f 0301 	mvn.w	r3, #1
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	f107 070c 	add.w	r7, r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bc80      	pop	{r7}
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop

080042bc <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
 if (old == new)
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d102      	bne.n	80042d4 <_link+0x18>
  return -1;
 80042ce:	f04f 33ff 	mov.w	r3, #4294967295
 80042d2:	e001      	b.n	80042d8 <_link+0x1c>
 else
  return -2;
 80042d4:	f06f 0301 	mvn.w	r3, #1
}
 80042d8:	4618      	mov	r0, r3
 80042da:	f107 070c 	add.w	r7, r7, #12
 80042de:	46bd      	mov	sp, r7
 80042e0:	bc80      	pop	{r7}
 80042e2:	4770      	bx	lr

080042e4 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 return -1;
 80042ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	f107 070c 	add.w	r7, r7, #12
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bc80      	pop	{r7}
 80042fa:	4770      	bx	lr

080042fc <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b087      	sub	sp, #28
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8004304:	f24e 5328 	movw	r3, #58664	; 0xe528
 8004308:	f2c0 0300 	movt	r3, #0
 800430c:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 800430e:	f241 5330 	movw	r3, #5424	; 0x1530
 8004312:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d114      	bne.n	8004346 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 800431c:	f241 5330 	movw	r3, #5424	; 0x1530
 8004320:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004324:	f641 22d8 	movw	r2, #6872	; 0x1ad8
 8004328:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800432c:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 800432e:	f241 5330 	movw	r3, #5424	; 0x1530
 8004332:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	18d2      	adds	r2, r2, r3
 800433c:	f241 5334 	movw	r3, #5428	; 0x1534
 8004340:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004344:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8004346:	f241 5330 	movw	r3, #5424	; 0x1530
 800434a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8004352:	f241 5330 	movw	r3, #5424	; 0x1530
 8004356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	461a      	mov	r2, r3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	18d3      	adds	r3, r2, r3
 8004362:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8004366:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800436a:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 800436c:	f241 5334 	movw	r3, #5428	; 0x1534
 8004370:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	429a      	cmp	r2, r3
 800437a:	d302      	bcc.n	8004382 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 800437c:	f04f 0300 	mov.w	r3, #0
 8004380:	e006      	b.n	8004390 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8004382:	f241 5330 	movw	r3, #5424	; 0x1530
 8004386:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 800438e:	693b      	ldr	r3, [r7, #16]
 }
}
 8004390:	4618      	mov	r0, r3
 8004392:	f107 071c 	add.w	r7, r7, #28
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr

0800439c <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 return -1;
 80043a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	f107 070c 	add.w	r7, r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bc80      	pop	{r7}
 80043b2:	4770      	bx	lr

080043b4 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 return -1;
 80043bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	f107 070c 	add.w	r7, r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bc80      	pop	{r7}
 80043ca:	4770      	bx	lr

080043cc <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 80043d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043da:	4618      	mov	r0, r3
 80043dc:	f107 070c 	add.w	r7, r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bc80      	pop	{r7}
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop

080043e8 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 80043e8:	b480      	push	{r7}
 80043ea:	af00      	add	r7, sp, #0
 return -1;
 80043ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bc80      	pop	{r7}
 80043f6:	4770      	bx	lr

080043f8 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
 return -1;
 80043fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004400:	4618      	mov	r0, r3
 8004402:	46bd      	mov	sp, r7
 8004404:	bc80      	pop	{r7}
 8004406:	4770      	bx	lr

08004408 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8004410:	e7fe      	b.n	8004410 <_exit+0x8>
 8004412:	bf00      	nop

08004414 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8004414:	b480      	push	{r7}
 8004416:	af00      	add	r7, sp, #0
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop

08004420 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8004428:	f04f 33ff 	mov.w	r3, #4294967295
}
 800442c:	4618      	mov	r0, r3
 800442e:	f107 070c 	add.w	r7, r7, #12
 8004432:	46bd      	mov	sp, r7
 8004434:	bc80      	pop	{r7}
 8004436:	4770      	bx	lr

08004438 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444a:	f023 0202 	bic.w	r2, r3, #2
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f043 0203 	orr.w	r2, r3, #3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	691a      	ldr	r2, [r3, #16]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004472:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8004476:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800447a:	431a      	orrs	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800448a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800448e:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004496:	ea4f 2383 	mov.w	r3, r3, lsl #10
 800449a:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 800449e:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a4:	ea4f 4003 	mov.w	r0, r3, lsl #16
 80044a8:	f04f 0300 	mov.w	r3, #0
 80044ac:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80044b0:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 80044b2:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80044b4:	431a      	orrs	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044be:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	8b9b      	ldrh	r3, [r3, #28]
 80044ce:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80044d2:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	8b9b      	ldrh	r3, [r3, #28]
 80044da:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80044de:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 80044e2:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80044e4:	431a      	orrs	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ee:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	7d5b      	ldrb	r3, [r3, #21]
 80044fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004502:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800450a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800450e:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8004512:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8004514:	4313      	orrs	r3, r2
 8004516:	f043 0201 	orr.w	r2, r3, #1
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004524:	2b00      	cmp	r3, #0
 8004526:	d005      	beq.n	8004534 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800452c:	f043 0220 	orr.w	r2, r3, #32
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800453a:	2b00      	cmp	r3, #0
 800453c:	d005      	beq.n	800454a <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004542:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004550:	2b00      	cmp	r3, #0
 8004552:	d005      	beq.n	8004560 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004558:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	7f9b      	ldrb	r3, [r3, #30]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00e      	beq.n	8004586 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004574:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8004578:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 800457c:	431a      	orrs	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8004584:	e005      	b.n	8004592 <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800458a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	7fdb      	ldrb	r3, [r3, #31]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00f      	beq.n	80045ba <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045a6:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 80045aa:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80045ae:	4313      	orrs	r3, r2
 80045b0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	7d9b      	ldrb	r3, [r3, #22]
 80045c2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80045c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80045ca:	4313      	orrs	r3, r2
 80045cc:	f043 0202 	orr.w	r2, r3, #2
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 80045d4:	f107 0714 	add.w	r7, r7, #20
 80045d8:	46bd      	mov	sp, r7
 80045da:	bc80      	pop	{r7}
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop

080045e0 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b085      	sub	sp, #20
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6852      	ldr	r2, [r2, #4]
 80045f0:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80045f6:	f04f 0001 	mov.w	r0, #1
 80045fa:	fa00 f202 	lsl.w	r2, r0, r2
 80045fe:	430a      	orrs	r2, r1
 8004600:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	7a1b      	ldrb	r3, [r3, #8]
 8004606:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2b03      	cmp	r3, #3
 800460c:	d810      	bhi.n	8004630 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	6852      	ldr	r2, [r2, #4]
 8004616:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800461e:	f102 0203 	add.w	r2, r2, #3
 8004622:	f04f 0018 	mov.w	r0, #24
 8004626:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800462a:	430a      	orrs	r2, r1
 800462c:	611a      	str	r2, [r3, #16]
 800462e:	e04f      	b.n	80046d0 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2b03      	cmp	r3, #3
 8004634:	d917      	bls.n	8004666 <UART001_lConfigTXPin+0x86>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2b07      	cmp	r3, #7
 800463a:	d814      	bhi.n	8004666 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f1a3 0304 	sub.w	r3, r3, #4
 8004642:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	6852      	ldr	r2, [r2, #4]
 800464c:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8004654:	f102 0203 	add.w	r2, r2, #3
 8004658:	f04f 0018 	mov.w	r0, #24
 800465c:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8004660:	430a      	orrs	r2, r1
 8004662:	615a      	str	r2, [r3, #20]
 8004664:	e034      	b.n	80046d0 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2b07      	cmp	r3, #7
 800466a:	d917      	bls.n	800469c <UART001_lConfigTXPin+0xbc>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2b0b      	cmp	r3, #11
 8004670:	d814      	bhi.n	800469c <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f1a3 0308 	sub.w	r3, r3, #8
 8004678:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	6852      	ldr	r2, [r2, #4]
 8004682:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800468a:	f102 0203 	add.w	r2, r2, #3
 800468e:	f04f 0018 	mov.w	r0, #24
 8004692:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8004696:	430a      	orrs	r2, r1
 8004698:	619a      	str	r2, [r3, #24]
 800469a:	e019      	b.n	80046d0 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2b0b      	cmp	r3, #11
 80046a0:	d916      	bls.n	80046d0 <UART001_lConfigTXPin+0xf0>
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b0f      	cmp	r3, #15
 80046a6:	d813      	bhi.n	80046d0 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f1a3 030c 	sub.w	r3, r3, #12
 80046ae:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	6852      	ldr	r2, [r2, #4]
 80046b8:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80046c0:	f102 0203 	add.w	r2, r2, #3
 80046c4:	f04f 0018 	mov.w	r0, #24
 80046c8:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80046cc:	430a      	orrs	r2, r1
 80046ce:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 80046d0:	f107 0714 	add.w	r7, r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop

080046dc <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 80046e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80046e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80046ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046f0:	d506      	bpl.n	8004700 <UART001_labsRealType+0x24>
		return_value = -Number;
 80046f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80046f6:	eef1 7a67 	vneg.f32	s15, s15
 80046fa:	edc7 7a03 	vstr	s15, [r7, #12]
 80046fe:	e001      	b.n	8004704 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8004704:	68fb      	ldr	r3, [r7, #12]
}
 8004706:	4618      	mov	r0, r3
 8004708:	f107 0714 	add.w	r7, r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	bc80      	pop	{r7}
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop

08004714 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	ed2d 8b02 	vpush	{d8}
 800471a:	b0ae      	sub	sp, #184	; 0xb8
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8004724:	f04f 0300 	mov.w	r3, #0
 8004728:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 800472c:	f04f 0300 	mov.w	r3, #0
 8004730:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 800473a:	f04f 0300 	mov.w	r3, #0
 800473e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 8004742:	f04f 0300 	mov.w	r3, #0
 8004746:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 800474a:	f04f 0300 	mov.w	r3, #0
 800474e:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 8004750:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8004754:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8004758:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800475c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004760:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004764:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004768:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800476c:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 8004770:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8004774:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8004778:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800477c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004780:	dd12      	ble.n	80047a8 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 8004782:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004786:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 800478a:	f04f 0301 	mov.w	r3, #1
 800478e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 8004792:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004796:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8004798:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800479c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 80047a0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80047a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80047a6:	e007      	b.n	80047b8 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 80047a8:	f04f 0300 	mov.w	r3, #0
 80047ac:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 80047b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 80047b8:	f04f 0300 	mov.w	r3, #0
 80047bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 80047c0:	f04f 0300 	mov.w	r3, #0
 80047c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 80047c8:	f04f 0300 	mov.w	r3, #0
 80047cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 80047d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047d4:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 80047d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80047da:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 80047dc:	f04f 0301 	mov.w	r3, #1
 80047e0:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 80047e2:	f04f 0300 	mov.w	r3, #0
 80047e6:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 80047e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047ec:	f103 0301 	add.w	r3, r3, #1
 80047f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 80047f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047f8:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 80047fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80047fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8004802:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004806:	f003 0303 	and.w	r3, r3, #3
 800480a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 800480e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004812:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004816:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800481a:	18cb      	adds	r3, r1, r3
 800481c:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8004820:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004824:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004828:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800482c:	18cb      	adds	r3, r1, r3
 800482e:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 8004832:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004836:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800483a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800483e:	18d3      	adds	r3, r2, r3
 8004840:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8004844:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004848:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800484c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004850:	18cb      	adds	r3, r1, r3
 8004852:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8004856:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800485a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800485e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004862:	18d3      	adds	r3, r2, r3
 8004864:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8004868:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800486c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004870:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004874:	18cb      	adds	r3, r1, r3
 8004876:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800487a:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 800487e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004882:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004886:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800488a:	18cb      	adds	r3, r1, r3
 800488c:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 8004890:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004894:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004898:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800489c:	18d3      	adds	r3, r2, r3
 800489e:	f853 2c68 	ldr.w	r2, [r3, #-104]
 80048a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80048aa:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80048ae:	18cb      	adds	r3, r1, r3
 80048b0:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80048b4:	fbb2 f1f3 	udiv	r1, r2, r3
 80048b8:	fb03 f301 	mul.w	r3, r3, r1
 80048bc:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 80048be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80048c6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80048ca:	18cb      	adds	r3, r1, r3
 80048cc:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 80048d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d105      	bne.n	80048e4 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 80048dc:	f04f 0301 	mov.w	r3, #1
 80048e0:	627b      	str	r3, [r7, #36]	; 0x24
 80048e2:	e04b      	b.n	800497c <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 80048e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80048ec:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80048f0:	18d3      	adds	r3, r2, r3
 80048f2:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80048f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80048fe:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004902:	18cb      	adds	r3, r1, r3
 8004904:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004908:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 800490c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800490e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004912:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004916:	18cb      	adds	r3, r1, r3
 8004918:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 800491c:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 800491e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004922:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004926:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800492a:	18cb      	adds	r3, r1, r3
 800492c:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8004930:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004934:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004938:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800493c:	18d3      	adds	r3, r2, r3
 800493e:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8004942:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004946:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800494a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800494e:	18cb      	adds	r3, r1, r3
 8004950:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004954:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8004958:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800495a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800495e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004962:	18cb      	adds	r3, r1, r3
 8004964:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8004968:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 800496a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800496e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004972:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004976:	18cb      	adds	r3, r1, r3
 8004978:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 800497c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004980:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004984:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004988:	18d3      	adds	r3, r2, r3
 800498a:	f853 2c98 	ldr.w	r2, [r3, #-152]
 800498e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004992:	429a      	cmp	r2, r3
 8004994:	f240 80df 	bls.w	8004b56 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8004998:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800499c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80049a0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80049a4:	18cb      	adds	r3, r1, r3
 80049a6:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80049aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 80049ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80049b6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80049ba:	18d3      	adds	r3, r2, r3
 80049bc:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80049c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 80049c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80049ca:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80049ce:	18cb      	adds	r3, r1, r3
 80049d0:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80049d4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80049d8:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 80049da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80049e2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80049e6:	18cb      	adds	r3, r1, r3
 80049e8:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 80049ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f0:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 80049f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80049f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80049fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80049fe:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004a02:	18d3      	adds	r3, r2, r3
 8004a04:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004a08:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004a0a:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 8004a0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a12:	f1a3 0302 	sub.w	r3, r3, #2
 8004a16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004a1a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004a1e:	18cb      	adds	r3, r1, r3
 8004a20:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8004a24:	18d3      	adds	r3, r2, r3
 8004a26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8004a2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a2e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004a36:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004a3a:	18d3      	adds	r3, r2, r3
 8004a3c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004a40:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004a42:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 8004a46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a48:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004a4c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004a50:	18cb      	adds	r3, r1, r3
 8004a52:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8004a56:	18d3      	adds	r3, r2, r3
 8004a58:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 8004a5c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d013      	beq.n	8004a8c <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 8004a64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a68:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 8004a6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 8004a72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 8004a78:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a7c:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 8004a7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004a82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 8004a86:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 8004a8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d003      	beq.n	8004a9c <UART001_lConfigureBaudRate+0x388>
 8004a94:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d108      	bne.n	8004aae <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8004a9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8004aa4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004aa8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004aac:	e04e      	b.n	8004b4c <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 8004aae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <UART001_lConfigureBaudRate+0x3aa>
 8004ab6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d108      	bne.n	8004ad0 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8004abe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8004ac6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004aca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ace:	e03d      	b.n	8004b4c <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8004ad0:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004ad4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ad8:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8004adc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ae0:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8004ae4:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8004ae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aec:	ee17 0a90 	vmov	r0, s15
 8004af0:	f7ff fdf4 	bl	80046dc <UART001_labsRealType>
 8004af4:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8004af8:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004afc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b00:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8004b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b08:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8004b0c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8004b10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b14:	ee17 0a90 	vmov	r0, s15
 8004b18:	f7ff fde0 	bl	80046dc <UART001_labsRealType>
 8004b1c:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8004b20:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b28:	dd08      	ble.n	8004b3c <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8004b2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b2e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8004b32:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004b36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b3a:	e007      	b.n	8004b4c <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 8004b3c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 8004b44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8004b4c:	f04f 0305 	mov.w	r3, #5
 8004b50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004b54:	e032      	b.n	8004bbc <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8004b56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b5e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004b62:	18d3      	adds	r3, r2, r3
 8004b64:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d127      	bne.n	8004bbc <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8004b6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b70:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b74:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004b78:	18cb      	adds	r3, r1, r3
 8004b7a:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004b7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 8004b82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b86:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b8a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004b8e:	18d3      	adds	r3, r2, r3
 8004b90:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004b94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8004b98:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d009      	beq.n	8004bb4 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8004ba0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004ba4:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8004ba6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004baa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8004bae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8004bb4:	f04f 0305 	mov.w	r3, #5
 8004bb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8004bbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bc0:	2b05      	cmp	r3, #5
 8004bc2:	f47f ae11 	bne.w	80047e8 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8004bc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004bca:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d903      	bls.n	8004bda <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8004bd2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8004bd6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004be0:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8004be2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004be6:	f103 32ff 	add.w	r2, r3, #4294967295
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	601a      	str	r2, [r3, #0]
}
 8004bee:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	ecbd 8b02 	vpop	{d8}
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop

08004bfc <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
   #if ((__TARGET_DEVICE__ == XMC45) || \
	    (__TARGET_DEVICE__ == XMC44) || \
	    (__TARGET_DEVICE__ == XMC42))
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
 8004c02:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004c06:	f000 ff2f 	bl	8005a68 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8004c0a:	f04f 0300 	mov.w	r3, #0
 8004c0e:	607b      	str	r3, [r7, #4]
 8004c10:	e021      	b.n	8004c56 <UART001_Init+0x5a>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8004c12:	f240 630c 	movw	r3, #1548	; 0x60c
 8004c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c20:	7d1b      	ldrb	r3, [r3, #20]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d109      	bne.n	8004c3a <UART001_Init+0x3e>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8004c26:	f240 630c 	movw	r3, #1548	; 0x60c
 8004c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7ff fcd3 	bl	80045e0 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8004c3a:	f240 630c 	movw	r3, #1548	; 0x60c
 8004c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7ff fbf5 	bl	8004438 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f103 0301 	add.w	r3, r3, #1
 8004c54:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d0da      	beq.n	8004c12 <UART001_Init+0x16>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8004c5c:	f107 0708 	add.w	r7, r7, #8
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8004c6c:	f107 070c 	add.w	r7, r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bc80      	pop	{r7}
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop

08004c78 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b08a      	sub	sp, #40	; 0x28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	71fa      	strb	r2, [r7, #7]
 8004c84:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8004c86:	f04f 0300 	mov.w	r3, #0
 8004c8a:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8004c8c:	f04f 0300 	mov.w	r3, #0
 8004c90:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8004c98:	f04f 0305 	mov.w	r3, #5
 8004c9c:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8004c9e:	6a3b      	ldr	r3, [r7, #32]
 8004ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8004ca2:	f003 0301 	and.w	r3, r3, #1
 8004ca6:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8004ca8:	6a3b      	ldr	r3, [r7, #32]
 8004caa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cac:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8004cb0:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8004cb4:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8004cb6:	69fa      	ldr	r2, [r7, #28]
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	4013      	ands	r3, r2
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d15b      	bne.n	8004d78 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8004cc0:	6a3b      	ldr	r3, [r7, #32]
 8004cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc4:	f023 0202 	bic.w	r2, r3, #2
 8004cc8:	6a3b      	ldr	r3, [r7, #32]
 8004cca:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8004ccc:	f107 0214 	add.w	r2, r7, #20
 8004cd0:	f107 0310 	add.w	r3, r7, #16
 8004cd4:	68b8      	ldr	r0, [r7, #8]
 8004cd6:	4611      	mov	r1, r2
 8004cd8:	461a      	mov	r2, r3
 8004cda:	f7ff fd1b 	bl	8004714 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8004cde:	6a3b      	ldr	r3, [r7, #32]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ce6:	f023 0303 	bic.w	r3, r3, #3
 8004cea:	6a3a      	ldr	r2, [r7, #32]
 8004cec:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8004cee:	6a3b      	ldr	r3, [r7, #32]
 8004cf0:	691a      	ldr	r2, [r3, #16]
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8004cf8:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8004cfc:	431a      	orrs	r2, r3
 8004cfe:	6a3b      	ldr	r3, [r7, #32]
 8004d00:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8004d02:	6a3b      	ldr	r3, [r7, #32]
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8004d0a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004d0e:	6a3a      	ldr	r2, [r7, #32]
 8004d10:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8004d12:	6a3b      	ldr	r3, [r7, #32]
 8004d14:	695a      	ldr	r2, [r3, #20]
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8004d1c:	f04f 0300 	mov.w	r3, #0
 8004d20:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8004d24:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8004d26:	431a      	orrs	r2, r3
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8004d2c:	6a3b      	ldr	r3, [r7, #32]
 8004d2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d30:	f023 0202 	bic.w	r2, r3, #2
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8004d38:	6a3b      	ldr	r3, [r7, #32]
 8004d3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8004d3c:	79bb      	ldrb	r3, [r7, #6]
 8004d3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004d42:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8004d46:	431a      	orrs	r2, r3
 8004d48:	6a3b      	ldr	r3, [r7, #32]
 8004d4a:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d54:	6a3b      	ldr	r3, [r7, #32]
 8004d56:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8004d58:	6a3b      	ldr	r3, [r7, #32]
 8004d5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8004d5c:	79fb      	ldrb	r3, [r7, #7]
 8004d5e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8004d66:	4313      	orrs	r3, r2
 8004d68:	f043 0202 	orr.w	r2, r3, #2
 8004d6c:	6a3b      	ldr	r3, [r7, #32]
 8004d6e:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	627b      	str	r3, [r7, #36]	; 0x24
 8004d76:	e002      	b.n	8004d7e <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8004d78:	f04f 0303 	mov.w	r3, #3
 8004d7c:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop

08004d8c <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8004d98:	f04f 0300 	mov.w	r3, #0
 8004d9c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	7fdb      	ldrb	r3, [r3, #31]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d01f      	beq.n	8004dec <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8004dac:	e011      	b.n	8004dd2 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8004db4:	b29a      	uxth	r2, r3
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	801a      	strh	r2, [r3, #0]
		Count--;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f103 33ff 	add.w	r3, r3, #4294967295
 8004dc0:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	f103 0301 	add.w	r3, r3, #1
 8004dc8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	f103 0302 	add.w	r3, r3, #2
 8004dd0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004dd8:	f003 0308 	and.w	r3, r3, #8
 8004ddc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d10c      	bne.n	8004dfe <UART001_ReadDataMultiple+0x72>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1e1      	bne.n	8004dae <UART001_ReadDataMultiple+0x22>
 8004dea:	e008      	b.n	8004dfe <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f103 0301 	add.w	r3, r3, #1
 8004dfc:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8004dfe:	697b      	ldr	r3, [r7, #20]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	f107 071c 	add.w	r7, r7, #28
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bc80      	pop	{r7}
 8004e0a:	4770      	bx	lr

08004e0c <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8004e0c:	b480      	push	{r7}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8004e18:	f04f 0300 	mov.w	r3, #0
 8004e1c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	7fdb      	ldrb	r3, [r3, #31]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d01f      	beq.n	8004e6c <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8004e2c:	e011      	b.n	8004e52 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	701a      	strb	r2, [r3, #0]
		Count--;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e40:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	f103 0301 	add.w	r3, r3, #1
 8004e48:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	f103 0301 	add.w	r3, r3, #1
 8004e50:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d10c      	bne.n	8004e7e <UART001_ReadDataBytes+0x72>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1e1      	bne.n	8004e2e <UART001_ReadDataBytes+0x22>
 8004e6a:	e008      	b.n	8004e7e <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f103 0301 	add.w	r3, r3, #1
 8004e7c:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 8004e7e:	697b      	ldr	r3, [r7, #20]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	f107 071c 	add.w	r7, r7, #28
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bc80      	pop	{r7}
 8004e8a:	4770      	bx	lr

08004e8c <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b087      	sub	sp, #28
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8004e98:	f04f 0300 	mov.w	r3, #0
 8004e9c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	7f9b      	ldrb	r3, [r3, #30]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d01f      	beq.n	8004eec <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8004eac:	e011      	b.n	8004ed2 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	881b      	ldrh	r3, [r3, #0]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ec0:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f103 0301 	add.w	r3, r3, #1
 8004ec8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	f103 0302 	add.w	r3, r3, #2
 8004ed0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004ed8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004edc:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d113      	bne.n	8004f0c <UART001_WriteDataMultiple+0x80>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1e1      	bne.n	8004eae <UART001_WriteDataMultiple+0x22>
 8004eea:	e00f      	b.n	8004f0c <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d109      	bne.n	8004f0c <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	881b      	ldrh	r3, [r3, #0]
 8004efc:	461a      	mov	r2, r3
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f103 0301 	add.w	r3, r3, #1
 8004f0a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8004f0c:	697b      	ldr	r3, [r7, #20]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f107 071c 	add.w	r7, r7, #28
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bc80      	pop	{r7}
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop

08004f1c <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b087      	sub	sp, #28
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8004f28:	f04f 0300 	mov.w	r3, #0
 8004f2c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	7f9b      	ldrb	r3, [r3, #30]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d01f      	beq.n	8004f7c <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8004f3c:	e011      	b.n	8004f62 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	461a      	mov	r2, r3
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f50:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	f103 0301 	add.w	r3, r3, #1
 8004f58:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	f103 0301 	add.w	r3, r3, #1
 8004f60:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004f68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f6c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d113      	bne.n	8004f9c <UART001_WriteDataBytes+0x80>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1e1      	bne.n	8004f3e <UART001_WriteDataBytes+0x22>
 8004f7a:	e00f      	b.n	8004f9c <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d109      	bne.n	8004f9c <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f103 0301 	add.w	r3, r3, #1
 8004f9a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8004f9c:	697b      	ldr	r3, [r7, #20]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f107 071c 	add.w	r7, r7, #28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bc80      	pop	{r7}
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop

08004fac <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b087      	sub	sp, #28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8004fb8:	f04f 0301 	mov.w	r3, #1
 8004fbc:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8004fbe:	f04f 0300 	mov.w	r3, #0
 8004fc2:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8004fca:	78fb      	ldrb	r3, [r7, #3]
 8004fcc:	2b0f      	cmp	r3, #15
 8004fce:	d80b      	bhi.n	8004fe8 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fd4:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8004fd6:	78fb      	ldrb	r3, [r7, #3]
 8004fd8:	f04f 0201 	mov.w	r2, #1
 8004fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	613b      	str	r3, [r7, #16]
 8004fe6:	e01f      	b.n	8005028 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8004fe8:	78fb      	ldrb	r3, [r7, #3]
 8004fea:	2b12      	cmp	r3, #18
 8004fec:	d80e      	bhi.n	800500c <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004ff4:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8004ff6:	78fb      	ldrb	r3, [r7, #3]
 8004ff8:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8004ffc:	f04f 0201 	mov.w	r2, #1
 8005000:	fa02 f303 	lsl.w	r3, r2, r3
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	4013      	ands	r3, r2
 8005008:	613b      	str	r3, [r7, #16]
 800500a:	e00d      	b.n	8005028 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005012:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8005014:	78fb      	ldrb	r3, [r7, #3]
 8005016:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 800501a:	f04f 0201 	mov.w	r2, #1
 800501e:	fa02 f303 	lsl.w	r3, r2, r3
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	4013      	ands	r3, r2
 8005026:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 800502e:	f04f 0302 	mov.w	r3, #2
 8005032:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8005034:	697b      	ldr	r3, [r7, #20]
}
 8005036:	4618      	mov	r0, r3
 8005038:	f107 071c 	add.w	r7, r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	bc80      	pop	{r7}
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop

08005044 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	460b      	mov	r3, r1
 800504e:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8005056:	78fb      	ldrb	r3, [r7, #3]
 8005058:	2b0f      	cmp	r3, #15
 800505a:	d80a      	bhi.n	8005072 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005060:	78fb      	ldrb	r3, [r7, #3]
 8005062:	f04f 0101 	mov.w	r1, #1
 8005066:	fa01 f303 	lsl.w	r3, r1, r3
 800506a:	431a      	orrs	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005070:	e01f      	b.n	80050b2 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8005072:	78fb      	ldrb	r3, [r7, #3]
 8005074:	2b12      	cmp	r3, #18
 8005076:	d80e      	bhi.n	8005096 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 800507e:	78fb      	ldrb	r3, [r7, #3]
 8005080:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005084:	f04f 0101 	mov.w	r1, #1
 8005088:	fa01 f303 	lsl.w	r3, r1, r3
 800508c:	431a      	orrs	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8005094:	e00d      	b.n	80050b2 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 800509c:	78fb      	ldrb	r3, [r7, #3]
 800509e:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80050a2:	f04f 0101 	mov.w	r1, #1
 80050a6:	fa01 f303 	lsl.w	r3, r1, r3
 80050aa:	431a      	orrs	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 80050b2:	f107 0714 	add.w	r7, r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr

080050bc <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80050c0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80050c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80050ce:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bc80      	pop	{r7}
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop

080050dc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	4603      	mov	r3, r0
 80050e4:	6039      	str	r1, [r7, #0]
 80050e6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80050e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	da10      	bge.n	8005112 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80050f0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80050f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80050f8:	79fa      	ldrb	r2, [r7, #7]
 80050fa:	f002 020f 	and.w	r2, r2, #15
 80050fe:	f1a2 0104 	sub.w	r1, r2, #4
 8005102:	683a      	ldr	r2, [r7, #0]
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	185b      	adds	r3, r3, r1
 800510e:	761a      	strb	r2, [r3, #24]
 8005110:	e00d      	b.n	800512e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8005112:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8005116:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800511a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800511e:	683a      	ldr	r2, [r7, #0]
 8005120:	b2d2      	uxtb	r2, r2
 8005122:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005126:	b2d2      	uxtb	r2, r2
 8005128:	185b      	adds	r3, r3, r1
 800512a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800512e:	f107 070c 	add.w	r7, r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	bc80      	pop	{r7}
 8005136:	4770      	bx	lr

08005138 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005138:	b480      	push	{r7}
 800513a:	b089      	sub	sp, #36	; 0x24
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f003 0307 	and.w	r3, r3, #7
 800514a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	f1c3 0307 	rsb	r3, r3, #7
 8005152:	2b06      	cmp	r3, #6
 8005154:	bf28      	it	cs
 8005156:	2306      	movcs	r3, #6
 8005158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	f103 0306 	add.w	r3, r3, #6
 8005160:	2b06      	cmp	r3, #6
 8005162:	d903      	bls.n	800516c <NVIC_EncodePriority+0x34>
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	f103 33ff 	add.w	r3, r3, #4294967295
 800516a:	e001      	b.n	8005170 <NVIC_EncodePriority+0x38>
 800516c:	f04f 0300 	mov.w	r3, #0
 8005170:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	f04f 0201 	mov.w	r2, #1
 8005178:	fa02 f303 	lsl.w	r3, r2, r3
 800517c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005180:	461a      	mov	r2, r3
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	401a      	ands	r2, r3
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	f04f 0101 	mov.w	r1, #1
 8005192:	fa01 f303 	lsl.w	r3, r1, r3
 8005196:	f103 33ff 	add.w	r3, r3, #4294967295
 800519a:	4619      	mov	r1, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 80051a0:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bc80      	pop	{r7}
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop

080051b0 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f103 32ff 	add.w	r2, r3, #4294967295
 80051be:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d902      	bls.n	80051cc <SysTick_Config+0x1c>
 80051c6:	f04f 0301 	mov.w	r3, #1
 80051ca:	e01d      	b.n	8005208 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80051cc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	f102 32ff 	add.w	r2, r2, #4294967295
 80051da:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80051dc:	f04f 30ff 	mov.w	r0, #4294967295
 80051e0:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80051e4:	f7ff ff7a 	bl	80050dc <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80051e8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051f6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051fe:	f04f 0207 	mov.w	r2, #7
 8005202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8005204:	f04f 0300 	mov.w	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	f107 0708 	add.w	r7, r7, #8
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop

08005214 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 8005214:	b480      	push	{r7}
 8005216:	b087      	sub	sp, #28
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 800521c:	f241 63c8 	movw	r3, #5832	; 0x16c8
 8005220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800522a:	189b      	adds	r3, r3, r2
 800522c:	f103 0308 	add.w	r3, r3, #8
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8005234:	f241 5338 	movw	r3, #5432	; 0x1538
 8005238:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10d      	bne.n	800525e <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005248:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800524c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005250:	18d2      	adds	r2, r2, r3
 8005252:	f241 5338 	movw	r3, #5432	; 0x1538
 8005256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	e0de      	b.n	800541c <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 800525e:	f241 5338 	movw	r3, #5432	; 0x1538
 8005262:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 800526e:	e0d1      	b.n	8005414 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	2b00      	cmp	r3, #0
 800527e:	f280 809c 	bge.w	80053ba <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	69db      	ldr	r3, [r3, #28]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d02e      	beq.n	80052e8 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	69da      	ldr	r2, [r3, #28]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005294:	f241 63c8 	movw	r3, #5832	; 0x16c8
 8005298:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800529c:	18cb      	adds	r3, r1, r3
 800529e:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	69da      	ldr	r2, [r3, #28]
 80052a4:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80052a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ac:	6879      	ldr	r1, [r7, #4]
 80052ae:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80052b2:	185b      	adds	r3, r3, r1
 80052b4:	f103 031c 	add.w	r3, r3, #28
 80052b8:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 80052ba:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80052be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80052c8:	189b      	adds	r3, r3, r2
 80052ca:	f103 0318 	add.w	r3, r3, #24
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80052d8:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80052dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052e0:	18d2      	adds	r2, r2, r3
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	61da      	str	r2, [r3, #28]
 80052e6:	e02a      	b.n	800533e <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 80052e8:	f241 5338 	movw	r3, #5432	; 0x1538
 80052ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80052f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052fa:	6879      	ldr	r1, [r7, #4]
 80052fc:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005300:	185b      	adds	r3, r3, r1
 8005302:	f103 0318 	add.w	r3, r3, #24
 8005306:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8005308:	f241 5338 	movw	r3, #5432	; 0x1538
 800530c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005318:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800531c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005320:	18cb      	adds	r3, r1, r3
 8005322:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800532a:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800532e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005332:	18d2      	adds	r2, r2, r3
 8005334:	f241 5338 	movw	r3, #5432	; 0x1538
 8005338:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800533c:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 800533e:	f241 63c8 	movw	r3, #5832	; 0x16c8
 8005342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800534c:	189b      	adds	r3, r3, r2
 800534e:	f103 0318 	add.w	r3, r3, #24
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 800535a:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800535e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005362:	6879      	ldr	r1, [r7, #4]
 8005364:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005368:	185b      	adds	r3, r3, r1
 800536a:	f103 0308 	add.w	r3, r3, #8
 800536e:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 8005370:	f241 63c8 	movw	r3, #5832	; 0x16c8
 8005374:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800537e:	189b      	adds	r3, r3, r2
 8005380:	f103 0318 	add.w	r3, r3, #24
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800538a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800538e:	6879      	ldr	r1, [r7, #4]
 8005390:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005394:	185b      	adds	r3, r3, r1
 8005396:	f103 0318 	add.w	r3, r3, #24
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	6899      	ldr	r1, [r3, #8]
 800539e:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80053a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	ea4f 1040 	mov.w	r0, r0, lsl #5
 80053ac:	181b      	adds	r3, r3, r0
 80053ae:	f103 0308 	add.w	r3, r3, #8
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	1acb      	subs	r3, r1, r3
 80053b6:	6093      	str	r3, [r2, #8]
        break;
 80053b8:	e030      	b.n	800541c <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	db26      	blt.n	800540e <SYSTM001_lInsertTimerList+0x1fa>
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d122      	bne.n	800540e <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 80053c8:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80053cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80053d6:	189b      	adds	r3, r3, r2
 80053d8:	f103 031c 	add.w	r3, r3, #28
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80053e6:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80053ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053ee:	18d2      	adds	r2, r2, r3
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 80053f4:	693a      	ldr	r2, [r7, #16]
 80053f6:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80053fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053fe:	6879      	ldr	r1, [r7, #4]
 8005400:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005404:	185b      	adds	r3, r3, r1
 8005406:	f103 0308 	add.w	r3, r3, #8
 800540a:	601a      	str	r2, [r3, #0]
          break;
 800540c:	e006      	b.n	800541c <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	699b      	ldr	r3, [r3, #24]
 8005412:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	2b00      	cmp	r3, #0
 8005418:	f47f af2a 	bne.w	8005270 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 800541c:	f107 071c 	add.w	r7, r7, #28
 8005420:	46bd      	mov	sp, r7
 8005422:	bc80      	pop	{r7}
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop

08005428 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005436:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800543a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800543e:	18d3      	adds	r3, r2, r3
 8005440:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	69db      	ldr	r3, [r3, #28]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10b      	bne.n	8005462 <SYSTM001_lRemoveTimerList+0x3a>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d107      	bne.n	8005462 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 8005452:	f241 5338 	movw	r3, #5432	; 0x1538
 8005456:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800545a:	f04f 0200 	mov.w	r2, #0
 800545e:	601a      	str	r2, [r3, #0]
 8005460:	e049      	b.n	80054f6 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d11c      	bne.n	80054a4 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	699a      	ldr	r2, [r3, #24]
 800546e:	f241 5338 	movw	r3, #5432	; 0x1538
 8005472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005476:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8005478:	f241 5338 	movw	r3, #5432	; 0x1538
 800547c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f04f 0200 	mov.w	r2, #0
 8005486:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	6992      	ldr	r2, [r2, #24]
 8005490:	6891      	ldr	r1, [r2, #8]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	6892      	ldr	r2, [r2, #8]
 8005496:	188a      	adds	r2, r1, r2
 8005498:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	619a      	str	r2, [r3, #24]
 80054a2:	e028      	b.n	80054f6 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	699b      	ldr	r3, [r3, #24]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d109      	bne.n	80054c0 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	69db      	ldr	r3, [r3, #28]
 80054b0:	f04f 0200 	mov.w	r2, #0
 80054b4:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f04f 0200 	mov.w	r2, #0
 80054bc:	61da      	str	r2, [r3, #28]
 80054be:	e01a      	b.n	80054f6 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	69db      	ldr	r3, [r3, #28]
 80054c4:	68fa      	ldr	r2, [r7, #12]
 80054c6:	6992      	ldr	r2, [r2, #24]
 80054c8:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	699b      	ldr	r3, [r3, #24]
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	69d2      	ldr	r2, [r2, #28]
 80054d2:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	699b      	ldr	r3, [r3, #24]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	6992      	ldr	r2, [r2, #24]
 80054dc:	6891      	ldr	r1, [r2, #8]
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	6892      	ldr	r2, [r2, #8]
 80054e2:	188a      	adds	r2, r1, r2
 80054e4:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f04f 0200 	mov.w	r2, #0
 80054ec:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f04f 0200 	mov.w	r2, #0
 80054f4:	61da      	str	r2, [r3, #28]
  }
}
 80054f6:	f107 0714 	add.w	r7, r7, #20
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bc80      	pop	{r7}
 80054fe:	4770      	bx	lr

08005500 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 8005506:	f241 5338 	movw	r3, #5432	; 0x1538
 800550a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8005512:	e031      	b.n	8005578 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	791b      	ldrb	r3, [r3, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10f      	bne.n	800553c <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4618      	mov	r0, r3
 8005522:	f7ff ff81 	bl	8005428 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f04f 0201 	mov.w	r2, #1
 800552c:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	691b      	ldr	r3, [r3, #16]
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	6952      	ldr	r2, [r2, #20]
 8005536:	4610      	mov	r0, r2
 8005538:	4798      	blx	r3
 800553a:	e017      	b.n	800556c <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	791b      	ldrb	r3, [r3, #4]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d121      	bne.n	8005588 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4618      	mov	r0, r3
 800554a:	f7ff ff6d 	bl	8005428 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4618      	mov	r0, r3
 800555c:	f7ff fe5a 	bl	8005214 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	6952      	ldr	r2, [r2, #20]
 8005568:	4610      	mov	r0, r2
 800556a:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 800556c:	f241 5338 	movw	r3, #5432	; 0x1538
 8005570:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d005      	beq.n	800558a <SYSTM001_lTimerHandler+0x8a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d0c6      	beq.n	8005514 <SYSTM001_lTimerHandler+0x14>
 8005586:	e000      	b.n	800558a <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8005588:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 800558a:	f107 0708 	add.w	r7, r7, #8
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop

08005594 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 800559a:	f241 5338 	movw	r3, #5432	; 0x1538
 800559e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 80055a6:	f241 5340 	movw	r3, #5440	; 0x1540
 80055aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f103 0201 	add.w	r2, r3, #1
 80055b4:	f241 5340 	movw	r3, #5440	; 0x1540
 80055b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055bc:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d010      	beq.n	80055e6 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d906      	bls.n	80055da <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	f103 32ff 	add.w	r2, r3, #4294967295
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	609a      	str	r2, [r3, #8]
 80055d8:	e005      	b.n	80055e6 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f04f 0200 	mov.w	r2, #0
 80055e0:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 80055e2:	f7ff ff8d 	bl	8005500 <SYSTM001_lTimerHandler>
    }
  }
}
 80055e6:	f107 0708 	add.w	r7, r7, #8
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop

080055f0 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 80055f6:	f04f 0300 	mov.w	r3, #0
 80055fa:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 80055fc:	f241 5338 	movw	r3, #5432	; 0x1538
 8005600:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005604:	f04f 0200 	mov.w	r2, #0
 8005608:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 800560a:	f000 fe3d 	bl	8006288 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 800560e:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8005612:	f2c0 0001 	movt	r0, #1
 8005616:	f7ff fdcb 	bl	80051b0 <SysTick_Config>
 800561a:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 800561c:	f7ff fd4e 	bl	80050bc <NVIC_GetPriorityGrouping>
 8005620:	4603      	mov	r3, r0
 8005622:	4618      	mov	r0, r3
 8005624:	f04f 010a 	mov.w	r1, #10
 8005628:	f04f 0200 	mov.w	r2, #0
 800562c:	f7ff fd84 	bl	8005138 <NVIC_EncodePriority>
 8005630:	4603      	mov	r3, r0
 8005632:	f04f 30ff 	mov.w	r0, #4294967295
 8005636:	4619      	mov	r1, r3
 8005638:	f7ff fd50 	bl	80050dc <NVIC_SetPriority>
  TimerTracker = 0UL;
 800563c:	f241 533c 	movw	r3, #5436	; 0x153c
 8005640:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005644:	f04f 0200 	mov.w	r2, #0
 8005648:	601a      	str	r2, [r3, #0]

}
 800564a:	f107 0708 	add.w	r7, r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop

08005654 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8005654:	b480      	push	{r7}
 8005656:	b089      	sub	sp, #36	; 0x24
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	607a      	str	r2, [r7, #4]
 800565e:	603b      	str	r3, [r7, #0]
 8005660:	460b      	mov	r3, r1
 8005662:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8005664:	f04f 0300 	mov.w	r3, #0
 8005668:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 800566a:	f04f 0300 	mov.w	r3, #0
 800566e:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8005670:	f04f 0300 	mov.w	r3, #0
 8005674:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8005676:	7afb      	ldrb	r3, [r7, #11]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d005      	beq.n	8005688 <SYSTM001_CreateTimer+0x34>
 800567c:	7afb      	ldrb	r3, [r7, #11]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d002      	beq.n	8005688 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 8005682:	f04f 0301 	mov.w	r3, #1
 8005686:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d102      	bne.n	8005694 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 800568e:	f04f 0301 	mov.w	r3, #1
 8005692:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d102      	bne.n	80056a0 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 800569a:	f04f 0301 	mov.w	r3, #1
 800569e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d102      	bne.n	80056ac <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 80056a6:	f04f 0301 	mov.w	r3, #1
 80056aa:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	f040 8098 	bne.w	80057e4 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 80056b4:	f04f 0300 	mov.w	r3, #0
 80056b8:	61bb      	str	r3, [r7, #24]
 80056ba:	e08f      	b.n	80057dc <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 80056bc:	f241 533c 	movw	r3, #5436	; 0x153c
 80056c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	fa22 f303 	lsr.w	r3, r2, r3
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d17f      	bne.n	80057d4 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	f04f 0201 	mov.w	r2, #1
 80056da:	fa02 f203 	lsl.w	r2, r2, r3
 80056de:	f241 533c 	movw	r3, #5436	; 0x153c
 80056e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	431a      	orrs	r2, r3
 80056ea:	f241 533c 	movw	r3, #5436	; 0x153c
 80056ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056f2:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 80056f4:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80056f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056fc:	69ba      	ldr	r2, [r7, #24]
 80056fe:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005702:	189b      	adds	r3, r3, r2
 8005704:	69ba      	ldr	r2, [r7, #24]
 8005706:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8005708:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800570c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005716:	189b      	adds	r3, r3, r2
 8005718:	7afa      	ldrb	r2, [r7, #11]
 800571a:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 800571c:	f241 63c8 	movw	r3, #5832	; 0x16c8
 8005720:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800572a:	189b      	adds	r3, r3, r2
 800572c:	f04f 0201 	mov.w	r2, #1
 8005730:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8005738:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800573c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005740:	69b9      	ldr	r1, [r7, #24]
 8005742:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005746:	185b      	adds	r3, r3, r1
 8005748:	f103 0308 	add.w	r3, r3, #8
 800574c:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 800574e:	f241 63c8 	movw	r3, #5832	; 0x16c8
 8005752:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005756:	69ba      	ldr	r2, [r7, #24]
 8005758:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800575c:	189b      	adds	r3, r3, r2
 800575e:	f103 030c 	add.w	r3, r3, #12
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8005766:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800576a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800576e:	69ba      	ldr	r2, [r7, #24]
 8005770:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005774:	189b      	adds	r3, r3, r2
 8005776:	f103 0310 	add.w	r3, r3, #16
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 800577e:	f241 63c8 	movw	r3, #5832	; 0x16c8
 8005782:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005786:	69ba      	ldr	r2, [r7, #24]
 8005788:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800578c:	189b      	adds	r3, r3, r2
 800578e:	f103 0314 	add.w	r3, r3, #20
 8005792:	683a      	ldr	r2, [r7, #0]
 8005794:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8005796:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800579a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800579e:	69ba      	ldr	r2, [r7, #24]
 80057a0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80057a4:	189b      	adds	r3, r3, r2
 80057a6:	f103 031c 	add.w	r3, r3, #28
 80057aa:	f04f 0200 	mov.w	r2, #0
 80057ae:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 80057b0:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80057b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80057be:	189b      	adds	r3, r3, r2
 80057c0:	f103 0318 	add.w	r3, r3, #24
 80057c4:	f04f 0200 	mov.w	r2, #0
 80057c8:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	f103 0301 	add.w	r3, r3, #1
 80057d0:	61fb      	str	r3, [r7, #28]
               break;
 80057d2:	e007      	b.n	80057e4 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	f103 0301 	add.w	r3, r3, #1
 80057da:	61bb      	str	r3, [r7, #24]
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	2b1f      	cmp	r3, #31
 80057e0:	f67f af6c 	bls.w	80056bc <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 80057e4:	69fb      	ldr	r3, [r7, #28]
}  
 80057e6:	4618      	mov	r0, r3
 80057e8:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bc80      	pop	{r7}
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop

080057f4 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80057fc:	f04f 0300 	mov.w	r3, #0
 8005800:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2b20      	cmp	r3, #32
 8005806:	d902      	bls.n	800580e <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8005808:	f04f 0301 	mov.w	r3, #1
 800580c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800580e:	f241 533c 	movw	r3, #5436	; 0x153c
 8005812:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f103 33ff 	add.w	r3, r3, #4294967295
 800581e:	fa22 f303 	lsr.w	r3, r2, r3
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d102      	bne.n	8005830 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800582a:	f04f 0301 	mov.w	r3, #1
 800582e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f103 32ff 	add.w	r2, r3, #4294967295
 8005836:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800583a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800583e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005842:	189b      	adds	r3, r3, r2
 8005844:	f103 0308 	add.w	r3, r3, #8
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d102      	bne.n	8005854 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800584e:	f04f 0301 	mov.w	r3, #1
 8005852:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d11f      	bne.n	800589a <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f103 32ff 	add.w	r2, r3, #4294967295
 8005860:	f241 63c8 	movw	r3, #5832	; 0x16c8
 8005864:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005868:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800586c:	189b      	adds	r3, r3, r2
 800586e:	795b      	ldrb	r3, [r3, #5]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d012      	beq.n	800589a <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f103 32ff 	add.w	r2, r3, #4294967295
 800587a:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800587e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005882:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005886:	189b      	adds	r3, r3, r2
 8005888:	f04f 0200 	mov.w	r2, #0
 800588c:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f103 33ff 	add.w	r3, r3, #4294967295
 8005894:	4618      	mov	r0, r3
 8005896:	f7ff fcbd 	bl	8005214 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 800589a:	68fb      	ldr	r3, [r7, #12]
}
 800589c:	4618      	mov	r0, r3
 800589e:	f107 0710 	add.w	r7, r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop

080058a8 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80058b0:	f04f 0300 	mov.w	r3, #0
 80058b4:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2b20      	cmp	r3, #32
 80058ba:	d902      	bls.n	80058c2 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80058bc:	f04f 0301 	mov.w	r3, #1
 80058c0:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80058c2:	f241 533c 	movw	r3, #5436	; 0x153c
 80058c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80058d2:	fa22 f303 	lsr.w	r3, r2, r3
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d102      	bne.n	80058e4 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80058de:	f04f 0301 	mov.w	r3, #1
 80058e2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d11f      	bne.n	800592a <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f103 32ff 	add.w	r2, r3, #4294967295
 80058f0:	f241 63c8 	movw	r3, #5832	; 0x16c8
 80058f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058f8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80058fc:	189b      	adds	r3, r3, r2
 80058fe:	795b      	ldrb	r3, [r3, #5]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d012      	beq.n	800592a <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f103 33ff 	add.w	r3, r3, #4294967295
 800590a:	4618      	mov	r0, r3
 800590c:	f7ff fd8c 	bl	8005428 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f103 32ff 	add.w	r2, r3, #4294967295
 8005916:	f241 63c8 	movw	r3, #5832	; 0x16c8
 800591a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800591e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005922:	189b      	adds	r3, r3, r2
 8005924:	f04f 0201 	mov.w	r2, #1
 8005928:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 800592a:	68fb      	ldr	r3, [r7, #12]
}
 800592c:	4618      	mov	r0, r3
 800592e:	f107 0710 	add.w	r7, r7, #16
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop

08005938 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8005940:	f04f 0300 	mov.w	r3, #0
 8005944:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b20      	cmp	r3, #32
 800594a:	d902      	bls.n	8005952 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800594c:	f04f 0301 	mov.w	r3, #1
 8005950:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8005952:	f241 533c 	movw	r3, #5436	; 0x153c
 8005956:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005962:	fa22 f303 	lsr.w	r3, r2, r3
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	2b00      	cmp	r3, #0
 800596c:	d102      	bne.n	8005974 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800596e:	f04f 0301 	mov.w	r3, #1
 8005972:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d126      	bne.n	80059c8 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f103 32ff 	add.w	r2, r3, #4294967295
 8005980:	f241 63c8 	movw	r3, #5832	; 0x16c8
 8005984:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005988:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800598c:	189b      	adds	r3, r3, r2
 800598e:	795b      	ldrb	r3, [r3, #5]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d105      	bne.n	80059a0 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f103 33ff 	add.w	r3, r3, #4294967295
 800599a:	4618      	mov	r0, r3
 800599c:	f7ff fd44 	bl	8005428 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80059a6:	f04f 0201 	mov.w	r2, #1
 80059aa:	fa02 f303 	lsl.w	r3, r2, r3
 80059ae:	ea6f 0203 	mvn.w	r2, r3
 80059b2:	f241 533c 	movw	r3, #5436	; 0x153c
 80059b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	401a      	ands	r2, r3
 80059be:	f241 533c 	movw	r3, #5436	; 0x153c
 80059c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059c6:	601a      	str	r2, [r3, #0]
  }

  return Error;
 80059c8:	68fb      	ldr	r3, [r7, #12]

}
 80059ca:	4618      	mov	r0, r3
 80059cc:	f107 0710 	add.w	r7, r7, #16
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 80059d4:	b480      	push	{r7}
 80059d6:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 80059d8:	f241 5340 	movw	r3, #5440	; 0x1540
 80059dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059e0:	681b      	ldr	r3, [r3, #0]
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bc80      	pop	{r7}
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop

080059ec <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 80059ec:	b480      	push	{r7}
 80059ee:	b085      	sub	sp, #20
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 80059fa:	f2c0 0301 	movt	r3, #1
 80059fe:	fb03 f302 	mul.w	r3, r3, r2
 8005a02:	60fb      	str	r3, [r7, #12]
  return Count;
 8005a04:	68fb      	ldr	r3, [r7, #12]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	f107 0714 	add.w	r7, r7, #20
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bc80      	pop	{r7}
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop

08005a14 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8005a14:	b480      	push	{r7}
 8005a16:	b087      	sub	sp, #28
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8005a1c:	f04f 0300 	mov.w	r3, #0
 8005a20:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8005a22:	f04f 0300 	mov.w	r3, #0
 8005a26:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8005a28:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005a2c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005a30:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005a38:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f103 0310 	add.w	r3, r3, #16
 8005a40:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	4613      	mov	r3, r2
 8005a46:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a4a:	189b      	adds	r3, r3, r2
 8005a4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8005a50:	18cb      	adds	r3, r1, r3
 8005a52:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	601a      	str	r2, [r3, #0]
}
 8005a5e:	f107 071c 	add.w	r7, r7, #28
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bc80      	pop	{r7}
 8005a66:	4770      	bx	lr

08005a68 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b087      	sub	sp, #28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8005a70:	f04f 0300 	mov.w	r3, #0
 8005a74:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8005a76:	f04f 0300 	mov.w	r3, #0
 8005a7a:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8005a7c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005a80:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005a84:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005a8c:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f103 0314 	add.w	r3, r3, #20
 8005a94:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a9e:	189b      	adds	r3, r3, r2
 8005aa0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8005aa4:	18cb      	adds	r3, r1, r3
 8005aa6:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	601a      	str	r2, [r3, #0]
}
 8005ab2:	f107 071c 	add.w	r7, r7, #28
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bc80      	pop	{r7}
 8005aba:	4770      	bx	lr

08005abc <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8005ac2:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005ac6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005aca:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8005acc:	f04f 0300 	mov.w	r3, #0
 8005ad0:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8005ad8:	78fb      	ldrb	r3, [r7, #3]
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	f107 070c 	add.w	r7, r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bc80      	pop	{r7}
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop

08005ae8 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b089      	sub	sp, #36	; 0x24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8005af0:	f04f 030f 	mov.w	r3, #15
 8005af4:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8005af6:	f04f 0300 	mov.w	r3, #0
 8005afa:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8005afc:	f04f 0300 	mov.w	r3, #0
 8005b00:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8005b02:	f04f 0300 	mov.w	r3, #0
 8005b06:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8005b08:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005b0c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b10:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005b18:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f103 030c 	add.w	r3, r3, #12
 8005b20:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005b22:	69ba      	ldr	r2, [r7, #24]
 8005b24:	4613      	mov	r3, r2
 8005b26:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005b2a:	189b      	adds	r3, r3, r2
 8005b2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8005b30:	18cb      	adds	r3, r1, r3
 8005b32:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005b40:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8005b48:	f04f 0301 	mov.w	r3, #1
 8005b4c:	61fb      	str	r3, [r7, #28]
 8005b4e:	e002      	b.n	8005b56 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8005b50:	f04f 0300 	mov.w	r3, #0
 8005b54:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8005b56:	69fb      	ldr	r3, [r7, #28]
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bc80      	pop	{r7}
 8005b62:	4770      	bx	lr

08005b64 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8005b6a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005b6e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b72:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f043 0201 	orr.w	r2, r3, #1
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	609a      	str	r2, [r3, #8]

}
 8005b80:	f107 070c 	add.w	r7, r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bc80      	pop	{r7}
 8005b88:	4770      	bx	lr
 8005b8a:	bf00      	nop

08005b8c <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f003 0307 	and.w	r3, r3, #7
 8005b9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b9c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005ba0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005bae:	4013      	ands	r3, r2
 8005bb0:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8005bbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bc4:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8005bc6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005bca:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005bce:	68ba      	ldr	r2, [r7, #8]
 8005bd0:	60da      	str	r2, [r3, #12]
}
 8005bd2:	f107 0714 	add.w	r7, r7, #20
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bc80      	pop	{r7}
 8005bda:	4770      	bx	lr

08005bdc <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8005be0:	f04f 0001 	mov.w	r0, #1
 8005be4:	f7ff ffd2 	bl	8005b8c <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8005be8:	f000 f8c8 	bl	8005d7c <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8005bec:	f000 fb4c 	bl	8006288 <CLK001_Init>
	 
	//  Initialization of app 'CAN001'		     
	CAN001_Init();
 8005bf0:	f000 fd64 	bl	80066bc <CAN001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8005bf4:	f7ff fcfc 	bl	80055f0 <SYSTM001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8005bf8:	f7ff f800 	bl	8004bfc <UART001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8005bfc:	f000 f808 	bl	8005c10 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop

08005c04 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8005c08:	f000 fb3e 	bl	8006288 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop

08005c10 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8005c10:	b480      	push	{r7}
 8005c12:	b087      	sub	sp, #28
 8005c14:	af00      	add	r7, sp, #0
#endif
#ifdef CAN_NODE1_ENABLE    
    CAN_Handle1_NODE();
#endif    
#ifdef CAN_NODE2_ENABLE    
    CAN_Handle2_NODE(); 
 8005c16:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005c1a:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8005c1e:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8005c22:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8005c26:	6812      	ldr	r2, [r2, #0]
 8005c28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005c32:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8005c36:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8005c3a:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8005c3e:	6812      	ldr	r2, [r2, #0]
 8005c40:	f022 0201 	bic.w	r2, r2, #1
 8005c44:	601a      	str	r2, [r3, #0]
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8005c46:	463b      	mov	r3, r7
 8005c48:	f04f 0200 	mov.w	r2, #0
 8005c4c:	601a      	str	r2, [r3, #0]
 8005c4e:	f103 0304 	add.w	r3, r3, #4
 8005c52:	f04f 0200 	mov.w	r2, #0
 8005c56:	601a      	str	r2, [r3, #0]
 8005c58:	f103 0304 	add.w	r3, r3, #4
 8005c5c:	f04f 0200 	mov.w	r2, #0
 8005c60:	601a      	str	r2, [r3, #0]
 8005c62:	f103 0304 	add.w	r3, r3, #4
 8005c66:	f04f 0200 	mov.w	r2, #0
 8005c6a:	601a      	str	r2, [r3, #0]
 8005c6c:	f103 0304 	add.w	r3, r3, #4
 8005c70:	f04f 0200 	mov.w	r2, #0
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	f103 0304 	add.w	r3, r3, #4
 8005c7a:	f04f 0200 	mov.w	r2, #0
 8005c7e:	601a      	str	r2, [r3, #0]
 8005c80:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 8005c84:	683a      	ldr	r2, [r7, #0]
 8005c86:	f04f 0300 	mov.w	r3, #0
 8005c8a:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c90:	f003 030f 	and.w	r3, r3, #15
 8005c94:	4313      	orrs	r3, r2
 8005c96:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 8005c98:	f04f 0300 	mov.w	r3, #0
 8005c9c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005ca0:	f04f 0200 	mov.w	r2, #0
 8005ca4:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005ca8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005caa:	f022 020f 	bic.w	r2, r2, #15
 8005cae:	641a      	str	r2, [r3, #64]	; 0x40
                        
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8005cb0:	f04f 0300 	mov.w	r3, #0
 8005cb4:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005cb8:	f04f 0200 	mov.w	r2, #0
 8005cbc:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005cc0:	69d2      	ldr	r2, [r2, #28]
 8005cc2:	f022 0207 	bic.w	r2, r2, #7
 8005cc6:	f042 0201 	orr.w	r2, r2, #1
 8005cca:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
          
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 8005ccc:	f04f 0300 	mov.w	r3, #0
 8005cd0:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005cd4:	f04f 0200 	mov.w	r2, #0
 8005cd8:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005cdc:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8005ce0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8005ce4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005ce8:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 8005cec:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x04000020);		/*    DPTR = 32,  SIZE = 4 */ 
 8005cf0:	f04f 0300 	mov.w	r3, #0
 8005cf4:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005cf8:	f04f 0200 	mov.w	r2, #0
 8005cfc:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005d00:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8005d04:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8005d08:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005d0c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005d10:	f042 0220 	orr.w	r2, r2, #32
 8005d14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 8005d18:	f04f 0300 	mov.w	r3, #0
 8005d1c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	f002 010f 	and.w	r1, r2, #15
 8005d26:	f04f 0200 	mov.w	r2, #0
 8005d2a:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005d2e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005d30:	f022 020f 	bic.w	r2, r2, #15
 8005d34:	430a      	orrs	r2, r1
 8005d36:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.5 : PORT1_IOCR4_PC5_PCR and PORT1_IOCR4_PC5_OE */					   
 8005d38:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8005d3c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005d40:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8005d44:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005d48:	6952      	ldr	r2, [r2, #20]
 8005d4a:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8005d4e:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8005d52:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR8, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.9 : PORT1_IOCR8_PC9_PCR and PORT1_IOCR8_PC9_OE */					   
 8005d54:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8005d58:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8005d5c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8005d60:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8005d64:	6992      	ldr	r2, [r2, #24]
 8005d66:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8005d6a:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8005d6e:	619a      	str	r2, [r3, #24]
					      
}
 8005d70:	f107 071c 	add.w	r7, r7, #28
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bc80      	pop	{r7}
 8005d78:	4770      	bx	lr
 8005d7a:	bf00      	nop

08005d7c <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                
 8005d7c:	b480      	push	{r7}
 8005d7e:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bc80      	pop	{r7}
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop

08005d88 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8005d90:	f04f 0300 	mov.w	r3, #0
 8005d94:	60fb      	str	r3, [r7, #12]
 8005d96:	e007      	b.n	8005da8 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8005d98:	bf00      	nop
 8005d9a:	bf00      	nop
 8005d9c:	bf00      	nop
 8005d9e:	bf00      	nop
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f103 0301 	add.w	r3, r3, #1
 8005da6:	60fb      	str	r3, [r7, #12]
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d3f3      	bcc.n	8005d98 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8005db0:	f107 0714 	add.w	r7, r7, #20
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bc80      	pop	{r7}
 8005db8:	4770      	bx	lr
 8005dba:	bf00      	nop

08005dbc <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8005dc2:	f04f 0301 	mov.w	r3, #1
 8005dc6:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8005dc8:	f244 7310 	movw	r3, #18192	; 0x4710
 8005dcc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005dd0:	685a      	ldr	r2, [r3, #4]
 8005dd2:	f04f 0302 	mov.w	r3, #2
 8005dd6:	f2c0 0301 	movt	r3, #1
 8005dda:	4013      	ands	r3, r2
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d002      	beq.n	8005de6 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8005de0:	f04f 0300 	mov.w	r3, #0
 8005de4:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8005de6:	687b      	ldr	r3, [r7, #4]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	f107 070c 	add.w	r7, r7, #12
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bc80      	pop	{r7}
 8005df2:	4770      	bx	lr

08005df4 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8005df8:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8005dfc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0301 	and.w	r3, r3, #1
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d10b      	bne.n	8005e22 <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8005e0a:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8005e0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e12:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8005e16:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005e1a:	6852      	ldr	r2, [r2, #4]
 8005e1c:	f042 0201 	orr.w	r2, r2, #1
 8005e20:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8005e22:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005e26:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d00b      	beq.n	8005e4c <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8005e34:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005e38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e3c:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8005e40:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005e44:	6892      	ldr	r2, [r2, #8]
 8005e46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e4a:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8005e4c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e50:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e54:	f244 7210 	movw	r2, #18192	; 0x4710
 8005e58:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005e5c:	6852      	ldr	r2, [r2, #4]
 8005e5e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8005e62:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8005e64:	f04f 0064 	mov.w	r0, #100	; 0x64
 8005e68:	f7ff ff8e 	bl	8005d88 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8005e6c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e74:	f244 7210 	movw	r2, #18192	; 0x4710
 8005e78:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005e7c:	6852      	ldr	r2, [r2, #4]
 8005e7e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005e82:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop

08005e88 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8005e8e:	f04f 0301 	mov.w	r3, #1
 8005e92:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8005e94:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e9c:	f244 7210 	movw	r2, #18192	; 0x4710
 8005ea0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ea4:	6852      	ldr	r2, [r2, #4]
 8005ea6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005eaa:	f022 0202 	bic.w	r2, r2, #2
 8005eae:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8005eb0:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005eb4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d054      	beq.n	8005f6c <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8005ec2:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005ec6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005eca:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005ece:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ed2:	6852      	ldr	r2, [r2, #4]
 8005ed4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005ed8:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8005eda:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005ede:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ee2:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005ee6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005eea:	6852      	ldr	r2, [r2, #4]
 8005eec:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8005ef0:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8005ef2:	f244 7310 	movw	r3, #18192	; 0x4710
 8005ef6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005efa:	f244 7210 	movw	r2, #18192	; 0x4710
 8005efe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f02:	68d2      	ldr	r2, [r2, #12]
 8005f04:	f022 0201 	bic.w	r2, r2, #1
 8005f08:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8005f0a:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f12:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f16:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f1a:	6852      	ldr	r2, [r2, #4]
 8005f1c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005f20:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8005f22:	f244 6350 	movw	r3, #18000	; 0x4650
 8005f26:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8005f28:	f04f 000a 	mov.w	r0, #10
 8005f2c:	f7ff ff2c 	bl	8005d88 <CLK001_Delay>
        timeout_count--;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	f103 33ff 	add.w	r3, r3, #4294967295
 8005f36:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8005f38:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8005f46:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005f4a:	d002      	beq.n	8005f52 <CLK001_SetMainPLLClkSrc+0xca>
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1ea      	bne.n	8005f28 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8005f52:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f56:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005f60:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005f64:	d002      	beq.n	8005f6c <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8005f66:	f04f 0300 	mov.w	r3, #0
 8005f6a:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8005f6c:	687b      	ldr	r3, [r7, #4]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f107 0708 	add.w	r7, r7, #8
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}

08005f78 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8005f7e:	f04f 0301 	mov.w	r3, #1
 8005f82:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8005f84:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0304 	and.w	r3, r3, #4
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f040 8097 	bne.w	80060c6 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8005f98:	f241 5344 	movw	r3, #5444	; 0x1544
 8005f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005fa0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005fa4:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8005fa8:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8005faa:	f241 5344 	movw	r3, #5444	; 0x1544
 8005fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	f649 7381 	movw	r3, #40833	; 0x9f81
 8005fb8:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8005fbc:	fba3 1302 	umull	r1, r3, r3, r2
 8005fc0:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8005fc4:	f103 32ff 	add.w	r2, r3, #4294967295
 8005fc8:	f241 5348 	movw	r3, #5448	; 0x1548
 8005fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005fd0:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005fd2:	f244 7310 	movw	r3, #18192	; 0x4710
 8005fd6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005fda:	f244 7210 	movw	r2, #18192	; 0x4710
 8005fde:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005fe2:	6852      	ldr	r2, [r2, #4]
 8005fe4:	f042 0201 	orr.w	r2, r2, #1
 8005fe8:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8005fea:	f244 7310 	movw	r3, #18192	; 0x4710
 8005fee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ff2:	f244 7210 	movw	r2, #18192	; 0x4710
 8005ff6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005ffa:	6852      	ldr	r2, [r2, #4]
 8005ffc:	f042 0210 	orr.w	r2, r2, #16
 8006000:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006002:	f244 7310 	movw	r3, #18192	; 0x4710
 8006006:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 800600a:	f241 5248 	movw	r2, #5448	; 0x1548
 800600e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006012:	6812      	ldr	r2, [r2, #0]
 8006014:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8006018:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800601c:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800601e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006022:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006026:	f244 7210 	movw	r2, #18192	; 0x4710
 800602a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800602e:	6852      	ldr	r2, [r2, #4]
 8006030:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006034:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8006036:	f244 7310 	movw	r3, #18192	; 0x4710
 800603a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800603e:	f244 7210 	movw	r2, #18192	; 0x4710
 8006042:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006046:	6852      	ldr	r2, [r2, #4]
 8006048:	f022 0210 	bic.w	r2, r2, #16
 800604c:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 800604e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006052:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006056:	f244 7210 	movw	r2, #18192	; 0x4710
 800605a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800605e:	6852      	ldr	r2, [r2, #4]
 8006060:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006064:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8006066:	f244 6350 	movw	r3, #18000	; 0x4650
 800606a:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 800606c:	f04f 000a 	mov.w	r0, #10
 8006070:	f7ff fe8a 	bl	8005d88 <CLK001_Delay>
        timeout_count--;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	f103 33ff 	add.w	r3, r3, #4294967295
 800607a:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 800607c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006080:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 800608a:	2b00      	cmp	r3, #0
 800608c:	d102      	bne.n	8006094 <CLK001_ConfigMainPLL+0x11c>
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d1eb      	bne.n	800606c <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8006094:	f244 7310 	movw	r3, #18192	; 0x4710
 8006098:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0304 	and.w	r3, r3, #4
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00c      	beq.n	80060c0 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80060a6:	f244 7310 	movw	r3, #18192	; 0x4710
 80060aa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060ae:	f244 7210 	movw	r2, #18192	; 0x4710
 80060b2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80060b6:	6852      	ldr	r2, [r2, #4]
 80060b8:	f022 0201 	bic.w	r2, r2, #1
 80060bc:	605a      	str	r2, [r3, #4]
 80060be:	e002      	b.n	80060c6 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 80060c0:	f04f 0300 	mov.w	r3, #0
 80060c4:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 80060c6:	687b      	ldr	r3, [r7, #4]
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	f107 0708 	add.w	r7, r7, #8
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop

080060d4 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b082      	sub	sp, #8
 80060d8:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80060da:	f04f 0301 	mov.w	r3, #1
 80060de:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80060e0:	f244 7310 	movw	r3, #18192	; 0x4710
 80060e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060e8:	f244 7210 	movw	r2, #18192	; 0x4710
 80060ec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80060f0:	6852      	ldr	r2, [r2, #4]
 80060f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060f6:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80060f8:	f241 5344 	movw	r3, #5444	; 0x1544
 80060fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006100:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006104:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8006108:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 800610a:	f04f 0064 	mov.w	r0, #100	; 0x64
 800610e:	f7ff fe3b 	bl	8005d88 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8006112:	f241 5344 	movw	r3, #5444	; 0x1544
 8006116:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8006120:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8006124:	f2c0 131e 	movt	r3, #286	; 0x11e
 8006128:	fba3 1302 	umull	r1, r3, r3, r2
 800612c:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8006130:	f103 32ff 	add.w	r2, r3, #4294967295
 8006134:	f241 5348 	movw	r3, #5448	; 0x1548
 8006138:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800613c:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800613e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006142:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8006146:	f241 5248 	movw	r2, #5448	; 0x1548
 800614a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800614e:	6812      	ldr	r2, [r2, #0]
 8006150:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8006154:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006158:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 800615a:	f04f 0064 	mov.w	r0, #100	; 0x64
 800615e:	f7ff fe13 	bl	8005d88 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8006162:	f241 5344 	movw	r3, #5444	; 0x1544
 8006166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8006170:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8006174:	f2c0 03be 	movt	r3, #190	; 0xbe
 8006178:	fba3 1302 	umull	r1, r3, r3, r2
 800617c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006180:	f103 32ff 	add.w	r2, r3, #4294967295
 8006184:	f241 5348 	movw	r3, #5448	; 0x1548
 8006188:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800618c:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800618e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006192:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8006196:	f241 5248 	movw	r2, #5448	; 0x1548
 800619a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800619e:	6812      	ldr	r2, [r2, #0]
 80061a0:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80061a4:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80061a8:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 80061aa:	f04f 0096 	mov.w	r0, #150	; 0x96
 80061ae:	f7ff fdeb 	bl	8005d88 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80061b2:	f244 7310 	movw	r3, #18192	; 0x4710
 80061b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061ba:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 80061be:	f2c0 0203 	movt	r2, #3
 80061c2:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80061c4:	f244 7310 	movw	r3, #18192	; 0x4710
 80061c8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80061d2:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d11e      	bne.n	8006218 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80061da:	f244 7310 	movw	r3, #18192	; 0x4710
 80061de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80061e8:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80061ec:	2b27      	cmp	r3, #39	; 0x27
 80061ee:	d113      	bne.n	8006218 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80061f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80061f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d10a      	bne.n	8006218 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8006202:	f244 7310 	movw	r3, #18192	; 0x4710
 8006206:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006210:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8006214:	2b03      	cmp	r3, #3
 8006216:	d002      	beq.n	800621e <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8006218:	f04f 0300 	mov.w	r3, #0
 800621c:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 800621e:	f244 1360 	movw	r3, #16736	; 0x4160
 8006222:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006226:	f04f 0205 	mov.w	r2, #5
 800622a:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 800622c:	687b      	ldr	r3, [r7, #4]
}
 800622e:	4618      	mov	r0, r3
 8006230:	f107 0708 	add.w	r7, r7, #8
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 800623e:	f04f 0301 	mov.w	r3, #1
 8006242:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8006244:	f7ff fdd6 	bl	8005df4 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8006248:	f04f 0064 	mov.w	r0, #100	; 0x64
 800624c:	f7ff fd9c 	bl	8005d88 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8006250:	f7ff fe1a 	bl	8005e88 <CLK001_SetMainPLLClkSrc>
 8006254:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8006256:	f7ff fe8f 	bl	8005f78 <CLK001_ConfigMainPLL>
 800625a:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 800625c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006260:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006264:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8006268:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800626c:	68d2      	ldr	r2, [r2, #12]
 800626e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006272:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8006274:	f7ff ff2e 	bl	80060d4 <CLK001_FreqStepupMainPLL>
 8006278:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 800627a:	687b      	ldr	r3, [r7, #4]
}
 800627c:	4618      	mov	r0, r3
 800627e:	f107 0708 	add.w	r7, r7, #8
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop

08006288 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 800628e:	f04f 0300 	mov.w	r3, #0
 8006292:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8006294:	f7ff fd92 	bl	8005dbc <CLK001_SysClk_Valid>
 8006298:	4603      	mov	r3, r0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d105      	bne.n	80062aa <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 800629e:	f7ff ffcb 	bl	8006238 <CLK001_SysClk_Init>
 80062a2:	4603      	mov	r3, r0
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 80062aa:	f7fd fca9 	bl	8003c00 <SystemCoreClockUpdate>
}
 80062ae:	f107 0708 	add.w	r7, r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop

080062b8 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 80062b8:	b480      	push	{r7}
 80062ba:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 80062bc:	f04f 0300 	mov.w	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bc80      	pop	{r7}
 80062c6:	4770      	bx	lr

080062c8 <CANGLOBAL_Init>:
*******************************************************************************/

/*  Function to Initialize CAN Clock registers
 */
void CANGLOBAL_Init(void)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	af00      	add	r7, sp, #0
  static uint8_t isInitialized = 0U;
  if(isInitialized == 0U)
 80062cc:	f241 534c 	movw	r3, #5452	; 0x154c
 80062d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d142      	bne.n	8006360 <CANGLOBAL_Init+0x98>
  {
    /* Reset MultiCAN module */	
    RESET001_DeassertReset(PER1_MCAN0);
 80062da:	f04f 0010 	mov.w	r0, #16
 80062de:	f2c1 0000 	movt	r0, #4096	; 0x1000
 80062e2:	f7ff fbc1 	bl	8005a68 <RESET001_DeassertReset>
    /* Enable CAN Module */
    CAN->CLC &= (uint32_t)~CAN_CLC_DISR_Msk;
 80062e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80062ea:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80062ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80062f2:	f6c4 0201 	movt	r2, #18433	; 0x4801
 80062f6:	6812      	ldr	r2, [r2, #0]
 80062f8:	f022 0201 	bic.w	r2, r2, #1
 80062fc:	601a      	str	r2, [r3, #0]
    /* Select the Divider Mode */
    while((CAN->CLC & CAN_CLC_DISS_Msk))
 80062fe:	bf00      	nop
 8006300:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006304:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0302 	and.w	r3, r3, #2
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1f6      	bne.n	8006300 <CANGLOBAL_Init+0x38>
    {}
    CAN->FDR |= 1U <<CAN_FDR_DM_Pos;
 8006312:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006316:	f6c4 0301 	movt	r3, #18433	; 0x4801
 800631a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800631e:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8006322:	68d2      	ldr	r2, [r2, #12]
 8006324:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006328:	60da      	str	r2, [r3, #12]
    /* Configure step value */
    CAN->FDR |= 1023U << CAN_FDR_STEP_Pos;
 800632a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800632e:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8006332:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006336:	f6c4 0201 	movt	r2, #18433	; 0x4801
 800633a:	68d2      	ldr	r2, [r2, #12]
 800633c:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 8006340:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 8006344:	60da      	str	r2, [r3, #12]
    isInitialized++;
 8006346:	f241 534c 	movw	r3, #5452	; 0x154c
 800634a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	f103 0301 	add.w	r3, r3, #1
 8006354:	b2da      	uxtb	r2, r3
 8006356:	f241 534c 	movw	r3, #5452	; 0x154c
 800635a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800635e:	701a      	strb	r2, [r3, #0]
  } 
}
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop

08006364 <CAN001_lAllocateMOtoNodeList>:
*******************************************************************************/


/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	4602      	mov	r2, r0
 800636c:	460b      	mov	r3, r1
 800636e:	71fa      	strb	r2, [r7, #7]
 8006370:	71bb      	strb	r3, [r7, #6]
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 8006372:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006376:	f6c4 0301 	movt	r3, #18433	; 0x4801
 800637a:	79fa      	ldrb	r2, [r7, #7]
 800637c:	f102 0201 	add.w	r2, r2, #1
 8006380:	ea4f 6102 	mov.w	r1, r2, lsl #24
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8006384:	79ba      	ldrb	r2, [r7, #6]
 8006386:	ea4f 4202 	mov.w	r2, r2, lsl #16
/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 800638a:	430a      	orrs	r2, r1
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 800638c:	f042 0202 	orr.w	r2, r2, #2
/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 8006390:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
                           (CAN001_PANCMD_STATIC_MO_ALLOC));
  /* wait until panel as done the command */
  while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 8006394:	bf00      	nop
 8006396:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800639a:	f6c4 0301 	movt	r3, #18433	; 0x4801
 800639e:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 80063a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d1f5      	bne.n	8006396 <CAN001_lAllocateMOtoNodeList+0x32>
  {}
}
 80063aa:	f107 070c 	add.w	r7, r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bc80      	pop	{r7}
 80063b2:	4770      	bx	lr

080063b4 <CAN001_lDeallocateMsgObj>:


/* Function to deallocate MO from Node list to free list */ 
static void CAN001_lDeallocateMsgObj(uint32_t MsgObjnr)
{ 
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
	uint32_t FirstMoInList0 = 0U;
 80063bc:	f04f 0300 	mov.w	r3, #0
 80063c0:	60fb      	str	r3, [r7, #12]
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
 80063c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80063c6:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80063ca:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	60fb      	str	r3, [r7, #12]
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 80063d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80063d6:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80063da:	68fa      	ldr	r2, [r7, #12]
 80063dc:	ea4f 6102 	mov.w	r1, r2, lsl #24
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	ea4f 4202 	mov.w	r2, r2, lsl #16
{ 
	uint32_t FirstMoInList0 = 0U;
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 80063e6:	430a      	orrs	r2, r1
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 80063e8:	f042 0204 	orr.w	r2, r2, #4
{ 
	uint32_t FirstMoInList0 = 0U;
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 80063ec:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
                           (CAN001_PANCMD_DYN_MO_DEALLOC));
    /* wait until panel as done the command */
   while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 80063f0:	bf00      	nop
 80063f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80063f6:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80063fa:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 80063fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1f5      	bne.n	80063f2 <CAN001_lDeallocateMsgObj+0x3e>
    {}
}
 8006406:	f107 0714 	add.w	r7, r7, #20
 800640a:	46bd      	mov	sp, r7
 800640c:	bc80      	pop	{r7}
 800640e:	4770      	bx	lr

08006410 <CAN001_lConfigMORegs>:

/* Function to configure message object registers */
static void CAN001_lConfigMORegs(const CAN001_MessageHandleType* MsgObjptr, uint8_t MsgObjnr)
{ 
 8006410:	b480      	push	{r7}
 8006412:	b085      	sub	sp, #20
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	70fb      	strb	r3, [r7, #3]
    CAN_MO_TypeDef* CAN_MOxRegs = GET_MO_OFFSET(MsgObjnr);
 800641c:	78fb      	ldrb	r3, [r7, #3]
 800641e:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8006422:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8006426:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800642a:	60bb      	str	r3, [r7, #8]
	  uint32_t Count = 0U;
 800642c:	f04f 0300 	mov.w	r3, #0
 8006430:	60fb      	str	r3, [r7, #12]
	  /* <<<DD_CAN001_nonAPI_3>>> */  
    /* Disable Message object */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	f04f 0220 	mov.w	r2, #32
 8006438:	61da      	str	r2, [r3, #28]
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	7a1b      	ldrb	r3, [r3, #8]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d125      	bne.n	800648e <CAN001_lConfigMORegs+0x7e>
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	ea4f 4283 	mov.w	r2, r3, lsl #18
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
 800644a:	f04f 0300 	mov.w	r3, #0
 800644e:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8006452:	4013      	ands	r3, r2
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
 8006454:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    /* Disable Message object */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	619a      	str	r2, [r3, #24]
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	7a5b      	ldrb	r3, [r3, #9]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d10d      	bne.n	8006480 <CAN001_lConfigMORegs+0x70>
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		             (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
                            ((uint32_t)(MsgObjptr->IDMask << CAN_MO_MOAR_STDID_Pos) \
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	ea4f 4283 	mov.w	r2, r3, lsl #18
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
 800646c:	f04f 0300 	mov.w	r3, #0
 8006470:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8006474:	4013      	ands	r3, r2
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		             (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 8006476:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	60da      	str	r2, [r3, #12]
 800647e:	e01b      	b.n	80064b8 <CAN001_lConfigMORegs+0xa8>
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		           (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
                            ((uint32_t)CAN_MO_MOAMR_AM_Msk & (uint32_t)MsgObjptr->IDMask));
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		           (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 8006484:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
                            ((uint32_t)(MsgObjptr->IDMask << CAN_MO_MOAR_STDID_Pos) \
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	60da      	str	r2, [r3, #12]
 800648c:	e014      	b.n	80064b8 <CAN001_lConfigMORegs+0xa8>
    else
    {
        /* Configure Extended identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8006496:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
      }                      
    } /* if (MsgObjptr->IDExten == STANDARDTYPE) */
    else
    {
        /* Configure Extended identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	619a      	str	r2, [r3, #24]
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	7a5b      	ldrb	r3, [r3, #9]
 80064a2:	ea4f 7343 	mov.w	r3, r3, lsl #29
 80064a6:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
    		  (uint32_t)(CAN_MO_MOAMR_AM_Msk & MsgObjptr->IDMask));
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 80064b2:	431a      	orrs	r2, r3
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	60da      	str	r2, [r3, #12]
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
    		  (uint32_t)(CAN_MO_MOAMR_AM_Msk & MsgObjptr->IDMask));
    }
      /* Check whether message object is transmit message object */
      /*<<<DD_CAN001_API_3_2>>>*/
    if (MsgObjptr->MsgObjType == TRANSMSGOBJ)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	7d1b      	ldrb	r3, [r3, #20]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d177      	bne.n	80065b0 <CAN001_lConfigMORegs+0x1a0>
  
    {
      /* Configure data length */
      WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	7a9b      	ldrb	r3, [r3, #10]
 80064c4:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80064c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80064d4:	431a      	orrs	r2, r3
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	601a      	str	r2, [r3, #0]
                            CAN_MO_MOFCR_DLC_Pos, (uint32_t)MsgObjptr->DataLength);
      /* Configure Data registers*/
      for(Count = 0U; Count < MsgObjptr->DataLength; Count++) 
 80064da:	f04f 0300 	mov.w	r3, #0
 80064de:	60fb      	str	r3, [r7, #12]
 80064e0:	e059      	b.n	8006596 <CAN001_lConfigMORegs+0x186>
      {
        if(Count < 4U)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2b03      	cmp	r3, #3
 80064e6:	d823      	bhi.n	8006530 <CAN001_lConfigMORegs+0x120>
        {
          WR_REG(CAN_MOxRegs->MODATAL, (uint32_t)((uint32_t)CAN_MO_MODATAL_DB0_Msk << (Count*8U)), \
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	18d3      	adds	r3, r2, r3
 80064ee:	f103 0308 	add.w	r3, r3, #8
 80064f2:	78db      	ldrb	r3, [r3, #3]
 80064f4:	461a      	mov	r2, r3
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80064fc:	fa02 f203 	lsl.w	r2, r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006506:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800650a:	fa01 f303 	lsl.w	r3, r1, r3
 800650e:	401a      	ands	r2, r3
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	6919      	ldr	r1, [r3, #16]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800651a:	f04f 00ff 	mov.w	r0, #255	; 0xff
 800651e:	fa00 f303 	lsl.w	r3, r0, r3
 8006522:	ea6f 0303 	mvn.w	r3, r3
 8006526:	400b      	ands	r3, r1
 8006528:	431a      	orrs	r2, r3
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	611a      	str	r2, [r3, #16]
 800652e:	e02e      	b.n	800658e <CAN001_lConfigMORegs+0x17e>
                                        (Count*8U),(uint32_t)MsgObjptr->data[Count]);
        }
        else
        {
          WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	18d3      	adds	r3, r2, r3
 8006536:	f103 0308 	add.w	r3, r3, #8
 800653a:	78db      	ldrb	r3, [r3, #3]
 800653c:	461a      	mov	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8006544:	f1a3 0304 	sub.w	r3, r3, #4
 8006548:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800654c:	fa02 f203 	lsl.w	r2, r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8006556:	f1a3 0304 	sub.w	r3, r3, #4
 800655a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800655e:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8006562:	fa01 f303 	lsl.w	r3, r1, r3
 8006566:	401a      	ands	r2, r3
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	6959      	ldr	r1, [r3, #20]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8006572:	f1a3 0304 	sub.w	r3, r3, #4
 8006576:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800657a:	f04f 00ff 	mov.w	r0, #255	; 0xff
 800657e:	fa00 f303 	lsl.w	r3, r0, r3
 8006582:	ea6f 0303 	mvn.w	r3, r3
 8006586:	400b      	ands	r3, r1
 8006588:	431a      	orrs	r2, r3
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	615a      	str	r2, [r3, #20]
    {
      /* Configure data length */
      WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
                            CAN_MO_MOFCR_DLC_Pos, (uint32_t)MsgObjptr->DataLength);
      /* Configure Data registers*/
      for(Count = 0U; Count < MsgObjptr->DataLength; Count++) 
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f103 0301 	add.w	r3, r3, #1
 8006594:	60fb      	str	r3, [r7, #12]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	7a9b      	ldrb	r3, [r3, #10]
 800659a:	461a      	mov	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d89f      	bhi.n	80064e2 <CAN001_lConfigMORegs+0xd2>
          WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
                                    ((Count-4U)*8U), (uint32_t)MsgObjptr->data[Count]);
        } /* if(Count < 4) */
      }  /* for(Count = 0; Count < MsgObjptr->DataLength; Count++) */
      /* Set MO as Transmit message object and set NEWDAT bit */
      CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETDIR_Msk | \
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	f04f 0300 	mov.w	r3, #0
 80065a8:	f6c0 0308 	movt	r3, #2056	; 0x808
 80065ac:	61d3      	str	r3, [r2, #28]
 80065ae:	e003      	b.n	80065b8 <CAN001_lConfigMORegs+0x1a8>
    }/*if (MsgType == TRANSMSGOBJ)*/
    /*<<<DD_CAN001_API_3_3>>>*/
    else
    { 
      /* Set MO as Receive message object and set RXEN bit */
      CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESDIR_Msk;
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065b6:	61da      	str	r2, [r3, #28]
    } /*if(MsgType == RECMSGOBJ)*/
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1 bits */
  CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | \
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	f04f 62d4 	mov.w	r2, #111149056	; 0x6a00000
 80065be:	61da      	str	r2, [r3, #28]
                        CAN_MO_MOCTR_SETTXEN1_Msk | \
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_SETMSGVAL_Msk );
}
 80065c0:	f107 0714 	add.w	r7, r7, #20
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bc80      	pop	{r7}
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop

080065cc <CAN001_lNodeInit>:

/* This function will initialize node with the given handle */                 
static void CAN001_lNodeInit(const CAN001_HandleType* Handle)
 {
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t Count  = 0U;
 80065d4:	f04f 0300 	mov.w	r3, #0
 80065d8:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo;
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
 80065da:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80065de:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80065e2:	613b      	str	r3, [r7, #16]
  /* <<<DD_CAN001_nonAPI_4>>> */
  /* Map to node register offset as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	60fb      	str	r3, [r7, #12]
 
  /* wait until panel has finished initialization */
  while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 80065ea:	bf00      	nop
 80065ec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80065f0:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80065f4:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 80065f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1f5      	bne.n	80065ec <CAN001_lNodeInit+0x20>
	{}
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f043 0241 	orr.w	r2, r3, #65	; 0x41
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	601a      	str	r2, [r3, #0]
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	791b      	ldrb	r3, [r3, #4]
 8006610:	ea4f 32c3 	mov.w	r2, r3, lsl #15
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	78db      	ldrb	r3, [r3, #3]
 8006618:	ea4f 3303 	mov.w	r3, r3, lsl #12
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
 800661c:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	789b      	ldrb	r3, [r3, #2]
 8006622:	ea4f 2303 	mov.w	r3, r3, lsl #8
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
 8006626:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	785b      	ldrb	r3, [r3, #1]
 800662c:	ea4f 1383 	mov.w	r3, r3, lsl #6
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
 8006630:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
                         (uint32_t)Handle->BaudRate.BaudRatePresc;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	781b      	ldrb	r3, [r3, #0]
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
 8006636:	431a      	orrs	r2, r3
	{}
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	611a      	str	r2, [r3, #16]
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
                         (uint32_t)Handle->BaudRate.BaudRatePresc;
  /* Check whether loop back mode is to be enabled */
  if ( Handle->LoopBackModeEn == CAN001_ENABLE)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	7b5b      	ldrb	r3, [r3, #13]
 8006640:	2b01      	cmp	r3, #1
 8006642:	d105      	bne.n	8006650 <CAN001_lNodeInit+0x84>
  {
    SET_BIT(CAN_NodexRegs->NPCR, CAN_NODE_NPCR_LBM_Pos);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	60da      	str	r2, [r3, #12]
  }
  /* Allocate required number of message object to node list 
    * and configure message object */
  for(Count = 0U; Count < Handle->NodeMONo; Count++)
 8006650:	f04f 0300 	mov.w	r3, #0
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	e027      	b.n	80066a8 <CAN001_lNodeInit+0xdc>
  {
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	7b1a      	ldrb	r2, [r3, #12]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	7b99      	ldrb	r1, [r3, #14]
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	b2db      	uxtb	r3, r3
 8006664:	18cb      	adds	r3, r1, r3
 8006666:	b2db      	uxtb	r3, r3
 8006668:	4610      	mov	r0, r2
 800666a:	4619      	mov	r1, r3
 800666c:	f7ff fe7a 	bl	8006364 <CAN001_lAllocateMOtoNodeList>
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	7b9a      	ldrb	r2, [r3, #14]
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	b2db      	uxtb	r3, r3
 8006678:	18d3      	adds	r3, r2, r3
 800667a:	72fb      	strb	r3, [r7, #11]
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
 800667c:	7afb      	ldrb	r3, [r7, #11]
 800667e:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8006682:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8006686:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800668a:	613b      	str	r3, [r7, #16]
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	7b1b      	ldrb	r3, [r3, #12]
 8006690:	ea4f 3243 	mov.w	r2, r3, lsl #13
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
                          (Count << CAN_MO_MOIPR_MPN_Pos));
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	ea4f 2303 	mov.w	r3, r3, lsl #8
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
 800669a:	431a      	orrs	r2, r3
  {
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	609a      	str	r2, [r3, #8]
  {
    SET_BIT(CAN_NodexRegs->NPCR, CAN_NODE_NPCR_LBM_Pos);
  }
  /* Allocate required number of message object to node list 
    * and configure message object */
  for(Count = 0U; Count < Handle->NodeMONo; Count++)
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	f103 0301 	add.w	r3, r3, #1
 80066a6:	617b      	str	r3, [r7, #20]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	7bdb      	ldrb	r3, [r3, #15]
 80066ac:	461a      	mov	r2, r3
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d8d1      	bhi.n	8006658 <CAN001_lNodeInit+0x8c>
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
                          (Count << CAN_MO_MOIPR_MPN_Pos));
  }

}
 80066b4:	f107 0718 	add.w	r7, r7, #24
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <CAN001_Init>:
 */


/* This function will initialize node with the given handle */                 
void CAN001_Init(void)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	af00      	add	r7, sp, #0
   /* Calling CANGLOBAL App Initialization */
   CANGLOBAL_Init();
 80066c0:	f7ff fe02 	bl	80062c8 <CANGLOBAL_Init>

   /* Node2 initialization */
   CAN001_lNodeInit(&CAN001_Handle0);
 80066c4:	f240 00e0 	movw	r0, #224	; 0xe0
 80066c8:	f6c0 0001 	movt	r0, #2049	; 0x801
 80066cc:	f7ff ff7e 	bl	80065cc <CAN001_lNodeInit>
   /* LMO1 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_1,1U);
 80066d0:	f240 00e0 	movw	r0, #224	; 0xe0
 80066d4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80066d8:	f240 6110 	movw	r1, #1552	; 0x610
 80066dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80066e0:	f04f 0201 	mov.w	r2, #1
 80066e4:	f000 f8ee 	bl	80068c4 <CAN001_ConfigMsgObj>
   /* LMO2 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_2,2U);
 80066e8:	f240 00e0 	movw	r0, #224	; 0xe0
 80066ec:	f6c0 0001 	movt	r0, #2049	; 0x801
 80066f0:	f240 6128 	movw	r1, #1576	; 0x628
 80066f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80066f8:	f04f 0202 	mov.w	r2, #2
 80066fc:	f000 f8e2 	bl	80068c4 <CAN001_ConfigMsgObj>
   /* LMO3 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_3,3U);
 8006700:	f240 00e0 	movw	r0, #224	; 0xe0
 8006704:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006708:	f240 6140 	movw	r1, #1600	; 0x640
 800670c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006710:	f04f 0203 	mov.w	r2, #3
 8006714:	f000 f8d6 	bl	80068c4 <CAN001_ConfigMsgObj>
   /* LMO4 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_4,4U);
 8006718:	f240 00e0 	movw	r0, #224	; 0xe0
 800671c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006720:	f240 6158 	movw	r1, #1624	; 0x658
 8006724:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006728:	f04f 0204 	mov.w	r2, #4
 800672c:	f000 f8ca 	bl	80068c4 <CAN001_ConfigMsgObj>
   /* LMO5 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_5,5U);
 8006730:	f240 00e0 	movw	r0, #224	; 0xe0
 8006734:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006738:	f240 6170 	movw	r1, #1648	; 0x670
 800673c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006740:	f04f 0205 	mov.w	r2, #5
 8006744:	f000 f8be 	bl	80068c4 <CAN001_ConfigMsgObj>
   /* LMO6 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_6,6U);
 8006748:	f240 00e0 	movw	r0, #224	; 0xe0
 800674c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006750:	f240 6188 	movw	r1, #1672	; 0x688
 8006754:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006758:	f04f 0206 	mov.w	r2, #6
 800675c:	f000 f8b2 	bl	80068c4 <CAN001_ConfigMsgObj>
   /* LMO7 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_7,7U);
 8006760:	f240 00e0 	movw	r0, #224	; 0xe0
 8006764:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006768:	f240 61a0 	movw	r1, #1696	; 0x6a0
 800676c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006770:	f04f 0207 	mov.w	r2, #7
 8006774:	f000 f8a6 	bl	80068c4 <CAN001_ConfigMsgObj>
   /* LMO8 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_8,8U);
 8006778:	f240 00e0 	movw	r0, #224	; 0xe0
 800677c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006780:	f240 61b8 	movw	r1, #1720	; 0x6b8
 8006784:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006788:	f04f 0208 	mov.w	r2, #8
 800678c:	f000 f89a 	bl	80068c4 <CAN001_ConfigMsgObj>
   /* LMO9 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_9,9U);
 8006790:	f240 00e0 	movw	r0, #224	; 0xe0
 8006794:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006798:	f240 61d0 	movw	r1, #1744	; 0x6d0
 800679c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80067a0:	f04f 0209 	mov.w	r2, #9
 80067a4:	f000 f88e 	bl	80068c4 <CAN001_ConfigMsgObj>
   /* LMO10 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_10,10U);
 80067a8:	f240 00e0 	movw	r0, #224	; 0xe0
 80067ac:	f6c0 0001 	movt	r0, #2049	; 0x801
 80067b0:	f240 61e8 	movw	r1, #1768	; 0x6e8
 80067b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80067b8:	f04f 020a 	mov.w	r2, #10
 80067bc:	f000 f882 	bl	80068c4 <CAN001_ConfigMsgObj>
  
}
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop

080067c4 <CAN001_NodeDeInit>:
       
  
/* This function will deinitialize node with the given handle */
/*<<<DD_CAN001_API_2>>>*/ 
void CAN001_NodeDeInit(const CAN001_HandleType* Handle)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b088      	sub	sp, #32
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  int32_t Count = 0;
 80067cc:	f04f 0300 	mov.w	r3, #0
 80067d0:	61fb      	str	r3, [r7, #28]
  uint8_t MsgNo;
  uint32_t*	MsgPndRegOffset = 0;
 80067d2:	f04f 0300 	mov.w	r3, #0
 80067d6:	61bb      	str	r3, [r7, #24]
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
 80067d8:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80067dc:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80067e0:	617b      	str	r3, [r7, #20]
  /* Map to node register offser as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	613b      	str	r3, [r7, #16]

  /* Reset all message object registers and deallocate to free list */
  for(Count = (int32_t)(Handle->NodeMONo)-1; Count >= 0; Count--)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	7bdb      	ldrb	r3, [r3, #15]
 80067ec:	f103 33ff 	add.w	r3, r3, #4294967295
 80067f0:	61fb      	str	r3, [r7, #28]
 80067f2:	e036      	b.n	8006862 <CAN001_NodeDeInit+0x9e>
  {
	MsgNo = (uint8_t)(Handle->FirstMOMapping+(uint32_t)Count);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	7b9a      	ldrb	r2, [r3, #14]
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	18d3      	adds	r3, r2, r3
 80067fe:	73fb      	strb	r3, [r7, #15]
    /* Mapping to message object offset value*/
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
 8006800:	7bfb      	ldrb	r3, [r7, #15]
 8006802:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8006806:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 800680a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800680e:	617b      	str	r3, [r7, #20]
    /* Reset all message objects registers */
    CAN_MOxRegs->MOFCR =  (0x00000000U);			 		
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	f04f 0200 	mov.w	r2, #0
 8006816:	601a      	str	r2, [r3, #0]
    CAN_MOxRegs->MOIPR &= (0x000000FFU);			 
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	b2da      	uxtb	r2, r3
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	609a      	str	r2, [r3, #8]
    CAN_MOxRegs->MOAMR = (0x3FFFFFFFU);			 
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8006828:	60da      	str	r2, [r3, #12]
    CAN_MOxRegs->MODATAL = (0x00000000U);	
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	f04f 0200 	mov.w	r2, #0
 8006830:	611a      	str	r2, [r3, #16]
    CAN_MOxRegs->MODATAH = (0x00000000U);	
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f04f 0200 	mov.w	r2, #0
 8006838:	615a      	str	r2, [r3, #20]
    CAN_MOxRegs->MOAR = (0x00000000U);   
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f04f 0200 	mov.w	r2, #0
 8006840:	619a      	str	r2, [r3, #24]
    CAN_MOxRegs->MOCTR = (0x00000FFFU);
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f640 72ff 	movw	r2, #4095	; 0xfff
 8006848:	61da      	str	r2, [r3, #28]
    CAN001_lDeallocateMsgObj(Handle->FirstMOMapping+(uint32_t)Count);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	7b9b      	ldrb	r3, [r3, #14]
 800684e:	461a      	mov	r2, r3
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	18d3      	adds	r3, r2, r3
 8006854:	4618      	mov	r0, r3
 8006856:	f7ff fdad 	bl	80063b4 <CAN001_lDeallocateMsgObj>
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
  /* Map to node register offser as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;

  /* Reset all message object registers and deallocate to free list */
  for(Count = (int32_t)(Handle->NodeMONo)-1; Count >= 0; Count--)
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006860:	61fb      	str	r3, [r7, #28]
 8006862:	69fb      	ldr	r3, [r7, #28]
 8006864:	2b00      	cmp	r3, #0
 8006866:	dac5      	bge.n	80067f4 <CAN001_NodeDeInit+0x30>
    CAN_MOxRegs->MOAR = (0x00000000U);   
    CAN_MOxRegs->MOCTR = (0x00000FFFU);
    CAN001_lDeallocateMsgObj(Handle->FirstMOMapping+(uint32_t)Count);
  }
  /* set CCE and INIT bit NCR for disconnecting the node */
  CAN_NodexRegs->NCR = (0x00000041U);
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	f04f 0241 	mov.w	r2, #65	; 0x41
 800686e:	601a      	str	r2, [r3, #0]
  /* reset all node registers */
  CAN_NodexRegs->NSR = (0x00000000U);
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	f04f 0200 	mov.w	r2, #0
 8006876:	605a      	str	r2, [r3, #4]
  CAN_NodexRegs->NPCR &= (0x0000000FU);
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	68db      	ldr	r3, [r3, #12]
 800687c:	f003 020f 	and.w	r2, r3, #15
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	60da      	str	r2, [r3, #12]
  CAN_NodexRegs->NECNT = (0x00600000U);
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 800688a:	615a      	str	r2, [r3, #20]
  CAN_NodexRegs->NFCR = (0x00000000U);
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	f04f 0200 	mov.w	r2, #0
 8006892:	619a      	str	r2, [r3, #24]
  CAN_NodexRegs->NBTR = (0x00000000U);
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	f04f 0200 	mov.w	r2, #0
 800689a:	611a      	str	r2, [r3, #16]
  MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	7b1b      	ldrb	r3, [r3, #12]
 80068a0:	461a      	mov	r2, r3
 80068a2:	f245 0350 	movw	r3, #20560	; 0x5050
 80068a6:	f2c1 2300 	movt	r3, #4608	; 0x1200
 80068aa:	18d3      	adds	r3, r2, r3
 80068ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80068b0:	61bb      	str	r3, [r7, #24]
  (*MsgPndRegOffset) = (0x00000000U);
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	f04f 0200 	mov.w	r2, #0
 80068b8:	601a      	str	r2, [r3, #0]
  
}    
 80068ba:	f107 0720 	add.w	r7, r7, #32
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop

080068c4 <CAN001_ConfigMsgObj>:
(
  const CAN001_HandleType* Handle, 
  const CAN001_MessageHandleType* SwMsgObjptr,
  uint8_t MsgObjnr
 )
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b088      	sub	sp, #32
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	4613      	mov	r3, r2
 80068d0:	71fb      	strb	r3, [r7, #7]
  uint32_t Error = (uint32_t)CAN001_MO_NOT_FOUND;
 80068d2:	f04f 0302 	mov.w	r3, #2
 80068d6:	61fb      	str	r3, [r7, #28]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	7b9a      	ldrb	r2, [r3, #14]
 80068dc:	79fb      	ldrb	r3, [r7, #7]
 80068de:	18d3      	adds	r3, r2, r3
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80068e6:	76fb      	strb	r3, [r7, #27]
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                      GET_MO_OFFSET(MsgNo);
 80068e8:	7efb      	ldrb	r3, [r7, #27]
 80068ea:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80068ee:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80068f2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 )
{
  uint32_t Error = (uint32_t)CAN001_MO_NOT_FOUND;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80068f6:	617b      	str	r3, [r7, #20]
                      GET_MO_OFFSET(MsgNo);
                      
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    
  if (((SwMsgObjptr->IDExten != (uint8_t)STANDARDTYPE) && \
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	7a1b      	ldrb	r3, [r3, #8]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d003      	beq.n	8006908 <CAN001_ConfigMsgObj+0x44>
                                        (SwMsgObjptr->IDExten != (uint8_t)EXTENDEDTYPE))
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	7a1b      	ldrb	r3, [r3, #8]
  CAN_MO_TypeDef* CAN_MOxRegs = \
                      GET_MO_OFFSET(MsgNo);
                      
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    
  if (((SwMsgObjptr->IDExten != (uint8_t)STANDARDTYPE) && \
 8006904:	2b01      	cmp	r3, #1
 8006906:	d10f      	bne.n	8006928 <CAN001_ConfigMsgObj+0x64>
                                        (SwMsgObjptr->IDExten != (uint8_t)EXTENDEDTYPE))
    ||((SwMsgObjptr->MsgObjEN != CAN001_ENABLE) && (SwMsgObjptr->MsgObjEN != CAN001_DISABLE))
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	7cdb      	ldrb	r3, [r3, #19]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d003      	beq.n	8006918 <CAN001_ConfigMsgObj+0x54>
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	7cdb      	ldrb	r3, [r3, #19]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d107      	bne.n	8006928 <CAN001_ConfigMsgObj+0x64>
    ||((SwMsgObjptr->MsgObjType != RECMSGOBJ) && (SwMsgObjptr->MsgObjType != TRANSMSGOBJ)))
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	7d1b      	ldrb	r3, [r3, #20]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d007      	beq.n	8006930 <CAN001_ConfigMsgObj+0x6c>
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	7d1b      	ldrb	r3, [r3, #20]
 8006924:	2b01      	cmp	r3, #1
 8006926:	d003      	beq.n	8006930 <CAN001_ConfigMsgObj+0x6c>
  {
    Error =  (uint32_t)CAN001_INVALID_INPUT;
 8006928:	f04f 0306 	mov.w	r3, #6
 800692c:	61fb      	str	r3, [r7, #28]
 800692e:	e01a      	b.n	8006966 <CAN001_ConfigMsgObj+0xa2>
    ERROR(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if message object is to be disabled */
  /*<<<DD_CAN001_API_3_1>>>*/
  else if (SwMsgObjptr->MsgObjEN == CAN001_DISABLE)
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	7cdb      	ldrb	r3, [r3, #19]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d107      	bne.n	8006948 <CAN001_ConfigMsgObj+0x84>
  {
    /* Reset MSGVAL bit */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f04f 0220 	mov.w	r2, #32
 800693e:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 8006940:	f04f 0300 	mov.w	r3, #0
 8006944:	61fb      	str	r3, [r7, #28]
 8006946:	e00e      	b.n	8006966 <CAN001_ConfigMsgObj+0xa2>
  } /* if (SwMsgObjptr->MsgObjEN == CAN001_DISABLE) */
  else
  {
    CAN001_lConfigMORegs(SwMsgObjptr, (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U)));
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	7b9a      	ldrb	r2, [r3, #14]
 800694c:	79fb      	ldrb	r3, [r7, #7]
 800694e:	18d3      	adds	r3, r2, r3
 8006950:	b2db      	uxtb	r3, r3
 8006952:	f103 33ff 	add.w	r3, r3, #4294967295
 8006956:	b2db      	uxtb	r3, r3
 8006958:	68b8      	ldr	r0, [r7, #8]
 800695a:	4619      	mov	r1, r3
 800695c:	f7ff fd58 	bl	8006410 <CAN001_lConfigMORegs>
    Error = (uint32_t)DAVEApp_SUCCESS;
 8006960:	f04f 0300 	mov.w	r3, #0
 8006964:	61fb      	str	r3, [r7, #28]
  } /*if (SwMsgObjptr->MsgObjEN == CAN001_ENABLE)*/
  
  return Error;
 8006966:	69fb      	ldr	r3, [r7, #28]
}
 8006968:	4618      	mov	r0, r3
 800696a:	f107 0720 	add.w	r7, r7, #32
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop

08006974 <CAN001_SendDataFrame>:
 *  for sending data frame
 */

 
status_t CAN001_SendDataFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 8006974:	b480      	push	{r7}
 8006976:	b087      	sub	sp, #28
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	460b      	mov	r3, r1
 800697e:	70fb      	strb	r3, [r7, #3]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 8006980:	f04f 0305 	mov.w	r3, #5
 8006984:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	7b9a      	ldrb	r2, [r3, #14]
 800698a:	78fb      	ldrb	r3, [r7, #3]
 800698c:	18d3      	adds	r3, r2, r3
 800698e:	b2db      	uxtb	r3, r3
 8006990:	f103 33ff 	add.w	r3, r3, #4294967295
 8006994:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8006996:	7cfb      	ldrb	r3, [r7, #19]
 8006998:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 800699c:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80069a0:	ea4f 1343 	mov.w	r3, r3, lsl #5
status_t CAN001_SendDataFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
  uint32_t Error = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80069a4:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is not a transmit message object */
  /*<<<DD_CAN001_API_4_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069ae:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d003      	beq.n	80069be <CAN001_SendDataFrame+0x4a>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)TRANSMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 80069b6:	f04f 0301 	mov.w	r3, #1
 80069ba:	617b      	str	r3, [r7, #20]
 80069bc:	e01e      	b.n	80069fc <CAN001_SendDataFrame+0x88>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if message is disabled */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_MSGVAL_Msk, \
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	69db      	ldr	r3, [r3, #28]
 80069c2:	f003 0320 	and.w	r3, r3, #32
 80069c6:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d103      	bne.n	80069d6 <CAN001_SendDataFrame+0x62>
                                              CAN_MO_MOSTAT_MSGVAL_Pos) == 0U)    
  {
    Error = (uint32_t)CAN001_MSGOBJ_DISABLED;
 80069ce:	f04f 0303 	mov.w	r3, #3
 80069d2:	617b      	str	r3, [r7, #20]
 80069d4:	e012      	b.n	80069fc <CAN001_SendDataFrame+0x88>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* check if transmission is ongoing on message object */
  /*<<<DD_CAN001_API_4_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_TXRQ_Msk, \
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	69db      	ldr	r3, [r3, #28]
 80069da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069de:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d103      	bne.n	80069ee <CAN001_SendDataFrame+0x7a>
                                                 CAN_MO_MOSTAT_TXRQ_Pos) == 1U)  
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 80069e6:	f04f 0304 	mov.w	r3, #4
 80069ea:	617b      	str	r3, [r7, #20]
 80069ec:	e006      	b.n	80069fc <CAN001_SendDataFrame+0x88>
  }
  else
  {
    /* set TXRQ bit */
    /*<<<DD_CAN001_API_4_3>>>*/
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80069f4:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 80069f6:	f04f 0300 	mov.w	r3, #0
 80069fa:	617b      	str	r3, [r7, #20]
  }
 
  return Error;
 80069fc:	697b      	ldr	r3, [r7, #20]
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	f107 071c 	add.w	r7, r7, #28
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bc80      	pop	{r7}
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop

08006a0c <CAN001_SendRemoteFrame>:
 *	This function is will put a transmit request to receive message object     
 *  for sending remote frame
 */

status_t CAN001_SendRemoteFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b087      	sub	sp, #28
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	460b      	mov	r3, r1
 8006a16:	70fb      	strb	r3, [r7, #3]
  uint32_t Error = 0U;
 8006a18:	f04f 0300 	mov.w	r3, #0
 8006a1c:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	7b9a      	ldrb	r2, [r3, #14]
 8006a22:	78fb      	ldrb	r3, [r7, #3]
 8006a24:	18d3      	adds	r3, r2, r3
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a2c:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8006a2e:	7cfb      	ldrb	r3, [r7, #19]
 8006a30:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8006a34:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8006a38:	ea4f 1343 	mov.w	r3, r3, lsl #5
status_t CAN001_SendRemoteFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
  uint32_t Error = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8006a3c:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
 
  DBG002_N ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is a receive message object */
  /*<<<DD_CAN001_API_5_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	69db      	ldr	r3, [r3, #28]
 8006a42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a46:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d003      	beq.n	8006a56 <CAN001_SendRemoteFrame+0x4a>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)RECMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 8006a4e:	f04f 0301 	mov.w	r3, #1
 8006a52:	617b      	str	r3, [r7, #20]
 8006a54:	e01e      	b.n	8006a94 <CAN001_SendRemoteFrame+0x88>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if message is disabled */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_MSGVAL_Msk, \
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	69db      	ldr	r3, [r3, #28]
 8006a5a:	f003 0320 	and.w	r3, r3, #32
 8006a5e:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d103      	bne.n	8006a6e <CAN001_SendRemoteFrame+0x62>
                                              CAN_MO_MOSTAT_MSGVAL_Pos) == 0U)    		
  {
    Error = (uint32_t)CAN001_MSGOBJ_DISABLED;
 8006a66:	f04f 0303 	mov.w	r3, #3
 8006a6a:	617b      	str	r3, [r7, #20]
 8006a6c:	e012      	b.n	8006a94 <CAN001_SendRemoteFrame+0x88>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* check if transmission is ongoing on message object */
  /*<<<DD_CAN001_API_5_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_TXRQ_Msk, \
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	69db      	ldr	r3, [r3, #28]
 8006a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a76:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d103      	bne.n	8006a86 <CAN001_SendRemoteFrame+0x7a>
                                                CAN_MO_MOSTAT_TXRQ_Pos) == 1U)  
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 8006a7e:	f04f 0304 	mov.w	r3, #4
 8006a82:	617b      	str	r3, [r7, #20]
 8006a84:	e006      	b.n	8006a94 <CAN001_SendRemoteFrame+0x88>
  }
  else
  {
    /* Put transmit request to message object */
    /*<<<DD_CAN001_API_5_3>>>*/
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006a8c:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 8006a8e:	f04f 0300 	mov.w	r3, #0
 8006a92:	617b      	str	r3, [r7, #20]
  }
 
  return Error;
 8006a94:	697b      	ldr	r3, [r7, #20]
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	f107 071c 	add.w	r7, r7, #28
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bc80      	pop	{r7}
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop

08006aa4 <CAN001_ReadMsgObj>:
(
 const CAN001_HandleType* Handle,
 CAN001_MessageHandleType* SwMsgObjptr,
 uint8_t MsgObjnr
)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b089      	sub	sp, #36	; 0x24
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	4613      	mov	r3, r2
 8006ab0:	71fb      	strb	r3, [r7, #7]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 8006ab2:	f04f 0305 	mov.w	r3, #5
 8006ab6:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0U;
 8006ab8:	f04f 0300 	mov.w	r3, #0
 8006abc:	61bb      	str	r3, [r7, #24]
  bool RxPnd = 0U;
 8006abe:	f04f 0300 	mov.w	r3, #0
 8006ac2:	75fb      	strb	r3, [r7, #23]
  bool NewData = 0U;
 8006ac4:	f04f 0300 	mov.w	r3, #0
 8006ac8:	75bb      	strb	r3, [r7, #22]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	7b9a      	ldrb	r2, [r3, #14]
 8006ace:	79fb      	ldrb	r3, [r7, #7]
 8006ad0:	18d3      	adds	r3, r2, r3
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ad8:	757b      	strb	r3, [r7, #21]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                 GET_MO_OFFSET(MsgNo);
 8006ada:	7d7b      	ldrb	r3, [r7, #21]
 8006adc:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8006ae0:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8006ae4:	ea4f 1343 	mov.w	r3, r3, lsl #5
  uint32_t Count = 0U;
  bool RxPnd = 0U;
  bool NewData = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8006ae8:	613b      	str	r3, [r7, #16]
                 GET_MO_OFFSET(MsgNo);
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is a receive message object */
  /*<<<DD_CAN001_API_6_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	69db      	ldr	r3, [r3, #28]
 8006aee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006af2:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d003      	beq.n	8006b02 <CAN001_ReadMsgObj+0x5e>
                                   CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)RECMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 8006afa:	f04f 0301 	mov.w	r3, #1
 8006afe:	61fb      	str	r3, [r7, #28]
 8006b00:	e0ca      	b.n	8006c98 <CAN001_ReadMsgObj+0x1f4>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if reception is ongoing on message object */
  /*<<<DD_CAN001_API_6_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_RXUPD_Msk, \
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	69db      	ldr	r3, [r3, #28]
 8006b06:	f003 0304 	and.w	r3, r3, #4
 8006b0a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d103      	bne.n	8006b1a <CAN001_ReadMsgObj+0x76>
                                         CAN_MO_MOSTAT_RXUPD_Pos) == 1U)
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 8006b12:	f04f 0304 	mov.w	r3, #4
 8006b16:	61fb      	str	r3, [r7, #28]
 8006b18:	e0be      	b.n	8006c98 <CAN001_ReadMsgObj+0x1f4>
  {
    /* read message parameters */
    /*<<<DD_CAN001_API_6_3>>>*/
    do
    {
      CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESNEWDAT_Msk;
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	f04f 0208 	mov.w	r2, #8
 8006b20:	61da      	str	r2, [r3, #28]
      if((RD_REG(CAN_MOxRegs->MOAR, CAN_MO_MOAR_IDE_Msk , \
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b2a:	ea4f 7353 	mov.w	r3, r3, lsr #29
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d12e      	bne.n	8006b90 <CAN001_ReadMsgObj+0xec>
                         CAN_MO_MOAR_IDE_Pos)) == 0U)
      {
        SwMsgObjptr->IDExten = (uint8_t)STANDARDTYPE;
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	f04f 0200 	mov.w	r2, #0
 8006b38:	721a      	strb	r2, [r3, #8]
        SwMsgObjptr->Identifier = (CAN_MOxRegs->MOAR & (uint32_t)CAN_MO_MOAR_STDID_Msk) >> \
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	699a      	ldr	r2, [r3, #24]
 8006b3e:	f04f 0300 	mov.w	r3, #0
 8006b42:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8006b46:	4013      	ands	r3, r2
 8006b48:	ea4f 4293 	mov.w	r2, r3, lsr #18
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	601a      	str	r2, [r3, #0]
                                                    CAN_MO_MOAR_STDID_Pos;
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b58:	ea4f 7353 	mov.w	r3, r3, lsr #29
 8006b5c:	b2da      	uxtb	r2, r3
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	725a      	strb	r2, [r3, #9]
                             CAN_MO_MOAMR_MIDE_Pos);
        if(SwMsgObjptr->IDEMask == 1U)
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	7a5b      	ldrb	r3, [r3, #9]
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d10b      	bne.n	8006b82 <CAN001_ReadMsgObj+0xde>
        {
          SwMsgObjptr->IDMask = (CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAR_STDID_Msk) >> \
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	68da      	ldr	r2, [r3, #12]
 8006b6e:	f04f 0300 	mov.w	r3, #0
 8006b72:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8006b76:	4013      	ands	r3, r2
 8006b78:	ea4f 4293 	mov.w	r2, r3, lsr #18
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	605a      	str	r2, [r3, #4]
 8006b80:	e01f      	b.n	8006bc2 <CAN001_ReadMsgObj+0x11e>
     	                                             CAN_MO_MOAR_STDID_Pos;
        }
        else
        {
     	   SwMsgObjptr->IDMask = CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_AM_Msk;
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	605a      	str	r2, [r3, #4]
 8006b8e:	e018      	b.n	8006bc2 <CAN001_ReadMsgObj+0x11e>
        }
      }
      else
      {
        SwMsgObjptr->IDExten = (uint8_t)EXTENDEDTYPE;
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	f04f 0201 	mov.w	r2, #1
 8006b96:	721a      	strb	r2, [r3, #8]
        SwMsgObjptr->Identifier = CAN_MOxRegs->MOAR & (uint32_t)CAN_MO_MOAR_ID_Msk;
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	699b      	ldr	r3, [r3, #24]
 8006b9c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	601a      	str	r2, [r3, #0]
        SwMsgObjptr->IDMask = CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_AM_Msk;
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	605a      	str	r2, [r3, #4]
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006bb8:	ea4f 7353 	mov.w	r3, r3, lsr #29
 8006bbc:	b2da      	uxtb	r2, r3
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	725a      	strb	r2, [r3, #9]
                                    CAN_MO_MOAMR_MIDE_Pos);
      }
      SwMsgObjptr->DataLength = (uint8_t)RD_REG(CAN_MOxRegs->MOFCR, \
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8006bca:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	729a      	strb	r2, [r3, #10]
                             CAN_MO_MOFCR_DLC_Msk, CAN_MO_MOFCR_DLC_Pos);
      for(Count = 0U; Count < SwMsgObjptr->DataLength; Count++)
 8006bd4:	f04f 0300 	mov.w	r3, #0
 8006bd8:	61bb      	str	r3, [r7, #24]
 8006bda:	e03b      	b.n	8006c54 <CAN001_ReadMsgObj+0x1b0>
      {
        if(Count < 4U)
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	2b03      	cmp	r3, #3
 8006be0:	d816      	bhi.n	8006c10 <CAN001_ReadMsgObj+0x16c>
        {
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAL, \
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	691a      	ldr	r2, [r3, #16]
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006bec:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8006bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8006bf4:	401a      	ands	r2, r3
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8006c00:	b2da      	uxtb	r2, r3
 8006c02:	68b9      	ldr	r1, [r7, #8]
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	18cb      	adds	r3, r1, r3
 8006c08:	f103 0308 	add.w	r3, r3, #8
 8006c0c:	70da      	strb	r2, [r3, #3]
 8006c0e:	e01d      	b.n	8006c4c <CAN001_ReadMsgObj+0x1a8>
                                  (CAN_MO_MODATAL_DB0_Msk << (Count*8U)), \
                                                            (Count*8U));
        }
        else
        {
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAH, \
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	695a      	ldr	r2, [r3, #20]
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8006c1a:	f1a3 0304 	sub.w	r3, r3, #4
 8006c1e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006c22:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8006c26:	fa01 f303 	lsl.w	r3, r1, r3
 8006c2a:	401a      	ands	r2, r3
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8006c32:	f1a3 0304 	sub.w	r3, r3, #4
 8006c36:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c3e:	b2da      	uxtb	r2, r3
 8006c40:	68b9      	ldr	r1, [r7, #8]
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	18cb      	adds	r3, r1, r3
 8006c46:	f103 0308 	add.w	r3, r3, #8
 8006c4a:	70da      	strb	r2, [r3, #3]
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
                                    CAN_MO_MOAMR_MIDE_Pos);
      }
      SwMsgObjptr->DataLength = (uint8_t)RD_REG(CAN_MOxRegs->MOFCR, \
                             CAN_MO_MOFCR_DLC_Msk, CAN_MO_MOFCR_DLC_Pos);
      for(Count = 0U; Count < SwMsgObjptr->DataLength; Count++)
 8006c4c:	69bb      	ldr	r3, [r7, #24]
 8006c4e:	f103 0301 	add.w	r3, r3, #1
 8006c52:	61bb      	str	r3, [r7, #24]
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	7a9b      	ldrb	r3, [r3, #10]
 8006c58:	461a      	mov	r2, r3
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d8bd      	bhi.n	8006bdc <CAN001_ReadMsgObj+0x138>
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAH, \
                                   (CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)) ,\
                                                            ((Count-4U)*8U));
        }
      }
      RxPnd = (bool)CHECK_RXPND_BIT();
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	69db      	ldr	r3, [r3, #28]
 8006c64:	f003 0304 	and.w	r3, r3, #4
 8006c68:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8006c6c:	75fb      	strb	r3, [r7, #23]
      NewData = (bool)CHECK_NEWDATA_BIT();
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	69db      	ldr	r3, [r3, #28]
 8006c72:	f003 0308 	and.w	r3, r3, #8
 8006c76:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8006c7a:	75bb      	strb	r3, [r7, #22]
    } while((RxPnd != 0U) && (NewData != 0U));
 8006c7c:	7dfb      	ldrb	r3, [r7, #23]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d003      	beq.n	8006c8a <CAN001_ReadMsgObj+0x1e6>
 8006c82:	7dbb      	ldrb	r3, [r7, #22]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f47f af48 	bne.w	8006b1a <CAN001_ReadMsgObj+0x76>
     SwMsgObjptr->MsgObjType = RECMSGOBJ;
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	f04f 0200 	mov.w	r2, #0
 8006c90:	751a      	strb	r2, [r3, #20]
     Error = (uint32_t)DAVEApp_SUCCESS;
 8006c92:	f04f 0300 	mov.w	r3, #0
 8006c96:	61fb      	str	r3, [r7, #28]
  }
 
  return Error;
 8006c98:	69fb      	ldr	r3, [r7, #28]
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bc80      	pop	{r7}
 8006ca4:	4770      	bx	lr
 8006ca6:	bf00      	nop

08006ca8 <CAN001_UpdateMODataRegisters>:
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr,
  uint8_t DataLength, 
  const uint8_t* DataPtr
)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b089      	sub	sp, #36	; 0x24
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	607b      	str	r3, [r7, #4]
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	72fb      	strb	r3, [r7, #11]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	72bb      	strb	r3, [r7, #10]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 8006cba:	f04f 0305 	mov.w	r3, #5
 8006cbe:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0U;
 8006cc0:	f04f 0300 	mov.w	r3, #0
 8006cc4:	61bb      	str	r3, [r7, #24]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	7b9a      	ldrb	r2, [r3, #14]
 8006cca:	7afb      	ldrb	r3, [r7, #11]
 8006ccc:	18d3      	adds	r3, r2, r3
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	f103 33ff 	add.w	r3, r3, #4294967295
 8006cd4:	75fb      	strb	r3, [r7, #23]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8006cd6:	7dfb      	ldrb	r3, [r7, #23]
 8006cd8:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8006cdc:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8006ce0:	ea4f 1343 	mov.w	r3, r3, lsl #5
{
  uint32_t Error = (uint32_t)CAN001_ERROR;
  uint32_t Count = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8006ce4:	613b      	str	r3, [r7, #16]
                  GET_MO_OFFSET(MsgNo);
  
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  if (DataLength > 8U)
 8006ce6:	7abb      	ldrb	r3, [r7, #10]
 8006ce8:	2b08      	cmp	r3, #8
 8006cea:	d903      	bls.n	8006cf4 <CAN001_UpdateMODataRegisters+0x4c>
  {
    Error = (uint32_t)CAN001_INVALID_INPUT;
 8006cec:	f04f 0306 	mov.w	r3, #6
 8006cf0:	61fb      	str	r3, [r7, #28]
 8006cf2:	e082      	b.n	8006dfa <CAN001_UpdateMODataRegisters+0x152>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if message object is not a transmit message object */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	69db      	ldr	r3, [r3, #28]
 8006cf8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006cfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d003      	beq.n	8006d0c <CAN001_UpdateMODataRegisters+0x64>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)TRANSMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 8006d04:	f04f 0301 	mov.w	r3, #1
 8006d08:	61fb      	str	r3, [r7, #28]
 8006d0a:	e076      	b.n	8006dfa <CAN001_UpdateMODataRegisters+0x152>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  else
  {
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	f04f 0220 	mov.w	r2, #32
 8006d12:	61da      	str	r2, [r3, #28]
    /* Configure data length */
    WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
 8006d14:	7abb      	ldrb	r3, [r7, #10]
 8006d16:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8006d1a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8006d26:	431a      	orrs	r2, r3
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	601a      	str	r2, [r3, #0]
                              CAN_MO_MOFCR_DLC_Pos, (uint32_t)DataLength);
    for(Count = 0U; Count < DataLength; Count++) 
 8006d2c:	f04f 0300 	mov.w	r3, #0
 8006d30:	61bb      	str	r3, [r7, #24]
 8006d32:	e055      	b.n	8006de0 <CAN001_UpdateMODataRegisters+0x138>
    {
      if(Count < 4U)
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	2b03      	cmp	r3, #3
 8006d38:	d821      	bhi.n	8006d7e <CAN001_UpdateMODataRegisters+0xd6>
      {
        WR_REG(CAN_MOxRegs->MODATAL, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << (Count*8U)) , \
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	18d3      	adds	r3, r2, r3
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	461a      	mov	r2, r3
 8006d44:	69bb      	ldr	r3, [r7, #24]
 8006d46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006d4a:	fa02 f203 	lsl.w	r2, r2, r3
 8006d4e:	69bb      	ldr	r3, [r7, #24]
 8006d50:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006d54:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8006d58:	fa01 f303 	lsl.w	r3, r1, r3
 8006d5c:	401a      	ands	r2, r3
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	6919      	ldr	r1, [r3, #16]
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006d68:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8006d6c:	fa00 f303 	lsl.w	r3, r0, r3
 8006d70:	ea6f 0303 	mvn.w	r3, r3
 8006d74:	400b      	ands	r3, r1
 8006d76:	431a      	orrs	r2, r3
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	611a      	str	r2, [r3, #16]
 8006d7c:	e02c      	b.n	8006dd8 <CAN001_UpdateMODataRegisters+0x130>
                                        (Count*8U), (uint32_t)(*(DataPtr + Count)));
      }
      else
      {
        WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	18d3      	adds	r3, r2, r3
 8006d84:	781b      	ldrb	r3, [r3, #0]
 8006d86:	461a      	mov	r2, r3
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8006d8e:	f1a3 0304 	sub.w	r3, r3, #4
 8006d92:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006d96:	fa02 f203 	lsl.w	r2, r2, r3
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8006da0:	f1a3 0304 	sub.w	r3, r3, #4
 8006da4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006da8:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8006dac:	fa01 f303 	lsl.w	r3, r1, r3
 8006db0:	401a      	ands	r2, r3
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	6959      	ldr	r1, [r3, #20]
 8006db6:	69bb      	ldr	r3, [r7, #24]
 8006db8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8006dbc:	f1a3 0304 	sub.w	r3, r3, #4
 8006dc0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006dc4:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8006dc8:	fa00 f303 	lsl.w	r3, r0, r3
 8006dcc:	ea6f 0303 	mvn.w	r3, r3
 8006dd0:	400b      	ands	r3, r1
 8006dd2:	431a      	orrs	r2, r3
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	615a      	str	r2, [r3, #20]
  {
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    /* Configure data length */
    WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
                              CAN_MO_MOFCR_DLC_Pos, (uint32_t)DataLength);
    for(Count = 0U; Count < DataLength; Count++) 
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	f103 0301 	add.w	r3, r3, #1
 8006dde:	61bb      	str	r3, [r7, #24]
 8006de0:	7aba      	ldrb	r2, [r7, #10]
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d8a5      	bhi.n	8006d34 <CAN001_UpdateMODataRegisters+0x8c>
        WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
                                   ((Count-4U)*8U), (uint32_t)(*(DataPtr + Count)));
      }
    }
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1, NEWDATA and RXEN */
    CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | \
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	f04f 0340 	mov.w	r3, #64	; 0x40
 8006dee:	f2c0 63a8 	movt	r3, #1704	; 0x6a8
 8006df2:	61d3      	str	r3, [r2, #28]
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_SETMSGVAL_Msk | \
                        CAN_MO_MOCTR_SETNEWDAT_Msk | \
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_RESRTSEL_Msk);
    Error = (uint32_t)DAVEApp_SUCCESS;
 8006df4:	f04f 0300 	mov.w	r3, #0
 8006df8:	61fb      	str	r3, [r7, #28]
  }
 
  return Error;
 8006dfa:	69fb      	ldr	r3, [r7, #28]
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bc80      	pop	{r7}
 8006e06:	4770      	bx	lr

08006e08 <CAN001_GetMOFlagStatus>:
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr, 
  CAN_MsgStatusType NewMsgStatus
 )
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b087      	sub	sp, #28
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	4613      	mov	r3, r2
 8006e12:	460a      	mov	r2, r1
 8006e14:	70fa      	strb	r2, [r7, #3]
 8006e16:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8006e18:	f04f 0305 	mov.w	r3, #5
 8006e1c:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	7b9a      	ldrb	r2, [r3, #14]
 8006e22:	78fb      	ldrb	r3, [r7, #3]
 8006e24:	18d3      	adds	r3, r2, r3
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e2c:	74fb      	strb	r3, [r7, #19]
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8006e2e:	7cfb      	ldrb	r3, [r7, #19]
 8006e30:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8006e34:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8006e38:	ea4f 1343 	mov.w	r3, r3, lsl #5
 )
{
  status_t Status = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8006e3c:	60fb      	str	r3, [r7, #12]
    DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    DBG002_N((NewMsgStatus != RECEIVE_PENDING) && (NewMsgStatus != TRANSMIT_PENDING) \
      && (NewMsgStatus != NEW_DATA) && (NewMsgStatus != MESSAGE_LOST));

    /* Check message object status */
    if((CAN_MOxRegs->MOSTAT & (uint32_t)NewMsgStatus) != 0U)
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	69da      	ldr	r2, [r3, #28]
 8006e42:	78bb      	ldrb	r3, [r7, #2]
 8006e44:	4013      	ands	r3, r2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d003      	beq.n	8006e52 <CAN001_GetMOFlagStatus+0x4a>
    {
      Status = (uint32_t)CAN_SET;
 8006e4a:	f04f 0301 	mov.w	r3, #1
 8006e4e:	617b      	str	r3, [r7, #20]
 8006e50:	e002      	b.n	8006e58 <CAN001_GetMOFlagStatus+0x50>
    }
    else
    {
      Status = (uint32_t)CAN_RESET;
 8006e52:	f04f 0300 	mov.w	r3, #0
 8006e56:	617b      	str	r3, [r7, #20]
    }
  }while(0);

  return Status;
 8006e58:	697b      	ldr	r3, [r7, #20]
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f107 071c 	add.w	r7, r7, #28
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bc80      	pop	{r7}
 8006e64:	4770      	bx	lr
 8006e66:	bf00      	nop

08006e68 <CAN001_GetNodeFlagStatus>:
status_t CAN001_GetNodeFlagStatus
(
  const CAN001_HandleType* Handle, 
  CAN001_NodeStatusType NewNodeStatus
)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b085      	sub	sp, #20
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	460b      	mov	r3, r1
 8006e72:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8006e74:	f04f 0305 	mov.w	r3, #5
 8006e78:	60fb      	str	r3, [r7, #12]
  /* Mapping to Node Register offset value*/  
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	60bb      	str	r3, [r7, #8]
  DBG002_N((NewNodeStatus != CAN001_ALERT_STATUS) && (NewNodeStatus != CAN001_ERROR_WARN_STATUS) \
     && (NewNodeStatus != CAN001_BUS_OFF_STATUS) && (NewNodeStatus  != CAN001_LIST_LENGTH_ERROR)\
     && (NewNodeStatus != CAN001_LIST_OBJECT_ERROR));

  /* Check Node status */
  if ((CAN_NodexRegs->NSR & (uint32_t)NewNodeStatus) != 0U)
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	685a      	ldr	r2, [r3, #4]
 8006e84:	887b      	ldrh	r3, [r7, #2]
 8006e86:	4013      	ands	r3, r2
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d003      	beq.n	8006e94 <CAN001_GetNodeFlagStatus+0x2c>
  {
    Status = (uint32_t)CAN_SET;
 8006e8c:	f04f 0301 	mov.w	r3, #1
 8006e90:	60fb      	str	r3, [r7, #12]
 8006e92:	e002      	b.n	8006e9a <CAN001_GetNodeFlagStatus+0x32>
  }
  else 
  {
    Status = (uint32_t)CAN_RESET;
 8006e94:	f04f 0300 	mov.w	r3, #0
 8006e98:	60fb      	str	r3, [r7, #12]
  }          

  return Status;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f107 0714 	add.w	r7, r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bc80      	pop	{r7}
 8006ea6:	4770      	bx	lr

08006ea8 <CAN001_GetMOPndRegisterBitStatus>:
status_t CAN001_GetMOPndRegisterBitStatus
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr
)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CAN001_ERROR;
 8006eb4:	f04f 0305 	mov.w	r3, #5
 8006eb8:	60fb      	str	r3, [r7, #12]
  uint32_t* MsgPndRegOffset;
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	7b1b      	ldrb	r3, [r3, #12]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	f245 0350 	movw	r3, #20560	; 0x5050
 8006ec4:	f2c1 2300 	movt	r3, #4608	; 0x1200
 8006ec8:	18d3      	adds	r3, r2, r3
 8006eca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006ece:	60bb      	str	r3, [r7, #8]
  Status = RD_REG((*MsgPndRegOffset), (CAN_MSPND_PND_Msk << (MsgObjnr-1U)), \
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	78fb      	ldrb	r3, [r7, #3]
 8006ed6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006eda:	f04f 31ff 	mov.w	r1, #4294967295
 8006ede:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee2:	401a      	ands	r2, r3
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006eea:	fa22 f303 	lsr.w	r3, r2, r3
 8006eee:	60fb      	str	r3, [r7, #12]
                                                                  (MsgObjnr-1U));
 
  return Status;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f107 0714 	add.w	r7, r7, #20
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bc80      	pop	{r7}
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop

08006f00 <CAN001_ClearMOFlagStatus>:
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr, 
  CAN_MsgStatusType NewMsgStatus
)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b087      	sub	sp, #28
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	460a      	mov	r2, r1
 8006f0c:	70fa      	strb	r2, [r7, #3]
 8006f0e:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8006f10:	f04f 0305 	mov.w	r3, #5
 8006f14:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	7b9a      	ldrb	r2, [r3, #14]
 8006f1a:	78fb      	ldrb	r3, [r7, #3]
 8006f1c:	18d3      	adds	r3, r2, r3
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f24:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8006f26:	7cfb      	ldrb	r3, [r7, #19]
 8006f28:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8006f2c:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8006f30:	ea4f 1343 	mov.w	r3, r3, lsl #5
)
{
  status_t Status = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8006f34:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
  
  if ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo))
 8006f36:	78fb      	ldrb	r3, [r7, #3]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d004      	beq.n	8006f46 <CAN001_ClearMOFlagStatus+0x46>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	7bdb      	ldrb	r3, [r3, #15]
 8006f40:	78fa      	ldrb	r2, [r7, #3]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d903      	bls.n	8006f4e <CAN001_ClearMOFlagStatus+0x4e>
  {
    Status = (uint32_t)CAN001_MO_NOT_FOUND;
 8006f46:	f04f 0302 	mov.w	r3, #2
 8006f4a:	617b      	str	r3, [r7, #20]
 8006f4c:	e007      	b.n	8006f5e <CAN001_ClearMOFlagStatus+0x5e>
    ERROR(DBG002_GID_CAN001,Status, 0, NULL);
  }
  else
  {
    CAN_MOxRegs->MOCTR = CAN001_CLEAR_MO_STATUS_MASK & (uint32_t)NewMsgStatus;
 8006f4e:	78bb      	ldrb	r3, [r7, #2]
 8006f50:	f003 021b 	and.w	r2, r3, #27
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	61da      	str	r2, [r3, #28]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8006f58:	f04f 0300 	mov.w	r3, #0
 8006f5c:	617b      	str	r3, [r7, #20]
  }
 
  return Status;
 8006f5e:	697b      	ldr	r3, [r7, #20]
}	
 8006f60:	4618      	mov	r0, r3
 8006f62:	f107 071c 	add.w	r7, r7, #28
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bc80      	pop	{r7}
 8006f6a:	4770      	bx	lr

08006f6c <CAN001_ClearNodeFlagStatus>:
void CAN001_ClearNodeFlagStatus
(
  const CAN001_HandleType* Handle, 
  CAN001_NodeStatusType NewNodeStatus
)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b085      	sub	sp, #20
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	460b      	mov	r3, r1
 8006f76:	807b      	strh	r3, [r7, #2]
  /* Mapping to Node Register offset value*/  
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	60fb      	str	r3, [r7, #12]
 
  CAN_NodexRegs->NSR &= ~((uint32_t)NewNodeStatus & \
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	685a      	ldr	r2, [r3, #4]
 8006f82:	887b      	ldrh	r3, [r7, #2]
 8006f84:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
 8006f88:	ea6f 0303 	mvn.w	r3, r3
 8006f8c:	401a      	ands	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	605a      	str	r2, [r3, #4]
                                              CAN001_CLEAR_NODE_STATUS_MASK); 	
 
}
 8006f92:	f107 0714 	add.w	r7, r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bc80      	pop	{r7}
 8006f9a:	4770      	bx	lr

08006f9c <CAN001_ClearMOPndRegisterBit>:
/*  These function is used to clear message pending register bit
 *  of specific message object.
 */

status_t CAN001_ClearMOPndRegisterBit(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CAN001_ERROR;
 8006fa8:	f04f 0305 	mov.w	r3, #5
 8006fac:	60fb      	str	r3, [r7, #12]
  uint32_t* MsgPndRegOffset = 0;
 8006fae:	f04f 0300 	mov.w	r3, #0
 8006fb2:	60bb      	str	r3, [r7, #8]
  
  if ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo))
 8006fb4:	78fb      	ldrb	r3, [r7, #3]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d004      	beq.n	8006fc4 <CAN001_ClearMOPndRegisterBit+0x28>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	7bdb      	ldrb	r3, [r3, #15]
 8006fbe:	78fa      	ldrb	r2, [r7, #3]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d903      	bls.n	8006fcc <CAN001_ClearMOPndRegisterBit+0x30>
  {
    Status = (uint32_t)CAN001_MO_NOT_FOUND;
 8006fc4:	f04f 0302 	mov.w	r3, #2
 8006fc8:	60fb      	str	r3, [r7, #12]
 8006fca:	e01b      	b.n	8007004 <CAN001_ClearMOPndRegisterBit+0x68>
    ERROR(DBG002_GID_CAN001,Status, 0, NULL);
  }
  else
  {
    MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	7b1b      	ldrb	r3, [r3, #12]
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	f245 0350 	movw	r3, #20560	; 0x5050
 8006fd6:	f2c1 2300 	movt	r3, #4608	; 0x1200
 8006fda:	18d3      	adds	r3, r2, r3
 8006fdc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006fe0:	60bb      	str	r3, [r7, #8]
    CLR_BIT((*MsgPndRegOffset), (MsgObjnr-1U));
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	78fb      	ldrb	r3, [r7, #3]
 8006fe8:	f103 33ff 	add.w	r3, r3, #4294967295
 8006fec:	f04f 0101 	mov.w	r1, #1
 8006ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ff4:	ea6f 0303 	mvn.w	r3, r3
 8006ff8:	401a      	ands	r2, r3
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	601a      	str	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8006ffe:	f04f 0300 	mov.w	r3, #0
 8007002:	60fb      	str	r3, [r7, #12]
  }
 
  return Status;
 8007004:	68fb      	ldr	r3, [r7, #12]
}
 8007006:	4618      	mov	r0, r3
 8007008:	f107 0714 	add.w	r7, r7, #20
 800700c:	46bd      	mov	sp, r7
 800700e:	bc80      	pop	{r7}
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop

08007014 <etLogger_logError>:
#include "debugging/etLogger.h"

#include <stdarg.h>


void etLogger_logError(const char* message){
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
#ifdef ET_LOGGER_ACTIVATE
	printf("ERROR:   %s\n", message);
#endif
}
 800701c:	f107 070c 	add.w	r7, r7, #12
 8007020:	46bd      	mov	sp, r7
 8007022:	bc80      	pop	{r7}
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop

08007028 <etLogger_logWarning>:

void etLogger_logWarning(const char* message){
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
#ifdef ET_LOGGER_ACTIVATE
	printf("WARNING: %s\n", message);
#endif
}
 8007030:	f107 070c 	add.w	r7, r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	bc80      	pop	{r7}
 8007038:	4770      	bx	lr
 800703a:	bf00      	nop

0800703c <etLogger_logInfo>:

void etLogger_logInfo(const char* message){
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
#ifdef ET_LOGGER_ACTIVATE
	printf("INFO:    %s\n", message);
#endif
}
 8007044:	f107 070c 	add.w	r7, r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	bc80      	pop	{r7}
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop

08007050 <etLogger_logErrorF>:

void etLogger_logErrorF(const char* format, ... ){
 8007050:	b40f      	push	{r0, r1, r2, r3}
 8007052:	b480      	push	{r7}
 8007054:	af00      	add	r7, sp, #0
	va_start( arglist, format );
	vprintf( format, arglist );
	va_end( arglist );
	printf("\n");
#endif
}
 8007056:	46bd      	mov	sp, r7
 8007058:	bc80      	pop	{r7}
 800705a:	b004      	add	sp, #16
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop

08007060 <etLogger_logWarningF>:

void etLogger_logWarningF(const char* format, ... ){
 8007060:	b40f      	push	{r0, r1, r2, r3}
 8007062:	b480      	push	{r7}
 8007064:	af00      	add	r7, sp, #0
	va_start( arglist, format );
	vprintf( format, arglist );
	va_end( arglist );
	printf("\n");
#endif
}
 8007066:	46bd      	mov	sp, r7
 8007068:	bc80      	pop	{r7}
 800706a:	b004      	add	sp, #16
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop

08007070 <etLogger_logInfoF>:

void etLogger_logInfoF(const char* format, ... ){
 8007070:	b40f      	push	{r0, r1, r2, r3}
 8007072:	b480      	push	{r7}
 8007074:	af00      	add	r7, sp, #0
	va_start( arglist, format );
	vprintf( format, arglist );
	va_end( arglist );
	printf("\n");
#endif
}
 8007076:	46bd      	mov	sp, r7
 8007078:	bc80      	pop	{r7}
 800707a:	b004      	add	sp, #16
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop

08007080 <etLogger_fopen>:

etFileHandle etLogger_fopen(const char* filename, const char* mode){
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
#ifdef ET_LOGGER_ACTIVATE
	return( fopen(filename, mode) );
#else
	return (0);
 800708a:	f04f 0300 	mov.w	r3, #0
#endif
}
 800708e:	4618      	mov	r0, r3
 8007090:	f107 070c 	add.w	r7, r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	bc80      	pop	{r7}
 8007098:	4770      	bx	lr
 800709a:	bf00      	nop

0800709c <etLogger_fclose>:

int etLogger_fclose(etFileHandle file){
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
#ifdef ET_LOGGER_ACTIVATE
	return( fclose(file) );
#else
	return(0);
 80070a4:	f04f 0300 	mov.w	r3, #0
#endif
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	f107 070c 	add.w	r7, r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bc80      	pop	{r7}
 80070b2:	4770      	bx	lr

080070b4 <etLogger_fprintf>:

void etLogger_fprintf(etFileHandle file, const char* format, ... ){
 80070b4:	b40e      	push	{r1, r2, r3}
 80070b6:	b480      	push	{r7}
 80070b8:	b082      	sub	sp, #8
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
	va_list arglist;
	va_start( arglist, format );
	vfprintf(file, format, arglist );
	va_end( arglist );
#endif
}
 80070be:	f107 0708 	add.w	r7, r7, #8
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bc80      	pop	{r7}
 80070c6:	b003      	add	sp, #12
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop

080070cc <etUserEntry>:
void etThread_execute(etThread* self);

void DAVE_Init(void);
void StartDaveTimer(void);

void etUserEntry(void){
 80070cc:	b580      	push	{r7, lr}
 80070ce:	af00      	add	r7, sp, #0
	DAVE_Init();
 80070d0:	f7fe fd84 	bl	8005bdc <DAVE_Init>
//	initHw();
}
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop

080070d8 <etUserPreRun>:

void etUserPreRun(void){
 80070d8:	b580      	push	{r7, lr}
 80070da:	af00      	add	r7, sp, #0
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80070dc:	b662      	cpsie	i
	__enable_irq();
	StartDaveTimer();
 80070de:	f7fc fa59 	bl	8003594 <StartDaveTimer>
	etThread_execute(noThread);
 80070e2:	f241 5350 	movw	r3, #5456	; 0x1550
 80070e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4618      	mov	r0, r3
 80070ee:	f000 f875 	bl	80071dc <etThread_execute>
}
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <etUserPostRun>:

void etUserPostRun(void){ }
 80070f4:	b480      	push	{r7}
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bc80      	pop	{r7}
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop

08007100 <etUserExit>:
void etUserExit(void){ }
 8007100:	b480      	push	{r7}
 8007102:	af00      	add	r7, sp, #0
 8007104:	46bd      	mov	sp, r7
 8007106:	bc80      	pop	{r7}
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop

0800710c <etSema_construct>:

#include "debugging/etMSCLogger.h"

extern etTimer * singleThreadedTimer;

void etSema_construct(etSema* self){
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etSema", "construct")

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007114:	f107 070c 	add.w	r7, r7, #12
 8007118:	46bd      	mov	sp, r7
 800711a:	bc80      	pop	{r7}
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop

08007120 <etSema_destruct>:
void etSema_destruct(etSema* self){
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etSema", "destruct")

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007128:	f107 070c 	add.w	r7, r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	bc80      	pop	{r7}
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop

08007134 <etSema_wakeup>:

void etSema_wakeup(etSema* self){
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etSema", "wakeup")

	ET_MSC_LOGGER_SYNC_EXIT
}
 800713c:	f107 070c 	add.w	r7, r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	bc80      	pop	{r7}
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop

08007148 <etSema_waitForWakeup>:

void etSema_waitForWakeup(etSema* self){
 8007148:	b580      	push	{r7, lr}
 800714a:	b082      	sub	sp, #8
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etSema", "waitForWakeup")
	// call the execute function
	singleThreadedTimer->timerFunction(singleThreadedTimer->timerFunctionData);
 8007150:	f641 23d0 	movw	r3, #6864	; 0x1ad0
 8007154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	f641 23d0 	movw	r3, #6864	; 0x1ad0
 8007160:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	4618      	mov	r0, r3
 800716a:	4790      	blx	r2
	ET_MSC_LOGGER_SYNC_EXIT
}
 800716c:	f107 0708 	add.w	r7, r7, #8
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}

08007174 <etThread_construct>:
		etStacksize stacksize,
		etPriority priority,
		etThreadname threadName,
		etThreadFunction threadFunction,
		void* threadFunctionData)
{
 8007174:	b480      	push	{r7}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	60f8      	str	r0, [r7, #12]
 800717c:	60b9      	str	r1, [r7, #8]
 800717e:	607a      	str	r2, [r7, #4]
 8007180:	603b      	str	r3, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("etThread", "construct")

	/* fill in data */
	self->stacksize = stacksize;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	609a      	str	r2, [r3, #8]
	self->priority = priority;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	60da      	str	r2, [r3, #12]
	self->threadName = threadName;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	683a      	ldr	r2, [r7, #0]
 8007192:	611a      	str	r2, [r3, #16]
	self->threadFunction = threadFunction;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	69ba      	ldr	r2, [r7, #24]
 8007198:	615a      	str	r2, [r3, #20]
	self->threadFunctionData = threadFunctionData;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	69fa      	ldr	r2, [r7, #28]
 800719e:	619a      	str	r2, [r3, #24]
	// for the single threaded port stacksize and prio is not needed
	// save the Threadpointer as singleton
	if(noThread==0){
 80071a0:	f241 5350 	movw	r3, #5456	; 0x1550
 80071a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d106      	bne.n	80071bc <etThread_construct+0x48>
		noThread=self;
 80071ae:	f241 5350 	movw	r3, #5456	; 0x1550
 80071b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	601a      	str	r2, [r3, #0]
 80071ba:	e000      	b.n	80071be <etThread_construct+0x4a>
		}else{
			while(1){};
 80071bc:	e7fe      	b.n	80071bc <etThread_construct+0x48>
		}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80071be:	f107 0714 	add.w	r7, r7, #20
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bc80      	pop	{r7}
 80071c6:	4770      	bx	lr

080071c8 <etThread_start>:

void etThread_start(etThread* self) {
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etThread", "start")
	ET_MSC_LOGGER_SYNC_EXIT
}
 80071d0:	f107 070c 	add.w	r7, r7, #12
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bc80      	pop	{r7}
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop

080071dc <etThread_execute>:

void etThread_execute(etThread* self){
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etThread", "execute")
	/* etThread_execute redirects the call from the thread to the execute function in the eTrice runtime to enable correct synchronous MSC logging */
	self->threadFunction(self->threadFunctionData);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	695b      	ldr	r3, [r3, #20]
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	6992      	ldr	r2, [r2, #24]
 80071ec:	4610      	mov	r0, r2
 80071ee:	4798      	blx	r3
	ET_MSC_LOGGER_SYNC_EXIT
}
 80071f0:	f107 0708 	add.w	r7, r7, #8
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <etThread_destruct>:

void etThread_destruct(etThread* self){
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etThread", "destruct")

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007200:	f107 070c 	add.w	r7, r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	bc80      	pop	{r7}
 8007208:	4770      	bx	lr
 800720a:	bf00      	nop

0800720c <etThread_sleep>:

void etThread_sleep(etInt32 millis){
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etThread", "sleep")

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007214:	f107 070c 	add.w	r7, r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	bc80      	pop	{r7}
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop

08007220 <etTime_init>:
#include "osal/etTime.h"
#include "XMC4500.h"

etTime targetTime;

void etTime_init(void){
 8007220:	b480      	push	{r7}
 8007222:	af00      	add	r7, sp, #0
	targetTime.nSec=0;
 8007224:	f641 23c8 	movw	r3, #6856	; 0x1ac8
 8007228:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800722c:	f04f 0200 	mov.w	r2, #0
 8007230:	605a      	str	r2, [r3, #4]
	targetTime.sec=0;
 8007232:	f641 23c8 	movw	r3, #6856	; 0x1ac8
 8007236:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800723a:	f04f 0200 	mov.w	r2, #0
 800723e:	601a      	str	r2, [r3, #0]
}
 8007240:	46bd      	mov	sp, r7
 8007242:	bc80      	pop	{r7}
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop

08007248 <getTimeFromTarget>:


void getTimeFromTarget(etTime *t) {
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007250:	b672      	cpsid	i
	__disable_irq();
	*t = targetTime;
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	f641 23c8 	movw	r3, #6856	; 0x1ac8
 8007258:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800725c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007260:	e882 0003 	stmia.w	r2, {r0, r1}
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8007264:	b662      	cpsie	i
	__enable_irq();
}
 8007266:	f107 070c 	add.w	r7, r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	bc80      	pop	{r7}
 800726e:	4770      	bx	lr

08007270 <etTick_Handler>:

/* the timer interrupt */

void etTick_Handler(void) {
 8007270:	b480      	push	{r7}
 8007272:	af00      	add	r7, sp, #0
// this interrupt will be called every 1ms
	targetTime.nSec += 1000000L;
 8007274:	f641 23c8 	movw	r3, #6856	; 0x1ac8
 8007278:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f503 2274 	add.w	r2, r3, #999424	; 0xf4000
 8007282:	f502 7210 	add.w	r2, r2, #576	; 0x240
 8007286:	f641 23c8 	movw	r3, #6856	; 0x1ac8
 800728a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800728e:	605a      	str	r2, [r3, #4]

	if (targetTime.nSec >= 1000000000L) {
 8007290:	f641 23c8 	movw	r3, #6856	; 0x1ac8
 8007294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	f64c 13ff 	movw	r3, #51711	; 0xc9ff
 800729e:	f6c3 339a 	movt	r3, #15258	; 0x3b9a
 80072a2:	429a      	cmp	r2, r3
 80072a4:	dd1a      	ble.n	80072dc <etTick_Handler+0x6c>
		targetTime.nSec -= 1000000000L;
 80072a6:	f641 23c8 	movw	r3, #6856	; 0x1ac8
 80072aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072ae:	685a      	ldr	r2, [r3, #4]
 80072b0:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80072b4:	f2cc 4365 	movt	r3, #50277	; 0xc465
 80072b8:	18d3      	adds	r3, r2, r3
 80072ba:	f641 22c8 	movw	r2, #6856	; 0x1ac8
 80072be:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80072c2:	6053      	str	r3, [r2, #4]
		targetTime.sec++;
 80072c4:	f641 23c8 	movw	r3, #6856	; 0x1ac8
 80072c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f103 0201 	add.w	r2, r3, #1
 80072d2:	f641 23c8 	movw	r3, #6856	; 0x1ac8
 80072d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072da:	601a      	str	r2, [r3, #0]
	}
}
 80072dc:	46bd      	mov	sp, r7
 80072de:	bc80      	pop	{r7}
 80072e0:	4770      	bx	lr
 80072e2:	bf00      	nop

080072e4 <etTimer_construct>:
#include "debugging/etLogger.h"
#include "debugging/etMSCLogger.h"

etTimer * singleThreadedTimer;

void etTimer_construct(etTimer* self, etTime* timerInterval, etTimerFunction timerFunction, void* timerFunctionData){
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
 80072f0:	603b      	str	r3, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("etTimer", "construct")
	{
		self->osTimerData = NULL;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f04f 0200 	mov.w	r2, #0
 80072f8:	611a      	str	r2, [r3, #16]
		self->timerInterval.sec = timerInterval->sec;
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	601a      	str	r2, [r3, #0]
		self->timerInterval.nSec = timerInterval->nSec;
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	685a      	ldr	r2, [r3, #4]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	605a      	str	r2, [r3, #4]
		self->timerFunction = timerFunction;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	609a      	str	r2, [r3, #8]
		self->timerFunctionData = timerFunctionData;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	683a      	ldr	r2, [r7, #0]
 8007314:	60da      	str	r2, [r3, #12]


	}
	// store the timer, it will be needed to call the do actions
	singleThreadedTimer = self;
 8007316:	f641 23d0 	movw	r3, #6864	; 0x1ad0
 800731a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	601a      	str	r2, [r3, #0]

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007322:	f107 0714 	add.w	r7, r7, #20
 8007326:	46bd      	mov	sp, r7
 8007328:	bc80      	pop	{r7}
 800732a:	4770      	bx	lr

0800732c <etTimer_start>:

void etTimer_start(etTimer* self){
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etTimer", "start")

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007334:	f107 070c 	add.w	r7, r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	bc80      	pop	{r7}
 800733c:	4770      	bx	lr
 800733e:	bf00      	nop

08007340 <etTimer_stop>:


void etTimer_stop(etTimer* self){
 8007340:	b480      	push	{r7}
 8007342:	b083      	sub	sp, #12
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etTimer", "stop")

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007348:	f107 070c 	add.w	r7, r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	bc80      	pop	{r7}
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop

08007354 <etTimer_destruct>:

void etTimer_destruct(etTimer* self){
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etTimer", "destruct")

	ET_MSC_LOGGER_SYNC_EXIT
}
 800735c:	f107 070c 	add.w	r7, r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	bc80      	pop	{r7}
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop

08007368 <etRuntime_getTerminateSemaphore>:
#include "runtime/etRuntime.h"


static etSema terminateSemaphore;

etSema* etRuntime_getTerminateSemaphore() {
 8007368:	b580      	push	{r7, lr}
 800736a:	af00      	add	r7, sp, #0
	static etBool initialized = ET_FALSE;

	if (!initialized) {
 800736c:	f241 5358 	movw	r3, #5464	; 0x1558
 8007370:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d10c      	bne.n	8007394 <etRuntime_getTerminateSemaphore+0x2c>
		initialized = ET_TRUE;
 800737a:	f241 5358 	movw	r3, #5464	; 0x1558
 800737e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007382:	f04f 0201 	mov.w	r2, #1
 8007386:	701a      	strb	r2, [r3, #0]
		etSema_construct(&terminateSemaphore);
 8007388:	f241 5054 	movw	r0, #5460	; 0x1554
 800738c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007390:	f7ff febc 	bl	800710c <etSema_construct>
	}

	return &terminateSemaphore;
 8007394:	f241 5354 	movw	r3, #5460	; 0x1554
 8007398:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 800739c:	4618      	mov	r0, r3
 800739e:	bd80      	pop	{r7, pc}

080073a0 <handleSystemEvent>:
 *
 *******************************************************************************/

#include "modelbase/etActor.h"

etBool handleSystemEvent(InterfaceItemBase* ifitem, int evt, void* generic_data) {
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	607a      	str	r2, [r7, #4]
	/* TODO */
	return ET_FALSE;
 80073ac:	f04f 0300 	mov.w	r3, #0
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	f107 0714 	add.w	r7, r7, #20
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bc80      	pop	{r7}
 80073ba:	4770      	bx	lr

080073bc <etPort_sendMessage>:
		(self->receiveMessageFunc)(self->myActor, (void*)self, msg);
	ET_MSC_LOGGER_SYNC_EXIT
}
*/

void etPort_sendMessage(const etPort* self, etInt16 evtId, int size, void* data) {
 80073bc:	b580      	push	{r7, lr}
 80073be:	b088      	sub	sp, #32
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	607a      	str	r2, [r7, #4]
 80073c6:	603b      	str	r3, [r7, #0]
 80073c8:	460b      	mov	r3, r1
 80073ca:	817b      	strh	r3, [r7, #10]
	int offset = MEM_CEIL(sizeof(etMessage));
 80073cc:	f04f 0308 	mov.w	r3, #8
 80073d0:	61fb      	str	r3, [r7, #28]
	int totalSize = offset+size;
 80073d2:	69fa      	ldr	r2, [r7, #28]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	18d3      	adds	r3, r2, r3
 80073d8:	61bb      	str	r3, [r7, #24]
	etMessage* msg = NULL;
 80073da:	f04f 0300 	mov.w	r3, #0
 80073de:	617b      	str	r3, [r7, #20]
	ET_MSC_LOGGER_SYNC_ENTRY("etPort", "sendMessage")
	if(self->msgService == NULL) return;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d029      	beq.n	800743c <etPort_sendMessage+0x80>
	msg = etMessageService_getMessageBuffer(self->msgService, totalSize);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	4610      	mov	r0, r2
 80073f2:	4619      	mov	r1, r3
 80073f4:	f000 f954 	bl	80076a0 <etMessageService_getMessageBuffer>
 80073f8:	6178      	str	r0, [r7, #20]
	if (msg!=NULL) {
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d01e      	beq.n	800743e <etPort_sendMessage+0x82>
		msg->address = self->peerAddress;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	7a1b      	ldrb	r3, [r3, #8]
 8007404:	461a      	mov	r2, r3
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	809a      	strh	r2, [r3, #4]
		msg->evtID = evtId;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	897a      	ldrh	r2, [r7, #10]
 800740e:	80da      	strh	r2, [r3, #6]

		if (size>0 && data!=NULL) {
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2b00      	cmp	r3, #0
 8007414:	dd0b      	ble.n	800742e <etPort_sendMessage+0x72>
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d008      	beq.n	800742e <etPort_sendMessage+0x72>
			memcpy(((char*)msg)+offset, data, size);
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	18d2      	adds	r2, r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4610      	mov	r0, r2
 8007426:	6839      	ldr	r1, [r7, #0]
 8007428:	461a      	mov	r2, r3
 800742a:	f001 fb8f 	bl	8008b4c <memcpy>
		}

		etMessageService_pushMessage(self->msgService, msg);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	4618      	mov	r0, r3
 8007434:	6979      	ldr	r1, [r7, #20]
 8007436:	f000 f8f7 	bl	8007628 <etMessageService_pushMessage>
 800743a:	e000      	b.n	800743e <etPort_sendMessage+0x82>
void etPort_sendMessage(const etPort* self, etInt16 evtId, int size, void* data) {
	int offset = MEM_CEIL(sizeof(etMessage));
	int totalSize = offset+size;
	etMessage* msg = NULL;
	ET_MSC_LOGGER_SYNC_ENTRY("etPort", "sendMessage")
	if(self->msgService == NULL) return;
 800743c:	bf00      	nop
		}

		etMessageService_pushMessage(self->msgService, msg);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 800743e:	f107 0720 	add.w	r7, r7, #32
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop

08007448 <etMessageService_init>:
		etUInt16 blockSize,
		etStacksize stacksize,
		etPriority priority,
		etTime interval,
		etDispatcherReceiveMessage msgDispatcher,
		etMessageService_execmode execmode){
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af02      	add	r7, sp, #8
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	80fa      	strh	r2, [r7, #6]
 8007454:	80bb      	strh	r3, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "init")

	/* copy init data to self */
	self->messageBuffer.buffer = buffer;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	68ba      	ldr	r2, [r7, #8]
 800745a:	621a      	str	r2, [r3, #32]
	self->messageBuffer.maxBlocks = maxBlocks;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	88fa      	ldrh	r2, [r7, #6]
 8007460:	849a      	strh	r2, [r3, #36]	; 0x24
	self->messageBuffer.blockSize = blockSize;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	88ba      	ldrh	r2, [r7, #4]
 8007466:	84da      	strh	r2, [r3, #38]	; 0x26
	self->msgDispatcher = msgDispatcher;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800746c:	629a      	str	r2, [r3, #40]	; 0x28
	self->execmode = execmode;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8007474:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

	/* init queue and pool */
	etMessageQueue_init( &(self->messagePool) ); 	/* the pool is also a queue*/
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f103 0310 	add.w	r3, r3, #16
 800747e:	4618      	mov	r0, r3
 8007480:	f000 faea 	bl	8007a58 <etMessageQueue_init>
	etMessageQueue_init( &(self->messageQueue) );
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	4618      	mov	r0, r3
 8007488:	f000 fae6 	bl	8007a58 <etMessageQueue_init>
	etMessageService_initMessagePool(self);
 800748c:	68f8      	ldr	r0, [r7, #12]
 800748e:	f000 f89d 	bl	80075cc <etMessageService_initMessagePool>

	/* init mutexes and semaphores */
	etMutex_construct( &(self->poolMutex) );
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8007498:	4618      	mov	r0, r3
 800749a:	f000 fab5 	bl	8007a08 <etMutex_construct>
	etMutex_construct( &(self->queueMutex) );
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 80074a4:	4618      	mov	r0, r3
 80074a6:	f000 faaf 	bl	8007a08 <etMutex_construct>
	etSema_construct( &(self->executionSemaphore) );
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f103 0350 	add.w	r3, r3, #80	; 0x50
 80074b0:	4618      	mov	r0, r3
 80074b2:	f7ff fe2b 	bl	800710c <etSema_construct>

	/* init thread */
	etThread_construct(&self->thread, stacksize, priority, "MessageService", (etThreadFunction) etMessageService_deliverAllMessages, self);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 80074bc:	f247 736d 	movw	r3, #30573	; 0x776d
 80074c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	9301      	str	r3, [sp, #4]
 80074ca:	4610      	mov	r0, r2
 80074cc:	69b9      	ldr	r1, [r7, #24]
 80074ce:	69fa      	ldr	r2, [r7, #28]
 80074d0:	f240 03f0 	movw	r3, #240	; 0xf0
 80074d4:	f6c0 0301 	movt	r3, #2049	; 0x801
 80074d8:	f7ff fe4c 	bl	8007174 <etThread_construct>

	if (execmode==EXECMODE_POLLED || execmode==EXECMODE_MIXED) {
 80074dc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d003      	beq.n	80074ec <etMessageService_init+0xa4>
 80074e4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80074e8:	2b02      	cmp	r3, #2
 80074ea:	d10d      	bne.n	8007508 <etMessageService_init+0xc0>
		/* init timer */
		etTimer_construct(&self->timer, &interval, etMessageService_timerCallback, self);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f103 0254 	add.w	r2, r3, #84	; 0x54
 80074f2:	f107 0320 	add.w	r3, r7, #32
 80074f6:	4610      	mov	r0, r2
 80074f8:	4619      	mov	r1, r3
 80074fa:	f647 0201 	movw	r2, #30721	; 0x7801
 80074fe:	f6c0 0200 	movt	r2, #2048	; 0x800
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f7ff feee 	bl	80072e4 <etTimer_construct>
	}

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007508:	f107 0710 	add.w	r7, r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <etMessageService_start>:

void etMessageService_start(etMessageService* self){
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "start")
	etThread_start( &(self->thread) );
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800751e:	4618      	mov	r0, r3
 8007520:	f7ff fe52 	bl	80071c8 <etThread_start>
	if (self->execmode==EXECMODE_POLLED || self->execmode==EXECMODE_MIXED) {
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800752a:	2b00      	cmp	r3, #0
 800752c:	d004      	beq.n	8007538 <etMessageService_start+0x28>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8007534:	2b02      	cmp	r3, #2
 8007536:	d105      	bne.n	8007544 <etMessageService_start+0x34>
		etTimer_start(&self->timer);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800753e:	4618      	mov	r0, r3
 8007540:	f7ff fef4 	bl	800732c <etTimer_start>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007544:	f107 0708 	add.w	r7, r7, #8
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}

0800754c <etMessageService_stop>:

void etMessageService_stop(etMessageService* self){
 800754c:	b580      	push	{r7, lr}
 800754e:	b086      	sub	sp, #24
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "stop")

	if (self->execmode==EXECMODE_POLLED || self->execmode==EXECMODE_MIXED) {
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800755a:	2b00      	cmp	r3, #0
 800755c:	d004      	beq.n	8007568 <etMessageService_stop+0x1c>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8007564:	2b02      	cmp	r3, #2
 8007566:	d105      	bne.n	8007574 <etMessageService_stop+0x28>
		etTimer_stop(&self->timer);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f103 0354 	add.w	r3, r3, #84	; 0x54
 800756e:	4618      	mov	r0, r3
 8007570:	f7ff fee6 	bl	8007340 <etTimer_stop>
	}

	/* create a temporary port struct and send the terminate message */
	etSystemProtocolConjPort port;
	port.localId = 0;
 8007574:	f04f 0300 	mov.w	r3, #0
 8007578:	757b      	strb	r3, [r7, #21]
	port.msgService = self;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	613b      	str	r3, [r7, #16]
	port.peerAddress = MESSAGESERVICE_ADDRESS;
 800757e:	f04f 0301 	mov.w	r3, #1
 8007582:	753b      	strb	r3, [r7, #20]
	etSystemProtocolConjPort_terminate(&port);
 8007584:	f107 030c 	add.w	r3, r7, #12
 8007588:	4618      	mov	r0, r3
 800758a:	f000 f9b9 	bl	8007900 <etSystemProtocolConjPort_terminate>

	ET_MSC_LOGGER_SYNC_EXIT
}
 800758e:	f107 0718 	add.w	r7, r7, #24
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop

08007598 <etMessageService_destroy>:

void etMessageService_destroy(etMessageService* self){
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "destroy")
	etMutex_destruct( &(self->poolMutex) );
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80075a6:	4618      	mov	r0, r3
 80075a8:	f000 fa38 	bl	8007a1c <etMutex_destruct>
	etMutex_destruct( &(self->queueMutex) );
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 80075b2:	4618      	mov	r0, r3
 80075b4:	f000 fa32 	bl	8007a1c <etMutex_destruct>
	etSema_destruct( &(self->executionSemaphore) );
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f103 0350 	add.w	r3, r3, #80	; 0x50
 80075be:	4618      	mov	r0, r3
 80075c0:	f7ff fdae 	bl	8007120 <etSema_destruct>
	ET_MSC_LOGGER_SYNC_EXIT
}
 80075c4:	f107 0708 	add.w	r7, r7, #8
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <etMessageService_initMessagePool>:

/*
 * initialize message pool with block buffer
 * all blocks are added to pool
 */
void etMessageService_initMessagePool(etMessageService* self){
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "initMessagePool")
	etInt16 i;

	for (i=0; i<self->messageBuffer.maxBlocks; i++){
 80075d4:	f04f 0300 	mov.w	r3, #0
 80075d8:	81fb      	strh	r3, [r7, #14]
 80075da:	e014      	b.n	8007606 <etMessageService_initMessagePool+0x3a>
		etMessage* block = (etMessage*) &self->messageBuffer.buffer[i*self->messageBuffer.blockSize];
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6a1a      	ldr	r2, [r3, #32]
 80075e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80075e4:	6879      	ldr	r1, [r7, #4]
 80075e6:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
 80075e8:	fb01 f303 	mul.w	r3, r1, r3
 80075ec:	18d3      	adds	r3, r2, r3
 80075ee:	60bb      	str	r3, [r7, #8]
		etMessageQueue_push(&self->messagePool, block);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f103 0310 	add.w	r3, r3, #16
 80075f6:	4618      	mov	r0, r3
 80075f8:	68b9      	ldr	r1, [r7, #8]
 80075fa:	f000 fa4b 	bl	8007a94 <etMessageQueue_push>
 */
void etMessageService_initMessagePool(etMessageService* self){
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "initMessagePool")
	etInt16 i;

	for (i=0; i<self->messageBuffer.maxBlocks; i++){
 80075fe:	89fb      	ldrh	r3, [r7, #14]
 8007600:	f103 0301 	add.w	r3, r3, #1
 8007604:	81fb      	strh	r3, [r7, #14]
 8007606:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800760e:	429a      	cmp	r2, r3
 8007610:	dbe4      	blt.n	80075dc <etMessageService_initMessagePool+0x10>
		etMessage* block = (etMessage*) &self->messageBuffer.buffer[i*self->messageBuffer.blockSize];
		etMessageQueue_push(&self->messagePool, block);
	}
	etMessageQueue_resetLowWaterMark(&self->messagePool);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f103 0310 	add.w	r3, r3, #16
 8007618:	4618      	mov	r0, r3
 800761a:	f000 fb09 	bl	8007c30 <etMessageQueue_resetLowWaterMark>
	ET_MSC_LOGGER_SYNC_EXIT
}
 800761e:	f107 0710 	add.w	r7, r7, #16
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop

08007628 <etMessageService_pushMessage>:

void etMessageService_pushMessage(etMessageService* self, etMessage* msg){
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "pushMessage")
	etMutex_enter(&self->queueMutex);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 8007638:	4618      	mov	r0, r3
 800763a:	f000 f9f9 	bl	8007a30 <etMutex_enter>
	etMessageQueue_push(&self->messageQueue, msg);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4618      	mov	r0, r3
 8007642:	6839      	ldr	r1, [r7, #0]
 8007644:	f000 fa26 	bl	8007a94 <etMessageQueue_push>
	etSema_wakeup(&self->executionSemaphore);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f103 0350 	add.w	r3, r3, #80	; 0x50
 800764e:	4618      	mov	r0, r3
 8007650:	f7ff fd70 	bl	8007134 <etSema_wakeup>
	etMutex_leave(&self->queueMutex);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 800765a:	4618      	mov	r0, r3
 800765c:	f000 f9f2 	bl	8007a44 <etMutex_leave>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007660:	f107 0708 	add.w	r7, r7, #8
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <etMessageService_popMessage>:

etMessage* etMessageService_popMessage(etMessageService* self){
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "popMessage")
	etMutex_enter(&self->queueMutex);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 8007676:	4618      	mov	r0, r3
 8007678:	f000 f9da 	bl	8007a30 <etMutex_enter>
	etMessage* msg = etMessageQueue_pop(&self->messageQueue);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	4618      	mov	r0, r3
 8007680:	f000 fa40 	bl	8007b04 <etMessageQueue_pop>
 8007684:	60f8      	str	r0, [r7, #12]
	etMutex_leave(&self->queueMutex);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 800768c:	4618      	mov	r0, r3
 800768e:	f000 f9d9 	bl	8007a44 <etMutex_leave>
	ET_MSC_LOGGER_SYNC_EXIT
	return msg;
 8007692:	68fb      	ldr	r3, [r7, #12]
}
 8007694:	4618      	mov	r0, r3
 8007696:	f107 0710 	add.w	r7, r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop

080076a0 <etMessageService_getMessageBuffer>:


etMessage* etMessageService_getMessageBuffer(etMessageService* self, etUInt16 size){
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	460b      	mov	r3, r1
 80076aa:	807b      	strh	r3, [r7, #2]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "getMessageBuffer")
	etMutex_enter(&self->poolMutex);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80076b2:	4618      	mov	r0, r3
 80076b4:	f000 f9bc 	bl	8007a30 <etMutex_enter>
	if (size<=self->messageBuffer.blockSize){
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80076bc:	887a      	ldrh	r2, [r7, #2]
 80076be:	429a      	cmp	r2, r3
 80076c0:	d81f      	bhi.n	8007702 <etMessageService_getMessageBuffer+0x62>
		if (self->messagePool.size>0){
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	8b9b      	ldrh	r3, [r3, #28]
 80076c6:	b21b      	sxth	r3, r3
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	dd0e      	ble.n	80076ea <etMessageService_getMessageBuffer+0x4a>
			etMessage* msg = etMessageQueue_pop(&self->messagePool);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f103 0310 	add.w	r3, r3, #16
 80076d2:	4618      	mov	r0, r3
 80076d4:	f000 fa16 	bl	8007b04 <etMessageQueue_pop>
 80076d8:	60f8      	str	r0, [r7, #12]
			etMutex_leave(&self->poolMutex);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 f9af 	bl	8007a44 <etMutex_leave>
			ET_MSC_LOGGER_SYNC_EXIT
			return msg;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	e01e      	b.n	8007728 <etMessageService_getMessageBuffer+0x88>
		}
		else {
			etLogger_logErrorF("etMessageService_getMessageBuffer: message pool empty: %d", etMessageService_getMessagePoolLowWaterMark(self));
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f874 	bl	80077d8 <etMessageService_getMessagePoolLowWaterMark>
 80076f0:	4603      	mov	r3, r0
 80076f2:	f240 1000 	movw	r0, #256	; 0x100
 80076f6:	f6c0 0001 	movt	r0, #2049	; 0x801
 80076fa:	4619      	mov	r1, r3
 80076fc:	f7ff fca8 	bl	8007050 <etLogger_logErrorF>
 8007700:	e00a      	b.n	8007718 <etMessageService_getMessageBuffer+0x78>
		}
	}
	else {
		etLogger_logErrorF("etMessageService_getMessageBuffer: message too big: %d, blockSize: %d", size, self->messageBuffer.blockSize);
 8007702:	887a      	ldrh	r2, [r7, #2]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007708:	f240 103c 	movw	r0, #316	; 0x13c
 800770c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007710:	4611      	mov	r1, r2
 8007712:	461a      	mov	r2, r3
 8007714:	f7ff fc9c 	bl	8007050 <etLogger_logErrorF>
	}
	etMutex_leave(&self->poolMutex);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800771e:	4618      	mov	r0, r3
 8007720:	f000 f990 	bl	8007a44 <etMutex_leave>
	ET_MSC_LOGGER_SYNC_EXIT
	return NULL;
 8007724:	f04f 0300 	mov.w	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	f107 0710 	add.w	r7, r7, #16
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}
 8007732:	bf00      	nop

08007734 <etMessageService_returnMessageBuffer>:

void etMessageService_returnMessageBuffer(etMessageService* self, etMessage* buffer){
 8007734:	b580      	push	{r7, lr}
 8007736:	b082      	sub	sp, #8
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "returnMessageBuffer")
	etMutex_enter(&self->poolMutex);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8007744:	4618      	mov	r0, r3
 8007746:	f000 f973 	bl	8007a30 <etMutex_enter>
	etMessageQueue_push(&self->messagePool, buffer);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f103 0310 	add.w	r3, r3, #16
 8007750:	4618      	mov	r0, r3
 8007752:	6839      	ldr	r1, [r7, #0]
 8007754:	f000 f99e 	bl	8007a94 <etMessageQueue_push>
	etMutex_leave(&self->poolMutex);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800775e:	4618      	mov	r0, r3
 8007760:	f000 f970 	bl	8007a44 <etMutex_leave>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007764:	f107 0708 	add.w	r7, r7, #8
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}

0800776c <etMessageService_deliverAllMessages>:

static void etMessageService_deliverAllMessages(etMessageService* self){
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "deliverAllMessages")
	{
		etBool cont = ET_TRUE;
 8007774:	f04f 0301 	mov.w	r3, #1
 8007778:	73fb      	strb	r3, [r7, #15]
		while (cont){
 800777a:	e026      	b.n	80077ca <etMessageService_deliverAllMessages+0x5e>
			while (etMessageQueue_isNotEmpty(&self->messageQueue) && cont){
				etMessage* msg = etMessageService_popMessage(self);
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f7ff ff73 	bl	8007668 <etMessageService_popMessage>
 8007782:	60b8      	str	r0, [r7, #8]
				if (!self->msgDispatcher(msg))
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007788:	68b8      	ldr	r0, [r7, #8]
 800778a:	4798      	blx	r3
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d102      	bne.n	8007798 <etMessageService_deliverAllMessages+0x2c>
					cont = ET_FALSE;
 8007792:	f04f 0300 	mov.w	r3, #0
 8007796:	73fb      	strb	r3, [r7, #15]
				etMessageService_returnMessageBuffer(self, msg);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	68b9      	ldr	r1, [r7, #8]
 800779c:	f7ff ffca 	bl	8007734 <etMessageService_returnMessageBuffer>
 80077a0:	e000      	b.n	80077a4 <etMessageService_deliverAllMessages+0x38>
static void etMessageService_deliverAllMessages(etMessageService* self){
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "deliverAllMessages")
	{
		etBool cont = ET_TRUE;
		while (cont){
			while (etMessageQueue_isNotEmpty(&self->messageQueue) && cont){
 80077a2:	bf00      	nop
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 fa14 	bl	8007bd4 <etMessageQueue_isNotEmpty>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d002      	beq.n	80077b8 <etMessageService_deliverAllMessages+0x4c>
 80077b2:	7bfb      	ldrb	r3, [r7, #15]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d1e1      	bne.n	800777c <etMessageService_deliverAllMessages+0x10>
				etMessage* msg = etMessageService_popMessage(self);
				if (!self->msgDispatcher(msg))
					cont = ET_FALSE;
				etMessageService_returnMessageBuffer(self, msg);
			}
			if (cont)
 80077b8:	7bfb      	ldrb	r3, [r7, #15]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d005      	beq.n	80077ca <etMessageService_deliverAllMessages+0x5e>
				etSema_waitForWakeup(&self->executionSemaphore);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f103 0350 	add.w	r3, r3, #80	; 0x50
 80077c4:	4618      	mov	r0, r3
 80077c6:	f7ff fcbf 	bl	8007148 <etSema_waitForWakeup>

static void etMessageService_deliverAllMessages(etMessageService* self){
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "deliverAllMessages")
	{
		etBool cont = ET_TRUE;
		while (cont){
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1e8      	bne.n	80077a2 <etMessageService_deliverAllMessages+0x36>
			if (cont)
				etSema_waitForWakeup(&self->executionSemaphore);
		}
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80077d0:	f107 0710 	add.w	r7, r7, #16
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <etMessageService_getMessagePoolLowWaterMark>:

etInt16 etMessageService_getMessagePoolLowWaterMark(etMessageService* self){
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "getMessagePoolLowWaterMark")
	etInt16 lowWaterMark = etMessageQueue_getLowWaterMark(&self->messagePool);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f103 0310 	add.w	r3, r3, #16
 80077e6:	4618      	mov	r0, r3
 80077e8:	f000 fa14 	bl	8007c14 <etMessageQueue_getLowWaterMark>
 80077ec:	4603      	mov	r3, r0
 80077ee:	81fb      	strh	r3, [r7, #14]
	ET_MSC_LOGGER_SYNC_EXIT
	return lowWaterMark;
 80077f0:	89fb      	ldrh	r3, [r7, #14]
 80077f2:	b21b      	sxth	r3, r3
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	f107 0710 	add.w	r7, r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop

08007800 <etMessageService_timerCallback>:

static void etMessageService_timerCallback(void* data) {
 8007800:	b580      	push	{r7, lr}
 8007802:	b086      	sub	sp, #24
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageService", "timerCallback")
	{
		etMessageService* self = (etMessageService*) data;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	617b      	str	r3, [r7, #20]

		/* create a temporary port struct and send the poll message */
		etSystemProtocolConjPort port;
		port.localId = 0;
 800780c:	f04f 0300 	mov.w	r3, #0
 8007810:	747b      	strb	r3, [r7, #17]
		port.msgService = self;
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	60fb      	str	r3, [r7, #12]
		port.peerAddress = MESSAGESERVICE_ADDRESS;
 8007816:	f04f 0301 	mov.w	r3, #1
 800781a:	743b      	strb	r3, [r7, #16]
		etSystemProtocolConjPort_poll(&port);
 800781c:	f107 0308 	add.w	r3, r7, #8
 8007820:	4618      	mov	r0, r3
 8007822:	f000 f813 	bl	800784c <etSystemProtocolConjPort_poll>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007826:	f107 0718 	add.w	r7, r7, #24
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop

08007830 <etSystemProtocolReplPort_getReplication>:

/*--------------------- port methods */


/* getReplication */
etInt32 etSystemProtocolReplPort_getReplication(const etSystemProtocolReplPort* self) {
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	881b      	ldrh	r3, [r3, #0]
 800783c:	b21b      	sxth	r3, r3
}
 800783e:	4618      	mov	r0, r3
 8007840:	f107 070c 	add.w	r7, r7, #12
 8007844:	46bd      	mov	sp, r7
 8007846:	bc80      	pop	{r7}
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop

0800784c <etSystemProtocolConjPort_poll>:



void etSystemProtocolConjPort_poll(const etSystemProtocolConjPort* self) {
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etSystemProtocolConjPort", "poll")
		etPort_sendMessage(self, etSystemProtocol_IN_poll, 0, NULL);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f04f 0101 	mov.w	r1, #1
 800785a:	f04f 0200 	mov.w	r2, #0
 800785e:	f04f 0300 	mov.w	r3, #0
 8007862:	f7ff fdab 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007866:	f107 0708 	add.w	r7, r7, #8
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop

08007870 <etSystemProtocolConjReplPort_poll_broadcast>:

void etSystemProtocolConjReplPort_poll_broadcast(const etSystemProtocolConjReplPort* self) {
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("etSystemProtocolConjReplPort", "poll")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8007878:	f04f 0300 	mov.w	r3, #0
 800787c:	60fb      	str	r3, [r7, #12]
 800787e:	e012      	b.n	80078a6 <etSystemProtocolConjReplPort_poll_broadcast+0x36>
		etPort_sendMessage(((etPort*)&((etReplPort*)self)->ports[i]), etSystemProtocol_IN_poll, 0, NULL);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685a      	ldr	r2, [r3, #4]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800788a:	18d3      	adds	r3, r2, r3
 800788c:	4618      	mov	r0, r3
 800788e:	f04f 0101 	mov.w	r1, #1
 8007892:	f04f 0200 	mov.w	r2, #0
 8007896:	f04f 0300 	mov.w	r3, #0
 800789a:	f7ff fd8f 	bl	80073bc <etPort_sendMessage>
}

void etSystemProtocolConjReplPort_poll_broadcast(const etSystemProtocolConjReplPort* self) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("etSystemProtocolConjReplPort", "poll")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f103 0301 	add.w	r3, r3, #1
 80078a4:	60fb      	str	r3, [r7, #12]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	881b      	ldrh	r3, [r3, #0]
 80078aa:	b21a      	sxth	r2, r3
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	dce6      	bgt.n	8007880 <etSystemProtocolConjReplPort_poll_broadcast+0x10>
		etPort_sendMessage(((etPort*)&((etReplPort*)self)->ports[i]), etSystemProtocol_IN_poll, 0, NULL);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80078b2:	f107 0710 	add.w	r7, r7, #16
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop

080078bc <etSystemProtocolConjReplPort_poll>:

void etSystemProtocolConjReplPort_poll(const etSystemProtocolConjReplPort* self, int idx) {
 80078bc:	b580      	push	{r7, lr}
 80078be:	b082      	sub	sp, #8
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("etSystemProtocolConjReplPort", "poll")
	if (0<=idx && idx<((etReplPort*)self)->size) {
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	db14      	blt.n	80078f6 <etSystemProtocolConjReplPort_poll+0x3a>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	881b      	ldrh	r3, [r3, #0]
 80078d0:	b21a      	sxth	r2, r3
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	dd0e      	ble.n	80078f6 <etSystemProtocolConjReplPort_poll+0x3a>
		etPort_sendMessage(((etPort*)&((etReplPort*)self)->ports[idx]), etSystemProtocol_IN_poll, 0, NULL);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	685a      	ldr	r2, [r3, #4]
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80078e2:	18d3      	adds	r3, r2, r3
 80078e4:	4618      	mov	r0, r3
 80078e6:	f04f 0101 	mov.w	r1, #1
 80078ea:	f04f 0200 	mov.w	r2, #0
 80078ee:	f04f 0300 	mov.w	r3, #0
 80078f2:	f7ff fd63 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80078f6:	f107 0708 	add.w	r7, r7, #8
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop

08007900 <etSystemProtocolConjPort_terminate>:

void etSystemProtocolConjPort_terminate(const etSystemProtocolConjPort* self) {
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etSystemProtocolConjPort", "terminate")
		etPort_sendMessage(self, etSystemProtocol_IN_terminate, 0, NULL);
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f04f 0102 	mov.w	r1, #2
 800790e:	f04f 0200 	mov.w	r2, #0
 8007912:	f04f 0300 	mov.w	r3, #0
 8007916:	f7ff fd51 	bl	80073bc <etPort_sendMessage>
	ET_MSC_LOGGER_SYNC_EXIT
}
 800791a:	f107 0708 	add.w	r7, r7, #8
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop

08007924 <etSystemProtocolConjReplPort_terminate_broadcast>:

void etSystemProtocolConjReplPort_terminate_broadcast(const etSystemProtocolConjReplPort* self) {
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("etSystemProtocolConjReplPort", "terminate")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 800792c:	f04f 0300 	mov.w	r3, #0
 8007930:	60fb      	str	r3, [r7, #12]
 8007932:	e012      	b.n	800795a <etSystemProtocolConjReplPort_terminate_broadcast+0x36>
		etPort_sendMessage(((etPort*)&((etReplPort*)self)->ports[i]), etSystemProtocol_IN_terminate, 0, NULL);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800793e:	18d3      	adds	r3, r2, r3
 8007940:	4618      	mov	r0, r3
 8007942:	f04f 0102 	mov.w	r1, #2
 8007946:	f04f 0200 	mov.w	r2, #0
 800794a:	f04f 0300 	mov.w	r3, #0
 800794e:	f7ff fd35 	bl	80073bc <etPort_sendMessage>
}

void etSystemProtocolConjReplPort_terminate_broadcast(const etSystemProtocolConjReplPort* self) {
	int i;
	ET_MSC_LOGGER_SYNC_ENTRY("etSystemProtocolConjReplPort", "terminate")
	for (i=0; i<((etReplPort*)self)->size; ++i) {
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f103 0301 	add.w	r3, r3, #1
 8007958:	60fb      	str	r3, [r7, #12]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	881b      	ldrh	r3, [r3, #0]
 800795e:	b21a      	sxth	r2, r3
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	429a      	cmp	r2, r3
 8007964:	dce6      	bgt.n	8007934 <etSystemProtocolConjReplPort_terminate_broadcast+0x10>
		etPort_sendMessage(((etPort*)&((etReplPort*)self)->ports[i]), etSystemProtocol_IN_terminate, 0, NULL);
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007966:	f107 0710 	add.w	r7, r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop

08007970 <etSystemProtocolConjReplPort_terminate>:

void etSystemProtocolConjReplPort_terminate(const etSystemProtocolConjReplPort* self, int idx) {
 8007970:	b580      	push	{r7, lr}
 8007972:	b082      	sub	sp, #8
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
	ET_MSC_LOGGER_SYNC_ENTRY("etSystemProtocolConjReplPort", "terminate")
	if (0<=idx && idx<((etReplPort*)self)->size) {
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	db14      	blt.n	80079aa <etSystemProtocolConjReplPort_terminate+0x3a>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	881b      	ldrh	r3, [r3, #0]
 8007984:	b21a      	sxth	r2, r3
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	429a      	cmp	r2, r3
 800798a:	dd0e      	ble.n	80079aa <etSystemProtocolConjReplPort_terminate+0x3a>
		etPort_sendMessage(((etPort*)&((etReplPort*)self)->ports[idx]), etSystemProtocol_IN_terminate, 0, NULL);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	685a      	ldr	r2, [r3, #4]
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8007996:	18d3      	adds	r3, r2, r3
 8007998:	4618      	mov	r0, r3
 800799a:	f04f 0102 	mov.w	r1, #2
 800799e:	f04f 0200 	mov.w	r2, #0
 80079a2:	f04f 0300 	mov.w	r3, #0
 80079a6:	f7ff fd09 	bl	80073bc <etPort_sendMessage>
	}
	ET_MSC_LOGGER_SYNC_EXIT
}
 80079aa:	f107 0708 	add.w	r7, r7, #8
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop

080079b4 <etSystemProtocolConjReplPort_getReplication>:


/* getReplication */
etInt32 etSystemProtocolConjReplPort_getReplication(const etSystemProtocolConjReplPort* self) {
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
	return ((etReplPort*)self)->size;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	881b      	ldrh	r3, [r3, #0]
 80079c0:	b21b      	sxth	r3, r3
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	f107 070c 	add.w	r7, r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bc80      	pop	{r7}
 80079cc:	4770      	bx	lr
 80079ce:	bf00      	nop

080079d0 <etSystemProtocol_getMessageString>:
/*--------------------- debug helpers */

/* message names as strings for debugging (generate MSC) */
static const char* const etSystemProtocol_messageStrings[] = {"MIN", "poll", "terminate", "MAX"};

const char* etSystemProtocol_getMessageString(int msg_id) {
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
	if (msg_id<etSystemProtocol_MSG_MIN || msg_id>etSystemProtocol_MSG_MAX+1){
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	db02      	blt.n	80079e4 <etSystemProtocol_getMessageString+0x14>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2b04      	cmp	r3, #4
 80079e2:	dd04      	ble.n	80079ee <etSystemProtocol_getMessageString+0x1e>
		/* id out of range */
		return "Message ID out of range";
 80079e4:	f240 13b0 	movw	r3, #432	; 0x1b0
 80079e8:	f6c0 0301 	movt	r3, #2049	; 0x801
 80079ec:	e006      	b.n	80079fc <etSystemProtocol_getMessageString+0x2c>
	}
	else{
		return etSystemProtocol_messageStrings[msg_id];
 80079ee:	f240 13a0 	movw	r3, #416	; 0x1a0
 80079f2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
	}
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	f107 070c 	add.w	r7, r7, #12
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bc80      	pop	{r7}
 8007a06:	4770      	bx	lr

08007a08 <etMutex_construct>:

#include "debugging/etLogger.h"
#include "debugging/etMSCLogger.h"
#include "XMC4500.h"

void etMutex_construct(etMutex* self){
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMutex", "construct")

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007a10:	f107 070c 	add.w	r7, r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bc80      	pop	{r7}
 8007a18:	4770      	bx	lr
 8007a1a:	bf00      	nop

08007a1c <etMutex_destruct>:
void etMutex_destruct(etMutex* self){
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMutex", "destruct")

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007a24:	f107 070c 	add.w	r7, r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bc80      	pop	{r7}
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop

08007a30 <etMutex_enter>:

void etMutex_enter(etMutex* self){
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007a38:	b672      	cpsid	i
	ET_MSC_LOGGER_SYNC_ENTRY("etMutex", "enter")
		__disable_irq();
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007a3a:	f107 070c 	add.w	r7, r7, #12
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bc80      	pop	{r7}
 8007a42:	4770      	bx	lr

08007a44 <etMutex_leave>:
void etMutex_leave(etMutex* self){
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8007a4c:	b662      	cpsie	i
	ET_MSC_LOGGER_SYNC_ENTRY("etMutex", "leave")
		__enable_irq();
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007a4e:	f107 070c 	add.w	r7, r7, #12
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bc80      	pop	{r7}
 8007a56:	4770      	bx	lr

08007a58 <etMessageQueue_init>:

#include "messaging/etMessageQueue.h"

#include "debugging/etMSCLogger.h"

void etMessageQueue_init(etMessageQueue* self){
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "init")
	self->first = NULL;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f04f 0200 	mov.w	r2, #0
 8007a66:	601a      	str	r2, [r3, #0]
	self->last = NULL;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f04f 0200 	mov.w	r2, #0
 8007a6e:	605a      	str	r2, [r3, #4]
	self->highWaterMark = 0;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f04f 0200 	mov.w	r2, #0
 8007a76:	811a      	strh	r2, [r3, #8]
	self->lowWaterMark = 0;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f04f 0200 	mov.w	r2, #0
 8007a7e:	815a      	strh	r2, [r3, #10]
	self->size = 0;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f04f 0200 	mov.w	r2, #0
 8007a86:	819a      	strh	r2, [r3, #12]
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007a88:	f107 070c 	add.w	r7, r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bc80      	pop	{r7}
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop

08007a94 <etMessageQueue_push>:


void etMessageQueue_push(etMessageQueue* self, etMessage* msg){
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
	/* TODO: optimize queue for concurrent push / pop */
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "push")
	if (self->first == NULL) {
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d107      	bne.n	8007ab6 <etMessageQueue_push+0x22>
		/*no message in queue*/
		self->first = self->last = msg;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	683a      	ldr	r2, [r7, #0]
 8007aaa:	605a      	str	r2, [r3, #4]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685a      	ldr	r2, [r3, #4]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	601a      	str	r2, [r3, #0]
 8007ab4:	e006      	b.n	8007ac4 <etMessageQueue_push+0x30>
	}
	else {
		/*at least one message in queue*/
		self->last->next = msg;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	683a      	ldr	r2, [r7, #0]
 8007abc:	601a      	str	r2, [r3, #0]
		self->last = msg;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	683a      	ldr	r2, [r7, #0]
 8007ac2:	605a      	str	r2, [r3, #4]
	}
	msg->next = NULL; /*TODO: optimization: this line could be removed if we assume that all messages are initialized*/
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	f04f 0200 	mov.w	r2, #0
 8007aca:	601a      	str	r2, [r3, #0]

	if (++self->size > self->highWaterMark)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	899b      	ldrh	r3, [r3, #12]
 8007ad0:	f103 0301 	add.w	r3, r3, #1
 8007ad4:	b29a      	uxth	r2, r3
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	819a      	strh	r2, [r3, #12]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	899a      	ldrh	r2, [r3, #12]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	891b      	ldrh	r3, [r3, #8]
 8007ae2:	b212      	sxth	r2, r2
 8007ae4:	b21b      	sxth	r3, r3
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	dd06      	ble.n	8007af8 <etMessageQueue_push+0x64>
		self->highWaterMark++;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	891b      	ldrh	r3, [r3, #8]
 8007aee:	f103 0301 	add.w	r3, r3, #1
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	811a      	strh	r2, [r3, #8]

	ET_MSC_LOGGER_SYNC_EXIT
}
 8007af8:	f107 070c 	add.w	r7, r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bc80      	pop	{r7}
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop

08007b04 <etMessageQueue_pop>:

etMessage* etMessageQueue_pop(etMessageQueue* self){
 8007b04:	b480      	push	{r7}
 8007b06:	b085      	sub	sp, #20
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "pop")
	etMessage* pop_msg = self->first;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	60fb      	str	r3, [r7, #12]
	if(self->first == NULL){
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d102      	bne.n	8007b20 <etMessageQueue_pop+0x1c>
		/*no message in queue*/
		ET_MSC_LOGGER_SYNC_EXIT
		return NULL;
 8007b1a:	f04f 0300 	mov.w	r3, #0
 8007b1e:	e02d      	b.n	8007b7c <etMessageQueue_pop+0x78>
	}
	if (self->first->next==NULL){
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d108      	bne.n	8007b3c <etMessageQueue_pop+0x38>
		/*only one message in queue*/
		self->first = self->last = NULL;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f04f 0200 	mov.w	r2, #0
 8007b30:	605a      	str	r2, [r3, #4]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	685a      	ldr	r2, [r3, #4]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	601a      	str	r2, [r3, #0]
 8007b3a:	e004      	b.n	8007b46 <etMessageQueue_pop+0x42>
	}
	else {
		/*more than one message in queue -> set first to next message*/
		self->first = self->first->next;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	681a      	ldr	r2, [r3, #0]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	601a      	str	r2, [r3, #0]
	}

	pop_msg->next=NULL;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f04f 0200 	mov.w	r2, #0
 8007b4c:	601a      	str	r2, [r3, #0]
	self->size--;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	899b      	ldrh	r3, [r3, #12]
 8007b52:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	819a      	strh	r2, [r3, #12]

	if (self->size < self->lowWaterMark)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	899a      	ldrh	r2, [r3, #12]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	895b      	ldrh	r3, [r3, #10]
 8007b64:	b212      	sxth	r2, r2
 8007b66:	b21b      	sxth	r3, r3
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	da06      	bge.n	8007b7a <etMessageQueue_pop+0x76>
		self->lowWaterMark--;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	895b      	ldrh	r3, [r3, #10]
 8007b70:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b74:	b29a      	uxth	r2, r3
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	815a      	strh	r2, [r3, #10]

	ET_MSC_LOGGER_SYNC_EXIT
	return pop_msg;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f107 0714 	add.w	r7, r7, #20
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bc80      	pop	{r7}
 8007b86:	4770      	bx	lr

08007b88 <etMessageQueue_getSize>:

etInt16 etMessageQueue_getSize(etMessageQueue* self) {
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "getSize")
	ET_MSC_LOGGER_SYNC_EXIT
	return self->size;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	899b      	ldrh	r3, [r3, #12]
 8007b94:	b21b      	sxth	r3, r3
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	f107 070c 	add.w	r7, r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bc80      	pop	{r7}
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop

08007ba4 <etMessageQueue_getFirst>:

etMessage* etMessageQueue_getFirst(etMessageQueue* self){
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "getFirst")
	ET_MSC_LOGGER_SYNC_EXIT
	return self->first;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f107 070c 	add.w	r7, r7, #12
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bc80      	pop	{r7}
 8007bba:	4770      	bx	lr

08007bbc <etMessageQueue_getLast>:

etMessage* etMessageQueue_getLast(etMessageQueue* self){
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "getLast")
	ET_MSC_LOGGER_SYNC_EXIT
	return self->last;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	685b      	ldr	r3, [r3, #4]
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f107 070c 	add.w	r7, r7, #12
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bc80      	pop	{r7}
 8007bd2:	4770      	bx	lr

08007bd4 <etMessageQueue_isNotEmpty>:

etBool etMessageQueue_isNotEmpty(etMessageQueue* self){
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "isNotEmpty")
	ET_MSC_LOGGER_SYNC_EXIT
	return self->last != NULL;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	bf0c      	ite	eq
 8007be4:	2300      	moveq	r3, #0
 8007be6:	2301      	movne	r3, #1
 8007be8:	b2db      	uxtb	r3, r3
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	f107 070c 	add.w	r7, r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bc80      	pop	{r7}
 8007bf4:	4770      	bx	lr
 8007bf6:	bf00      	nop

08007bf8 <etMessageQueue_getHighWaterMark>:

etInt16 etMessageQueue_getHighWaterMark(etMessageQueue* self) {
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "getHighWaterMark")
	ET_MSC_LOGGER_SYNC_EXIT
	return self->highWaterMark;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	891b      	ldrh	r3, [r3, #8]
 8007c04:	b21b      	sxth	r3, r3
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	f107 070c 	add.w	r7, r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bc80      	pop	{r7}
 8007c10:	4770      	bx	lr
 8007c12:	bf00      	nop

08007c14 <etMessageQueue_getLowWaterMark>:

etInt16 etMessageQueue_getLowWaterMark(etMessageQueue* self) {
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "getLowWaterMark")
	ET_MSC_LOGGER_SYNC_EXIT
	return self->lowWaterMark;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	895b      	ldrh	r3, [r3, #10]
 8007c20:	b21b      	sxth	r3, r3
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	f107 070c 	add.w	r7, r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bc80      	pop	{r7}
 8007c2c:	4770      	bx	lr
 8007c2e:	bf00      	nop

08007c30 <etMessageQueue_resetLowWaterMark>:

void etMessageQueue_resetLowWaterMark(etMessageQueue* self) {
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
	ET_MSC_LOGGER_SYNC_ENTRY("etMessageQueue", "resetLowWaterMark")
	self->lowWaterMark = self->size;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	899a      	ldrh	r2, [r3, #12]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	815a      	strh	r2, [r3, #10]
	ET_MSC_LOGGER_SYNC_EXIT
}
 8007c40:	f107 070c 	add.w	r7, r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bc80      	pop	{r7}
 8007c48:	4770      	bx	lr
 8007c4a:	bf00      	nop

08007c4c <_fflush_r>:
 8007c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c50:	460d      	mov	r5, r1
 8007c52:	4680      	mov	r8, r0
 8007c54:	b110      	cbz	r0, 8007c5c <_fflush_r+0x10>
 8007c56:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d062      	beq.n	8007d22 <_fflush_r+0xd6>
 8007c5c:	89a8      	ldrh	r0, [r5, #12]
 8007c5e:	b1e0      	cbz	r0, 8007c9a <_fflush_r+0x4e>
 8007c60:	f000 0208 	and.w	r2, r0, #8
 8007c64:	b211      	sxth	r1, r2
 8007c66:	b1d9      	cbz	r1, 8007ca0 <_fflush_r+0x54>
 8007c68:	692e      	ldr	r6, [r5, #16]
 8007c6a:	b1b6      	cbz	r6, 8007c9a <_fflush_r+0x4e>
 8007c6c:	0783      	lsls	r3, r0, #30
 8007c6e:	682c      	ldr	r4, [r5, #0]
 8007c70:	bf08      	it	eq
 8007c72:	696b      	ldreq	r3, [r5, #20]
 8007c74:	602e      	str	r6, [r5, #0]
 8007c76:	bf18      	it	ne
 8007c78:	2300      	movne	r3, #0
 8007c7a:	1ba4      	subs	r4, r4, r6
 8007c7c:	60ab      	str	r3, [r5, #8]
 8007c7e:	e00a      	b.n	8007c96 <_fflush_r+0x4a>
 8007c80:	4632      	mov	r2, r6
 8007c82:	4623      	mov	r3, r4
 8007c84:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8007c86:	69e9      	ldr	r1, [r5, #28]
 8007c88:	4640      	mov	r0, r8
 8007c8a:	47b8      	blx	r7
 8007c8c:	2800      	cmp	r0, #0
 8007c8e:	ebc0 0404 	rsb	r4, r0, r4
 8007c92:	4406      	add	r6, r0
 8007c94:	dd52      	ble.n	8007d3c <_fflush_r+0xf0>
 8007c96:	2c00      	cmp	r4, #0
 8007c98:	dcf2      	bgt.n	8007c80 <_fflush_r+0x34>
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ca0:	686a      	ldr	r2, [r5, #4]
 8007ca2:	f440 6100 	orr.w	r1, r0, #2048	; 0x800
 8007ca6:	2a00      	cmp	r2, #0
 8007ca8:	81a9      	strh	r1, [r5, #12]
 8007caa:	dd4f      	ble.n	8007d4c <_fflush_r+0x100>
 8007cac:	6aac      	ldr	r4, [r5, #40]	; 0x28
 8007cae:	2c00      	cmp	r4, #0
 8007cb0:	d0f3      	beq.n	8007c9a <_fflush_r+0x4e>
 8007cb2:	f400 5680 	and.w	r6, r0, #4096	; 0x1000
 8007cb6:	b232      	sxth	r2, r6
 8007cb8:	2000      	movs	r0, #0
 8007cba:	f8d8 6000 	ldr.w	r6, [r8]
 8007cbe:	f8c8 0000 	str.w	r0, [r8]
 8007cc2:	2a00      	cmp	r2, #0
 8007cc4:	d030      	beq.n	8007d28 <_fflush_r+0xdc>
 8007cc6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8007cc8:	f001 0004 	and.w	r0, r1, #4
 8007ccc:	b201      	sxth	r1, r0
 8007cce:	b129      	cbz	r1, 8007cdc <_fflush_r+0x90>
 8007cd0:	6868      	ldr	r0, [r5, #4]
 8007cd2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8007cd4:	1a12      	subs	r2, r2, r0
 8007cd6:	b10b      	cbz	r3, 8007cdc <_fflush_r+0x90>
 8007cd8:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8007cda:	1a52      	subs	r2, r2, r1
 8007cdc:	2300      	movs	r3, #0
 8007cde:	4640      	mov	r0, r8
 8007ce0:	69e9      	ldr	r1, [r5, #28]
 8007ce2:	47a0      	blx	r4
 8007ce4:	1c42      	adds	r2, r0, #1
 8007ce6:	d035      	beq.n	8007d54 <_fflush_r+0x108>
 8007ce8:	89ab      	ldrh	r3, [r5, #12]
 8007cea:	692a      	ldr	r2, [r5, #16]
 8007cec:	f403 5180 	and.w	r1, r3, #4096	; 0x1000
 8007cf0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007cf4:	81ab      	strh	r3, [r5, #12]
 8007cf6:	b209      	sxth	r1, r1
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	e885 000c 	stmia.w	r5, {r2, r3}
 8007cfe:	2900      	cmp	r1, #0
 8007d00:	d144      	bne.n	8007d8c <_fflush_r+0x140>
 8007d02:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8007d04:	f8c8 6000 	str.w	r6, [r8]
 8007d08:	2900      	cmp	r1, #0
 8007d0a:	d0c6      	beq.n	8007c9a <_fflush_r+0x4e>
 8007d0c:	f105 0040 	add.w	r0, r5, #64	; 0x40
 8007d10:	4281      	cmp	r1, r0
 8007d12:	d002      	beq.n	8007d1a <_fflush_r+0xce>
 8007d14:	4640      	mov	r0, r8
 8007d16:	f000 f9fb 	bl	8008110 <_free_r>
 8007d1a:	2000      	movs	r0, #0
 8007d1c:	6328      	str	r0, [r5, #48]	; 0x30
 8007d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d22:	f000 f911 	bl	8007f48 <__sinit>
 8007d26:	e799      	b.n	8007c5c <_fflush_r+0x10>
 8007d28:	69e9      	ldr	r1, [r5, #28]
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	4640      	mov	r0, r8
 8007d2e:	47a0      	blx	r4
 8007d30:	1c41      	adds	r1, r0, #1
 8007d32:	4602      	mov	r2, r0
 8007d34:	d02c      	beq.n	8007d90 <_fflush_r+0x144>
 8007d36:	89a9      	ldrh	r1, [r5, #12]
 8007d38:	6aac      	ldr	r4, [r5, #40]	; 0x28
 8007d3a:	e7c5      	b.n	8007cc8 <_fflush_r+0x7c>
 8007d3c:	89aa      	ldrh	r2, [r5, #12]
 8007d3e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d42:	81ab      	strh	r3, [r5, #12]
 8007d44:	f04f 30ff 	mov.w	r0, #4294967295
 8007d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d4c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	dcac      	bgt.n	8007cac <_fflush_r+0x60>
 8007d52:	e7a2      	b.n	8007c9a <_fflush_r+0x4e>
 8007d54:	f8d8 3000 	ldr.w	r3, [r8]
 8007d58:	b163      	cbz	r3, 8007d74 <_fflush_r+0x128>
 8007d5a:	2b1d      	cmp	r3, #29
 8007d5c:	d001      	beq.n	8007d62 <_fflush_r+0x116>
 8007d5e:	2b16      	cmp	r3, #22
 8007d60:	d121      	bne.n	8007da6 <_fflush_r+0x15a>
 8007d62:	89a8      	ldrh	r0, [r5, #12]
 8007d64:	692b      	ldr	r3, [r5, #16]
 8007d66:	f420 6200 	bic.w	r2, r0, #2048	; 0x800
 8007d6a:	2100      	movs	r1, #0
 8007d6c:	81aa      	strh	r2, [r5, #12]
 8007d6e:	6069      	str	r1, [r5, #4]
 8007d70:	602b      	str	r3, [r5, #0]
 8007d72:	e7c6      	b.n	8007d02 <_fflush_r+0xb6>
 8007d74:	89aa      	ldrh	r2, [r5, #12]
 8007d76:	6929      	ldr	r1, [r5, #16]
 8007d78:	606b      	str	r3, [r5, #4]
 8007d7a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8007d7e:	b21b      	sxth	r3, r3
 8007d80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d84:	81aa      	strh	r2, [r5, #12]
 8007d86:	6029      	str	r1, [r5, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d0ba      	beq.n	8007d02 <_fflush_r+0xb6>
 8007d8c:	6528      	str	r0, [r5, #80]	; 0x50
 8007d8e:	e7b8      	b.n	8007d02 <_fflush_r+0xb6>
 8007d90:	f8d8 1000 	ldr.w	r1, [r8]
 8007d94:	2900      	cmp	r1, #0
 8007d96:	d0ce      	beq.n	8007d36 <_fflush_r+0xea>
 8007d98:	291d      	cmp	r1, #29
 8007d9a:	d001      	beq.n	8007da0 <_fflush_r+0x154>
 8007d9c:	2916      	cmp	r1, #22
 8007d9e:	d1cd      	bne.n	8007d3c <_fflush_r+0xf0>
 8007da0:	f8c8 6000 	str.w	r6, [r8]
 8007da4:	e779      	b.n	8007c9a <_fflush_r+0x4e>
 8007da6:	89aa      	ldrh	r2, [r5, #12]
 8007da8:	f042 0140 	orr.w	r1, r2, #64	; 0x40
 8007dac:	81a9      	strh	r1, [r5, #12]
 8007dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007db2:	bf00      	nop

08007db4 <fflush>:
 8007db4:	b120      	cbz	r0, 8007dc0 <fflush+0xc>
 8007db6:	4b05      	ldr	r3, [pc, #20]	; (8007dcc <fflush+0x18>)
 8007db8:	4601      	mov	r1, r0
 8007dba:	6818      	ldr	r0, [r3, #0]
 8007dbc:	f7ff bf46 	b.w	8007c4c <_fflush_r>
 8007dc0:	4803      	ldr	r0, [pc, #12]	; (8007dd0 <fflush+0x1c>)
 8007dc2:	4904      	ldr	r1, [pc, #16]	; (8007dd4 <fflush+0x20>)
 8007dc4:	6800      	ldr	r0, [r0, #0]
 8007dc6:	f000 bac9 	b.w	800835c <_fwalk_reent>
 8007dca:	bf00      	nop
 8007dcc:	20000b28 	.word	0x20000b28
 8007dd0:	080101cc 	.word	0x080101cc
 8007dd4:	08007c4d 	.word	0x08007c4d

08007dd8 <_fgets_r>:
 8007dd8:	2a01      	cmp	r2, #1
 8007dda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dde:	4616      	mov	r6, r2
 8007de0:	4681      	mov	r9, r0
 8007de2:	468a      	mov	sl, r1
 8007de4:	461d      	mov	r5, r3
 8007de6:	dd4d      	ble.n	8007e84 <_fgets_r+0xac>
 8007de8:	b110      	cbz	r0, 8007df0 <_fgets_r+0x18>
 8007dea:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d02f      	beq.n	8007e50 <_fgets_r+0x78>
 8007df0:	f000 f922 	bl	8008038 <__sfp_lock_acquire>
 8007df4:	3e01      	subs	r6, #1
 8007df6:	46d0      	mov	r8, sl
 8007df8:	e018      	b.n	8007e2c <_fgets_r+0x54>
 8007dfa:	682f      	ldr	r7, [r5, #0]
 8007dfc:	42b4      	cmp	r4, r6
 8007dfe:	bf28      	it	cs
 8007e00:	4634      	movcs	r4, r6
 8007e02:	210a      	movs	r1, #10
 8007e04:	4622      	mov	r2, r4
 8007e06:	4638      	mov	r0, r7
 8007e08:	f000 fe00 	bl	8008a0c <memchr>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	4639      	mov	r1, r7
 8007e10:	4640      	mov	r0, r8
 8007e12:	4622      	mov	r2, r4
 8007e14:	b9fb      	cbnz	r3, 8007e56 <_fgets_r+0x7e>
 8007e16:	e895 0088 	ldmia.w	r5, {r3, r7}
 8007e1a:	191b      	adds	r3, r3, r4
 8007e1c:	1b3f      	subs	r7, r7, r4
 8007e1e:	e885 0088 	stmia.w	r5, {r3, r7}
 8007e22:	f000 fe93 	bl	8008b4c <memcpy>
 8007e26:	1b36      	subs	r6, r6, r4
 8007e28:	44a0      	add	r8, r4
 8007e2a:	d009      	beq.n	8007e40 <_fgets_r+0x68>
 8007e2c:	686c      	ldr	r4, [r5, #4]
 8007e2e:	2c00      	cmp	r4, #0
 8007e30:	d1e3      	bne.n	8007dfa <_fgets_r+0x22>
 8007e32:	4629      	mov	r1, r5
 8007e34:	4648      	mov	r0, r9
 8007e36:	f001 f80b 	bl	8008e50 <__srefill_r>
 8007e3a:	b9e8      	cbnz	r0, 8007e78 <_fgets_r+0xa0>
 8007e3c:	686c      	ldr	r4, [r5, #4]
 8007e3e:	e7dc      	b.n	8007dfa <_fgets_r+0x22>
 8007e40:	2100      	movs	r1, #0
 8007e42:	f888 1000 	strb.w	r1, [r8]
 8007e46:	f000 f8f9 	bl	800803c <__sfp_lock_release>
 8007e4a:	4650      	mov	r0, sl
 8007e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e50:	f000 f87a 	bl	8007f48 <__sinit>
 8007e54:	e7cc      	b.n	8007df0 <_fgets_r+0x18>
 8007e56:	686a      	ldr	r2, [r5, #4]
 8007e58:	1c5c      	adds	r4, r3, #1
 8007e5a:	602c      	str	r4, [r5, #0]
 8007e5c:	1be4      	subs	r4, r4, r7
 8007e5e:	1b13      	subs	r3, r2, r4
 8007e60:	606b      	str	r3, [r5, #4]
 8007e62:	4622      	mov	r2, r4
 8007e64:	f000 fe72 	bl	8008b4c <memcpy>
 8007e68:	2000      	movs	r0, #0
 8007e6a:	f808 0004 	strb.w	r0, [r8, r4]
 8007e6e:	f000 f8e5 	bl	800803c <__sfp_lock_release>
 8007e72:	4650      	mov	r0, sl
 8007e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e78:	45d0      	cmp	r8, sl
 8007e7a:	d1e1      	bne.n	8007e40 <_fgets_r+0x68>
 8007e7c:	f000 f8de 	bl	800803c <__sfp_lock_release>
 8007e80:	46a2      	mov	sl, r4
 8007e82:	e7e2      	b.n	8007e4a <_fgets_r+0x72>
 8007e84:	f04f 0a00 	mov.w	sl, #0
 8007e88:	e7df      	b.n	8007e4a <_fgets_r+0x72>
 8007e8a:	bf00      	nop

08007e8c <fgets>:
 8007e8c:	b470      	push	{r4, r5, r6}
 8007e8e:	f640 3428 	movw	r4, #2856	; 0xb28
 8007e92:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007e96:	4606      	mov	r6, r0
 8007e98:	460d      	mov	r5, r1
 8007e9a:	6820      	ldr	r0, [r4, #0]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	4631      	mov	r1, r6
 8007ea0:	462a      	mov	r2, r5
 8007ea2:	bc70      	pop	{r4, r5, r6}
 8007ea4:	f7ff bf98 	b.w	8007dd8 <_fgets_r>

08007ea8 <__fp_lock>:
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	4770      	bx	lr

08007eac <__fp_unlock>:
 8007eac:	2000      	movs	r0, #0
 8007eae:	4770      	bx	lr

08007eb0 <_cleanup_r>:
 8007eb0:	f24c 510d 	movw	r1, #50445	; 0xc50d
 8007eb4:	f6c0 0100 	movt	r1, #2048	; 0x800
 8007eb8:	f000 b9f4 	b.w	80082a4 <_fwalk>

08007ebc <std.isra.0>:
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	b510      	push	{r4, lr}
 8007ec0:	4604      	mov	r4, r0
 8007ec2:	8181      	strh	r1, [r0, #12]
 8007ec4:	81c2      	strh	r2, [r0, #14]
 8007ec6:	6003      	str	r3, [r0, #0]
 8007ec8:	6043      	str	r3, [r0, #4]
 8007eca:	6083      	str	r3, [r0, #8]
 8007ecc:	6643      	str	r3, [r0, #100]	; 0x64
 8007ece:	6103      	str	r3, [r0, #16]
 8007ed0:	6143      	str	r3, [r0, #20]
 8007ed2:	6183      	str	r3, [r0, #24]
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	2208      	movs	r2, #8
 8007ed8:	f100 005c 	add.w	r0, r0, #92	; 0x5c
 8007edc:	f000 fed8 	bl	8008c90 <memset>
 8007ee0:	f249 0019 	movw	r0, #36889	; 0x9019
 8007ee4:	f249 0141 	movw	r1, #36929	; 0x9041
 8007ee8:	f249 0285 	movw	r2, #36997	; 0x9085
 8007eec:	f249 03a9 	movw	r3, #37033	; 0x90a9
 8007ef0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8007ef4:	f6c0 0100 	movt	r1, #2048	; 0x800
 8007ef8:	f6c0 0200 	movt	r2, #2048	; 0x800
 8007efc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007f00:	61e4      	str	r4, [r4, #28]
 8007f02:	6220      	str	r0, [r4, #32]
 8007f04:	6261      	str	r1, [r4, #36]	; 0x24
 8007f06:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f0a:	bd10      	pop	{r4, pc}

08007f0c <__sfmoreglue>:
 8007f0c:	b570      	push	{r4, r5, r6, lr}
 8007f0e:	2568      	movs	r5, #104	; 0x68
 8007f10:	fb05 f501 	mul.w	r5, r5, r1
 8007f14:	460e      	mov	r6, r1
 8007f16:	f105 010c 	add.w	r1, r5, #12
 8007f1a:	f000 fac9 	bl	80084b0 <_malloc_r>
 8007f1e:	4604      	mov	r4, r0
 8007f20:	b140      	cbz	r0, 8007f34 <__sfmoreglue+0x28>
 8007f22:	f100 000c 	add.w	r0, r0, #12
 8007f26:	2100      	movs	r1, #0
 8007f28:	e884 0042 	stmia.w	r4, {r1, r6}
 8007f2c:	60a0      	str	r0, [r4, #8]
 8007f2e:	462a      	mov	r2, r5
 8007f30:	f000 feae 	bl	8008c90 <memset>
 8007f34:	4620      	mov	r0, r4
 8007f36:	bd70      	pop	{r4, r5, r6, pc}

08007f38 <_cleanup>:
 8007f38:	f240 13cc 	movw	r3, #460	; 0x1cc
 8007f3c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007f40:	6818      	ldr	r0, [r3, #0]
 8007f42:	f7ff bfb5 	b.w	8007eb0 <_cleanup_r>
 8007f46:	bf00      	nop

08007f48 <__sinit>:
 8007f48:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007f4a:	b570      	push	{r4, r5, r6, lr}
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	b103      	cbz	r3, 8007f52 <__sinit+0xa>
 8007f50:	bd70      	pop	{r4, r5, r6, pc}
 8007f52:	4a0f      	ldr	r2, [pc, #60]	; (8007f90 <__sinit+0x48>)
 8007f54:	f8c4 32e0 	str.w	r3, [r4, #736]	; 0x2e0
 8007f58:	63e2      	str	r2, [r4, #60]	; 0x3c
 8007f5a:	2501      	movs	r5, #1
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	f504 763b 	add.w	r6, r4, #748	; 0x2ec
 8007f62:	2303      	movs	r3, #3
 8007f64:	2104      	movs	r1, #4
 8007f66:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8007f6a:	6840      	ldr	r0, [r0, #4]
 8007f6c:	63a5      	str	r5, [r4, #56]	; 0x38
 8007f6e:	f8c4 62e8 	str.w	r6, [r4, #744]	; 0x2e8
 8007f72:	f7ff ffa3 	bl	8007ebc <std.isra.0>
 8007f76:	68a0      	ldr	r0, [r4, #8]
 8007f78:	2109      	movs	r1, #9
 8007f7a:	462a      	mov	r2, r5
 8007f7c:	f7ff ff9e 	bl	8007ebc <std.isra.0>
 8007f80:	68e0      	ldr	r0, [r4, #12]
 8007f82:	2112      	movs	r1, #18
 8007f84:	2202      	movs	r2, #2
 8007f86:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007f8a:	f7ff bf97 	b.w	8007ebc <std.isra.0>
 8007f8e:	bf00      	nop
 8007f90:	08007eb1 	.word	0x08007eb1

08007f94 <__sfp>:
 8007f94:	4b27      	ldr	r3, [pc, #156]	; (8008034 <__sfp+0xa0>)
 8007f96:	b570      	push	{r4, r5, r6, lr}
 8007f98:	681d      	ldr	r5, [r3, #0]
 8007f9a:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8007f9c:	4606      	mov	r6, r0
 8007f9e:	2900      	cmp	r1, #0
 8007fa0:	d039      	beq.n	8008016 <__sfp+0x82>
 8007fa2:	f505 7538 	add.w	r5, r5, #736	; 0x2e0
 8007fa6:	6868      	ldr	r0, [r5, #4]
 8007fa8:	68ac      	ldr	r4, [r5, #8]
 8007faa:	1e43      	subs	r3, r0, #1
 8007fac:	d416      	bmi.n	8007fdc <__sfp+0x48>
 8007fae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fb2:	b1ba      	cbz	r2, 8007fe4 <__sfp+0x50>
 8007fb4:	07da      	lsls	r2, r3, #31
 8007fb6:	d50d      	bpl.n	8007fd4 <__sfp+0x40>
 8007fb8:	3468      	adds	r4, #104	; 0x68
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 8007fc0:	b941      	cbnz	r1, 8007fd4 <__sfp+0x40>
 8007fc2:	e00f      	b.n	8007fe4 <__sfp+0x50>
 8007fc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fc8:	b163      	cbz	r3, 8007fe4 <__sfp+0x50>
 8007fca:	3468      	adds	r4, #104	; 0x68
 8007fcc:	1e43      	subs	r3, r0, #1
 8007fce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fd2:	b13a      	cbz	r2, 8007fe4 <__sfp+0x50>
 8007fd4:	3468      	adds	r4, #104	; 0x68
 8007fd6:	1e58      	subs	r0, r3, #1
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1f3      	bne.n	8007fc4 <__sfp+0x30>
 8007fdc:	6828      	ldr	r0, [r5, #0]
 8007fde:	b1f0      	cbz	r0, 800801e <__sfp+0x8a>
 8007fe0:	4605      	mov	r5, r0
 8007fe2:	e7e0      	b.n	8007fa6 <__sfp+0x12>
 8007fe4:	2500      	movs	r5, #0
 8007fe6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007fea:	2001      	movs	r0, #1
 8007fec:	81e1      	strh	r1, [r4, #14]
 8007fee:	81a0      	strh	r0, [r4, #12]
 8007ff0:	6665      	str	r5, [r4, #100]	; 0x64
 8007ff2:	6025      	str	r5, [r4, #0]
 8007ff4:	60a5      	str	r5, [r4, #8]
 8007ff6:	6065      	str	r5, [r4, #4]
 8007ff8:	6125      	str	r5, [r4, #16]
 8007ffa:	6165      	str	r5, [r4, #20]
 8007ffc:	61a5      	str	r5, [r4, #24]
 8007ffe:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008002:	4629      	mov	r1, r5
 8008004:	2208      	movs	r2, #8
 8008006:	f000 fe43 	bl	8008c90 <memset>
 800800a:	6325      	str	r5, [r4, #48]	; 0x30
 800800c:	6365      	str	r5, [r4, #52]	; 0x34
 800800e:	6465      	str	r5, [r4, #68]	; 0x44
 8008010:	64a5      	str	r5, [r4, #72]	; 0x48
 8008012:	4620      	mov	r0, r4
 8008014:	bd70      	pop	{r4, r5, r6, pc}
 8008016:	4628      	mov	r0, r5
 8008018:	f7ff ff96 	bl	8007f48 <__sinit>
 800801c:	e7c1      	b.n	8007fa2 <__sfp+0xe>
 800801e:	4630      	mov	r0, r6
 8008020:	2104      	movs	r1, #4
 8008022:	f7ff ff73 	bl	8007f0c <__sfmoreglue>
 8008026:	6028      	str	r0, [r5, #0]
 8008028:	2800      	cmp	r0, #0
 800802a:	d1d9      	bne.n	8007fe0 <__sfp+0x4c>
 800802c:	240c      	movs	r4, #12
 800802e:	6034      	str	r4, [r6, #0]
 8008030:	4604      	mov	r4, r0
 8008032:	e7ee      	b.n	8008012 <__sfp+0x7e>
 8008034:	080101cc 	.word	0x080101cc

08008038 <__sfp_lock_acquire>:
 8008038:	4770      	bx	lr
 800803a:	bf00      	nop

0800803c <__sfp_lock_release>:
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop

08008040 <__sinit_lock_acquire>:
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop

08008044 <__sinit_lock_release>:
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop

08008048 <__fp_lock_all>:
 8008048:	f640 3328 	movw	r3, #2856	; 0xb28
 800804c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008050:	f647 61a9 	movw	r1, #32425	; 0x7ea9
 8008054:	6818      	ldr	r0, [r3, #0]
 8008056:	f6c0 0100 	movt	r1, #2048	; 0x800
 800805a:	f000 b923 	b.w	80082a4 <_fwalk>
 800805e:	bf00      	nop

08008060 <__fp_unlock_all>:
 8008060:	f640 3328 	movw	r3, #2856	; 0xb28
 8008064:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008068:	f647 61ad 	movw	r1, #32429	; 0x7ead
 800806c:	6818      	ldr	r0, [r3, #0]
 800806e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8008072:	f000 b917 	b.w	80082a4 <_fwalk>
 8008076:	bf00      	nop

08008078 <_malloc_trim_r>:
 8008078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800807a:	4d22      	ldr	r5, [pc, #136]	; (8008104 <_malloc_trim_r+0x8c>)
 800807c:	460f      	mov	r7, r1
 800807e:	4604      	mov	r4, r0
 8008080:	f000 fe9c 	bl	8008dbc <__malloc_lock>
 8008084:	68ab      	ldr	r3, [r5, #8]
 8008086:	685e      	ldr	r6, [r3, #4]
 8008088:	f026 0603 	bic.w	r6, r6, #3
 800808c:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 8008090:	1bc1      	subs	r1, r0, r7
 8008092:	0b0a      	lsrs	r2, r1, #12
 8008094:	1e57      	subs	r7, r2, #1
 8008096:	033f      	lsls	r7, r7, #12
 8008098:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800809c:	db07      	blt.n	80080ae <_malloc_trim_r+0x36>
 800809e:	2100      	movs	r1, #0
 80080a0:	4620      	mov	r0, r4
 80080a2:	f000 ff5d 	bl	8008f60 <_sbrk_r>
 80080a6:	68ab      	ldr	r3, [r5, #8]
 80080a8:	1999      	adds	r1, r3, r6
 80080aa:	4288      	cmp	r0, r1
 80080ac:	d004      	beq.n	80080b8 <_malloc_trim_r+0x40>
 80080ae:	4620      	mov	r0, r4
 80080b0:	f000 fe86 	bl	8008dc0 <__malloc_unlock>
 80080b4:	2000      	movs	r0, #0
 80080b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080b8:	4279      	negs	r1, r7
 80080ba:	4620      	mov	r0, r4
 80080bc:	f000 ff50 	bl	8008f60 <_sbrk_r>
 80080c0:	3001      	adds	r0, #1
 80080c2:	d00d      	beq.n	80080e0 <_malloc_trim_r+0x68>
 80080c4:	4b10      	ldr	r3, [pc, #64]	; (8008108 <_malloc_trim_r+0x90>)
 80080c6:	68a8      	ldr	r0, [r5, #8]
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	1bf6      	subs	r6, r6, r7
 80080cc:	f046 0601 	orr.w	r6, r6, #1
 80080d0:	1bd7      	subs	r7, r2, r7
 80080d2:	6046      	str	r6, [r0, #4]
 80080d4:	4620      	mov	r0, r4
 80080d6:	601f      	str	r7, [r3, #0]
 80080d8:	f000 fe72 	bl	8008dc0 <__malloc_unlock>
 80080dc:	2001      	movs	r0, #1
 80080de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080e0:	2100      	movs	r1, #0
 80080e2:	4620      	mov	r0, r4
 80080e4:	f000 ff3c 	bl	8008f60 <_sbrk_r>
 80080e8:	68ab      	ldr	r3, [r5, #8]
 80080ea:	1ac2      	subs	r2, r0, r3
 80080ec:	2a0f      	cmp	r2, #15
 80080ee:	ddde      	ble.n	80080ae <_malloc_trim_r+0x36>
 80080f0:	4906      	ldr	r1, [pc, #24]	; (800810c <_malloc_trim_r+0x94>)
 80080f2:	6809      	ldr	r1, [r1, #0]
 80080f4:	1a40      	subs	r0, r0, r1
 80080f6:	4904      	ldr	r1, [pc, #16]	; (8008108 <_malloc_trim_r+0x90>)
 80080f8:	f042 0201 	orr.w	r2, r2, #1
 80080fc:	6008      	str	r0, [r1, #0]
 80080fe:	605a      	str	r2, [r3, #4]
 8008100:	e7d5      	b.n	80080ae <_malloc_trim_r+0x36>
 8008102:	bf00      	nop
 8008104:	20000b2c 	.word	0x20000b2c
 8008108:	20001568 	.word	0x20001568
 800810c:	20000f38 	.word	0x20000f38

08008110 <_free_r>:
 8008110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008114:	460d      	mov	r5, r1
 8008116:	4606      	mov	r6, r0
 8008118:	2900      	cmp	r1, #0
 800811a:	d055      	beq.n	80081c8 <_free_r+0xb8>
 800811c:	f000 fe4e 	bl	8008dbc <__malloc_lock>
 8008120:	f855 1c04 	ldr.w	r1, [r5, #-4]
 8008124:	f8df c16c 	ldr.w	ip, [pc, #364]	; 8008294 <_free_r+0x184>
 8008128:	f1a5 0408 	sub.w	r4, r5, #8
 800812c:	f021 0301 	bic.w	r3, r1, #1
 8008130:	18e2      	adds	r2, r4, r3
 8008132:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8008136:	6857      	ldr	r7, [r2, #4]
 8008138:	4290      	cmp	r0, r2
 800813a:	f027 0703 	bic.w	r7, r7, #3
 800813e:	d065      	beq.n	800820c <_free_r+0xfc>
 8008140:	f011 0101 	ands.w	r1, r1, #1
 8008144:	6057      	str	r7, [r2, #4]
 8008146:	d032      	beq.n	80081ae <_free_r+0x9e>
 8008148:	2100      	movs	r1, #0
 800814a:	19d0      	adds	r0, r2, r7
 800814c:	6840      	ldr	r0, [r0, #4]
 800814e:	07c0      	lsls	r0, r0, #31
 8008150:	d406      	bmi.n	8008160 <_free_r+0x50>
 8008152:	19db      	adds	r3, r3, r7
 8008154:	6890      	ldr	r0, [r2, #8]
 8008156:	2900      	cmp	r1, #0
 8008158:	d04a      	beq.n	80081f0 <_free_r+0xe0>
 800815a:	68d2      	ldr	r2, [r2, #12]
 800815c:	60c2      	str	r2, [r0, #12]
 800815e:	6090      	str	r0, [r2, #8]
 8008160:	f043 0001 	orr.w	r0, r3, #1
 8008164:	6060      	str	r0, [r4, #4]
 8008166:	50e3      	str	r3, [r4, r3]
 8008168:	b9e1      	cbnz	r1, 80081a4 <_free_r+0x94>
 800816a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800816e:	d32d      	bcc.n	80081cc <_free_r+0xbc>
 8008170:	0a5a      	lsrs	r2, r3, #9
 8008172:	2a04      	cmp	r2, #4
 8008174:	d866      	bhi.n	8008244 <_free_r+0x134>
 8008176:	0998      	lsrs	r0, r3, #6
 8008178:	3038      	adds	r0, #56	; 0x38
 800817a:	0042      	lsls	r2, r0, #1
 800817c:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 8008180:	4944      	ldr	r1, [pc, #272]	; (8008294 <_free_r+0x184>)
 8008182:	f8de 2008 	ldr.w	r2, [lr, #8]
 8008186:	4572      	cmp	r2, lr
 8008188:	d062      	beq.n	8008250 <_free_r+0x140>
 800818a:	6850      	ldr	r0, [r2, #4]
 800818c:	f020 0103 	bic.w	r1, r0, #3
 8008190:	428b      	cmp	r3, r1
 8008192:	d202      	bcs.n	800819a <_free_r+0x8a>
 8008194:	6892      	ldr	r2, [r2, #8]
 8008196:	4596      	cmp	lr, r2
 8008198:	d1f7      	bne.n	800818a <_free_r+0x7a>
 800819a:	68d0      	ldr	r0, [r2, #12]
 800819c:	60e0      	str	r0, [r4, #12]
 800819e:	60a2      	str	r2, [r4, #8]
 80081a0:	60d4      	str	r4, [r2, #12]
 80081a2:	6084      	str	r4, [r0, #8]
 80081a4:	4630      	mov	r0, r6
 80081a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081aa:	f000 be09 	b.w	8008dc0 <__malloc_unlock>
 80081ae:	f855 5c08 	ldr.w	r5, [r5, #-8]
 80081b2:	1b64      	subs	r4, r4, r5
 80081b4:	f10c 0808 	add.w	r8, ip, #8
 80081b8:	68a0      	ldr	r0, [r4, #8]
 80081ba:	4540      	cmp	r0, r8
 80081bc:	442b      	add	r3, r5
 80081be:	d03f      	beq.n	8008240 <_free_r+0x130>
 80081c0:	68e5      	ldr	r5, [r4, #12]
 80081c2:	60c5      	str	r5, [r0, #12]
 80081c4:	60a8      	str	r0, [r5, #8]
 80081c6:	e7c0      	b.n	800814a <_free_r+0x3a>
 80081c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081cc:	08dd      	lsrs	r5, r3, #3
 80081ce:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 80081d2:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80081d6:	6891      	ldr	r1, [r2, #8]
 80081d8:	60e2      	str	r2, [r4, #12]
 80081da:	10ab      	asrs	r3, r5, #2
 80081dc:	2501      	movs	r5, #1
 80081de:	fa05 f303 	lsl.w	r3, r5, r3
 80081e2:	4318      	orrs	r0, r3
 80081e4:	60a1      	str	r1, [r4, #8]
 80081e6:	f8cc 0004 	str.w	r0, [ip, #4]
 80081ea:	6094      	str	r4, [r2, #8]
 80081ec:	60cc      	str	r4, [r1, #12]
 80081ee:	e7d9      	b.n	80081a4 <_free_r+0x94>
 80081f0:	4d29      	ldr	r5, [pc, #164]	; (8008298 <_free_r+0x188>)
 80081f2:	42a8      	cmp	r0, r5
 80081f4:	d1b1      	bne.n	800815a <_free_r+0x4a>
 80081f6:	f043 0201 	orr.w	r2, r3, #1
 80081fa:	f8cc 4014 	str.w	r4, [ip, #20]
 80081fe:	f8cc 4010 	str.w	r4, [ip, #16]
 8008202:	60e0      	str	r0, [r4, #12]
 8008204:	60a0      	str	r0, [r4, #8]
 8008206:	6062      	str	r2, [r4, #4]
 8008208:	50e3      	str	r3, [r4, r3]
 800820a:	e7cb      	b.n	80081a4 <_free_r+0x94>
 800820c:	18ff      	adds	r7, r7, r3
 800820e:	07cb      	lsls	r3, r1, #31
 8008210:	d407      	bmi.n	8008222 <_free_r+0x112>
 8008212:	f855 1c08 	ldr.w	r1, [r5, #-8]
 8008216:	1a64      	subs	r4, r4, r1
 8008218:	187f      	adds	r7, r7, r1
 800821a:	68e3      	ldr	r3, [r4, #12]
 800821c:	68a0      	ldr	r0, [r4, #8]
 800821e:	60c3      	str	r3, [r0, #12]
 8008220:	6098      	str	r0, [r3, #8]
 8008222:	4a1e      	ldr	r2, [pc, #120]	; (800829c <_free_r+0x18c>)
 8008224:	f8cc 4008 	str.w	r4, [ip, #8]
 8008228:	6811      	ldr	r1, [r2, #0]
 800822a:	f047 0301 	orr.w	r3, r7, #1
 800822e:	428f      	cmp	r7, r1
 8008230:	6063      	str	r3, [r4, #4]
 8008232:	d3b7      	bcc.n	80081a4 <_free_r+0x94>
 8008234:	4a1a      	ldr	r2, [pc, #104]	; (80082a0 <_free_r+0x190>)
 8008236:	4630      	mov	r0, r6
 8008238:	6811      	ldr	r1, [r2, #0]
 800823a:	f7ff ff1d 	bl	8008078 <_malloc_trim_r>
 800823e:	e7b1      	b.n	80081a4 <_free_r+0x94>
 8008240:	2101      	movs	r1, #1
 8008242:	e782      	b.n	800814a <_free_r+0x3a>
 8008244:	2a14      	cmp	r2, #20
 8008246:	d80c      	bhi.n	8008262 <_free_r+0x152>
 8008248:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 800824c:	0042      	lsls	r2, r0, #1
 800824e:	e795      	b.n	800817c <_free_r+0x6c>
 8008250:	684b      	ldr	r3, [r1, #4]
 8008252:	1080      	asrs	r0, r0, #2
 8008254:	2501      	movs	r5, #1
 8008256:	fa05 f000 	lsl.w	r0, r5, r0
 800825a:	4303      	orrs	r3, r0
 800825c:	604b      	str	r3, [r1, #4]
 800825e:	4610      	mov	r0, r2
 8008260:	e79c      	b.n	800819c <_free_r+0x8c>
 8008262:	2a54      	cmp	r2, #84	; 0x54
 8008264:	d803      	bhi.n	800826e <_free_r+0x15e>
 8008266:	0b18      	lsrs	r0, r3, #12
 8008268:	306e      	adds	r0, #110	; 0x6e
 800826a:	0042      	lsls	r2, r0, #1
 800826c:	e786      	b.n	800817c <_free_r+0x6c>
 800826e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008272:	d803      	bhi.n	800827c <_free_r+0x16c>
 8008274:	0bd8      	lsrs	r0, r3, #15
 8008276:	3077      	adds	r0, #119	; 0x77
 8008278:	0042      	lsls	r2, r0, #1
 800827a:	e77f      	b.n	800817c <_free_r+0x6c>
 800827c:	f240 5154 	movw	r1, #1364	; 0x554
 8008280:	428a      	cmp	r2, r1
 8008282:	d803      	bhi.n	800828c <_free_r+0x17c>
 8008284:	0c98      	lsrs	r0, r3, #18
 8008286:	307c      	adds	r0, #124	; 0x7c
 8008288:	0042      	lsls	r2, r0, #1
 800828a:	e777      	b.n	800817c <_free_r+0x6c>
 800828c:	22fc      	movs	r2, #252	; 0xfc
 800828e:	207e      	movs	r0, #126	; 0x7e
 8008290:	e774      	b.n	800817c <_free_r+0x6c>
 8008292:	bf00      	nop
 8008294:	20000b2c 	.word	0x20000b2c
 8008298:	20000b34 	.word	0x20000b34
 800829c:	20000f34 	.word	0x20000f34
 80082a0:	20001564 	.word	0x20001564

080082a4 <_fwalk>:
 80082a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082a8:	4680      	mov	r8, r0
 80082aa:	4689      	mov	r9, r1
 80082ac:	f7ff fec4 	bl	8008038 <__sfp_lock_acquire>
 80082b0:	f518 7838 	adds.w	r8, r8, #736	; 0x2e0
 80082b4:	d04f      	beq.n	8008356 <_fwalk+0xb2>
 80082b6:	f04f 0a00 	mov.w	sl, #0
 80082ba:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80082be:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80082c2:	3d01      	subs	r5, #1
 80082c4:	d43d      	bmi.n	8008342 <_fwalk+0x9e>
 80082c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ca:	f005 0601 	and.w	r6, r5, #1
 80082ce:	b13b      	cbz	r3, 80082e0 <_fwalk+0x3c>
 80082d0:	f9b4 000e 	ldrsh.w	r0, [r4, #14]
 80082d4:	1c43      	adds	r3, r0, #1
 80082d6:	d003      	beq.n	80082e0 <_fwalk+0x3c>
 80082d8:	4620      	mov	r0, r4
 80082da:	47c8      	blx	r9
 80082dc:	ea4a 0a00 	orr.w	sl, sl, r0
 80082e0:	3468      	adds	r4, #104	; 0x68
 80082e2:	1e6f      	subs	r7, r5, #1
 80082e4:	b36d      	cbz	r5, 8008342 <_fwalk+0x9e>
 80082e6:	b176      	cbz	r6, 8008306 <_fwalk+0x62>
 80082e8:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 80082ec:	b139      	cbz	r1, 80082fe <_fwalk+0x5a>
 80082ee:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
 80082f2:	1c53      	adds	r3, r2, #1
 80082f4:	d003      	beq.n	80082fe <_fwalk+0x5a>
 80082f6:	4620      	mov	r0, r4
 80082f8:	47c8      	blx	r9
 80082fa:	ea4a 0a00 	orr.w	sl, sl, r0
 80082fe:	3f01      	subs	r7, #1
 8008300:	3468      	adds	r4, #104	; 0x68
 8008302:	1c7b      	adds	r3, r7, #1
 8008304:	d01d      	beq.n	8008342 <_fwalk+0x9e>
 8008306:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 800830a:	f104 0568 	add.w	r5, r4, #104	; 0x68
 800830e:	b13e      	cbz	r6, 8008320 <_fwalk+0x7c>
 8008310:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8008314:	3301      	adds	r3, #1
 8008316:	4620      	mov	r0, r4
 8008318:	d002      	beq.n	8008320 <_fwalk+0x7c>
 800831a:	47c8      	blx	r9
 800831c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008320:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 8008324:	1e7e      	subs	r6, r7, #1
 8008326:	b13c      	cbz	r4, 8008338 <_fwalk+0x94>
 8008328:	f9b5 700e 	ldrsh.w	r7, [r5, #14]
 800832c:	1c7b      	adds	r3, r7, #1
 800832e:	4628      	mov	r0, r5
 8008330:	d002      	beq.n	8008338 <_fwalk+0x94>
 8008332:	47c8      	blx	r9
 8008334:	ea4a 0a00 	orr.w	sl, sl, r0
 8008338:	f105 0468 	add.w	r4, r5, #104	; 0x68
 800833c:	1e77      	subs	r7, r6, #1
 800833e:	2e00      	cmp	r6, #0
 8008340:	d1e1      	bne.n	8008306 <_fwalk+0x62>
 8008342:	f8d8 8000 	ldr.w	r8, [r8]
 8008346:	f1b8 0f00 	cmp.w	r8, #0
 800834a:	d1b6      	bne.n	80082ba <_fwalk+0x16>
 800834c:	f7ff fe76 	bl	800803c <__sfp_lock_release>
 8008350:	4650      	mov	r0, sl
 8008352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008356:	46c2      	mov	sl, r8
 8008358:	e7f8      	b.n	800834c <_fwalk+0xa8>
 800835a:	bf00      	nop

0800835c <_fwalk_reent>:
 800835c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008360:	4680      	mov	r8, r0
 8008362:	4689      	mov	r9, r1
 8008364:	f7ff fe68 	bl	8008038 <__sfp_lock_acquire>
 8008368:	f518 7a38 	adds.w	sl, r8, #736	; 0x2e0
 800836c:	d053      	beq.n	8008416 <_fwalk_reent+0xba>
 800836e:	f04f 0b00 	mov.w	fp, #0
 8008372:	f8da 5004 	ldr.w	r5, [sl, #4]
 8008376:	f8da 4008 	ldr.w	r4, [sl, #8]
 800837a:	3d01      	subs	r5, #1
 800837c:	d441      	bmi.n	8008402 <_fwalk_reent+0xa6>
 800837e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008382:	f005 0601 	and.w	r6, r5, #1
 8008386:	b143      	cbz	r3, 800839a <_fwalk_reent+0x3e>
 8008388:	f9b4 000e 	ldrsh.w	r0, [r4, #14]
 800838c:	1c43      	adds	r3, r0, #1
 800838e:	d004      	beq.n	800839a <_fwalk_reent+0x3e>
 8008390:	4640      	mov	r0, r8
 8008392:	4621      	mov	r1, r4
 8008394:	47c8      	blx	r9
 8008396:	ea4b 0b00 	orr.w	fp, fp, r0
 800839a:	3468      	adds	r4, #104	; 0x68
 800839c:	1e6f      	subs	r7, r5, #1
 800839e:	b385      	cbz	r5, 8008402 <_fwalk_reent+0xa6>
 80083a0:	b17e      	cbz	r6, 80083c2 <_fwalk_reent+0x66>
 80083a2:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 80083a6:	b141      	cbz	r1, 80083ba <_fwalk_reent+0x5e>
 80083a8:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
 80083ac:	1c53      	adds	r3, r2, #1
 80083ae:	d004      	beq.n	80083ba <_fwalk_reent+0x5e>
 80083b0:	4640      	mov	r0, r8
 80083b2:	4621      	mov	r1, r4
 80083b4:	47c8      	blx	r9
 80083b6:	ea4b 0b00 	orr.w	fp, fp, r0
 80083ba:	3f01      	subs	r7, #1
 80083bc:	3468      	adds	r4, #104	; 0x68
 80083be:	1c7a      	adds	r2, r7, #1
 80083c0:	d01f      	beq.n	8008402 <_fwalk_reent+0xa6>
 80083c2:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 80083c6:	f104 0568 	add.w	r5, r4, #104	; 0x68
 80083ca:	b146      	cbz	r6, 80083de <_fwalk_reent+0x82>
 80083cc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 80083d0:	3301      	adds	r3, #1
 80083d2:	4621      	mov	r1, r4
 80083d4:	4640      	mov	r0, r8
 80083d6:	d002      	beq.n	80083de <_fwalk_reent+0x82>
 80083d8:	47c8      	blx	r9
 80083da:	ea4b 0b00 	orr.w	fp, fp, r0
 80083de:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 80083e2:	1e7e      	subs	r6, r7, #1
 80083e4:	b144      	cbz	r4, 80083f8 <_fwalk_reent+0x9c>
 80083e6:	f9b5 700e 	ldrsh.w	r7, [r5, #14]
 80083ea:	1c7b      	adds	r3, r7, #1
 80083ec:	4640      	mov	r0, r8
 80083ee:	4629      	mov	r1, r5
 80083f0:	d002      	beq.n	80083f8 <_fwalk_reent+0x9c>
 80083f2:	47c8      	blx	r9
 80083f4:	ea4b 0b00 	orr.w	fp, fp, r0
 80083f8:	f105 0468 	add.w	r4, r5, #104	; 0x68
 80083fc:	1e77      	subs	r7, r6, #1
 80083fe:	2e00      	cmp	r6, #0
 8008400:	d1df      	bne.n	80083c2 <_fwalk_reent+0x66>
 8008402:	f8da a000 	ldr.w	sl, [sl]
 8008406:	f1ba 0f00 	cmp.w	sl, #0
 800840a:	d1b2      	bne.n	8008372 <_fwalk_reent+0x16>
 800840c:	f7ff fe16 	bl	800803c <__sfp_lock_release>
 8008410:	4658      	mov	r0, fp
 8008412:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008416:	46d3      	mov	fp, sl
 8008418:	e7f8      	b.n	800840c <_fwalk_reent+0xb0>
 800841a:	bf00      	nop

0800841c <__libc_init_array>:
 800841c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841e:	4f20      	ldr	r7, [pc, #128]	; (80084a0 <__libc_init_array+0x84>)
 8008420:	4c20      	ldr	r4, [pc, #128]	; (80084a4 <__libc_init_array+0x88>)
 8008422:	1b38      	subs	r0, r7, r4
 8008424:	1087      	asrs	r7, r0, #2
 8008426:	d017      	beq.n	8008458 <__libc_init_array+0x3c>
 8008428:	1e7a      	subs	r2, r7, #1
 800842a:	6823      	ldr	r3, [r4, #0]
 800842c:	2501      	movs	r5, #1
 800842e:	f002 0601 	and.w	r6, r2, #1
 8008432:	4798      	blx	r3
 8008434:	42af      	cmp	r7, r5
 8008436:	d00f      	beq.n	8008458 <__libc_init_array+0x3c>
 8008438:	b12e      	cbz	r6, 8008446 <__libc_init_array+0x2a>
 800843a:	f854 1f04 	ldr.w	r1, [r4, #4]!
 800843e:	2502      	movs	r5, #2
 8008440:	4788      	blx	r1
 8008442:	42af      	cmp	r7, r5
 8008444:	d008      	beq.n	8008458 <__libc_init_array+0x3c>
 8008446:	6860      	ldr	r0, [r4, #4]
 8008448:	4780      	blx	r0
 800844a:	3502      	adds	r5, #2
 800844c:	68a2      	ldr	r2, [r4, #8]
 800844e:	1d26      	adds	r6, r4, #4
 8008450:	4790      	blx	r2
 8008452:	3408      	adds	r4, #8
 8008454:	42af      	cmp	r7, r5
 8008456:	d1f6      	bne.n	8008446 <__libc_init_array+0x2a>
 8008458:	4f13      	ldr	r7, [pc, #76]	; (80084a8 <__libc_init_array+0x8c>)
 800845a:	4c14      	ldr	r4, [pc, #80]	; (80084ac <__libc_init_array+0x90>)
 800845c:	f7fb ffda 	bl	8004414 <_init>
 8008460:	1b3b      	subs	r3, r7, r4
 8008462:	109f      	asrs	r7, r3, #2
 8008464:	d018      	beq.n	8008498 <__libc_init_array+0x7c>
 8008466:	1e7d      	subs	r5, r7, #1
 8008468:	6821      	ldr	r1, [r4, #0]
 800846a:	f005 0601 	and.w	r6, r5, #1
 800846e:	2501      	movs	r5, #1
 8008470:	4788      	blx	r1
 8008472:	42af      	cmp	r7, r5
 8008474:	d011      	beq.n	800849a <__libc_init_array+0x7e>
 8008476:	b12e      	cbz	r6, 8008484 <__libc_init_array+0x68>
 8008478:	f854 0f04 	ldr.w	r0, [r4, #4]!
 800847c:	2502      	movs	r5, #2
 800847e:	4780      	blx	r0
 8008480:	42af      	cmp	r7, r5
 8008482:	d00b      	beq.n	800849c <__libc_init_array+0x80>
 8008484:	6862      	ldr	r2, [r4, #4]
 8008486:	4790      	blx	r2
 8008488:	3502      	adds	r5, #2
 800848a:	68a3      	ldr	r3, [r4, #8]
 800848c:	1d26      	adds	r6, r4, #4
 800848e:	4798      	blx	r3
 8008490:	3408      	adds	r4, #8
 8008492:	42af      	cmp	r7, r5
 8008494:	d1f6      	bne.n	8008484 <__libc_init_array+0x68>
 8008496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800849a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800849c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800849e:	bf00      	nop
 80084a0:	0800fe34 	.word	0x0800fe34
 80084a4:	0800fe34 	.word	0x0800fe34
 80084a8:	0800fe34 	.word	0x0800fe34
 80084ac:	0800fe34 	.word	0x0800fe34

080084b0 <_malloc_r>:
 80084b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b4:	f101 050b 	add.w	r5, r1, #11
 80084b8:	2d16      	cmp	r5, #22
 80084ba:	b083      	sub	sp, #12
 80084bc:	4606      	mov	r6, r0
 80084be:	d927      	bls.n	8008510 <_malloc_r+0x60>
 80084c0:	f035 0507 	bics.w	r5, r5, #7
 80084c4:	d427      	bmi.n	8008516 <_malloc_r+0x66>
 80084c6:	42a9      	cmp	r1, r5
 80084c8:	d825      	bhi.n	8008516 <_malloc_r+0x66>
 80084ca:	4630      	mov	r0, r6
 80084cc:	f000 fc76 	bl	8008dbc <__malloc_lock>
 80084d0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 80084d4:	d223      	bcs.n	800851e <_malloc_r+0x6e>
 80084d6:	4fba      	ldr	r7, [pc, #744]	; (80087c0 <_malloc_r+0x310>)
 80084d8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 80084dc:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 80084e0:	68d4      	ldr	r4, [r2, #12]
 80084e2:	4294      	cmp	r4, r2
 80084e4:	f000 81de 	beq.w	80088a4 <_malloc_r+0x3f4>
 80084e8:	6863      	ldr	r3, [r4, #4]
 80084ea:	68e2      	ldr	r2, [r4, #12]
 80084ec:	68a1      	ldr	r1, [r4, #8]
 80084ee:	f023 0003 	bic.w	r0, r3, #3
 80084f2:	1823      	adds	r3, r4, r0
 80084f4:	60ca      	str	r2, [r1, #12]
 80084f6:	6858      	ldr	r0, [r3, #4]
 80084f8:	6091      	str	r1, [r2, #8]
 80084fa:	f040 0201 	orr.w	r2, r0, #1
 80084fe:	605a      	str	r2, [r3, #4]
 8008500:	4630      	mov	r0, r6
 8008502:	f000 fc5d 	bl	8008dc0 <__malloc_unlock>
 8008506:	3408      	adds	r4, #8
 8008508:	4620      	mov	r0, r4
 800850a:	b003      	add	sp, #12
 800850c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008510:	2510      	movs	r5, #16
 8008512:	42a9      	cmp	r1, r5
 8008514:	d9d9      	bls.n	80084ca <_malloc_r+0x1a>
 8008516:	240c      	movs	r4, #12
 8008518:	6034      	str	r4, [r6, #0]
 800851a:	2400      	movs	r4, #0
 800851c:	e7f4      	b.n	8008508 <_malloc_r+0x58>
 800851e:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 8008522:	f000 808b 	beq.w	800863c <_malloc_r+0x18c>
 8008526:	f1bc 0f04 	cmp.w	ip, #4
 800852a:	f200 8155 	bhi.w	80087d8 <_malloc_r+0x328>
 800852e:	ea4f 1795 	mov.w	r7, r5, lsr #6
 8008532:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 8008536:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800853a:	4fa1      	ldr	r7, [pc, #644]	; (80087c0 <_malloc_r+0x310>)
 800853c:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8008540:	68cc      	ldr	r4, [r1, #12]
 8008542:	42a1      	cmp	r1, r4
 8008544:	d105      	bne.n	8008552 <_malloc_r+0xa2>
 8008546:	e00c      	b.n	8008562 <_malloc_r+0xb2>
 8008548:	2a00      	cmp	r2, #0
 800854a:	da7c      	bge.n	8008646 <_malloc_r+0x196>
 800854c:	68e4      	ldr	r4, [r4, #12]
 800854e:	42a1      	cmp	r1, r4
 8008550:	d007      	beq.n	8008562 <_malloc_r+0xb2>
 8008552:	6863      	ldr	r3, [r4, #4]
 8008554:	f023 0003 	bic.w	r0, r3, #3
 8008558:	1b42      	subs	r2, r0, r5
 800855a:	2a0f      	cmp	r2, #15
 800855c:	ddf4      	ble.n	8008548 <_malloc_r+0x98>
 800855e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008562:	f10e 0c01 	add.w	ip, lr, #1
 8008566:	4b96      	ldr	r3, [pc, #600]	; (80087c0 <_malloc_r+0x310>)
 8008568:	693c      	ldr	r4, [r7, #16]
 800856a:	f103 0e08 	add.w	lr, r3, #8
 800856e:	4574      	cmp	r4, lr
 8008570:	f000 8175 	beq.w	800885e <_malloc_r+0x3ae>
 8008574:	6861      	ldr	r1, [r4, #4]
 8008576:	f021 0103 	bic.w	r1, r1, #3
 800857a:	1b4a      	subs	r2, r1, r5
 800857c:	2a0f      	cmp	r2, #15
 800857e:	f300 815b 	bgt.w	8008838 <_malloc_r+0x388>
 8008582:	2a00      	cmp	r2, #0
 8008584:	f8c3 e014 	str.w	lr, [r3, #20]
 8008588:	f8c3 e010 	str.w	lr, [r3, #16]
 800858c:	da69      	bge.n	8008662 <_malloc_r+0x1b2>
 800858e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008592:	f080 812f 	bcs.w	80087f4 <_malloc_r+0x344>
 8008596:	08ca      	lsrs	r2, r1, #3
 8008598:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 800859c:	f04f 0901 	mov.w	r9, #1
 80085a0:	1092      	asrs	r2, r2, #2
 80085a2:	fa09 f902 	lsl.w	r9, r9, r2
 80085a6:	685a      	ldr	r2, [r3, #4]
 80085a8:	6888      	ldr	r0, [r1, #8]
 80085aa:	60e1      	str	r1, [r4, #12]
 80085ac:	ea49 0902 	orr.w	r9, r9, r2
 80085b0:	60a0      	str	r0, [r4, #8]
 80085b2:	f8c3 9004 	str.w	r9, [r3, #4]
 80085b6:	608c      	str	r4, [r1, #8]
 80085b8:	60c4      	str	r4, [r0, #12]
 80085ba:	2001      	movs	r0, #1
 80085bc:	ea4f 04ac 	mov.w	r4, ip, asr #2
 80085c0:	fa00 f004 	lsl.w	r0, r0, r4
 80085c4:	4548      	cmp	r0, r9
 80085c6:	d856      	bhi.n	8008676 <_malloc_r+0x1c6>
 80085c8:	ea19 0f00 	tst.w	r9, r0
 80085cc:	d107      	bne.n	80085de <_malloc_r+0x12e>
 80085ce:	f02c 0c03 	bic.w	ip, ip, #3
 80085d2:	0040      	lsls	r0, r0, #1
 80085d4:	ea19 0f00 	tst.w	r9, r0
 80085d8:	f10c 0c04 	add.w	ip, ip, #4
 80085dc:	d0f9      	beq.n	80085d2 <_malloc_r+0x122>
 80085de:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 80085e2:	464c      	mov	r4, r9
 80085e4:	46e0      	mov	r8, ip
 80085e6:	68e3      	ldr	r3, [r4, #12]
 80085e8:	429c      	cmp	r4, r3
 80085ea:	d107      	bne.n	80085fc <_malloc_r+0x14c>
 80085ec:	e13a      	b.n	8008864 <_malloc_r+0x3b4>
 80085ee:	2a00      	cmp	r2, #0
 80085f0:	f280 8162 	bge.w	80088b8 <_malloc_r+0x408>
 80085f4:	68db      	ldr	r3, [r3, #12]
 80085f6:	429c      	cmp	r4, r3
 80085f8:	f000 8134 	beq.w	8008864 <_malloc_r+0x3b4>
 80085fc:	6859      	ldr	r1, [r3, #4]
 80085fe:	f021 0103 	bic.w	r1, r1, #3
 8008602:	1b4a      	subs	r2, r1, r5
 8008604:	2a0f      	cmp	r2, #15
 8008606:	ddf2      	ble.n	80085ee <_malloc_r+0x13e>
 8008608:	461c      	mov	r4, r3
 800860a:	1959      	adds	r1, r3, r5
 800860c:	68d8      	ldr	r0, [r3, #12]
 800860e:	f854 cf08 	ldr.w	ip, [r4, #8]!
 8008612:	508a      	str	r2, [r1, r2]
 8008614:	f045 0501 	orr.w	r5, r5, #1
 8008618:	f042 0201 	orr.w	r2, r2, #1
 800861c:	f8cc 000c 	str.w	r0, [ip, #12]
 8008620:	f8c0 c008 	str.w	ip, [r0, #8]
 8008624:	605d      	str	r5, [r3, #4]
 8008626:	6179      	str	r1, [r7, #20]
 8008628:	6139      	str	r1, [r7, #16]
 800862a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800862e:	f8c1 e008 	str.w	lr, [r1, #8]
 8008632:	604a      	str	r2, [r1, #4]
 8008634:	4630      	mov	r0, r6
 8008636:	f000 fbc3 	bl	8008dc0 <__malloc_unlock>
 800863a:	e765      	b.n	8008508 <_malloc_r+0x58>
 800863c:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8008640:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8008644:	e779      	b.n	800853a <_malloc_r+0x8a>
 8008646:	1822      	adds	r2, r4, r0
 8008648:	68e3      	ldr	r3, [r4, #12]
 800864a:	6850      	ldr	r0, [r2, #4]
 800864c:	68a1      	ldr	r1, [r4, #8]
 800864e:	f040 0001 	orr.w	r0, r0, #1
 8008652:	6050      	str	r0, [r2, #4]
 8008654:	60cb      	str	r3, [r1, #12]
 8008656:	6099      	str	r1, [r3, #8]
 8008658:	4630      	mov	r0, r6
 800865a:	f000 fbb1 	bl	8008dc0 <__malloc_unlock>
 800865e:	3408      	adds	r4, #8
 8008660:	e752      	b.n	8008508 <_malloc_r+0x58>
 8008662:	1861      	adds	r1, r4, r1
 8008664:	4630      	mov	r0, r6
 8008666:	684b      	ldr	r3, [r1, #4]
 8008668:	f043 0201 	orr.w	r2, r3, #1
 800866c:	604a      	str	r2, [r1, #4]
 800866e:	f000 fba7 	bl	8008dc0 <__malloc_unlock>
 8008672:	3408      	adds	r4, #8
 8008674:	e748      	b.n	8008508 <_malloc_r+0x58>
 8008676:	68bc      	ldr	r4, [r7, #8]
 8008678:	6860      	ldr	r0, [r4, #4]
 800867a:	f020 0903 	bic.w	r9, r0, #3
 800867e:	45a9      	cmp	r9, r5
 8008680:	d304      	bcc.n	800868c <_malloc_r+0x1dc>
 8008682:	ebc5 0309 	rsb	r3, r5, r9
 8008686:	2b0f      	cmp	r3, #15
 8008688:	f300 808d 	bgt.w	80087a6 <_malloc_r+0x2f6>
 800868c:	4a4d      	ldr	r2, [pc, #308]	; (80087c4 <_malloc_r+0x314>)
 800868e:	4b4e      	ldr	r3, [pc, #312]	; (80087c8 <_malloc_r+0x318>)
 8008690:	6811      	ldr	r1, [r2, #0]
 8008692:	6818      	ldr	r0, [r3, #0]
 8008694:	3101      	adds	r1, #1
 8008696:	eb04 0b09 	add.w	fp, r4, r9
 800869a:	eb05 0300 	add.w	r3, r5, r0
 800869e:	f000 815a 	beq.w	8008956 <_malloc_r+0x4a6>
 80086a2:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 80086a6:	300f      	adds	r0, #15
 80086a8:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 80086ac:	f021 0c0f 	bic.w	ip, r1, #15
 80086b0:	4661      	mov	r1, ip
 80086b2:	4630      	mov	r0, r6
 80086b4:	e88d 1004 	stmia.w	sp, {r2, ip}
 80086b8:	f000 fc52 	bl	8008f60 <_sbrk_r>
 80086bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80086c0:	4680      	mov	r8, r0
 80086c2:	e89d 1004 	ldmia.w	sp, {r2, ip}
 80086c6:	f000 8152 	beq.w	800896e <_malloc_r+0x4be>
 80086ca:	4583      	cmp	fp, r0
 80086cc:	f200 810f 	bhi.w	80088ee <_malloc_r+0x43e>
 80086d0:	f8df a100 	ldr.w	sl, [pc, #256]	; 80087d4 <_malloc_r+0x324>
 80086d4:	f8da 3000 	ldr.w	r3, [sl]
 80086d8:	45c3      	cmp	fp, r8
 80086da:	4463      	add	r3, ip
 80086dc:	f8ca 3000 	str.w	r3, [sl]
 80086e0:	f000 814a 	beq.w	8008978 <_malloc_r+0x4c8>
 80086e4:	6812      	ldr	r2, [r2, #0]
 80086e6:	3201      	adds	r2, #1
 80086e8:	f000 8157 	beq.w	800899a <_malloc_r+0x4ea>
 80086ec:	ebcb 0b08 	rsb	fp, fp, r8
 80086f0:	445b      	add	r3, fp
 80086f2:	f8ca 3000 	str.w	r3, [sl]
 80086f6:	f018 0107 	ands.w	r1, r8, #7
 80086fa:	f000 810b 	beq.w	8008914 <_malloc_r+0x464>
 80086fe:	f1c1 0008 	rsb	r0, r1, #8
 8008702:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 8008706:	4480      	add	r8, r0
 8008708:	f103 0208 	add.w	r2, r3, #8
 800870c:	eb08 010c 	add.w	r1, r8, ip
 8008710:	0508      	lsls	r0, r1, #20
 8008712:	0d03      	lsrs	r3, r0, #20
 8008714:	ebc3 0b02 	rsb	fp, r3, r2
 8008718:	4630      	mov	r0, r6
 800871a:	4659      	mov	r1, fp
 800871c:	f000 fc20 	bl	8008f60 <_sbrk_r>
 8008720:	1c43      	adds	r3, r0, #1
 8008722:	f000 8146 	beq.w	80089b2 <_malloc_r+0x502>
 8008726:	ebc8 0200 	rsb	r2, r8, r0
 800872a:	eb0b 0102 	add.w	r1, fp, r2
 800872e:	f041 0001 	orr.w	r0, r1, #1
 8008732:	f8da 3000 	ldr.w	r3, [sl]
 8008736:	f8c7 8008 	str.w	r8, [r7, #8]
 800873a:	445b      	add	r3, fp
 800873c:	42bc      	cmp	r4, r7
 800873e:	f8ca 3000 	str.w	r3, [sl]
 8008742:	f8c8 0004 	str.w	r0, [r8, #4]
 8008746:	d015      	beq.n	8008774 <_malloc_r+0x2c4>
 8008748:	f1b9 0f0f 	cmp.w	r9, #15
 800874c:	f240 80f2 	bls.w	8008934 <_malloc_r+0x484>
 8008750:	6861      	ldr	r1, [r4, #4]
 8008752:	f1a9 020c 	sub.w	r2, r9, #12
 8008756:	f022 0207 	bic.w	r2, r2, #7
 800875a:	18a0      	adds	r0, r4, r2
 800875c:	f001 0c01 	and.w	ip, r1, #1
 8008760:	ea42 0e0c 	orr.w	lr, r2, ip
 8008764:	2105      	movs	r1, #5
 8008766:	2a0f      	cmp	r2, #15
 8008768:	f8c4 e004 	str.w	lr, [r4, #4]
 800876c:	6041      	str	r1, [r0, #4]
 800876e:	6081      	str	r1, [r0, #8]
 8008770:	f200 8117 	bhi.w	80089a2 <_malloc_r+0x4f2>
 8008774:	4a15      	ldr	r2, [pc, #84]	; (80087cc <_malloc_r+0x31c>)
 8008776:	68bc      	ldr	r4, [r7, #8]
 8008778:	6810      	ldr	r0, [r2, #0]
 800877a:	4283      	cmp	r3, r0
 800877c:	bf88      	it	hi
 800877e:	6013      	strhi	r3, [r2, #0]
 8008780:	4a13      	ldr	r2, [pc, #76]	; (80087d0 <_malloc_r+0x320>)
 8008782:	6811      	ldr	r1, [r2, #0]
 8008784:	428b      	cmp	r3, r1
 8008786:	bf88      	it	hi
 8008788:	6013      	strhi	r3, [r2, #0]
 800878a:	6863      	ldr	r3, [r4, #4]
 800878c:	f023 0003 	bic.w	r0, r3, #3
 8008790:	42a8      	cmp	r0, r5
 8008792:	ebc5 0300 	rsb	r3, r5, r0
 8008796:	d301      	bcc.n	800879c <_malloc_r+0x2ec>
 8008798:	2b0f      	cmp	r3, #15
 800879a:	dc04      	bgt.n	80087a6 <_malloc_r+0x2f6>
 800879c:	4630      	mov	r0, r6
 800879e:	f000 fb0f 	bl	8008dc0 <__malloc_unlock>
 80087a2:	2400      	movs	r4, #0
 80087a4:	e6b0      	b.n	8008508 <_malloc_r+0x58>
 80087a6:	1962      	adds	r2, r4, r5
 80087a8:	f043 0101 	orr.w	r1, r3, #1
 80087ac:	f045 0501 	orr.w	r5, r5, #1
 80087b0:	6065      	str	r5, [r4, #4]
 80087b2:	4630      	mov	r0, r6
 80087b4:	6051      	str	r1, [r2, #4]
 80087b6:	60ba      	str	r2, [r7, #8]
 80087b8:	f000 fb02 	bl	8008dc0 <__malloc_unlock>
 80087bc:	3408      	adds	r4, #8
 80087be:	e6a3      	b.n	8008508 <_malloc_r+0x58>
 80087c0:	20000b2c 	.word	0x20000b2c
 80087c4:	20000f38 	.word	0x20000f38
 80087c8:	20001564 	.word	0x20001564
 80087cc:	20001560 	.word	0x20001560
 80087d0:	2000155c 	.word	0x2000155c
 80087d4:	20001568 	.word	0x20001568
 80087d8:	f1bc 0f14 	cmp.w	ip, #20
 80087dc:	d97b      	bls.n	80088d6 <_malloc_r+0x426>
 80087de:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 80087e2:	f200 808d 	bhi.w	8008900 <_malloc_r+0x450>
 80087e6:	ea4f 3415 	mov.w	r4, r5, lsr #12
 80087ea:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 80087ee:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80087f2:	e6a2      	b.n	800853a <_malloc_r+0x8a>
 80087f4:	0a48      	lsrs	r0, r1, #9
 80087f6:	2804      	cmp	r0, #4
 80087f8:	d972      	bls.n	80088e0 <_malloc_r+0x430>
 80087fa:	2814      	cmp	r0, #20
 80087fc:	f200 80ae 	bhi.w	800895c <_malloc_r+0x4ac>
 8008800:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 8008804:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8008808:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 800880c:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8008a00 <_malloc_r+0x550>
 8008810:	6883      	ldr	r3, [r0, #8]
 8008812:	4283      	cmp	r3, r0
 8008814:	f000 8081 	beq.w	800891a <_malloc_r+0x46a>
 8008818:	685a      	ldr	r2, [r3, #4]
 800881a:	f022 0203 	bic.w	r2, r2, #3
 800881e:	4291      	cmp	r1, r2
 8008820:	d202      	bcs.n	8008828 <_malloc_r+0x378>
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	4298      	cmp	r0, r3
 8008826:	d1f7      	bne.n	8008818 <_malloc_r+0x368>
 8008828:	68da      	ldr	r2, [r3, #12]
 800882a:	f8d7 9004 	ldr.w	r9, [r7, #4]
 800882e:	60e2      	str	r2, [r4, #12]
 8008830:	60a3      	str	r3, [r4, #8]
 8008832:	60dc      	str	r4, [r3, #12]
 8008834:	6094      	str	r4, [r2, #8]
 8008836:	e6c0      	b.n	80085ba <_malloc_r+0x10a>
 8008838:	1961      	adds	r1, r4, r5
 800883a:	f042 0001 	orr.w	r0, r2, #1
 800883e:	f045 0501 	orr.w	r5, r5, #1
 8008842:	6065      	str	r5, [r4, #4]
 8008844:	6159      	str	r1, [r3, #20]
 8008846:	6119      	str	r1, [r3, #16]
 8008848:	6048      	str	r0, [r1, #4]
 800884a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800884e:	f8c1 e008 	str.w	lr, [r1, #8]
 8008852:	508a      	str	r2, [r1, r2]
 8008854:	4630      	mov	r0, r6
 8008856:	f000 fab3 	bl	8008dc0 <__malloc_unlock>
 800885a:	3408      	adds	r4, #8
 800885c:	e654      	b.n	8008508 <_malloc_r+0x58>
 800885e:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8008862:	e6aa      	b.n	80085ba <_malloc_r+0x10a>
 8008864:	f108 0801 	add.w	r8, r8, #1
 8008868:	3408      	adds	r4, #8
 800886a:	f018 0f03 	tst.w	r8, #3
 800886e:	f47f aeba 	bne.w	80085e6 <_malloc_r+0x136>
 8008872:	4649      	mov	r1, r9
 8008874:	f01c 0f03 	tst.w	ip, #3
 8008878:	f1a1 0408 	sub.w	r4, r1, #8
 800887c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008880:	f000 80b0 	beq.w	80089e4 <_malloc_r+0x534>
 8008884:	6809      	ldr	r1, [r1, #0]
 8008886:	42a1      	cmp	r1, r4
 8008888:	d0f4      	beq.n	8008874 <_malloc_r+0x3c4>
 800888a:	687c      	ldr	r4, [r7, #4]
 800888c:	0040      	lsls	r0, r0, #1
 800888e:	42a0      	cmp	r0, r4
 8008890:	f63f aef1 	bhi.w	8008676 <_malloc_r+0x1c6>
 8008894:	2800      	cmp	r0, #0
 8008896:	f43f aeee 	beq.w	8008676 <_malloc_r+0x1c6>
 800889a:	4204      	tst	r4, r0
 800889c:	f000 80a7 	beq.w	80089ee <_malloc_r+0x53e>
 80088a0:	46c4      	mov	ip, r8
 80088a2:	e69c      	b.n	80085de <_malloc_r+0x12e>
 80088a4:	f104 0308 	add.w	r3, r4, #8
 80088a8:	6964      	ldr	r4, [r4, #20]
 80088aa:	42a3      	cmp	r3, r4
 80088ac:	bf08      	it	eq
 80088ae:	f10c 0c02 	addeq.w	ip, ip, #2
 80088b2:	f43f ae58 	beq.w	8008566 <_malloc_r+0xb6>
 80088b6:	e617      	b.n	80084e8 <_malloc_r+0x38>
 80088b8:	1859      	adds	r1, r3, r1
 80088ba:	461c      	mov	r4, r3
 80088bc:	6848      	ldr	r0, [r1, #4]
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	f854 2f08 	ldr.w	r2, [r4, #8]!
 80088c4:	f040 0001 	orr.w	r0, r0, #1
 80088c8:	6048      	str	r0, [r1, #4]
 80088ca:	60d3      	str	r3, [r2, #12]
 80088cc:	609a      	str	r2, [r3, #8]
 80088ce:	4630      	mov	r0, r6
 80088d0:	f000 fa76 	bl	8008dc0 <__malloc_unlock>
 80088d4:	e618      	b.n	8008508 <_malloc_r+0x58>
 80088d6:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 80088da:	ea4f 014e 	mov.w	r1, lr, lsl #1
 80088de:	e62c      	b.n	800853a <_malloc_r+0x8a>
 80088e0:	ea4f 1891 	mov.w	r8, r1, lsr #6
 80088e4:	f108 0938 	add.w	r9, r8, #56	; 0x38
 80088e8:	ea4f 0249 	mov.w	r2, r9, lsl #1
 80088ec:	e78c      	b.n	8008808 <_malloc_r+0x358>
 80088ee:	42bc      	cmp	r4, r7
 80088f0:	f43f aeee 	beq.w	80086d0 <_malloc_r+0x220>
 80088f4:	4c42      	ldr	r4, [pc, #264]	; (8008a00 <_malloc_r+0x550>)
 80088f6:	68a4      	ldr	r4, [r4, #8]
 80088f8:	6862      	ldr	r2, [r4, #4]
 80088fa:	f022 0003 	bic.w	r0, r2, #3
 80088fe:	e747      	b.n	8008790 <_malloc_r+0x2e0>
 8008900:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8008904:	d81c      	bhi.n	8008940 <_malloc_r+0x490>
 8008906:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 800890a:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 800890e:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8008912:	e612      	b.n	800853a <_malloc_r+0x8a>
 8008914:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008918:	e6f8      	b.n	800870c <_malloc_r+0x25c>
 800891a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800891e:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8008922:	2101      	movs	r1, #1
 8008924:	fa01 f202 	lsl.w	r2, r1, r2
 8008928:	ea42 0900 	orr.w	r9, r2, r0
 800892c:	f8c8 9004 	str.w	r9, [r8, #4]
 8008930:	461a      	mov	r2, r3
 8008932:	e77c      	b.n	800882e <_malloc_r+0x37e>
 8008934:	2201      	movs	r2, #1
 8008936:	f8c8 2004 	str.w	r2, [r8, #4]
 800893a:	4644      	mov	r4, r8
 800893c:	2000      	movs	r0, #0
 800893e:	e727      	b.n	8008790 <_malloc_r+0x2e0>
 8008940:	f240 5354 	movw	r3, #1364	; 0x554
 8008944:	459c      	cmp	ip, r3
 8008946:	d824      	bhi.n	8008992 <_malloc_r+0x4e2>
 8008948:	ea4f 4095 	mov.w	r0, r5, lsr #18
 800894c:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 8008950:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8008954:	e5f1      	b.n	800853a <_malloc_r+0x8a>
 8008956:	f103 0c10 	add.w	ip, r3, #16
 800895a:	e6a9      	b.n	80086b0 <_malloc_r+0x200>
 800895c:	2854      	cmp	r0, #84	; 0x54
 800895e:	d82c      	bhi.n	80089ba <_malloc_r+0x50a>
 8008960:	ea4f 3211 	mov.w	r2, r1, lsr #12
 8008964:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 8008968:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800896c:	e74c      	b.n	8008808 <_malloc_r+0x358>
 800896e:	68bc      	ldr	r4, [r7, #8]
 8008970:	6861      	ldr	r1, [r4, #4]
 8008972:	f021 0003 	bic.w	r0, r1, #3
 8008976:	e70b      	b.n	8008790 <_malloc_r+0x2e0>
 8008978:	ea4f 500b 	mov.w	r0, fp, lsl #20
 800897c:	0d01      	lsrs	r1, r0, #20
 800897e:	2900      	cmp	r1, #0
 8008980:	f47f aeb0 	bne.w	80086e4 <_malloc_r+0x234>
 8008984:	68b8      	ldr	r0, [r7, #8]
 8008986:	eb0c 0109 	add.w	r1, ip, r9
 800898a:	f041 0401 	orr.w	r4, r1, #1
 800898e:	6044      	str	r4, [r0, #4]
 8008990:	e6f0      	b.n	8008774 <_malloc_r+0x2c4>
 8008992:	21fc      	movs	r1, #252	; 0xfc
 8008994:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 8008998:	e5cf      	b.n	800853a <_malloc_r+0x8a>
 800899a:	481a      	ldr	r0, [pc, #104]	; (8008a04 <_malloc_r+0x554>)
 800899c:	f8c0 8000 	str.w	r8, [r0]
 80089a0:	e6a9      	b.n	80086f6 <_malloc_r+0x246>
 80089a2:	f104 0108 	add.w	r1, r4, #8
 80089a6:	4c18      	ldr	r4, [pc, #96]	; (8008a08 <_malloc_r+0x558>)
 80089a8:	4630      	mov	r0, r6
 80089aa:	f7ff fbb1 	bl	8008110 <_free_r>
 80089ae:	6823      	ldr	r3, [r4, #0]
 80089b0:	e6e0      	b.n	8008774 <_malloc_r+0x2c4>
 80089b2:	2001      	movs	r0, #1
 80089b4:	f04f 0b00 	mov.w	fp, #0
 80089b8:	e6bb      	b.n	8008732 <_malloc_r+0x282>
 80089ba:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 80089be:	d806      	bhi.n	80089ce <_malloc_r+0x51e>
 80089c0:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 80089c4:	f103 0977 	add.w	r9, r3, #119	; 0x77
 80089c8:	ea4f 0249 	mov.w	r2, r9, lsl #1
 80089cc:	e71c      	b.n	8008808 <_malloc_r+0x358>
 80089ce:	f240 5354 	movw	r3, #1364	; 0x554
 80089d2:	4298      	cmp	r0, r3
 80089d4:	d80f      	bhi.n	80089f6 <_malloc_r+0x546>
 80089d6:	ea4f 4091 	mov.w	r0, r1, lsr #18
 80089da:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 80089de:	ea4f 0249 	mov.w	r2, r9, lsl #1
 80089e2:	e711      	b.n	8008808 <_malloc_r+0x358>
 80089e4:	687c      	ldr	r4, [r7, #4]
 80089e6:	ea24 0400 	bic.w	r4, r4, r0
 80089ea:	607c      	str	r4, [r7, #4]
 80089ec:	e74e      	b.n	800888c <_malloc_r+0x3dc>
 80089ee:	0040      	lsls	r0, r0, #1
 80089f0:	f108 0804 	add.w	r8, r8, #4
 80089f4:	e751      	b.n	800889a <_malloc_r+0x3ea>
 80089f6:	22fc      	movs	r2, #252	; 0xfc
 80089f8:	f04f 097e 	mov.w	r9, #126	; 0x7e
 80089fc:	e704      	b.n	8008808 <_malloc_r+0x358>
 80089fe:	bf00      	nop
 8008a00:	20000b2c 	.word	0x20000b2c
 8008a04:	20000f38 	.word	0x20000f38
 8008a08:	20001568 	.word	0x20001568

08008a0c <memchr>:
 8008a0c:	0783      	lsls	r3, r0, #30
 8008a0e:	b4f0      	push	{r4, r5, r6, r7}
 8008a10:	b2c9      	uxtb	r1, r1
 8008a12:	f000 8096 	beq.w	8008b42 <memchr+0x136>
 8008a16:	1e53      	subs	r3, r2, #1
 8008a18:	2a00      	cmp	r2, #0
 8008a1a:	f000 8094 	beq.w	8008b46 <memchr+0x13a>
 8008a1e:	7802      	ldrb	r2, [r0, #0]
 8008a20:	428a      	cmp	r2, r1
 8008a22:	d00b      	beq.n	8008a3c <memchr+0x30>
 8008a24:	1c42      	adds	r2, r0, #1
 8008a26:	07d8      	lsls	r0, r3, #31
 8008a28:	d51a      	bpl.n	8008a60 <memchr+0x54>
 8008a2a:	f012 0f03 	tst.w	r2, #3
 8008a2e:	4610      	mov	r0, r2
 8008a30:	d01c      	beq.n	8008a6c <memchr+0x60>
 8008a32:	7814      	ldrb	r4, [r2, #0]
 8008a34:	3b01      	subs	r3, #1
 8008a36:	3201      	adds	r2, #1
 8008a38:	428c      	cmp	r4, r1
 8008a3a:	d111      	bne.n	8008a60 <memchr+0x54>
 8008a3c:	bcf0      	pop	{r4, r5, r6, r7}
 8008a3e:	4770      	bx	lr
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d07c      	beq.n	8008b3e <memchr+0x132>
 8008a44:	7812      	ldrb	r2, [r2, #0]
 8008a46:	3b01      	subs	r3, #1
 8008a48:	428a      	cmp	r2, r1
 8008a4a:	d0f7      	beq.n	8008a3c <memchr+0x30>
 8008a4c:	f014 0f03 	tst.w	r4, #3
 8008a50:	4620      	mov	r0, r4
 8008a52:	f104 0201 	add.w	r2, r4, #1
 8008a56:	d009      	beq.n	8008a6c <memchr+0x60>
 8008a58:	7824      	ldrb	r4, [r4, #0]
 8008a5a:	3b01      	subs	r3, #1
 8008a5c:	428c      	cmp	r4, r1
 8008a5e:	d0ed      	beq.n	8008a3c <memchr+0x30>
 8008a60:	f012 0f03 	tst.w	r2, #3
 8008a64:	4610      	mov	r0, r2
 8008a66:	f102 0401 	add.w	r4, r2, #1
 8008a6a:	d1e9      	bne.n	8008a40 <memchr+0x34>
 8008a6c:	2b03      	cmp	r3, #3
 8008a6e:	d93f      	bls.n	8008af0 <memchr+0xe4>
 8008a70:	6804      	ldr	r4, [r0, #0]
 8008a72:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 8008a76:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008a7a:	ea85 0704 	eor.w	r7, r5, r4
 8008a7e:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 8008a82:	ea22 0207 	bic.w	r2, r2, r7
 8008a86:	1f1e      	subs	r6, r3, #4
 8008a88:	1d04      	adds	r4, r0, #4
 8008a8a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008a8e:	f3c6 0780 	ubfx	r7, r6, #2, #1
 8008a92:	d12d      	bne.n	8008af0 <memchr+0xe4>
 8008a94:	2e03      	cmp	r6, #3
 8008a96:	4633      	mov	r3, r6
 8008a98:	d929      	bls.n	8008aee <memchr+0xe2>
 8008a9a:	b167      	cbz	r7, 8008ab6 <memchr+0xaa>
 8008a9c:	4620      	mov	r0, r4
 8008a9e:	3404      	adds	r4, #4
 8008aa0:	6806      	ldr	r6, [r0, #0]
 8008aa2:	ea85 0206 	eor.w	r2, r5, r6
 8008aa6:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 8008aaa:	ea26 0202 	bic.w	r2, r6, r2
 8008aae:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008ab2:	d019      	beq.n	8008ae8 <memchr+0xdc>
 8008ab4:	e01c      	b.n	8008af0 <memchr+0xe4>
 8008ab6:	1d26      	adds	r6, r4, #4
 8008ab8:	4620      	mov	r0, r4
 8008aba:	6824      	ldr	r4, [r4, #0]
 8008abc:	ea85 0204 	eor.w	r2, r5, r4
 8008ac0:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8008ac4:	ea24 0202 	bic.w	r2, r4, r2
 8008ac8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008acc:	d110      	bne.n	8008af0 <memchr+0xe4>
 8008ace:	6834      	ldr	r4, [r6, #0]
 8008ad0:	ea85 0204 	eor.w	r2, r5, r4
 8008ad4:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8008ad8:	ea24 0202 	bic.w	r2, r4, r2
 8008adc:	3b04      	subs	r3, #4
 8008ade:	1d34      	adds	r4, r6, #4
 8008ae0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008ae4:	4630      	mov	r0, r6
 8008ae6:	d103      	bne.n	8008af0 <memchr+0xe4>
 8008ae8:	3b04      	subs	r3, #4
 8008aea:	2b03      	cmp	r3, #3
 8008aec:	d8e3      	bhi.n	8008ab6 <memchr+0xaa>
 8008aee:	4620      	mov	r0, r4
 8008af0:	1e5d      	subs	r5, r3, #1
 8008af2:	b323      	cbz	r3, 8008b3e <memchr+0x132>
 8008af4:	7803      	ldrb	r3, [r0, #0]
 8008af6:	428b      	cmp	r3, r1
 8008af8:	d0a0      	beq.n	8008a3c <memchr+0x30>
 8008afa:	1c43      	adds	r3, r0, #1
 8008afc:	2200      	movs	r2, #0
 8008afe:	07e8      	lsls	r0, r5, #31
 8008b00:	d514      	bpl.n	8008b2c <memchr+0x120>
 8008b02:	4618      	mov	r0, r3
 8008b04:	2201      	movs	r2, #1
 8008b06:	7804      	ldrb	r4, [r0, #0]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	428c      	cmp	r4, r1
 8008b0c:	d096      	beq.n	8008a3c <memchr+0x30>
 8008b0e:	4295      	cmp	r5, r2
 8008b10:	4618      	mov	r0, r3
 8008b12:	f103 0401 	add.w	r4, r3, #1
 8008b16:	f102 0202 	add.w	r2, r2, #2
 8008b1a:	d00e      	beq.n	8008b3a <memchr+0x12e>
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	428b      	cmp	r3, r1
 8008b20:	d08c      	beq.n	8008a3c <memchr+0x30>
 8008b22:	1c63      	adds	r3, r4, #1
 8008b24:	4620      	mov	r0, r4
 8008b26:	7824      	ldrb	r4, [r4, #0]
 8008b28:	428c      	cmp	r4, r1
 8008b2a:	d087      	beq.n	8008a3c <memchr+0x30>
 8008b2c:	4295      	cmp	r5, r2
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f103 0401 	add.w	r4, r3, #1
 8008b34:	f102 0202 	add.w	r2, r2, #2
 8008b38:	d1f0      	bne.n	8008b1c <memchr+0x110>
 8008b3a:	2000      	movs	r0, #0
 8008b3c:	e77e      	b.n	8008a3c <memchr+0x30>
 8008b3e:	4618      	mov	r0, r3
 8008b40:	e77c      	b.n	8008a3c <memchr+0x30>
 8008b42:	4613      	mov	r3, r2
 8008b44:	e792      	b.n	8008a6c <memchr+0x60>
 8008b46:	4610      	mov	r0, r2
 8008b48:	e778      	b.n	8008a3c <memchr+0x30>
 8008b4a:	bf00      	nop

08008b4c <memcpy>:
 8008b4c:	2a0f      	cmp	r2, #15
 8008b4e:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8008b52:	f240 8095 	bls.w	8008c80 <memcpy+0x134>
 8008b56:	ea41 0300 	orr.w	r3, r1, r0
 8008b5a:	079b      	lsls	r3, r3, #30
 8008b5c:	f040 8092 	bne.w	8008c84 <memcpy+0x138>
 8008b60:	680c      	ldr	r4, [r1, #0]
 8008b62:	6004      	str	r4, [r0, #0]
 8008b64:	684d      	ldr	r5, [r1, #4]
 8008b66:	6045      	str	r5, [r0, #4]
 8008b68:	688e      	ldr	r6, [r1, #8]
 8008b6a:	f1a2 0310 	sub.w	r3, r2, #16
 8008b6e:	6086      	str	r6, [r0, #8]
 8008b70:	68cc      	ldr	r4, [r1, #12]
 8008b72:	461d      	mov	r5, r3
 8008b74:	2d0f      	cmp	r5, #15
 8008b76:	60c4      	str	r4, [r0, #12]
 8008b78:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8008b7c:	f101 0410 	add.w	r4, r1, #16
 8008b80:	f100 0310 	add.w	r3, r0, #16
 8008b84:	d922      	bls.n	8008bcc <memcpy+0x80>
 8008b86:	b166      	cbz	r6, 8008ba2 <memcpy+0x56>
 8008b88:	6826      	ldr	r6, [r4, #0]
 8008b8a:	601e      	str	r6, [r3, #0]
 8008b8c:	6866      	ldr	r6, [r4, #4]
 8008b8e:	605e      	str	r6, [r3, #4]
 8008b90:	68a6      	ldr	r6, [r4, #8]
 8008b92:	609e      	str	r6, [r3, #8]
 8008b94:	68e6      	ldr	r6, [r4, #12]
 8008b96:	3d10      	subs	r5, #16
 8008b98:	60de      	str	r6, [r3, #12]
 8008b9a:	3410      	adds	r4, #16
 8008b9c:	3310      	adds	r3, #16
 8008b9e:	2d0f      	cmp	r5, #15
 8008ba0:	d914      	bls.n	8008bcc <memcpy+0x80>
 8008ba2:	6826      	ldr	r6, [r4, #0]
 8008ba4:	601e      	str	r6, [r3, #0]
 8008ba6:	6866      	ldr	r6, [r4, #4]
 8008ba8:	605e      	str	r6, [r3, #4]
 8008baa:	68a6      	ldr	r6, [r4, #8]
 8008bac:	609e      	str	r6, [r3, #8]
 8008bae:	68e6      	ldr	r6, [r4, #12]
 8008bb0:	60de      	str	r6, [r3, #12]
 8008bb2:	6926      	ldr	r6, [r4, #16]
 8008bb4:	611e      	str	r6, [r3, #16]
 8008bb6:	6966      	ldr	r6, [r4, #20]
 8008bb8:	615e      	str	r6, [r3, #20]
 8008bba:	69a6      	ldr	r6, [r4, #24]
 8008bbc:	619e      	str	r6, [r3, #24]
 8008bbe:	69e6      	ldr	r6, [r4, #28]
 8008bc0:	3d20      	subs	r5, #32
 8008bc2:	61de      	str	r6, [r3, #28]
 8008bc4:	3420      	adds	r4, #32
 8008bc6:	3320      	adds	r3, #32
 8008bc8:	2d0f      	cmp	r5, #15
 8008bca:	d8ea      	bhi.n	8008ba2 <memcpy+0x56>
 8008bcc:	f1a2 0310 	sub.w	r3, r2, #16
 8008bd0:	f023 040f 	bic.w	r4, r3, #15
 8008bd4:	f002 030f 	and.w	r3, r2, #15
 8008bd8:	3410      	adds	r4, #16
 8008bda:	2b03      	cmp	r3, #3
 8008bdc:	eb00 0804 	add.w	r8, r0, r4
 8008be0:	4421      	add	r1, r4
 8008be2:	d951      	bls.n	8008c88 <memcpy+0x13c>
 8008be4:	f1a3 0904 	sub.w	r9, r3, #4
 8008be8:	460b      	mov	r3, r1
 8008bea:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8008bee:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8008bf2:	f853 6b04 	ldr.w	r6, [r3], #4
 8008bf6:	ebc1 050c 	rsb	r5, r1, ip
 8008bfa:	4644      	mov	r4, r8
 8008bfc:	f10c 0c04 	add.w	ip, ip, #4
 8008c00:	4563      	cmp	r3, ip
 8008c02:	f844 6b04 	str.w	r6, [r4], #4
 8008c06:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8008c0a:	d012      	beq.n	8008c32 <memcpy+0xe6>
 8008c0c:	b12d      	cbz	r5, 8008c1a <memcpy+0xce>
 8008c0e:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c12:	4563      	cmp	r3, ip
 8008c14:	f844 5b04 	str.w	r5, [r4], #4
 8008c18:	d00b      	beq.n	8008c32 <memcpy+0xe6>
 8008c1a:	461e      	mov	r6, r3
 8008c1c:	4625      	mov	r5, r4
 8008c1e:	f856 7b04 	ldr.w	r7, [r6], #4
 8008c22:	f845 7b04 	str.w	r7, [r5], #4
 8008c26:	685f      	ldr	r7, [r3, #4]
 8008c28:	1d33      	adds	r3, r6, #4
 8008c2a:	6067      	str	r7, [r4, #4]
 8008c2c:	1d2c      	adds	r4, r5, #4
 8008c2e:	4563      	cmp	r3, ip
 8008c30:	d1f3      	bne.n	8008c1a <memcpy+0xce>
 8008c32:	f109 0301 	add.w	r3, r9, #1
 8008c36:	009c      	lsls	r4, r3, #2
 8008c38:	1909      	adds	r1, r1, r4
 8008c3a:	f002 0203 	and.w	r2, r2, #3
 8008c3e:	4444      	add	r4, r8
 8008c40:	b1da      	cbz	r2, 8008c7a <memcpy+0x12e>
 8008c42:	4623      	mov	r3, r4
 8008c44:	780d      	ldrb	r5, [r1, #0]
 8008c46:	f803 5b01 	strb.w	r5, [r3], #1
 8008c4a:	18a2      	adds	r2, r4, r2
 8008c4c:	43e4      	mvns	r4, r4
 8008c4e:	1914      	adds	r4, r2, r4
 8008c50:	4293      	cmp	r3, r2
 8008c52:	f004 0401 	and.w	r4, r4, #1
 8008c56:	d010      	beq.n	8008c7a <memcpy+0x12e>
 8008c58:	b12c      	cbz	r4, 8008c66 <memcpy+0x11a>
 8008c5a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008c5e:	f803 4b01 	strb.w	r4, [r3], #1
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d009      	beq.n	8008c7a <memcpy+0x12e>
 8008c66:	784d      	ldrb	r5, [r1, #1]
 8008c68:	461c      	mov	r4, r3
 8008c6a:	f804 5b01 	strb.w	r5, [r4], #1
 8008c6e:	788d      	ldrb	r5, [r1, #2]
 8008c70:	705d      	strb	r5, [r3, #1]
 8008c72:	1c63      	adds	r3, r4, #1
 8008c74:	3102      	adds	r1, #2
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d1f5      	bne.n	8008c66 <memcpy+0x11a>
 8008c7a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8008c7e:	4770      	bx	lr
 8008c80:	4604      	mov	r4, r0
 8008c82:	e7dd      	b.n	8008c40 <memcpy+0xf4>
 8008c84:	4604      	mov	r4, r0
 8008c86:	e7dc      	b.n	8008c42 <memcpy+0xf6>
 8008c88:	4644      	mov	r4, r8
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	e7d8      	b.n	8008c40 <memcpy+0xf4>
 8008c8e:	bf00      	nop

08008c90 <memset>:
 8008c90:	b4f0      	push	{r4, r5, r6, r7}
 8008c92:	0784      	lsls	r4, r0, #30
 8008c94:	4603      	mov	r3, r0
 8008c96:	f000 808e 	beq.w	8008db6 <memset+0x126>
 8008c9a:	1e54      	subs	r4, r2, #1
 8008c9c:	2a00      	cmp	r2, #0
 8008c9e:	f000 8088 	beq.w	8008db2 <memset+0x122>
 8008ca2:	07e5      	lsls	r5, r4, #31
 8008ca4:	b2ce      	uxtb	r6, r1
 8008ca6:	d411      	bmi.n	8008ccc <memset+0x3c>
 8008ca8:	461a      	mov	r2, r3
 8008caa:	1e67      	subs	r7, r4, #1
 8008cac:	f802 6b01 	strb.w	r6, [r2], #1
 8008cb0:	4613      	mov	r3, r2
 8008cb2:	4615      	mov	r5, r2
 8008cb4:	0792      	lsls	r2, r2, #30
 8008cb6:	d00f      	beq.n	8008cd8 <memset+0x48>
 8008cb8:	2c00      	cmp	r4, #0
 8008cba:	d07a      	beq.n	8008db2 <memset+0x122>
 8008cbc:	f803 6b01 	strb.w	r6, [r3], #1
 8008cc0:	079a      	lsls	r2, r3, #30
 8008cc2:	463c      	mov	r4, r7
 8008cc4:	461d      	mov	r5, r3
 8008cc6:	d007      	beq.n	8008cd8 <memset+0x48>
 8008cc8:	3c01      	subs	r4, #1
 8008cca:	e7ed      	b.n	8008ca8 <memset+0x18>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	f803 6b01 	strb.w	r6, [r3], #1
 8008cd2:	079a      	lsls	r2, r3, #30
 8008cd4:	461d      	mov	r5, r3
 8008cd6:	d1f7      	bne.n	8008cc8 <memset+0x38>
 8008cd8:	2c03      	cmp	r4, #3
 8008cda:	d952      	bls.n	8008d82 <memset+0xf2>
 8008cdc:	b2ce      	uxtb	r6, r1
 8008cde:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 8008ce2:	2c0f      	cmp	r4, #15
 8008ce4:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 8008ce8:	d92d      	bls.n	8008d46 <memset+0xb6>
 8008cea:	f1a4 0210 	sub.w	r2, r4, #16
 8008cee:	4617      	mov	r7, r2
 8008cf0:	2f0f      	cmp	r7, #15
 8008cf2:	f3c2 1600 	ubfx	r6, r2, #4, #1
 8008cf6:	602b      	str	r3, [r5, #0]
 8008cf8:	606b      	str	r3, [r5, #4]
 8008cfa:	60ab      	str	r3, [r5, #8]
 8008cfc:	60eb      	str	r3, [r5, #12]
 8008cfe:	f105 0210 	add.w	r2, r5, #16
 8008d02:	d916      	bls.n	8008d32 <memset+0xa2>
 8008d04:	b13e      	cbz	r6, 8008d16 <memset+0x86>
 8008d06:	3f10      	subs	r7, #16
 8008d08:	6013      	str	r3, [r2, #0]
 8008d0a:	6053      	str	r3, [r2, #4]
 8008d0c:	6093      	str	r3, [r2, #8]
 8008d0e:	60d3      	str	r3, [r2, #12]
 8008d10:	3210      	adds	r2, #16
 8008d12:	2f0f      	cmp	r7, #15
 8008d14:	d90d      	bls.n	8008d32 <memset+0xa2>
 8008d16:	3f20      	subs	r7, #32
 8008d18:	f102 0610 	add.w	r6, r2, #16
 8008d1c:	6013      	str	r3, [r2, #0]
 8008d1e:	6053      	str	r3, [r2, #4]
 8008d20:	6093      	str	r3, [r2, #8]
 8008d22:	60d3      	str	r3, [r2, #12]
 8008d24:	6113      	str	r3, [r2, #16]
 8008d26:	6153      	str	r3, [r2, #20]
 8008d28:	6193      	str	r3, [r2, #24]
 8008d2a:	61d3      	str	r3, [r2, #28]
 8008d2c:	3220      	adds	r2, #32
 8008d2e:	2f0f      	cmp	r7, #15
 8008d30:	d8f1      	bhi.n	8008d16 <memset+0x86>
 8008d32:	f1a4 0210 	sub.w	r2, r4, #16
 8008d36:	f022 020f 	bic.w	r2, r2, #15
 8008d3a:	f004 040f 	and.w	r4, r4, #15
 8008d3e:	3210      	adds	r2, #16
 8008d40:	2c03      	cmp	r4, #3
 8008d42:	4415      	add	r5, r2
 8008d44:	d91d      	bls.n	8008d82 <memset+0xf2>
 8008d46:	1f27      	subs	r7, r4, #4
 8008d48:	463e      	mov	r6, r7
 8008d4a:	462a      	mov	r2, r5
 8008d4c:	2e03      	cmp	r6, #3
 8008d4e:	f842 3b04 	str.w	r3, [r2], #4
 8008d52:	f3c7 0780 	ubfx	r7, r7, #2, #1
 8008d56:	d90d      	bls.n	8008d74 <memset+0xe4>
 8008d58:	b127      	cbz	r7, 8008d64 <memset+0xd4>
 8008d5a:	3e04      	subs	r6, #4
 8008d5c:	2e03      	cmp	r6, #3
 8008d5e:	f842 3b04 	str.w	r3, [r2], #4
 8008d62:	d907      	bls.n	8008d74 <memset+0xe4>
 8008d64:	4617      	mov	r7, r2
 8008d66:	3e08      	subs	r6, #8
 8008d68:	f847 3b04 	str.w	r3, [r7], #4
 8008d6c:	6053      	str	r3, [r2, #4]
 8008d6e:	1d3a      	adds	r2, r7, #4
 8008d70:	2e03      	cmp	r6, #3
 8008d72:	d8f7      	bhi.n	8008d64 <memset+0xd4>
 8008d74:	1f23      	subs	r3, r4, #4
 8008d76:	f023 0203 	bic.w	r2, r3, #3
 8008d7a:	1d13      	adds	r3, r2, #4
 8008d7c:	f004 0403 	and.w	r4, r4, #3
 8008d80:	18ed      	adds	r5, r5, r3
 8008d82:	b1b4      	cbz	r4, 8008db2 <memset+0x122>
 8008d84:	462b      	mov	r3, r5
 8008d86:	b2c9      	uxtb	r1, r1
 8008d88:	f803 1b01 	strb.w	r1, [r3], #1
 8008d8c:	192c      	adds	r4, r5, r4
 8008d8e:	43ed      	mvns	r5, r5
 8008d90:	1962      	adds	r2, r4, r5
 8008d92:	42a3      	cmp	r3, r4
 8008d94:	f002 0501 	and.w	r5, r2, #1
 8008d98:	d00b      	beq.n	8008db2 <memset+0x122>
 8008d9a:	b11d      	cbz	r5, 8008da4 <memset+0x114>
 8008d9c:	f803 1b01 	strb.w	r1, [r3], #1
 8008da0:	42a3      	cmp	r3, r4
 8008da2:	d006      	beq.n	8008db2 <memset+0x122>
 8008da4:	461a      	mov	r2, r3
 8008da6:	f802 1b01 	strb.w	r1, [r2], #1
 8008daa:	7059      	strb	r1, [r3, #1]
 8008dac:	1c53      	adds	r3, r2, #1
 8008dae:	42a3      	cmp	r3, r4
 8008db0:	d1f8      	bne.n	8008da4 <memset+0x114>
 8008db2:	bcf0      	pop	{r4, r5, r6, r7}
 8008db4:	4770      	bx	lr
 8008db6:	4605      	mov	r5, r0
 8008db8:	4614      	mov	r4, r2
 8008dba:	e78d      	b.n	8008cd8 <memset+0x48>

08008dbc <__malloc_lock>:
 8008dbc:	4770      	bx	lr
 8008dbe:	bf00      	nop

08008dc0 <__malloc_unlock>:
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop

08008dc4 <_puts_r>:
 8008dc4:	b530      	push	{r4, r5, lr}
 8008dc6:	4605      	mov	r5, r0
 8008dc8:	b089      	sub	sp, #36	; 0x24
 8008dca:	4608      	mov	r0, r1
 8008dcc:	460c      	mov	r4, r1
 8008dce:	f000 fa5d 	bl	800928c <strlen>
 8008dd2:	4b14      	ldr	r3, [pc, #80]	; (8008e24 <_puts_r+0x60>)
 8008dd4:	9404      	str	r4, [sp, #16]
 8008dd6:	4602      	mov	r2, r0
 8008dd8:	6818      	ldr	r0, [r3, #0]
 8008dda:	4c13      	ldr	r4, [pc, #76]	; (8008e28 <_puts_r+0x64>)
 8008ddc:	6883      	ldr	r3, [r0, #8]
 8008dde:	9205      	str	r2, [sp, #20]
 8008de0:	8999      	ldrh	r1, [r3, #12]
 8008de2:	9406      	str	r4, [sp, #24]
 8008de4:	3201      	adds	r2, #1
 8008de6:	f401 5000 	and.w	r0, r1, #8192	; 0x2000
 8008dea:	9203      	str	r2, [sp, #12]
 8008dec:	aa04      	add	r2, sp, #16
 8008dee:	2401      	movs	r4, #1
 8008df0:	9201      	str	r2, [sp, #4]
 8008df2:	b200      	sxth	r0, r0
 8008df4:	2202      	movs	r2, #2
 8008df6:	9407      	str	r4, [sp, #28]
 8008df8:	9202      	str	r2, [sp, #8]
 8008dfa:	b930      	cbnz	r0, 8008e0a <_puts_r+0x46>
 8008dfc:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8008dfe:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 8008e02:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
 8008e06:	8199      	strh	r1, [r3, #12]
 8008e08:	665a      	str	r2, [r3, #100]	; 0x64
 8008e0a:	4628      	mov	r0, r5
 8008e0c:	aa01      	add	r2, sp, #4
 8008e0e:	68a9      	ldr	r1, [r5, #8]
 8008e10:	f003 fb84 	bl	800c51c <__sfvwrite_r>
 8008e14:	2800      	cmp	r0, #0
 8008e16:	bf0c      	ite	eq
 8008e18:	200a      	moveq	r0, #10
 8008e1a:	f04f 30ff 	movne.w	r0, #4294967295
 8008e1e:	b009      	add	sp, #36	; 0x24
 8008e20:	bd30      	pop	{r4, r5, pc}
 8008e22:	bf00      	nop
 8008e24:	20000b28 	.word	0x20000b28
 8008e28:	080101d0 	.word	0x080101d0

08008e2c <puts>:
 8008e2c:	f640 3328 	movw	r3, #2856	; 0xb28
 8008e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008e34:	4601      	mov	r1, r0
 8008e36:	6818      	ldr	r0, [r3, #0]
 8008e38:	f7ff bfc4 	b.w	8008dc4 <_puts_r>

08008e3c <lflush>:
 8008e3c:	8983      	ldrh	r3, [r0, #12]
 8008e3e:	f003 0109 	and.w	r1, r3, #9
 8008e42:	2909      	cmp	r1, #9
 8008e44:	d001      	beq.n	8008e4a <lflush+0xe>
 8008e46:	2000      	movs	r0, #0
 8008e48:	4770      	bx	lr
 8008e4a:	f7fe bfb3 	b.w	8007db4 <fflush>
 8008e4e:	bf00      	nop

08008e50 <__srefill_r>:
 8008e50:	b570      	push	{r4, r5, r6, lr}
 8008e52:	460c      	mov	r4, r1
 8008e54:	4605      	mov	r5, r0
 8008e56:	b110      	cbz	r0, 8008e5e <__srefill_r+0xe>
 8008e58:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d04d      	beq.n	8008efa <__srefill_r+0xaa>
 8008e5e:	89a3      	ldrh	r3, [r4, #12]
 8008e60:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008e64:	b210      	sxth	r0, r2
 8008e66:	b930      	cbnz	r0, 8008e76 <__srefill_r+0x26>
 8008e68:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8008e6a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008e6e:	f421 5200 	bic.w	r2, r1, #8192	; 0x2000
 8008e72:	81a3      	strh	r3, [r4, #12]
 8008e74:	6662      	str	r2, [r4, #100]	; 0x64
 8008e76:	f003 0020 	and.w	r0, r3, #32
 8008e7a:	b202      	sxth	r2, r0
 8008e7c:	2100      	movs	r1, #0
 8008e7e:	6061      	str	r1, [r4, #4]
 8008e80:	4618      	mov	r0, r3
 8008e82:	2a00      	cmp	r2, #0
 8008e84:	d136      	bne.n	8008ef4 <__srefill_r+0xa4>
 8008e86:	f003 0204 	and.w	r2, r3, #4
 8008e8a:	b211      	sxth	r1, r2
 8008e8c:	b301      	cbz	r1, 8008ed0 <__srefill_r+0x80>
 8008e8e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008e90:	b161      	cbz	r1, 8008eac <__srefill_r+0x5c>
 8008e92:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008e96:	4299      	cmp	r1, r3
 8008e98:	d002      	beq.n	8008ea0 <__srefill_r+0x50>
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	f7ff f938 	bl	8008110 <_free_r>
 8008ea0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008ea2:	2000      	movs	r0, #0
 8008ea4:	6320      	str	r0, [r4, #48]	; 0x30
 8008ea6:	6062      	str	r2, [r4, #4]
 8008ea8:	2a00      	cmp	r2, #0
 8008eaa:	d137      	bne.n	8008f1c <__srefill_r+0xcc>
 8008eac:	6922      	ldr	r2, [r4, #16]
 8008eae:	2a00      	cmp	r2, #0
 8008eb0:	d045      	beq.n	8008f3e <__srefill_r+0xee>
 8008eb2:	89a6      	ldrh	r6, [r4, #12]
 8008eb4:	07b3      	lsls	r3, r6, #30
 8008eb6:	d123      	bne.n	8008f00 <__srefill_r+0xb0>
 8008eb8:	6922      	ldr	r2, [r4, #16]
 8008eba:	6a26      	ldr	r6, [r4, #32]
 8008ebc:	6022      	str	r2, [r4, #0]
 8008ebe:	4628      	mov	r0, r5
 8008ec0:	69e1      	ldr	r1, [r4, #28]
 8008ec2:	6963      	ldr	r3, [r4, #20]
 8008ec4:	47b0      	blx	r6
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	6060      	str	r0, [r4, #4]
 8008eca:	dd0e      	ble.n	8008eea <__srefill_r+0x9a>
 8008ecc:	2000      	movs	r0, #0
 8008ece:	bd70      	pop	{r4, r5, r6, pc}
 8008ed0:	f000 0210 	and.w	r2, r0, #16
 8008ed4:	b211      	sxth	r1, r2
 8008ed6:	2900      	cmp	r1, #0
 8008ed8:	d036      	beq.n	8008f48 <__srefill_r+0xf8>
 8008eda:	f000 0008 	and.w	r0, r0, #8
 8008ede:	b202      	sxth	r2, r0
 8008ee0:	b9fa      	cbnz	r2, 8008f22 <__srefill_r+0xd2>
 8008ee2:	f043 0004 	orr.w	r0, r3, #4
 8008ee6:	81a0      	strh	r0, [r4, #12]
 8008ee8:	e7e0      	b.n	8008eac <__srefill_r+0x5c>
 8008eea:	89a1      	ldrh	r1, [r4, #12]
 8008eec:	d10e      	bne.n	8008f0c <__srefill_r+0xbc>
 8008eee:	f041 0320 	orr.w	r3, r1, #32
 8008ef2:	81a3      	strh	r3, [r4, #12]
 8008ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef8:	bd70      	pop	{r4, r5, r6, pc}
 8008efa:	f7ff f825 	bl	8007f48 <__sinit>
 8008efe:	e7ae      	b.n	8008e5e <__srefill_r+0xe>
 8008f00:	4b15      	ldr	r3, [pc, #84]	; (8008f58 <__srefill_r+0x108>)
 8008f02:	4916      	ldr	r1, [pc, #88]	; (8008f5c <__srefill_r+0x10c>)
 8008f04:	6818      	ldr	r0, [r3, #0]
 8008f06:	f7ff f9cd 	bl	80082a4 <_fwalk>
 8008f0a:	e7d5      	b.n	8008eb8 <__srefill_r+0x68>
 8008f0c:	f041 0040 	orr.w	r0, r1, #64	; 0x40
 8008f10:	2200      	movs	r2, #0
 8008f12:	81a0      	strh	r0, [r4, #12]
 8008f14:	6062      	str	r2, [r4, #4]
 8008f16:	f04f 30ff 	mov.w	r0, #4294967295
 8008f1a:	bd70      	pop	{r4, r5, r6, pc}
 8008f1c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008f1e:	6021      	str	r1, [r4, #0]
 8008f20:	bd70      	pop	{r4, r5, r6, pc}
 8008f22:	4628      	mov	r0, r5
 8008f24:	4621      	mov	r1, r4
 8008f26:	f7fe fe91 	bl	8007c4c <_fflush_r>
 8008f2a:	2800      	cmp	r0, #0
 8008f2c:	d1e2      	bne.n	8008ef4 <__srefill_r+0xa4>
 8008f2e:	89a6      	ldrh	r6, [r4, #12]
 8008f30:	60a0      	str	r0, [r4, #8]
 8008f32:	f026 0308 	bic.w	r3, r6, #8
 8008f36:	0419      	lsls	r1, r3, #16
 8008f38:	0c0b      	lsrs	r3, r1, #16
 8008f3a:	61a0      	str	r0, [r4, #24]
 8008f3c:	e7d1      	b.n	8008ee2 <__srefill_r+0x92>
 8008f3e:	4628      	mov	r0, r5
 8008f40:	4621      	mov	r1, r4
 8008f42:	f003 fcd5 	bl	800c8f0 <__smakebuf_r>
 8008f46:	e7b4      	b.n	8008eb2 <__srefill_r+0x62>
 8008f48:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8008f4c:	2009      	movs	r0, #9
 8008f4e:	6028      	str	r0, [r5, #0]
 8008f50:	f04f 30ff 	mov.w	r0, #4294967295
 8008f54:	81a1      	strh	r1, [r4, #12]
 8008f56:	bd70      	pop	{r4, r5, r6, pc}
 8008f58:	080101cc 	.word	0x080101cc
 8008f5c:	08008e3d 	.word	0x08008e3d

08008f60 <_sbrk_r>:
 8008f60:	b538      	push	{r3, r4, r5, lr}
 8008f62:	4c07      	ldr	r4, [pc, #28]	; (8008f80 <_sbrk_r+0x20>)
 8008f64:	2300      	movs	r3, #0
 8008f66:	4605      	mov	r5, r0
 8008f68:	4608      	mov	r0, r1
 8008f6a:	6023      	str	r3, [r4, #0]
 8008f6c:	f7fb f9c6 	bl	80042fc <_sbrk>
 8008f70:	1c43      	adds	r3, r0, #1
 8008f72:	d000      	beq.n	8008f76 <_sbrk_r+0x16>
 8008f74:	bd38      	pop	{r3, r4, r5, pc}
 8008f76:	6821      	ldr	r1, [r4, #0]
 8008f78:	2900      	cmp	r1, #0
 8008f7a:	d0fb      	beq.n	8008f74 <_sbrk_r+0x14>
 8008f7c:	6029      	str	r1, [r5, #0]
 8008f7e:	bd38      	pop	{r3, r4, r5, pc}
 8008f80:	20001ad4 	.word	0x20001ad4

08008f84 <_sprintf_r>:
 8008f84:	b40c      	push	{r2, r3}
 8008f86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f88:	b09d      	sub	sp, #116	; 0x74
 8008f8a:	ac22      	add	r4, sp, #136	; 0x88
 8008f8c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8008f90:	f854 2b04 	ldr.w	r2, [r4], #4
 8008f94:	9102      	str	r1, [sp, #8]
 8008f96:	460e      	mov	r6, r1
 8008f98:	4623      	mov	r3, r4
 8008f9a:	9504      	str	r5, [sp, #16]
 8008f9c:	9507      	str	r5, [sp, #28]
 8008f9e:	a902      	add	r1, sp, #8
 8008fa0:	f44f 7702 	mov.w	r7, #520	; 0x208
 8008fa4:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8008fa8:	f8ad 7014 	strh.w	r7, [sp, #20]
 8008fac:	9606      	str	r6, [sp, #24]
 8008fae:	f8ad 5016 	strh.w	r5, [sp, #22]
 8008fb2:	9401      	str	r4, [sp, #4]
 8008fb4:	f000 fa2a 	bl	800940c <_svfprintf_r>
 8008fb8:	9b02      	ldr	r3, [sp, #8]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	701a      	strb	r2, [r3, #0]
 8008fbe:	b01d      	add	sp, #116	; 0x74
 8008fc0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8008fc4:	b002      	add	sp, #8
 8008fc6:	4770      	bx	lr

08008fc8 <sprintf>:
 8008fc8:	b40e      	push	{r1, r2, r3}
 8008fca:	b570      	push	{r4, r5, r6, lr}
 8008fcc:	b09d      	sub	sp, #116	; 0x74
 8008fce:	ac21      	add	r4, sp, #132	; 0x84
 8008fd0:	f640 3328 	movw	r3, #2856	; 0xb28
 8008fd4:	f854 2b04 	ldr.w	r2, [r4], #4
 8008fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008fdc:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8008fe0:	f44f 7102 	mov.w	r1, #520	; 0x208
 8008fe4:	4606      	mov	r6, r0
 8008fe6:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008fea:	9504      	str	r5, [sp, #16]
 8008fec:	9507      	str	r5, [sp, #28]
 8008fee:	6818      	ldr	r0, [r3, #0]
 8008ff0:	9602      	str	r6, [sp, #8]
 8008ff2:	4623      	mov	r3, r4
 8008ff4:	a902      	add	r1, sp, #8
 8008ff6:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8008ffa:	9606      	str	r6, [sp, #24]
 8008ffc:	f8ad 5016 	strh.w	r5, [sp, #22]
 8009000:	9401      	str	r4, [sp, #4]
 8009002:	f000 fa03 	bl	800940c <_svfprintf_r>
 8009006:	9b02      	ldr	r3, [sp, #8]
 8009008:	2200      	movs	r2, #0
 800900a:	701a      	strb	r2, [r3, #0]
 800900c:	b01d      	add	sp, #116	; 0x74
 800900e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009012:	b003      	add	sp, #12
 8009014:	4770      	bx	lr
 8009016:	bf00      	nop

08009018 <__sread>:
 8009018:	b510      	push	{r4, lr}
 800901a:	460c      	mov	r4, r1
 800901c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009020:	f004 fcbc 	bl	800d99c <_read_r>
 8009024:	2800      	cmp	r0, #0
 8009026:	db03      	blt.n	8009030 <__sread+0x18>
 8009028:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800902a:	1813      	adds	r3, r2, r0
 800902c:	6523      	str	r3, [r4, #80]	; 0x50
 800902e:	bd10      	pop	{r4, pc}
 8009030:	89a3      	ldrh	r3, [r4, #12]
 8009032:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009036:	81a1      	strh	r1, [r4, #12]
 8009038:	bd10      	pop	{r4, pc}
 800903a:	bf00      	nop

0800903c <__seofread>:
 800903c:	2000      	movs	r0, #0
 800903e:	4770      	bx	lr

08009040 <__swrite>:
 8009040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009044:	460c      	mov	r4, r1
 8009046:	8989      	ldrh	r1, [r1, #12]
 8009048:	f401 7c80 	and.w	ip, r1, #256	; 0x100
 800904c:	fa0f fc8c 	sxth.w	ip, ip
 8009050:	4607      	mov	r7, r0
 8009052:	4616      	mov	r6, r2
 8009054:	461d      	mov	r5, r3
 8009056:	f1bc 0f00 	cmp.w	ip, #0
 800905a:	d006      	beq.n	800906a <__swrite+0x2a>
 800905c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009060:	2200      	movs	r2, #0
 8009062:	2302      	movs	r3, #2
 8009064:	f003 fc30 	bl	800c8c8 <_lseek_r>
 8009068:	89a1      	ldrh	r1, [r4, #12]
 800906a:	f421 5080 	bic.w	r0, r1, #4096	; 0x1000
 800906e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009072:	81a0      	strh	r0, [r4, #12]
 8009074:	4632      	mov	r2, r6
 8009076:	4638      	mov	r0, r7
 8009078:	462b      	mov	r3, r5
 800907a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800907e:	f001 bf33 	b.w	800aee8 <_write_r>
 8009082:	bf00      	nop

08009084 <__sseek>:
 8009084:	b510      	push	{r4, lr}
 8009086:	460c      	mov	r4, r1
 8009088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800908c:	f003 fc1c 	bl	800c8c8 <_lseek_r>
 8009090:	1c42      	adds	r2, r0, #1
 8009092:	89a3      	ldrh	r3, [r4, #12]
 8009094:	d004      	beq.n	80090a0 <__sseek+0x1c>
 8009096:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
 800909a:	6520      	str	r0, [r4, #80]	; 0x50
 800909c:	81a1      	strh	r1, [r4, #12]
 800909e:	bd10      	pop	{r4, pc}
 80090a0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80090a4:	81a2      	strh	r2, [r4, #12]
 80090a6:	bd10      	pop	{r4, pc}

080090a8 <__sclose>:
 80090a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ac:	f001 bf30 	b.w	800af10 <_close_r>

080090b0 <strcmp>:
 80090b0:	ea80 0201 	eor.w	r2, r0, r1
 80090b4:	f012 0f03 	tst.w	r2, #3
 80090b8:	f040 803a 	bne.w	8009130 <strcmp_unaligned>
 80090bc:	f010 0203 	ands.w	r2, r0, #3
 80090c0:	f020 0003 	bic.w	r0, r0, #3
 80090c4:	f021 0103 	bic.w	r1, r1, #3
 80090c8:	f850 cb04 	ldr.w	ip, [r0], #4
 80090cc:	bf08      	it	eq
 80090ce:	f851 3b04 	ldreq.w	r3, [r1], #4
 80090d2:	d00d      	beq.n	80090f0 <strcmp+0x40>
 80090d4:	f082 0203 	eor.w	r2, r2, #3
 80090d8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80090dc:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80090e0:	fa23 f202 	lsr.w	r2, r3, r2
 80090e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80090e8:	ea4c 0c02 	orr.w	ip, ip, r2
 80090ec:	ea43 0302 	orr.w	r3, r3, r2
 80090f0:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 80090f4:	459c      	cmp	ip, r3
 80090f6:	bf01      	itttt	eq
 80090f8:	ea22 020c 	biceq.w	r2, r2, ip
 80090fc:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 8009100:	f850 cb04 	ldreq.w	ip, [r0], #4
 8009104:	f851 3b04 	ldreq.w	r3, [r1], #4
 8009108:	d0f2      	beq.n	80090f0 <strcmp+0x40>
 800910a:	ea4f 600c 	mov.w	r0, ip, lsl #24
 800910e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8009112:	2801      	cmp	r0, #1
 8009114:	bf28      	it	cs
 8009116:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 800911a:	bf08      	it	eq
 800911c:	0a1b      	lsreq	r3, r3, #8
 800911e:	d0f4      	beq.n	800910a <strcmp+0x5a>
 8009120:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8009124:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8009128:	eba0 0003 	sub.w	r0, r0, r3
 800912c:	4770      	bx	lr
 800912e:	bf00      	nop

08009130 <strcmp_unaligned>:
 8009130:	f010 0f03 	tst.w	r0, #3
 8009134:	d00a      	beq.n	800914c <strcmp_unaligned+0x1c>
 8009136:	f810 2b01 	ldrb.w	r2, [r0], #1
 800913a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800913e:	2a01      	cmp	r2, #1
 8009140:	bf28      	it	cs
 8009142:	429a      	cmpcs	r2, r3
 8009144:	d0f4      	beq.n	8009130 <strcmp_unaligned>
 8009146:	eba2 0003 	sub.w	r0, r2, r3
 800914a:	4770      	bx	lr
 800914c:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8009150:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8009154:	f04f 0201 	mov.w	r2, #1
 8009158:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 800915c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8009160:	f001 0c03 	and.w	ip, r1, #3
 8009164:	f021 0103 	bic.w	r1, r1, #3
 8009168:	f850 4b04 	ldr.w	r4, [r0], #4
 800916c:	f851 5b04 	ldr.w	r5, [r1], #4
 8009170:	f1bc 0f02 	cmp.w	ip, #2
 8009174:	d026      	beq.n	80091c4 <strcmp_unaligned+0x94>
 8009176:	d84b      	bhi.n	8009210 <strcmp_unaligned+0xe0>
 8009178:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 800917c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8009180:	eba4 0302 	sub.w	r3, r4, r2
 8009184:	ea23 0304 	bic.w	r3, r3, r4
 8009188:	d10d      	bne.n	80091a6 <strcmp_unaligned+0x76>
 800918a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800918e:	bf08      	it	eq
 8009190:	f851 5b04 	ldreq.w	r5, [r1], #4
 8009194:	d10a      	bne.n	80091ac <strcmp_unaligned+0x7c>
 8009196:	ea8c 0c04 	eor.w	ip, ip, r4
 800919a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 800919e:	d10c      	bne.n	80091ba <strcmp_unaligned+0x8a>
 80091a0:	f850 4b04 	ldr.w	r4, [r0], #4
 80091a4:	e7e8      	b.n	8009178 <strcmp_unaligned+0x48>
 80091a6:	ea4f 2515 	mov.w	r5, r5, lsr #8
 80091aa:	e05c      	b.n	8009266 <strcmp_unaligned+0x136>
 80091ac:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 80091b0:	d152      	bne.n	8009258 <strcmp_unaligned+0x128>
 80091b2:	780d      	ldrb	r5, [r1, #0]
 80091b4:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 80091b8:	e055      	b.n	8009266 <strcmp_unaligned+0x136>
 80091ba:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 80091be:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 80091c2:	e050      	b.n	8009266 <strcmp_unaligned+0x136>
 80091c4:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 80091c8:	eba4 0302 	sub.w	r3, r4, r2
 80091cc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80091d0:	ea23 0304 	bic.w	r3, r3, r4
 80091d4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 80091d8:	d117      	bne.n	800920a <strcmp_unaligned+0xda>
 80091da:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80091de:	bf08      	it	eq
 80091e0:	f851 5b04 	ldreq.w	r5, [r1], #4
 80091e4:	d107      	bne.n	80091f6 <strcmp_unaligned+0xc6>
 80091e6:	ea8c 0c04 	eor.w	ip, ip, r4
 80091ea:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 80091ee:	d108      	bne.n	8009202 <strcmp_unaligned+0xd2>
 80091f0:	f850 4b04 	ldr.w	r4, [r0], #4
 80091f4:	e7e6      	b.n	80091c4 <strcmp_unaligned+0x94>
 80091f6:	041b      	lsls	r3, r3, #16
 80091f8:	d12e      	bne.n	8009258 <strcmp_unaligned+0x128>
 80091fa:	880d      	ldrh	r5, [r1, #0]
 80091fc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009200:	e031      	b.n	8009266 <strcmp_unaligned+0x136>
 8009202:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8009206:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800920a:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800920e:	e02a      	b.n	8009266 <strcmp_unaligned+0x136>
 8009210:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8009214:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8009218:	eba4 0302 	sub.w	r3, r4, r2
 800921c:	ea23 0304 	bic.w	r3, r3, r4
 8009220:	d10d      	bne.n	800923e <strcmp_unaligned+0x10e>
 8009222:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8009226:	bf08      	it	eq
 8009228:	f851 5b04 	ldreq.w	r5, [r1], #4
 800922c:	d10a      	bne.n	8009244 <strcmp_unaligned+0x114>
 800922e:	ea8c 0c04 	eor.w	ip, ip, r4
 8009232:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8009236:	d10a      	bne.n	800924e <strcmp_unaligned+0x11e>
 8009238:	f850 4b04 	ldr.w	r4, [r0], #4
 800923c:	e7e8      	b.n	8009210 <strcmp_unaligned+0xe0>
 800923e:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8009242:	e010      	b.n	8009266 <strcmp_unaligned+0x136>
 8009244:	f014 0fff 	tst.w	r4, #255	; 0xff
 8009248:	d006      	beq.n	8009258 <strcmp_unaligned+0x128>
 800924a:	f851 5b04 	ldr.w	r5, [r1], #4
 800924e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8009252:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8009256:	e006      	b.n	8009266 <strcmp_unaligned+0x136>
 8009258:	f04f 0000 	mov.w	r0, #0
 800925c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009260:	f85d 5b04 	ldr.w	r5, [sp], #4
 8009264:	4770      	bx	lr
 8009266:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 800926a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 800926e:	2801      	cmp	r0, #1
 8009270:	bf28      	it	cs
 8009272:	4290      	cmpcs	r0, r2
 8009274:	bf04      	itt	eq
 8009276:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 800927a:	0a2d      	lsreq	r5, r5, #8
 800927c:	d0f3      	beq.n	8009266 <strcmp_unaligned+0x136>
 800927e:	eba2 0000 	sub.w	r0, r2, r0
 8009282:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009286:	f85d 5b04 	ldr.w	r5, [sp], #4
 800928a:	4770      	bx	lr

0800928c <strlen>:
 800928c:	f020 0103 	bic.w	r1, r0, #3
 8009290:	f010 0003 	ands.w	r0, r0, #3
 8009294:	f1c0 0000 	rsb	r0, r0, #0
 8009298:	f851 3b04 	ldr.w	r3, [r1], #4
 800929c:	f100 0c04 	add.w	ip, r0, #4
 80092a0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80092a4:	f06f 0200 	mvn.w	r2, #0
 80092a8:	bf1c      	itt	ne
 80092aa:	fa22 f20c 	lsrne.w	r2, r2, ip
 80092ae:	4313      	orrne	r3, r2
 80092b0:	f04f 0c01 	mov.w	ip, #1
 80092b4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80092b8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80092bc:	eba3 020c 	sub.w	r2, r3, ip
 80092c0:	ea22 0203 	bic.w	r2, r2, r3
 80092c4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80092c8:	bf04      	itt	eq
 80092ca:	f851 3b04 	ldreq.w	r3, [r1], #4
 80092ce:	3004      	addeq	r0, #4
 80092d0:	d0f4      	beq.n	80092bc <strlen+0x30>
 80092d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80092d6:	bf1f      	itttt	ne
 80092d8:	3001      	addne	r0, #1
 80092da:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80092de:	3001      	addne	r0, #1
 80092e0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 80092e4:	bf18      	it	ne
 80092e6:	3001      	addne	r0, #1
 80092e8:	4770      	bx	lr
 80092ea:	bf00      	nop

080092ec <strncmp>:
 80092ec:	b4f0      	push	{r4, r5, r6, r7}
 80092ee:	2a00      	cmp	r2, #0
 80092f0:	f000 8083 	beq.w	80093fa <strncmp+0x10e>
 80092f4:	ea41 0300 	orr.w	r3, r1, r0
 80092f8:	f013 0503 	ands.w	r5, r3, #3
 80092fc:	d02e      	beq.n	800935c <strncmp+0x70>
 80092fe:	1e55      	subs	r5, r2, #1
 8009300:	7803      	ldrb	r3, [r0, #0]
 8009302:	780a      	ldrb	r2, [r1, #0]
 8009304:	4293      	cmp	r3, r2
 8009306:	d126      	bne.n	8009356 <strncmp+0x6a>
 8009308:	2d00      	cmp	r5, #0
 800930a:	d07a      	beq.n	8009402 <strncmp+0x116>
 800930c:	2b00      	cmp	r3, #0
 800930e:	d07a      	beq.n	8009406 <strncmp+0x11a>
 8009310:	3501      	adds	r5, #1
 8009312:	1c8c      	adds	r4, r1, #2
 8009314:	194d      	adds	r5, r1, r5
 8009316:	1b2b      	subs	r3, r5, r4
 8009318:	07db      	lsls	r3, r3, #31
 800931a:	d516      	bpl.n	800934a <strncmp+0x5e>
 800931c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8009320:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8009324:	4293      	cmp	r3, r2
 8009326:	d116      	bne.n	8009356 <strncmp+0x6a>
 8009328:	1ccc      	adds	r4, r1, #3
 800932a:	b973      	cbnz	r3, 800934a <strncmp+0x5e>
 800932c:	e036      	b.n	800939c <strncmp+0xb0>
 800932e:	42ac      	cmp	r4, r5
 8009330:	d034      	beq.n	800939c <strncmp+0xb0>
 8009332:	3401      	adds	r4, #1
 8009334:	2b00      	cmp	r3, #0
 8009336:	d031      	beq.n	800939c <strncmp+0xb0>
 8009338:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800933c:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8009340:	4293      	cmp	r3, r2
 8009342:	d108      	bne.n	8009356 <strncmp+0x6a>
 8009344:	3401      	adds	r4, #1
 8009346:	2b00      	cmp	r3, #0
 8009348:	d028      	beq.n	800939c <strncmp+0xb0>
 800934a:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800934e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8009352:	4293      	cmp	r3, r2
 8009354:	d0eb      	beq.n	800932e <strncmp+0x42>
 8009356:	1a98      	subs	r0, r3, r2
 8009358:	bcf0      	pop	{r4, r5, r6, r7}
 800935a:	4770      	bx	lr
 800935c:	2a03      	cmp	r2, #3
 800935e:	d9ce      	bls.n	80092fe <strncmp+0x12>
 8009360:	6804      	ldr	r4, [r0, #0]
 8009362:	680b      	ldr	r3, [r1, #0]
 8009364:	429c      	cmp	r4, r3
 8009366:	d1ca      	bne.n	80092fe <strncmp+0x12>
 8009368:	1f13      	subs	r3, r2, #4
 800936a:	d04c      	beq.n	8009406 <strncmp+0x11a>
 800936c:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8009370:	ea22 0404 	bic.w	r4, r2, r4
 8009374:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8009378:	d143      	bne.n	8009402 <strncmp+0x116>
 800937a:	075a      	lsls	r2, r3, #29
 800937c:	d52f      	bpl.n	80093de <strncmp+0xf2>
 800937e:	684c      	ldr	r4, [r1, #4]
 8009380:	6842      	ldr	r2, [r0, #4]
 8009382:	3104      	adds	r1, #4
 8009384:	3004      	adds	r0, #4
 8009386:	42a2      	cmp	r2, r4
 8009388:	d139      	bne.n	80093fe <strncmp+0x112>
 800938a:	3b04      	subs	r3, #4
 800938c:	d006      	beq.n	800939c <strncmp+0xb0>
 800938e:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8009392:	ea24 0202 	bic.w	r2, r4, r2
 8009396:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800939a:	d020      	beq.n	80093de <strncmp+0xf2>
 800939c:	2000      	movs	r0, #0
 800939e:	e7db      	b.n	8009358 <strncmp+0x6c>
 80093a0:	6872      	ldr	r2, [r6, #4]
 80093a2:	6864      	ldr	r4, [r4, #4]
 80093a4:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 80093a8:	42a2      	cmp	r2, r4
 80093aa:	ea25 0502 	bic.w	r5, r5, r2
 80093ae:	d126      	bne.n	80093fe <strncmp+0x112>
 80093b0:	3b04      	subs	r3, #4
 80093b2:	f100 0004 	add.w	r0, r0, #4
 80093b6:	f101 0104 	add.w	r1, r1, #4
 80093ba:	d0ef      	beq.n	800939c <strncmp+0xb0>
 80093bc:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 80093c0:	d1ec      	bne.n	800939c <strncmp+0xb0>
 80093c2:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80093c6:	687c      	ldr	r4, [r7, #4]
 80093c8:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 80093cc:	42a2      	cmp	r2, r4
 80093ce:	ea25 0502 	bic.w	r5, r5, r2
 80093d2:	d114      	bne.n	80093fe <strncmp+0x112>
 80093d4:	3b04      	subs	r3, #4
 80093d6:	d0e1      	beq.n	800939c <strncmp+0xb0>
 80093d8:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 80093dc:	d1de      	bne.n	800939c <strncmp+0xb0>
 80093de:	460c      	mov	r4, r1
 80093e0:	4606      	mov	r6, r0
 80093e2:	3104      	adds	r1, #4
 80093e4:	3004      	adds	r0, #4
 80093e6:	2b03      	cmp	r3, #3
 80093e8:	4684      	mov	ip, r0
 80093ea:	460f      	mov	r7, r1
 80093ec:	d8d8      	bhi.n	80093a0 <strncmp+0xb4>
 80093ee:	1e5d      	subs	r5, r3, #1
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d185      	bne.n	8009300 <strncmp+0x14>
 80093f4:	7933      	ldrb	r3, [r6, #4]
 80093f6:	7922      	ldrb	r2, [r4, #4]
 80093f8:	e7ad      	b.n	8009356 <strncmp+0x6a>
 80093fa:	4610      	mov	r0, r2
 80093fc:	e7ac      	b.n	8009358 <strncmp+0x6c>
 80093fe:	1e5d      	subs	r5, r3, #1
 8009400:	e77e      	b.n	8009300 <strncmp+0x14>
 8009402:	4628      	mov	r0, r5
 8009404:	e7a8      	b.n	8009358 <strncmp+0x6c>
 8009406:	4618      	mov	r0, r3
 8009408:	e7a6      	b.n	8009358 <strncmp+0x6c>
 800940a:	bf00      	nop

0800940c <_svfprintf_r>:
 800940c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009410:	b0c3      	sub	sp, #268	; 0x10c
 8009412:	4614      	mov	r4, r2
 8009414:	910a      	str	r1, [sp, #40]	; 0x28
 8009416:	9310      	str	r3, [sp, #64]	; 0x40
 8009418:	900c      	str	r0, [sp, #48]	; 0x30
 800941a:	f003 fa3d 	bl	800c898 <_localeconv_r>
 800941e:	6800      	ldr	r0, [r0, #0]
 8009420:	9013      	str	r0, [sp, #76]	; 0x4c
 8009422:	f7ff ff33 	bl	800928c <strlen>
 8009426:	9015      	str	r0, [sp, #84]	; 0x54
 8009428:	980a      	ldr	r0, [sp, #40]	; 0x28
 800942a:	8983      	ldrh	r3, [r0, #12]
 800942c:	f003 0180 	and.w	r1, r3, #128	; 0x80
 8009430:	b20a      	sxth	r2, r1
 8009432:	2000      	movs	r0, #0
 8009434:	2100      	movs	r1, #0
 8009436:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800943a:	b122      	cbz	r2, 8009446 <_svfprintf_r+0x3a>
 800943c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800943e:	6903      	ldr	r3, [r0, #16]
 8009440:	2b00      	cmp	r3, #0
 8009442:	f001 82c4 	beq.w	800a9ce <_svfprintf_r+0x15c2>
 8009446:	2000      	movs	r0, #0
 8009448:	ab32      	add	r3, sp, #200	; 0xc8
 800944a:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 8009948 <_svfprintf_r+0x53c>
 800944e:	9011      	str	r0, [sp, #68]	; 0x44
 8009450:	9307      	str	r3, [sp, #28]
 8009452:	9325      	str	r3, [sp, #148]	; 0x94
 8009454:	9027      	str	r0, [sp, #156]	; 0x9c
 8009456:	9026      	str	r0, [sp, #152]	; 0x98
 8009458:	46a2      	mov	sl, r4
 800945a:	9018      	str	r0, [sp, #96]	; 0x60
 800945c:	9019      	str	r0, [sp, #100]	; 0x64
 800945e:	900f      	str	r0, [sp, #60]	; 0x3c
 8009460:	461e      	mov	r6, r3
 8009462:	f89a 4000 	ldrb.w	r4, [sl]
 8009466:	2c00      	cmp	r4, #0
 8009468:	f000 819c 	beq.w	80097a4 <_svfprintf_r+0x398>
 800946c:	2c25      	cmp	r4, #37	; 0x25
 800946e:	f000 8199 	beq.w	80097a4 <_svfprintf_r+0x398>
 8009472:	f10a 0501 	add.w	r5, sl, #1
 8009476:	e001      	b.n	800947c <_svfprintf_r+0x70>
 8009478:	2925      	cmp	r1, #37	; 0x25
 800947a:	d004      	beq.n	8009486 <_svfprintf_r+0x7a>
 800947c:	462c      	mov	r4, r5
 800947e:	3501      	adds	r5, #1
 8009480:	7821      	ldrb	r1, [r4, #0]
 8009482:	2900      	cmp	r1, #0
 8009484:	d1f8      	bne.n	8009478 <_svfprintf_r+0x6c>
 8009486:	ebca 0504 	rsb	r5, sl, r4
 800948a:	b17d      	cbz	r5, 80094ac <_svfprintf_r+0xa0>
 800948c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800948e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8009490:	f8c6 a000 	str.w	sl, [r6]
 8009494:	1c59      	adds	r1, r3, #1
 8009496:	1950      	adds	r0, r2, r5
 8009498:	2907      	cmp	r1, #7
 800949a:	6075      	str	r5, [r6, #4]
 800949c:	9027      	str	r0, [sp, #156]	; 0x9c
 800949e:	9126      	str	r1, [sp, #152]	; 0x98
 80094a0:	f300 8164 	bgt.w	800976c <_svfprintf_r+0x360>
 80094a4:	3608      	adds	r6, #8
 80094a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80094a8:	1950      	adds	r0, r2, r5
 80094aa:	900f      	str	r0, [sp, #60]	; 0x3c
 80094ac:	7823      	ldrb	r3, [r4, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	f000 8164 	beq.w	800977c <_svfprintf_r+0x370>
 80094b4:	2200      	movs	r2, #0
 80094b6:	f04f 31ff 	mov.w	r1, #4294967295
 80094ba:	f894 8001 	ldrb.w	r8, [r4, #1]
 80094be:	9109      	str	r1, [sp, #36]	; 0x24
 80094c0:	920d      	str	r2, [sp, #52]	; 0x34
 80094c2:	f104 0a01 	add.w	sl, r4, #1
 80094c6:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 80094ca:	9208      	str	r2, [sp, #32]
 80094cc:	2020      	movs	r0, #32
 80094ce:	212b      	movs	r1, #43	; 0x2b
 80094d0:	f10a 0a01 	add.w	sl, sl, #1
 80094d4:	f1a8 0320 	sub.w	r3, r8, #32
 80094d8:	2b58      	cmp	r3, #88	; 0x58
 80094da:	f200 82b9 	bhi.w	8009a50 <_svfprintf_r+0x644>
 80094de:	e8df f013 	tbh	[pc, r3, lsl #1]
 80094e2:	01fb      	.short	0x01fb
 80094e4:	02b702b7 	.word	0x02b702b7
 80094e8:	02b70205 	.word	0x02b70205
 80094ec:	02b702b7 	.word	0x02b702b7
 80094f0:	02b702b7 	.word	0x02b702b7
 80094f4:	01b202b7 	.word	0x01b202b7
 80094f8:	02b7024e 	.word	0x02b7024e
 80094fc:	020c013e 	.word	0x020c013e
 8009500:	02c502b7 	.word	0x02c502b7
 8009504:	02cc02cc 	.word	0x02cc02cc
 8009508:	02cc02cc 	.word	0x02cc02cc
 800950c:	02cc02cc 	.word	0x02cc02cc
 8009510:	02cc02cc 	.word	0x02cc02cc
 8009514:	02b702cc 	.word	0x02b702cc
 8009518:	02b702b7 	.word	0x02b702b7
 800951c:	02b702b7 	.word	0x02b702b7
 8009520:	02b702b7 	.word	0x02b702b7
 8009524:	02b702b7 	.word	0x02b702b7
 8009528:	008402b7 	.word	0x008402b7
 800952c:	02b70180 	.word	0x02b70180
 8009530:	02b70180 	.word	0x02b70180
 8009534:	02b702b7 	.word	0x02b702b7
 8009538:	024702b7 	.word	0x024702b7
 800953c:	02b702b7 	.word	0x02b702b7
 8009540:	02b7006d 	.word	0x02b7006d
 8009544:	02b702b7 	.word	0x02b702b7
 8009548:	02b702b7 	.word	0x02b702b7
 800954c:	02b70059 	.word	0x02b70059
 8009550:	01dd02b7 	.word	0x01dd02b7
 8009554:	02b702b7 	.word	0x02b702b7
 8009558:	02b702b7 	.word	0x02b702b7
 800955c:	02b702b7 	.word	0x02b702b7
 8009560:	02b702b7 	.word	0x02b702b7
 8009564:	02b702b7 	.word	0x02b702b7
 8009568:	00880235 	.word	0x00880235
 800956c:	01800180 	.word	0x01800180
 8009570:	02870180 	.word	0x02870180
 8009574:	02b70088 	.word	0x02b70088
 8009578:	02ab02b7 	.word	0x02ab02b7
 800957c:	025302b7 	.word	0x025302b7
 8009580:	028e0071 	.word	0x028e0071
 8009584:	02b702a4 	.word	0x02b702a4
 8009588:	02b70261 	.word	0x02b70261
 800958c:	02b7005d 	.word	0x02b7005d
 8009590:	01bd02b7 	.word	0x01bd02b7
 8009594:	9d08      	ldr	r5, [sp, #32]
 8009596:	f045 0410 	orr.w	r4, r5, #16
 800959a:	9408      	str	r4, [sp, #32]
 800959c:	9b08      	ldr	r3, [sp, #32]
 800959e:	069d      	lsls	r5, r3, #26
 80095a0:	f100 818f 	bmi.w	80098c2 <_svfprintf_r+0x4b6>
 80095a4:	9908      	ldr	r1, [sp, #32]
 80095a6:	06cc      	lsls	r4, r1, #27
 80095a8:	f141 8092 	bpl.w	800a6d0 <_svfprintf_r+0x12c4>
 80095ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80095ae:	6815      	ldr	r5, [r2, #0]
 80095b0:	1d17      	adds	r7, r2, #4
 80095b2:	462c      	mov	r4, r5
 80095b4:	9710      	str	r7, [sp, #64]	; 0x40
 80095b6:	2500      	movs	r5, #0
 80095b8:	2301      	movs	r3, #1
 80095ba:	e012      	b.n	80095e2 <_svfprintf_r+0x1d6>
 80095bc:	9a08      	ldr	r2, [sp, #32]
 80095be:	f042 0510 	orr.w	r5, r2, #16
 80095c2:	9508      	str	r5, [sp, #32]
 80095c4:	9f08      	ldr	r7, [sp, #32]
 80095c6:	f017 0320 	ands.w	r3, r7, #32
 80095ca:	f040 80ff 	bne.w	80097cc <_svfprintf_r+0x3c0>
 80095ce:	9c08      	ldr	r4, [sp, #32]
 80095d0:	f014 0010 	ands.w	r0, r4, #16
 80095d4:	f001 806e 	beq.w	800a6b4 <_svfprintf_r+0x12a8>
 80095d8:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80095da:	1d3a      	adds	r2, r7, #4
 80095dc:	683c      	ldr	r4, [r7, #0]
 80095de:	9210      	str	r2, [sp, #64]	; 0x40
 80095e0:	2500      	movs	r5, #0
 80095e2:	2700      	movs	r7, #0
 80095e4:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 80095e8:	e017      	b.n	800961a <_svfprintf_r+0x20e>
 80095ea:	9d08      	ldr	r5, [sp, #32]
 80095ec:	f045 0310 	orr.w	r3, r5, #16
 80095f0:	9308      	str	r3, [sp, #32]
 80095f2:	9f08      	ldr	r7, [sp, #32]
 80095f4:	06bf      	lsls	r7, r7, #26
 80095f6:	f140 80d7 	bpl.w	80097a8 <_svfprintf_r+0x39c>
 80095fa:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80095fc:	1deb      	adds	r3, r5, #7
 80095fe:	f023 0007 	bic.w	r0, r3, #7
 8009602:	e9d0 2300 	ldrd	r2, r3, [r0]
 8009606:	3008      	adds	r0, #8
 8009608:	9010      	str	r0, [sp, #64]	; 0x40
 800960a:	4614      	mov	r4, r2
 800960c:	461d      	mov	r5, r3
 800960e:	2a00      	cmp	r2, #0
 8009610:	f173 0000 	sbcs.w	r0, r3, #0
 8009614:	f2c0 8733 	blt.w	800a47e <_svfprintf_r+0x1072>
 8009618:	2301      	movs	r3, #1
 800961a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800961c:	2900      	cmp	r1, #0
 800961e:	db03      	blt.n	8009628 <_svfprintf_r+0x21c>
 8009620:	9f08      	ldr	r7, [sp, #32]
 8009622:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 8009626:	9008      	str	r0, [sp, #32]
 8009628:	ea54 0205 	orrs.w	r2, r4, r5
 800962c:	f040 83f1 	bne.w	8009e12 <_svfprintf_r+0xa06>
 8009630:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009632:	2a00      	cmp	r2, #0
 8009634:	f040 83ed 	bne.w	8009e12 <_svfprintf_r+0xa06>
 8009638:	2b00      	cmp	r3, #0
 800963a:	f040 8657 	bne.w	800a2ec <_svfprintf_r+0xee0>
 800963e:	9b08      	ldr	r3, [sp, #32]
 8009640:	07d9      	lsls	r1, r3, #31
 8009642:	f141 800c 	bpl.w	800a65e <_svfprintf_r+0x1252>
 8009646:	af42      	add	r7, sp, #264	; 0x108
 8009648:	2030      	movs	r0, #48	; 0x30
 800964a:	f807 0d41 	strb.w	r0, [r7, #-65]!
 800964e:	9a07      	ldr	r2, [sp, #28]
 8009650:	1bd4      	subs	r4, r2, r7
 8009652:	940e      	str	r4, [sp, #56]	; 0x38
 8009654:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009656:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009658:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800965c:	9412      	str	r4, [sp, #72]	; 0x48
 800965e:	42a0      	cmp	r0, r4
 8009660:	bfb8      	it	lt
 8009662:	4620      	movlt	r0, r4
 8009664:	2200      	movs	r2, #0
 8009666:	900b      	str	r0, [sp, #44]	; 0x2c
 8009668:	9214      	str	r2, [sp, #80]	; 0x50
 800966a:	b113      	cbz	r3, 8009672 <_svfprintf_r+0x266>
 800966c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800966e:	1c59      	adds	r1, r3, #1
 8009670:	910b      	str	r1, [sp, #44]	; 0x2c
 8009672:	9b08      	ldr	r3, [sp, #32]
 8009674:	f013 0002 	ands.w	r0, r3, #2
 8009678:	9009      	str	r0, [sp, #36]	; 0x24
 800967a:	d002      	beq.n	8009682 <_svfprintf_r+0x276>
 800967c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800967e:	1c8c      	adds	r4, r1, #2
 8009680:	940b      	str	r4, [sp, #44]	; 0x2c
 8009682:	9a08      	ldr	r2, [sp, #32]
 8009684:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 8009688:	f040 8228 	bne.w	8009adc <_svfprintf_r+0x6d0>
 800968c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800968e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009690:	1aed      	subs	r5, r5, r3
 8009692:	2d00      	cmp	r5, #0
 8009694:	f340 8222 	ble.w	8009adc <_svfprintf_r+0x6d0>
 8009698:	2d10      	cmp	r5, #16
 800969a:	f341 8206 	ble.w	800aaaa <_svfprintf_r+0x169e>
 800969e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80096a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80096a2:	49a4      	ldr	r1, [pc, #656]	; (8009934 <_svfprintf_r+0x528>)
 80096a4:	2410      	movs	r4, #16
 80096a6:	6031      	str	r1, [r6, #0]
 80096a8:	911a      	str	r1, [sp, #104]	; 0x68
 80096aa:	1911      	adds	r1, r2, r4
 80096ac:	1c5a      	adds	r2, r3, #1
 80096ae:	f1a5 0e11 	sub.w	lr, r5, #17
 80096b2:	2a07      	cmp	r2, #7
 80096b4:	6074      	str	r4, [r6, #4]
 80096b6:	f3ce 1300 	ubfx	r3, lr, #4, #1
 80096ba:	9127      	str	r1, [sp, #156]	; 0x9c
 80096bc:	9226      	str	r2, [sp, #152]	; 0x98
 80096be:	f300 8570 	bgt.w	800a1a2 <_svfprintf_r+0xd96>
 80096c2:	3608      	adds	r6, #8
 80096c4:	3d10      	subs	r5, #16
 80096c6:	2d10      	cmp	r5, #16
 80096c8:	f340 81fc 	ble.w	8009ac4 <_svfprintf_r+0x6b8>
 80096cc:	b18b      	cbz	r3, 80096f2 <_svfprintf_r+0x2e6>
 80096ce:	3201      	adds	r2, #1
 80096d0:	f240 2328 	movw	r3, #552	; 0x228
 80096d4:	3110      	adds	r1, #16
 80096d6:	f6c0 0301 	movt	r3, #2049	; 0x801
 80096da:	2a07      	cmp	r2, #7
 80096dc:	e886 0018 	stmia.w	r6, {r3, r4}
 80096e0:	9127      	str	r1, [sp, #156]	; 0x9c
 80096e2:	9226      	str	r2, [sp, #152]	; 0x98
 80096e4:	f300 856c 	bgt.w	800a1c0 <_svfprintf_r+0xdb4>
 80096e8:	3608      	adds	r6, #8
 80096ea:	3d10      	subs	r5, #16
 80096ec:	2d10      	cmp	r5, #16
 80096ee:	f340 81e9 	ble.w	8009ac4 <_svfprintf_r+0x6b8>
 80096f2:	4633      	mov	r3, r6
 80096f4:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 80096f8:	462e      	mov	r6, r5
 80096fa:	46bb      	mov	fp, r7
 80096fc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80096fe:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8009700:	e013      	b.n	800972a <_svfprintf_r+0x31e>
 8009702:	3308      	adds	r3, #8
 8009704:	3201      	adds	r2, #1
 8009706:	f240 2028 	movw	r0, #552	; 0x228
 800970a:	3110      	adds	r1, #16
 800970c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009710:	3e10      	subs	r6, #16
 8009712:	2a07      	cmp	r2, #7
 8009714:	e883 0011 	stmia.w	r3, {r0, r4}
 8009718:	9127      	str	r1, [sp, #156]	; 0x9c
 800971a:	9226      	str	r2, [sp, #152]	; 0x98
 800971c:	f300 81be 	bgt.w	8009a9c <_svfprintf_r+0x690>
 8009720:	3e10      	subs	r6, #16
 8009722:	3308      	adds	r3, #8
 8009724:	2e10      	cmp	r6, #16
 8009726:	f340 81c8 	ble.w	8009aba <_svfprintf_r+0x6ae>
 800972a:	3201      	adds	r2, #1
 800972c:	f240 2028 	movw	r0, #552	; 0x228
 8009730:	3110      	adds	r1, #16
 8009732:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009736:	2a07      	cmp	r2, #7
 8009738:	e883 0011 	stmia.w	r3, {r0, r4}
 800973c:	9127      	str	r1, [sp, #156]	; 0x9c
 800973e:	9226      	str	r2, [sp, #152]	; 0x98
 8009740:	dddf      	ble.n	8009702 <_svfprintf_r+0x2f6>
 8009742:	4638      	mov	r0, r7
 8009744:	4629      	mov	r1, r5
 8009746:	aa25      	add	r2, sp, #148	; 0x94
 8009748:	f004 fbec 	bl	800df24 <__ssprint_r>
 800974c:	b9e8      	cbnz	r0, 800978a <_svfprintf_r+0x37e>
 800974e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009750:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009752:	ab32      	add	r3, sp, #200	; 0xc8
 8009754:	e7d6      	b.n	8009704 <_svfprintf_r+0x2f8>
 8009756:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009758:	9310      	str	r3, [sp, #64]	; 0x40
 800975a:	4252      	negs	r2, r2
 800975c:	920d      	str	r2, [sp, #52]	; 0x34
 800975e:	9b08      	ldr	r3, [sp, #32]
 8009760:	f043 0204 	orr.w	r2, r3, #4
 8009764:	9208      	str	r2, [sp, #32]
 8009766:	f89a 8000 	ldrb.w	r8, [sl]
 800976a:	e6b1      	b.n	80094d0 <_svfprintf_r+0xc4>
 800976c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800976e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009770:	aa25      	add	r2, sp, #148	; 0x94
 8009772:	f004 fbd7 	bl	800df24 <__ssprint_r>
 8009776:	b940      	cbnz	r0, 800978a <_svfprintf_r+0x37e>
 8009778:	ae32      	add	r6, sp, #200	; 0xc8
 800977a:	e694      	b.n	80094a6 <_svfprintf_r+0x9a>
 800977c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800977e:	b123      	cbz	r3, 800978a <_svfprintf_r+0x37e>
 8009780:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009782:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009784:	aa25      	add	r2, sp, #148	; 0x94
 8009786:	f004 fbcd 	bl	800df24 <__ssprint_r>
 800978a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800978c:	8981      	ldrh	r1, [r0, #12]
 800978e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009790:	f001 0240 	and.w	r2, r1, #64	; 0x40
 8009794:	b213      	sxth	r3, r2
 8009796:	2b00      	cmp	r3, #0
 8009798:	bf18      	it	ne
 800979a:	f04f 30ff 	movne.w	r0, #4294967295
 800979e:	b043      	add	sp, #268	; 0x10c
 80097a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a4:	4654      	mov	r4, sl
 80097a6:	e681      	b.n	80094ac <_svfprintf_r+0xa0>
 80097a8:	9808      	ldr	r0, [sp, #32]
 80097aa:	06c5      	lsls	r5, r0, #27
 80097ac:	f100 865b 	bmi.w	800a466 <_svfprintf_r+0x105a>
 80097b0:	9908      	ldr	r1, [sp, #32]
 80097b2:	064c      	lsls	r4, r1, #25
 80097b4:	f140 8657 	bpl.w	800a466 <_svfprintf_r+0x105a>
 80097b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80097ba:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80097bc:	f9b2 4000 	ldrsh.w	r4, [r2]
 80097c0:	1d38      	adds	r0, r7, #4
 80097c2:	17e5      	asrs	r5, r4, #31
 80097c4:	4622      	mov	r2, r4
 80097c6:	462b      	mov	r3, r5
 80097c8:	9010      	str	r0, [sp, #64]	; 0x40
 80097ca:	e720      	b.n	800960e <_svfprintf_r+0x202>
 80097cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80097ce:	1ddd      	adds	r5, r3, #7
 80097d0:	f025 0107 	bic.w	r1, r5, #7
 80097d4:	f101 0008 	add.w	r0, r1, #8
 80097d8:	9010      	str	r0, [sp, #64]	; 0x40
 80097da:	e9d1 4500 	ldrd	r4, r5, [r1]
 80097de:	2300      	movs	r3, #0
 80097e0:	e6ff      	b.n	80095e2 <_svfprintf_r+0x1d6>
 80097e2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80097e4:	1de1      	adds	r1, r4, #7
 80097e6:	f021 0007 	bic.w	r0, r1, #7
 80097ea:	f100 0708 	add.w	r7, r0, #8
 80097ee:	9710      	str	r7, [sp, #64]	; 0x40
 80097f0:	6844      	ldr	r4, [r0, #4]
 80097f2:	f8d0 b000 	ldr.w	fp, [r0]
 80097f6:	4621      	mov	r1, r4
 80097f8:	4658      	mov	r0, fp
 80097fa:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80097fe:	4621      	mov	r1, r4
 8009800:	4658      	mov	r0, fp
 8009802:	f004 fb5b 	bl	800debc <__fpclassifyd>
 8009806:	2801      	cmp	r0, #1
 8009808:	4621      	mov	r1, r4
 800980a:	4658      	mov	r0, fp
 800980c:	f040 8738 	bne.w	800a680 <_svfprintf_r+0x1274>
 8009810:	2200      	movs	r2, #0
 8009812:	2300      	movs	r3, #0
 8009814:	f005 ffd8 	bl	800f7c8 <__aeabi_dcmplt>
 8009818:	2800      	cmp	r0, #0
 800981a:	f041 8237 	bne.w	800ac8c <_svfprintf_r+0x1880>
 800981e:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8009822:	2700      	movs	r7, #0
 8009824:	9908      	ldr	r1, [sp, #32]
 8009826:	9712      	str	r7, [sp, #72]	; 0x48
 8009828:	2403      	movs	r4, #3
 800982a:	4843      	ldr	r0, [pc, #268]	; (8009938 <_svfprintf_r+0x52c>)
 800982c:	4f43      	ldr	r7, [pc, #268]	; (800993c <_svfprintf_r+0x530>)
 800982e:	940b      	str	r4, [sp, #44]	; 0x2c
 8009830:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 8009834:	940e      	str	r4, [sp, #56]	; 0x38
 8009836:	2400      	movs	r4, #0
 8009838:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800983c:	bfd8      	it	le
 800983e:	4607      	movle	r7, r0
 8009840:	9208      	str	r2, [sp, #32]
 8009842:	9414      	str	r4, [sp, #80]	; 0x50
 8009844:	e711      	b.n	800966a <_svfprintf_r+0x25e>
 8009846:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009848:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800984a:	6812      	ldr	r2, [r2, #0]
 800984c:	3304      	adds	r3, #4
 800984e:	2a00      	cmp	r2, #0
 8009850:	920d      	str	r2, [sp, #52]	; 0x34
 8009852:	db80      	blt.n	8009756 <_svfprintf_r+0x34a>
 8009854:	f89a 8000 	ldrb.w	r8, [sl]
 8009858:	9310      	str	r3, [sp, #64]	; 0x40
 800985a:	e639      	b.n	80094d0 <_svfprintf_r+0xc4>
 800985c:	4f38      	ldr	r7, [pc, #224]	; (8009940 <_svfprintf_r+0x534>)
 800985e:	9718      	str	r7, [sp, #96]	; 0x60
 8009860:	9f08      	ldr	r7, [sp, #32]
 8009862:	06b9      	lsls	r1, r7, #26
 8009864:	d51f      	bpl.n	80098a6 <_svfprintf_r+0x49a>
 8009866:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009868:	1de0      	adds	r0, r4, #7
 800986a:	f020 0307 	bic.w	r3, r0, #7
 800986e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8009872:	f103 0108 	add.w	r1, r3, #8
 8009876:	9110      	str	r1, [sp, #64]	; 0x40
 8009878:	9808      	ldr	r0, [sp, #32]
 800987a:	07c7      	lsls	r7, r0, #31
 800987c:	f140 8482 	bpl.w	800a184 <_svfprintf_r+0xd78>
 8009880:	ea54 0205 	orrs.w	r2, r4, r5
 8009884:	f000 847e 	beq.w	800a184 <_svfprintf_r+0xd78>
 8009888:	2230      	movs	r2, #48	; 0x30
 800988a:	f040 0702 	orr.w	r7, r0, #2
 800988e:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 8009892:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8009896:	9708      	str	r7, [sp, #32]
 8009898:	2302      	movs	r3, #2
 800989a:	e6a2      	b.n	80095e2 <_svfprintf_r+0x1d6>
 800989c:	9f08      	ldr	r7, [sp, #32]
 800989e:	4d29      	ldr	r5, [pc, #164]	; (8009944 <_svfprintf_r+0x538>)
 80098a0:	06b9      	lsls	r1, r7, #26
 80098a2:	9518      	str	r5, [sp, #96]	; 0x60
 80098a4:	d4df      	bmi.n	8009866 <_svfprintf_r+0x45a>
 80098a6:	9c08      	ldr	r4, [sp, #32]
 80098a8:	06e2      	lsls	r2, r4, #27
 80098aa:	f100 85f1 	bmi.w	800a490 <_svfprintf_r+0x1084>
 80098ae:	9808      	ldr	r0, [sp, #32]
 80098b0:	0643      	lsls	r3, r0, #25
 80098b2:	f140 85ed 	bpl.w	800a490 <_svfprintf_r+0x1084>
 80098b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80098b8:	1d19      	adds	r1, r3, #4
 80098ba:	881c      	ldrh	r4, [r3, #0]
 80098bc:	9110      	str	r1, [sp, #64]	; 0x40
 80098be:	2500      	movs	r5, #0
 80098c0:	e7da      	b.n	8009878 <_svfprintf_r+0x46c>
 80098c2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80098c4:	1de3      	adds	r3, r4, #7
 80098c6:	f023 0107 	bic.w	r1, r3, #7
 80098ca:	f101 0008 	add.w	r0, r1, #8
 80098ce:	9010      	str	r0, [sp, #64]	; 0x40
 80098d0:	e9d1 4500 	ldrd	r4, r5, [r1]
 80098d4:	2301      	movs	r3, #1
 80098d6:	e684      	b.n	80095e2 <_svfprintf_r+0x1d6>
 80098d8:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80098dc:	2b00      	cmp	r3, #0
 80098de:	f040 8703 	bne.w	800a6e8 <_svfprintf_r+0x12dc>
 80098e2:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 80098e6:	f89a 8000 	ldrb.w	r8, [sl]
 80098ea:	e5f1      	b.n	80094d0 <_svfprintf_r+0xc4>
 80098ec:	9b08      	ldr	r3, [sp, #32]
 80098ee:	f043 0201 	orr.w	r2, r3, #1
 80098f2:	9208      	str	r2, [sp, #32]
 80098f4:	f89a 8000 	ldrb.w	r8, [sl]
 80098f8:	e5ea      	b.n	80094d0 <_svfprintf_r+0xc4>
 80098fa:	4654      	mov	r4, sl
 80098fc:	f814 8b01 	ldrb.w	r8, [r4], #1
 8009900:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 8009904:	f001 82c9 	beq.w	800ae9a <_svfprintf_r+0x1a8e>
 8009908:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800990c:	2200      	movs	r2, #0
 800990e:	2b09      	cmp	r3, #9
 8009910:	f201 8206 	bhi.w	800ad20 <_svfprintf_r+0x1914>
 8009914:	f814 8b01 	ldrb.w	r8, [r4], #1
 8009918:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800991c:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8009920:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8009924:	2b09      	cmp	r3, #9
 8009926:	46a2      	mov	sl, r4
 8009928:	d9f4      	bls.n	8009914 <_svfprintf_r+0x508>
 800992a:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 800992e:	9209      	str	r2, [sp, #36]	; 0x24
 8009930:	e5d0      	b.n	80094d4 <_svfprintf_r+0xc8>
 8009932:	bf00      	nop
 8009934:	08010228 	.word	0x08010228
 8009938:	080101d4 	.word	0x080101d4
 800993c:	080101d8 	.word	0x080101d8
 8009940:	080101f8 	.word	0x080101f8
 8009944:	080101e4 	.word	0x080101e4
 8009948:	08010218 	.word	0x08010218
 800994c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800994e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009950:	683c      	ldr	r4, [r7, #0]
 8009952:	2301      	movs	r3, #1
 8009954:	2000      	movs	r0, #0
 8009956:	1d0a      	adds	r2, r1, #4
 8009958:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 800995c:	930b      	str	r3, [sp, #44]	; 0x2c
 800995e:	9210      	str	r2, [sp, #64]	; 0x40
 8009960:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 8009964:	930e      	str	r3, [sp, #56]	; 0x38
 8009966:	af28      	add	r7, sp, #160	; 0xa0
 8009968:	2200      	movs	r2, #0
 800996a:	9212      	str	r2, [sp, #72]	; 0x48
 800996c:	9214      	str	r2, [sp, #80]	; 0x50
 800996e:	e680      	b.n	8009672 <_svfprintf_r+0x266>
 8009970:	9a08      	ldr	r2, [sp, #32]
 8009972:	f042 0308 	orr.w	r3, r2, #8
 8009976:	9308      	str	r3, [sp, #32]
 8009978:	f89a 8000 	ldrb.w	r8, [sl]
 800997c:	e5a8      	b.n	80094d0 <_svfprintf_r+0xc4>
 800997e:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8009982:	f89a 8000 	ldrb.w	r8, [sl]
 8009986:	e5a3      	b.n	80094d0 <_svfprintf_r+0xc4>
 8009988:	9c08      	ldr	r4, [sp, #32]
 800998a:	06a1      	lsls	r1, r4, #26
 800998c:	f140 86b0 	bpl.w	800a6f0 <_svfprintf_r+0x12e4>
 8009990:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009992:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009994:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009996:	680b      	ldr	r3, [r1, #0]
 8009998:	17d4      	asrs	r4, r2, #31
 800999a:	1d01      	adds	r1, r0, #4
 800999c:	601a      	str	r2, [r3, #0]
 800999e:	605c      	str	r4, [r3, #4]
 80099a0:	9110      	str	r1, [sp, #64]	; 0x40
 80099a2:	e55e      	b.n	8009462 <_svfprintf_r+0x56>
 80099a4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80099a6:	2400      	movs	r4, #0
 80099a8:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 80099ac:	682f      	ldr	r7, [r5, #0]
 80099ae:	3504      	adds	r5, #4
 80099b0:	2f00      	cmp	r7, #0
 80099b2:	f001 80f4 	beq.w	800ab9e <_svfprintf_r+0x1792>
 80099b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099b8:	2a00      	cmp	r2, #0
 80099ba:	4638      	mov	r0, r7
 80099bc:	f2c1 8051 	blt.w	800aa62 <_svfprintf_r+0x1656>
 80099c0:	4621      	mov	r1, r4
 80099c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099c4:	f7ff f822 	bl	8008a0c <memchr>
 80099c8:	2800      	cmp	r0, #0
 80099ca:	f001 818f 	beq.w	800acec <_svfprintf_r+0x18e0>
 80099ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099d0:	9412      	str	r4, [sp, #72]	; 0x48
 80099d2:	1bc0      	subs	r0, r0, r7
 80099d4:	4288      	cmp	r0, r1
 80099d6:	900e      	str	r0, [sp, #56]	; 0x38
 80099d8:	f340 87e3 	ble.w	800a9a2 <_svfprintf_r+0x1596>
 80099dc:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 80099e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099e2:	900b      	str	r0, [sp, #44]	; 0x2c
 80099e4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80099e8:	9510      	str	r5, [sp, #64]	; 0x40
 80099ea:	910e      	str	r1, [sp, #56]	; 0x38
 80099ec:	9414      	str	r4, [sp, #80]	; 0x50
 80099ee:	e63c      	b.n	800966a <_svfprintf_r+0x25e>
 80099f0:	9b08      	ldr	r3, [sp, #32]
 80099f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80099f6:	9208      	str	r2, [sp, #32]
 80099f8:	f89a 8000 	ldrb.w	r8, [sl]
 80099fc:	e568      	b.n	80094d0 <_svfprintf_r+0xc4>
 80099fe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009a00:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009a02:	6828      	ldr	r0, [r5, #0]
 8009a04:	9b08      	ldr	r3, [sp, #32]
 8009a06:	1d0f      	adds	r7, r1, #4
 8009a08:	49aa      	ldr	r1, [pc, #680]	; (8009cb4 <_svfprintf_r+0x8a8>)
 8009a0a:	9710      	str	r7, [sp, #64]	; 0x40
 8009a0c:	f043 0202 	orr.w	r2, r3, #2
 8009a10:	f04f 0878 	mov.w	r8, #120	; 0x78
 8009a14:	4604      	mov	r4, r0
 8009a16:	2030      	movs	r0, #48	; 0x30
 8009a18:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8009a1c:	2500      	movs	r5, #0
 8009a1e:	9208      	str	r2, [sp, #32]
 8009a20:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 8009a24:	9118      	str	r1, [sp, #96]	; 0x60
 8009a26:	2302      	movs	r3, #2
 8009a28:	e5db      	b.n	80095e2 <_svfprintf_r+0x1d6>
 8009a2a:	9b08      	ldr	r3, [sp, #32]
 8009a2c:	f043 0220 	orr.w	r2, r3, #32
 8009a30:	9208      	str	r2, [sp, #32]
 8009a32:	f89a 8000 	ldrb.w	r8, [sl]
 8009a36:	e54b      	b.n	80094d0 <_svfprintf_r+0xc4>
 8009a38:	f89a 8000 	ldrb.w	r8, [sl]
 8009a3c:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 8009a40:	4653      	mov	r3, sl
 8009a42:	f000 8700 	beq.w	800a846 <_svfprintf_r+0x143a>
 8009a46:	9a08      	ldr	r2, [sp, #32]
 8009a48:	f042 0310 	orr.w	r3, r2, #16
 8009a4c:	9308      	str	r3, [sp, #32]
 8009a4e:	e53f      	b.n	80094d0 <_svfprintf_r+0xc4>
 8009a50:	f1b8 0f00 	cmp.w	r8, #0
 8009a54:	f43f ae92 	beq.w	800977c <_svfprintf_r+0x370>
 8009a58:	2701      	movs	r7, #1
 8009a5a:	2400      	movs	r4, #0
 8009a5c:	970b      	str	r7, [sp, #44]	; 0x2c
 8009a5e:	970e      	str	r7, [sp, #56]	; 0x38
 8009a60:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 8009a64:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8009a68:	af28      	add	r7, sp, #160	; 0xa0
 8009a6a:	e77d      	b.n	8009968 <_svfprintf_r+0x55c>
 8009a6c:	9a08      	ldr	r2, [sp, #32]
 8009a6e:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 8009a72:	9308      	str	r3, [sp, #32]
 8009a74:	f89a 8000 	ldrb.w	r8, [sl]
 8009a78:	e52a      	b.n	80094d0 <_svfprintf_r+0xc4>
 8009a7a:	4652      	mov	r2, sl
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 8009a82:	f812 8b01 	ldrb.w	r8, [r2], #1
 8009a86:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 8009a8a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009a8e:	2c09      	cmp	r4, #9
 8009a90:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009a94:	4692      	mov	sl, r2
 8009a96:	d9f2      	bls.n	8009a7e <_svfprintf_r+0x672>
 8009a98:	930d      	str	r3, [sp, #52]	; 0x34
 8009a9a:	e51b      	b.n	80094d4 <_svfprintf_r+0xc8>
 8009a9c:	4638      	mov	r0, r7
 8009a9e:	4629      	mov	r1, r5
 8009aa0:	aa25      	add	r2, sp, #148	; 0x94
 8009aa2:	f004 fa3f 	bl	800df24 <__ssprint_r>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	f47f ae6f 	bne.w	800978a <_svfprintf_r+0x37e>
 8009aac:	3e10      	subs	r6, #16
 8009aae:	2e10      	cmp	r6, #16
 8009ab0:	ab32      	add	r3, sp, #200	; 0xc8
 8009ab2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009ab4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009ab6:	f73f ae38 	bgt.w	800972a <_svfprintf_r+0x31e>
 8009aba:	465f      	mov	r7, fp
 8009abc:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 8009ac0:	4635      	mov	r5, r6
 8009ac2:	461e      	mov	r6, r3
 8009ac4:	1c50      	adds	r0, r2, #1
 8009ac6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009ac8:	194c      	adds	r4, r1, r5
 8009aca:	2807      	cmp	r0, #7
 8009acc:	e886 0028 	stmia.w	r6, {r3, r5}
 8009ad0:	9427      	str	r4, [sp, #156]	; 0x9c
 8009ad2:	9026      	str	r0, [sp, #152]	; 0x98
 8009ad4:	f300 840f 	bgt.w	800a2f6 <_svfprintf_r+0xeea>
 8009ad8:	3608      	adds	r6, #8
 8009ada:	e000      	b.n	8009ade <_svfprintf_r+0x6d2>
 8009adc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009ade:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 8009ae2:	b169      	cbz	r1, 8009b00 <_svfprintf_r+0x6f4>
 8009ae4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009ae6:	1c58      	adds	r0, r3, #1
 8009ae8:	3401      	adds	r4, #1
 8009aea:	2101      	movs	r1, #1
 8009aec:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 8009af0:	2807      	cmp	r0, #7
 8009af2:	6032      	str	r2, [r6, #0]
 8009af4:	6071      	str	r1, [r6, #4]
 8009af6:	9427      	str	r4, [sp, #156]	; 0x9c
 8009af8:	9026      	str	r0, [sp, #152]	; 0x98
 8009afa:	f300 82fe 	bgt.w	800a0fa <_svfprintf_r+0xcee>
 8009afe:	3608      	adds	r6, #8
 8009b00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b02:	b163      	cbz	r3, 8009b1e <_svfprintf_r+0x712>
 8009b04:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009b06:	1c41      	adds	r1, r0, #1
 8009b08:	3402      	adds	r4, #2
 8009b0a:	2302      	movs	r3, #2
 8009b0c:	aa1d      	add	r2, sp, #116	; 0x74
 8009b0e:	2907      	cmp	r1, #7
 8009b10:	6032      	str	r2, [r6, #0]
 8009b12:	6073      	str	r3, [r6, #4]
 8009b14:	9427      	str	r4, [sp, #156]	; 0x9c
 8009b16:	9126      	str	r1, [sp, #152]	; 0x98
 8009b18:	f300 82fa 	bgt.w	800a110 <_svfprintf_r+0xd04>
 8009b1c:	3608      	adds	r6, #8
 8009b1e:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 8009b22:	f000 822d 	beq.w	8009f80 <_svfprintf_r+0xb74>
 8009b26:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8009b28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b2a:	1aad      	subs	r5, r5, r2
 8009b2c:	2d00      	cmp	r5, #0
 8009b2e:	dd6f      	ble.n	8009c10 <_svfprintf_r+0x804>
 8009b30:	2d10      	cmp	r5, #16
 8009b32:	f340 85fa 	ble.w	800a72a <_svfprintf_r+0x131e>
 8009b36:	9926      	ldr	r1, [sp, #152]	; 0x98
 8009b38:	485f      	ldr	r0, [pc, #380]	; (8009cb8 <_svfprintf_r+0x8ac>)
 8009b3a:	f8c6 9000 	str.w	r9, [r6]
 8009b3e:	f04f 0b10 	mov.w	fp, #16
 8009b42:	1c4a      	adds	r2, r1, #1
 8009b44:	f1a5 0c11 	sub.w	ip, r5, #17
 8009b48:	445c      	add	r4, fp
 8009b4a:	2a07      	cmp	r2, #7
 8009b4c:	f8c6 b004 	str.w	fp, [r6, #4]
 8009b50:	9009      	str	r0, [sp, #36]	; 0x24
 8009b52:	9427      	str	r4, [sp, #156]	; 0x9c
 8009b54:	9226      	str	r2, [sp, #152]	; 0x98
 8009b56:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8009b5a:	f300 82a9 	bgt.w	800a0b0 <_svfprintf_r+0xca4>
 8009b5e:	3608      	adds	r6, #8
 8009b60:	3d10      	subs	r5, #16
 8009b62:	2d10      	cmp	r5, #16
 8009b64:	dd49      	ble.n	8009bfa <_svfprintf_r+0x7ee>
 8009b66:	b163      	cbz	r3, 8009b82 <_svfprintf_r+0x776>
 8009b68:	3201      	adds	r2, #1
 8009b6a:	3410      	adds	r4, #16
 8009b6c:	2a07      	cmp	r2, #7
 8009b6e:	e886 0a00 	stmia.w	r6, {r9, fp}
 8009b72:	9427      	str	r4, [sp, #156]	; 0x9c
 8009b74:	9226      	str	r2, [sp, #152]	; 0x98
 8009b76:	f300 82a9 	bgt.w	800a0cc <_svfprintf_r+0xcc0>
 8009b7a:	3608      	adds	r6, #8
 8009b7c:	3d10      	subs	r5, #16
 8009b7e:	2d10      	cmp	r5, #16
 8009b80:	dd3b      	ble.n	8009bfa <_svfprintf_r+0x7ee>
 8009b82:	4631      	mov	r1, r6
 8009b84:	4620      	mov	r0, r4
 8009b86:	4646      	mov	r6, r8
 8009b88:	463c      	mov	r4, r7
 8009b8a:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8009b8e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8009b90:	e00d      	b.n	8009bae <_svfprintf_r+0x7a2>
 8009b92:	3108      	adds	r1, #8
 8009b94:	3201      	adds	r2, #1
 8009b96:	3010      	adds	r0, #16
 8009b98:	3d10      	subs	r5, #16
 8009b9a:	2a07      	cmp	r2, #7
 8009b9c:	e881 0a00 	stmia.w	r1, {r9, fp}
 8009ba0:	9226      	str	r2, [sp, #152]	; 0x98
 8009ba2:	9027      	str	r0, [sp, #156]	; 0x9c
 8009ba4:	dc17      	bgt.n	8009bd6 <_svfprintf_r+0x7ca>
 8009ba6:	3d10      	subs	r5, #16
 8009ba8:	3108      	adds	r1, #8
 8009baa:	2d10      	cmp	r5, #16
 8009bac:	dd21      	ble.n	8009bf2 <_svfprintf_r+0x7e6>
 8009bae:	3201      	adds	r2, #1
 8009bb0:	3010      	adds	r0, #16
 8009bb2:	2a07      	cmp	r2, #7
 8009bb4:	e881 0a00 	stmia.w	r1, {r9, fp}
 8009bb8:	9027      	str	r0, [sp, #156]	; 0x9c
 8009bba:	9226      	str	r2, [sp, #152]	; 0x98
 8009bbc:	dde9      	ble.n	8009b92 <_svfprintf_r+0x786>
 8009bbe:	4638      	mov	r0, r7
 8009bc0:	4641      	mov	r1, r8
 8009bc2:	aa25      	add	r2, sp, #148	; 0x94
 8009bc4:	f004 f9ae 	bl	800df24 <__ssprint_r>
 8009bc8:	2800      	cmp	r0, #0
 8009bca:	f47f adde 	bne.w	800978a <_svfprintf_r+0x37e>
 8009bce:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8009bd0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009bd2:	a932      	add	r1, sp, #200	; 0xc8
 8009bd4:	e7de      	b.n	8009b94 <_svfprintf_r+0x788>
 8009bd6:	4638      	mov	r0, r7
 8009bd8:	4641      	mov	r1, r8
 8009bda:	aa25      	add	r2, sp, #148	; 0x94
 8009bdc:	f004 f9a2 	bl	800df24 <__ssprint_r>
 8009be0:	2800      	cmp	r0, #0
 8009be2:	f47f add2 	bne.w	800978a <_svfprintf_r+0x37e>
 8009be6:	3d10      	subs	r5, #16
 8009be8:	2d10      	cmp	r5, #16
 8009bea:	a932      	add	r1, sp, #200	; 0xc8
 8009bec:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8009bee:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009bf0:	dcdd      	bgt.n	8009bae <_svfprintf_r+0x7a2>
 8009bf2:	46b0      	mov	r8, r6
 8009bf4:	4627      	mov	r7, r4
 8009bf6:	460e      	mov	r6, r1
 8009bf8:	4604      	mov	r4, r0
 8009bfa:	1c50      	adds	r0, r2, #1
 8009bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bfe:	1964      	adds	r4, r4, r5
 8009c00:	2807      	cmp	r0, #7
 8009c02:	e886 0028 	stmia.w	r6, {r3, r5}
 8009c06:	9427      	str	r4, [sp, #156]	; 0x9c
 8009c08:	9026      	str	r0, [sp, #152]	; 0x98
 8009c0a:	f300 826b 	bgt.w	800a0e4 <_svfprintf_r+0xcd8>
 8009c0e:	3608      	adds	r6, #8
 8009c10:	9b08      	ldr	r3, [sp, #32]
 8009c12:	05da      	lsls	r2, r3, #23
 8009c14:	f100 8128 	bmi.w	8009e68 <_svfprintf_r+0xa5c>
 8009c18:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009c1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c1c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009c1e:	6037      	str	r7, [r6, #0]
 8009c20:	1c43      	adds	r3, r0, #1
 8009c22:	18a4      	adds	r4, r4, r2
 8009c24:	2b07      	cmp	r3, #7
 8009c26:	6071      	str	r1, [r6, #4]
 8009c28:	9427      	str	r4, [sp, #156]	; 0x9c
 8009c2a:	9326      	str	r3, [sp, #152]	; 0x98
 8009c2c:	f300 80b0 	bgt.w	8009d90 <_svfprintf_r+0x984>
 8009c30:	3608      	adds	r6, #8
 8009c32:	9a08      	ldr	r2, [sp, #32]
 8009c34:	0753      	lsls	r3, r2, #29
 8009c36:	f140 80b9 	bpl.w	8009dac <_svfprintf_r+0x9a0>
 8009c3a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009c3c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009c3e:	1a2d      	subs	r5, r5, r0
 8009c40:	2d00      	cmp	r5, #0
 8009c42:	f340 80b3 	ble.w	8009dac <_svfprintf_r+0x9a0>
 8009c46:	2d10      	cmp	r5, #16
 8009c48:	f340 87cf 	ble.w	800abea <_svfprintf_r+0x17de>
 8009c4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009c4e:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8009cbc <_svfprintf_r+0x8b0>
 8009c52:	f240 2728 	movw	r7, #552	; 0x228
 8009c56:	f6c0 0701 	movt	r7, #2049	; 0x801
 8009c5a:	6037      	str	r7, [r6, #0]
 8009c5c:	1c59      	adds	r1, r3, #1
 8009c5e:	2710      	movs	r7, #16
 8009c60:	f1a5 0b11 	sub.w	fp, r5, #17
 8009c64:	19e4      	adds	r4, r4, r7
 8009c66:	2907      	cmp	r1, #7
 8009c68:	6077      	str	r7, [r6, #4]
 8009c6a:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 8009c6e:	9427      	str	r4, [sp, #156]	; 0x9c
 8009c70:	9126      	str	r1, [sp, #152]	; 0x98
 8009c72:	f300 83c6 	bgt.w	800a402 <_svfprintf_r+0xff6>
 8009c76:	3608      	adds	r6, #8
 8009c78:	3d10      	subs	r5, #16
 8009c7a:	2d10      	cmp	r5, #16
 8009c7c:	f340 80b6 	ble.w	8009dec <_svfprintf_r+0x9e0>
 8009c80:	f1bb 0f00 	cmp.w	fp, #0
 8009c84:	d011      	beq.n	8009caa <_svfprintf_r+0x89e>
 8009c86:	3101      	adds	r1, #1
 8009c88:	f240 2028 	movw	r0, #552	; 0x228
 8009c8c:	3410      	adds	r4, #16
 8009c8e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009c92:	2907      	cmp	r1, #7
 8009c94:	e886 0081 	stmia.w	r6, {r0, r7}
 8009c98:	9427      	str	r4, [sp, #156]	; 0x9c
 8009c9a:	9126      	str	r1, [sp, #152]	; 0x98
 8009c9c:	f300 83d7 	bgt.w	800a44e <_svfprintf_r+0x1042>
 8009ca0:	3608      	adds	r6, #8
 8009ca2:	3d10      	subs	r5, #16
 8009ca4:	2d10      	cmp	r5, #16
 8009ca6:	f340 80a1 	ble.w	8009dec <_svfprintf_r+0x9e0>
 8009caa:	4632      	mov	r2, r6
 8009cac:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8009cb0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009cb2:	e018      	b.n	8009ce6 <_svfprintf_r+0x8da>
 8009cb4:	080101f8 	.word	0x080101f8
 8009cb8:	08010218 	.word	0x08010218
 8009cbc:	08010228 	.word	0x08010228
 8009cc0:	3208      	adds	r2, #8
 8009cc2:	1c41      	adds	r1, r0, #1
 8009cc4:	f240 2028 	movw	r0, #552	; 0x228
 8009cc8:	3410      	adds	r4, #16
 8009cca:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009cce:	3d10      	subs	r5, #16
 8009cd0:	2907      	cmp	r1, #7
 8009cd2:	e882 0081 	stmia.w	r2, {r0, r7}
 8009cd6:	9126      	str	r1, [sp, #152]	; 0x98
 8009cd8:	9427      	str	r4, [sp, #156]	; 0x9c
 8009cda:	dc77      	bgt.n	8009dcc <_svfprintf_r+0x9c0>
 8009cdc:	3d10      	subs	r5, #16
 8009cde:	3208      	adds	r2, #8
 8009ce0:	2d10      	cmp	r5, #16
 8009ce2:	f340 8082 	ble.w	8009dea <_svfprintf_r+0x9de>
 8009ce6:	1c48      	adds	r0, r1, #1
 8009ce8:	f240 2128 	movw	r1, #552	; 0x228
 8009cec:	3410      	adds	r4, #16
 8009cee:	f6c0 0101 	movt	r1, #2049	; 0x801
 8009cf2:	2807      	cmp	r0, #7
 8009cf4:	e882 0082 	stmia.w	r2, {r1, r7}
 8009cf8:	9427      	str	r4, [sp, #156]	; 0x9c
 8009cfa:	9026      	str	r0, [sp, #152]	; 0x98
 8009cfc:	dde0      	ble.n	8009cc0 <_svfprintf_r+0x8b4>
 8009cfe:	4658      	mov	r0, fp
 8009d00:	4631      	mov	r1, r6
 8009d02:	aa25      	add	r2, sp, #148	; 0x94
 8009d04:	f004 f90e 	bl	800df24 <__ssprint_r>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	f47f ad3e 	bne.w	800978a <_svfprintf_r+0x37e>
 8009d0e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009d10:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009d12:	aa32      	add	r2, sp, #200	; 0xc8
 8009d14:	e7d5      	b.n	8009cc2 <_svfprintf_r+0x8b6>
 8009d16:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009d18:	2d01      	cmp	r5, #1
 8009d1a:	f340 847b 	ble.w	800a614 <_svfprintf_r+0x1208>
 8009d1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009d20:	6037      	str	r7, [r6, #0]
 8009d22:	1c5d      	adds	r5, r3, #1
 8009d24:	3401      	adds	r4, #1
 8009d26:	2101      	movs	r1, #1
 8009d28:	2d07      	cmp	r5, #7
 8009d2a:	6071      	str	r1, [r6, #4]
 8009d2c:	9427      	str	r4, [sp, #156]	; 0x9c
 8009d2e:	9526      	str	r5, [sp, #152]	; 0x98
 8009d30:	f300 847b 	bgt.w	800a62a <_svfprintf_r+0x121e>
 8009d34:	3608      	adds	r6, #8
 8009d36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d38:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009d3a:	3501      	adds	r5, #1
 8009d3c:	18e4      	adds	r4, r4, r3
 8009d3e:	2d07      	cmp	r5, #7
 8009d40:	e886 0009 	stmia.w	r6, {r0, r3}
 8009d44:	9427      	str	r4, [sp, #156]	; 0x9c
 8009d46:	9526      	str	r5, [sp, #152]	; 0x98
 8009d48:	f300 847c 	bgt.w	800a644 <_svfprintf_r+0x1238>
 8009d4c:	3608      	adds	r6, #8
 8009d4e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8009d52:	2200      	movs	r2, #0
 8009d54:	2300      	movs	r3, #0
 8009d56:	f005 fd2d 	bl	800f7b4 <__aeabi_dcmpeq>
 8009d5a:	2800      	cmp	r0, #0
 8009d5c:	f040 82d7 	bne.w	800a30e <_svfprintf_r+0xf02>
 8009d60:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009d62:	3701      	adds	r7, #1
 8009d64:	1e50      	subs	r0, r2, #1
 8009d66:	1824      	adds	r4, r4, r0
 8009d68:	3501      	adds	r5, #1
 8009d6a:	6037      	str	r7, [r6, #0]
 8009d6c:	2d07      	cmp	r5, #7
 8009d6e:	6070      	str	r0, [r6, #4]
 8009d70:	9427      	str	r4, [sp, #156]	; 0x9c
 8009d72:	9526      	str	r5, [sp, #152]	; 0x98
 8009d74:	f300 8186 	bgt.w	800a084 <_svfprintf_r+0xc78>
 8009d78:	3608      	adds	r6, #8
 8009d7a:	9819      	ldr	r0, [sp, #100]	; 0x64
 8009d7c:	3501      	adds	r5, #1
 8009d7e:	1824      	adds	r4, r4, r0
 8009d80:	ab21      	add	r3, sp, #132	; 0x84
 8009d82:	2d07      	cmp	r5, #7
 8009d84:	6033      	str	r3, [r6, #0]
 8009d86:	6070      	str	r0, [r6, #4]
 8009d88:	9427      	str	r4, [sp, #156]	; 0x9c
 8009d8a:	9526      	str	r5, [sp, #152]	; 0x98
 8009d8c:	f77f af50 	ble.w	8009c30 <_svfprintf_r+0x824>
 8009d90:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009d92:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009d94:	aa25      	add	r2, sp, #148	; 0x94
 8009d96:	f004 f8c5 	bl	800df24 <__ssprint_r>
 8009d9a:	2800      	cmp	r0, #0
 8009d9c:	f47f acf5 	bne.w	800978a <_svfprintf_r+0x37e>
 8009da0:	9a08      	ldr	r2, [sp, #32]
 8009da2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009da4:	0753      	lsls	r3, r2, #29
 8009da6:	ae32      	add	r6, sp, #200	; 0xc8
 8009da8:	f53f af47 	bmi.w	8009c3a <_svfprintf_r+0x82e>
 8009dac:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009dae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009db0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009db2:	4291      	cmp	r1, r2
 8009db4:	bfac      	ite	ge
 8009db6:	1840      	addge	r0, r0, r1
 8009db8:	1880      	addlt	r0, r0, r2
 8009dba:	900f      	str	r0, [sp, #60]	; 0x3c
 8009dbc:	2c00      	cmp	r4, #0
 8009dbe:	f040 816d 	bne.w	800a09c <_svfprintf_r+0xc90>
 8009dc2:	2400      	movs	r4, #0
 8009dc4:	9426      	str	r4, [sp, #152]	; 0x98
 8009dc6:	ae32      	add	r6, sp, #200	; 0xc8
 8009dc8:	f7ff bb4b 	b.w	8009462 <_svfprintf_r+0x56>
 8009dcc:	4658      	mov	r0, fp
 8009dce:	4631      	mov	r1, r6
 8009dd0:	aa25      	add	r2, sp, #148	; 0x94
 8009dd2:	f004 f8a7 	bl	800df24 <__ssprint_r>
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	f47f acd7 	bne.w	800978a <_svfprintf_r+0x37e>
 8009ddc:	3d10      	subs	r5, #16
 8009dde:	2d10      	cmp	r5, #16
 8009de0:	aa32      	add	r2, sp, #200	; 0xc8
 8009de2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009de4:	9926      	ldr	r1, [sp, #152]	; 0x98
 8009de6:	f73f af7e 	bgt.w	8009ce6 <_svfprintf_r+0x8da>
 8009dea:	4616      	mov	r6, r2
 8009dec:	1c4b      	adds	r3, r1, #1
 8009dee:	192c      	adds	r4, r5, r4
 8009df0:	2b07      	cmp	r3, #7
 8009df2:	f8c6 8000 	str.w	r8, [r6]
 8009df6:	6075      	str	r5, [r6, #4]
 8009df8:	9427      	str	r4, [sp, #156]	; 0x9c
 8009dfa:	9326      	str	r3, [sp, #152]	; 0x98
 8009dfc:	ddd6      	ble.n	8009dac <_svfprintf_r+0x9a0>
 8009dfe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009e00:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009e02:	aa25      	add	r2, sp, #148	; 0x94
 8009e04:	f004 f88e 	bl	800df24 <__ssprint_r>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	f47f acbe 	bne.w	800978a <_svfprintf_r+0x37e>
 8009e0e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8009e10:	e7cc      	b.n	8009dac <_svfprintf_r+0x9a0>
 8009e12:	2b01      	cmp	r3, #1
 8009e14:	f000 81a8 	beq.w	800a168 <_svfprintf_r+0xd5c>
 8009e18:	2b02      	cmp	r3, #2
 8009e1a:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 8009e1e:	f000 8187 	beq.w	800a130 <_svfprintf_r+0xd24>
 8009e22:	2307      	movs	r3, #7
 8009e24:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8009e28:	ea04 0003 	and.w	r0, r4, r3
 8009e2c:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 8009e30:	08e9      	lsrs	r1, r5, #3
 8009e32:	3030      	adds	r0, #48	; 0x30
 8009e34:	465c      	mov	r4, fp
 8009e36:	460d      	mov	r5, r1
 8009e38:	b2c0      	uxtb	r0, r0
 8009e3a:	ea54 0105 	orrs.w	r1, r4, r5
 8009e3e:	4667      	mov	r7, ip
 8009e40:	f88c 0000 	strb.w	r0, [ip]
 8009e44:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009e48:	d1ec      	bne.n	8009e24 <_svfprintf_r+0xa18>
 8009e4a:	9a08      	ldr	r2, [sp, #32]
 8009e4c:	07d4      	lsls	r4, r2, #31
 8009e4e:	463b      	mov	r3, r7
 8009e50:	d505      	bpl.n	8009e5e <_svfprintf_r+0xa52>
 8009e52:	2830      	cmp	r0, #48	; 0x30
 8009e54:	d003      	beq.n	8009e5e <_svfprintf_r+0xa52>
 8009e56:	2430      	movs	r4, #48	; 0x30
 8009e58:	4667      	mov	r7, ip
 8009e5a:	f803 4c01 	strb.w	r4, [r3, #-1]
 8009e5e:	9c07      	ldr	r4, [sp, #28]
 8009e60:	1be2      	subs	r2, r4, r7
 8009e62:	920e      	str	r2, [sp, #56]	; 0x38
 8009e64:	f7ff bbf6 	b.w	8009654 <_svfprintf_r+0x248>
 8009e68:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8009e6c:	f77f af53 	ble.w	8009d16 <_svfprintf_r+0x90a>
 8009e70:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8009e74:	2200      	movs	r2, #0
 8009e76:	2300      	movs	r3, #0
 8009e78:	f005 fc9c 	bl	800f7b4 <__aeabi_dcmpeq>
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	f000 81ac 	beq.w	800a1da <_svfprintf_r+0xdce>
 8009e82:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009e84:	49a8      	ldr	r1, [pc, #672]	; (800a128 <_svfprintf_r+0xd1c>)
 8009e86:	1c43      	adds	r3, r0, #1
 8009e88:	3401      	adds	r4, #1
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	2b07      	cmp	r3, #7
 8009e8e:	6031      	str	r1, [r6, #0]
 8009e90:	6072      	str	r2, [r6, #4]
 8009e92:	9427      	str	r4, [sp, #156]	; 0x9c
 8009e94:	9326      	str	r3, [sp, #152]	; 0x98
 8009e96:	f300 844d 	bgt.w	800a734 <_svfprintf_r+0x1328>
 8009e9a:	3608      	adds	r6, #8
 8009e9c:	981e      	ldr	r0, [sp, #120]	; 0x78
 8009e9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009ea0:	4298      	cmp	r0, r3
 8009ea2:	db03      	blt.n	8009eac <_svfprintf_r+0xaa0>
 8009ea4:	9908      	ldr	r1, [sp, #32]
 8009ea6:	07cb      	lsls	r3, r1, #31
 8009ea8:	f57f aec3 	bpl.w	8009c32 <_svfprintf_r+0x826>
 8009eac:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009eae:	9815      	ldr	r0, [sp, #84]	; 0x54
 8009eb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009eb2:	6070      	str	r0, [r6, #4]
 8009eb4:	1c59      	adds	r1, r3, #1
 8009eb6:	1824      	adds	r4, r4, r0
 8009eb8:	2907      	cmp	r1, #7
 8009eba:	6032      	str	r2, [r6, #0]
 8009ebc:	9427      	str	r4, [sp, #156]	; 0x9c
 8009ebe:	9126      	str	r1, [sp, #152]	; 0x98
 8009ec0:	f300 8579 	bgt.w	800a9b6 <_svfprintf_r+0x15aa>
 8009ec4:	3608      	adds	r6, #8
 8009ec6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009ec8:	3d01      	subs	r5, #1
 8009eca:	2d00      	cmp	r5, #0
 8009ecc:	f77f aeb1 	ble.w	8009c32 <_svfprintf_r+0x826>
 8009ed0:	2d10      	cmp	r5, #16
 8009ed2:	f340 8288 	ble.w	800a3e6 <_svfprintf_r+0xfda>
 8009ed6:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009ed8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009eda:	f8c6 9000 	str.w	r9, [r6]
 8009ede:	2710      	movs	r7, #16
 8009ee0:	1c41      	adds	r1, r0, #1
 8009ee2:	f1a2 0e12 	sub.w	lr, r2, #18
 8009ee6:	19e4      	adds	r4, r4, r7
 8009ee8:	2907      	cmp	r1, #7
 8009eea:	6077      	str	r7, [r6, #4]
 8009eec:	f8df b23c 	ldr.w	fp, [pc, #572]	; 800a12c <_svfprintf_r+0xd20>
 8009ef0:	9427      	str	r4, [sp, #156]	; 0x9c
 8009ef2:	9126      	str	r1, [sp, #152]	; 0x98
 8009ef4:	f3ce 1800 	ubfx	r8, lr, #4, #1
 8009ef8:	f300 8610 	bgt.w	800ab1c <_svfprintf_r+0x1710>
 8009efc:	3608      	adds	r6, #8
 8009efe:	3d10      	subs	r5, #16
 8009f00:	2d10      	cmp	r5, #16
 8009f02:	f340 8273 	ble.w	800a3ec <_svfprintf_r+0xfe0>
 8009f06:	f1b8 0f00 	cmp.w	r8, #0
 8009f0a:	d00e      	beq.n	8009f2a <_svfprintf_r+0xb1e>
 8009f0c:	3101      	adds	r1, #1
 8009f0e:	3410      	adds	r4, #16
 8009f10:	2907      	cmp	r1, #7
 8009f12:	f8c6 9000 	str.w	r9, [r6]
 8009f16:	6077      	str	r7, [r6, #4]
 8009f18:	9427      	str	r4, [sp, #156]	; 0x9c
 8009f1a:	9126      	str	r1, [sp, #152]	; 0x98
 8009f1c:	f300 860b 	bgt.w	800ab36 <_svfprintf_r+0x172a>
 8009f20:	3608      	adds	r6, #8
 8009f22:	3d10      	subs	r5, #16
 8009f24:	2d10      	cmp	r5, #16
 8009f26:	f340 8261 	ble.w	800a3ec <_svfprintf_r+0xfe0>
 8009f2a:	4620      	mov	r0, r4
 8009f2c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8009f30:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009f32:	e010      	b.n	8009f56 <_svfprintf_r+0xb4a>
 8009f34:	3608      	adds	r6, #8
 8009f36:	1c59      	adds	r1, r3, #1
 8009f38:	3010      	adds	r0, #16
 8009f3a:	3d10      	subs	r5, #16
 8009f3c:	2907      	cmp	r1, #7
 8009f3e:	f8c6 9000 	str.w	r9, [r6]
 8009f42:	6077      	str	r7, [r6, #4]
 8009f44:	9126      	str	r1, [sp, #152]	; 0x98
 8009f46:	9027      	str	r0, [sp, #156]	; 0x9c
 8009f48:	f300 811f 	bgt.w	800a18a <_svfprintf_r+0xd7e>
 8009f4c:	3608      	adds	r6, #8
 8009f4e:	3d10      	subs	r5, #16
 8009f50:	2d10      	cmp	r5, #16
 8009f52:	f340 83e8 	ble.w	800a726 <_svfprintf_r+0x131a>
 8009f56:	1c4b      	adds	r3, r1, #1
 8009f58:	3010      	adds	r0, #16
 8009f5a:	2b07      	cmp	r3, #7
 8009f5c:	f8c6 9000 	str.w	r9, [r6]
 8009f60:	6077      	str	r7, [r6, #4]
 8009f62:	9027      	str	r0, [sp, #156]	; 0x9c
 8009f64:	9326      	str	r3, [sp, #152]	; 0x98
 8009f66:	dde5      	ble.n	8009f34 <_svfprintf_r+0xb28>
 8009f68:	4640      	mov	r0, r8
 8009f6a:	4621      	mov	r1, r4
 8009f6c:	aa25      	add	r2, sp, #148	; 0x94
 8009f6e:	f003 ffd9 	bl	800df24 <__ssprint_r>
 8009f72:	2800      	cmp	r0, #0
 8009f74:	f47f ac09 	bne.w	800978a <_svfprintf_r+0x37e>
 8009f78:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8009f7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009f7c:	ae32      	add	r6, sp, #200	; 0xc8
 8009f7e:	e7da      	b.n	8009f36 <_svfprintf_r+0xb2a>
 8009f80:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009f82:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009f84:	1a2d      	subs	r5, r5, r0
 8009f86:	2d00      	cmp	r5, #0
 8009f88:	f77f adcd 	ble.w	8009b26 <_svfprintf_r+0x71a>
 8009f8c:	2d10      	cmp	r5, #16
 8009f8e:	f340 86a8 	ble.w	800ace2 <_svfprintf_r+0x18d6>
 8009f92:	9826      	ldr	r0, [sp, #152]	; 0x98
 8009f94:	4a65      	ldr	r2, [pc, #404]	; (800a12c <_svfprintf_r+0xd20>)
 8009f96:	f8c6 9000 	str.w	r9, [r6]
 8009f9a:	f04f 0b10 	mov.w	fp, #16
 8009f9e:	3001      	adds	r0, #1
 8009fa0:	f1a5 0311 	sub.w	r3, r5, #17
 8009fa4:	445c      	add	r4, fp
 8009fa6:	2807      	cmp	r0, #7
 8009fa8:	f8c6 b004 	str.w	fp, [r6, #4]
 8009fac:	9209      	str	r2, [sp, #36]	; 0x24
 8009fae:	9427      	str	r4, [sp, #156]	; 0x9c
 8009fb0:	9026      	str	r0, [sp, #152]	; 0x98
 8009fb2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8009fb6:	f300 8313 	bgt.w	800a5e0 <_svfprintf_r+0x11d4>
 8009fba:	3608      	adds	r6, #8
 8009fbc:	3d10      	subs	r5, #16
 8009fbe:	2d10      	cmp	r5, #16
 8009fc0:	dd48      	ble.n	800a054 <_svfprintf_r+0xc48>
 8009fc2:	b163      	cbz	r3, 8009fde <_svfprintf_r+0xbd2>
 8009fc4:	3001      	adds	r0, #1
 8009fc6:	3410      	adds	r4, #16
 8009fc8:	2807      	cmp	r0, #7
 8009fca:	e886 0a00 	stmia.w	r6, {r9, fp}
 8009fce:	9427      	str	r4, [sp, #156]	; 0x9c
 8009fd0:	9026      	str	r0, [sp, #152]	; 0x98
 8009fd2:	f300 8313 	bgt.w	800a5fc <_svfprintf_r+0x11f0>
 8009fd6:	3608      	adds	r6, #8
 8009fd8:	3d10      	subs	r5, #16
 8009fda:	2d10      	cmp	r5, #16
 8009fdc:	dd3a      	ble.n	800a054 <_svfprintf_r+0xc48>
 8009fde:	4621      	mov	r1, r4
 8009fe0:	4632      	mov	r2, r6
 8009fe2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009fe4:	462e      	mov	r6, r5
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009fea:	e00d      	b.n	800a008 <_svfprintf_r+0xbfc>
 8009fec:	3208      	adds	r2, #8
 8009fee:	1c43      	adds	r3, r0, #1
 8009ff0:	3110      	adds	r1, #16
 8009ff2:	3e10      	subs	r6, #16
 8009ff4:	2b07      	cmp	r3, #7
 8009ff6:	e882 0a00 	stmia.w	r2, {r9, fp}
 8009ffa:	9326      	str	r3, [sp, #152]	; 0x98
 8009ffc:	9127      	str	r1, [sp, #156]	; 0x9c
 8009ffe:	dc17      	bgt.n	800a030 <_svfprintf_r+0xc24>
 800a000:	3e10      	subs	r6, #16
 800a002:	3208      	adds	r2, #8
 800a004:	2e10      	cmp	r6, #16
 800a006:	dd21      	ble.n	800a04c <_svfprintf_r+0xc40>
 800a008:	1c58      	adds	r0, r3, #1
 800a00a:	3110      	adds	r1, #16
 800a00c:	2807      	cmp	r0, #7
 800a00e:	e882 0a00 	stmia.w	r2, {r9, fp}
 800a012:	9127      	str	r1, [sp, #156]	; 0x9c
 800a014:	9026      	str	r0, [sp, #152]	; 0x98
 800a016:	dde9      	ble.n	8009fec <_svfprintf_r+0xbe0>
 800a018:	4620      	mov	r0, r4
 800a01a:	4629      	mov	r1, r5
 800a01c:	aa25      	add	r2, sp, #148	; 0x94
 800a01e:	f003 ff81 	bl	800df24 <__ssprint_r>
 800a022:	2800      	cmp	r0, #0
 800a024:	f47f abb1 	bne.w	800978a <_svfprintf_r+0x37e>
 800a028:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a02a:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a02c:	aa32      	add	r2, sp, #200	; 0xc8
 800a02e:	e7de      	b.n	8009fee <_svfprintf_r+0xbe2>
 800a030:	4620      	mov	r0, r4
 800a032:	4629      	mov	r1, r5
 800a034:	aa25      	add	r2, sp, #148	; 0x94
 800a036:	f003 ff75 	bl	800df24 <__ssprint_r>
 800a03a:	2800      	cmp	r0, #0
 800a03c:	f47f aba5 	bne.w	800978a <_svfprintf_r+0x37e>
 800a040:	3e10      	subs	r6, #16
 800a042:	2e10      	cmp	r6, #16
 800a044:	aa32      	add	r2, sp, #200	; 0xc8
 800a046:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a048:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a04a:	dcdd      	bgt.n	800a008 <_svfprintf_r+0xbfc>
 800a04c:	4635      	mov	r5, r6
 800a04e:	460c      	mov	r4, r1
 800a050:	4616      	mov	r6, r2
 800a052:	4618      	mov	r0, r3
 800a054:	1c41      	adds	r1, r0, #1
 800a056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a058:	1964      	adds	r4, r4, r5
 800a05a:	2907      	cmp	r1, #7
 800a05c:	e886 0028 	stmia.w	r6, {r3, r5}
 800a060:	9427      	str	r4, [sp, #156]	; 0x9c
 800a062:	9126      	str	r1, [sp, #152]	; 0x98
 800a064:	f300 8300 	bgt.w	800a668 <_svfprintf_r+0x125c>
 800a068:	3608      	adds	r6, #8
 800a06a:	e55c      	b.n	8009b26 <_svfprintf_r+0x71a>
 800a06c:	4a2f      	ldr	r2, [pc, #188]	; (800a12c <_svfprintf_r+0xd20>)
 800a06e:	9209      	str	r2, [sp, #36]	; 0x24
 800a070:	3501      	adds	r5, #1
 800a072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a074:	19e4      	adds	r4, r4, r7
 800a076:	2d07      	cmp	r5, #7
 800a078:	e886 0088 	stmia.w	r6, {r3, r7}
 800a07c:	9427      	str	r4, [sp, #156]	; 0x9c
 800a07e:	9526      	str	r5, [sp, #152]	; 0x98
 800a080:	f77f ae7a 	ble.w	8009d78 <_svfprintf_r+0x96c>
 800a084:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a086:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a088:	aa25      	add	r2, sp, #148	; 0x94
 800a08a:	f003 ff4b 	bl	800df24 <__ssprint_r>
 800a08e:	2800      	cmp	r0, #0
 800a090:	f47f ab7b 	bne.w	800978a <_svfprintf_r+0x37e>
 800a094:	ae32      	add	r6, sp, #200	; 0xc8
 800a096:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a098:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a09a:	e66e      	b.n	8009d7a <_svfprintf_r+0x96e>
 800a09c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a09e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a0a0:	aa25      	add	r2, sp, #148	; 0x94
 800a0a2:	f003 ff3f 	bl	800df24 <__ssprint_r>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	f43f ae8b 	beq.w	8009dc2 <_svfprintf_r+0x9b6>
 800a0ac:	f7ff bb6d 	b.w	800978a <_svfprintf_r+0x37e>
 800a0b0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a0b2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a0b4:	9306      	str	r3, [sp, #24]
 800a0b6:	aa25      	add	r2, sp, #148	; 0x94
 800a0b8:	f003 ff34 	bl	800df24 <__ssprint_r>
 800a0bc:	9b06      	ldr	r3, [sp, #24]
 800a0be:	2800      	cmp	r0, #0
 800a0c0:	f47f ab63 	bne.w	800978a <_svfprintf_r+0x37e>
 800a0c4:	ae32      	add	r6, sp, #200	; 0xc8
 800a0c6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a0c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a0ca:	e549      	b.n	8009b60 <_svfprintf_r+0x754>
 800a0cc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a0ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a0d0:	aa25      	add	r2, sp, #148	; 0x94
 800a0d2:	f003 ff27 	bl	800df24 <__ssprint_r>
 800a0d6:	2800      	cmp	r0, #0
 800a0d8:	f47f ab57 	bne.w	800978a <_svfprintf_r+0x37e>
 800a0dc:	ae32      	add	r6, sp, #200	; 0xc8
 800a0de:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a0e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a0e2:	e54b      	b.n	8009b7c <_svfprintf_r+0x770>
 800a0e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a0e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a0e8:	aa25      	add	r2, sp, #148	; 0x94
 800a0ea:	f003 ff1b 	bl	800df24 <__ssprint_r>
 800a0ee:	2800      	cmp	r0, #0
 800a0f0:	f47f ab4b 	bne.w	800978a <_svfprintf_r+0x37e>
 800a0f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a0f6:	ae32      	add	r6, sp, #200	; 0xc8
 800a0f8:	e58a      	b.n	8009c10 <_svfprintf_r+0x804>
 800a0fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a0fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a0fe:	aa25      	add	r2, sp, #148	; 0x94
 800a100:	f003 ff10 	bl	800df24 <__ssprint_r>
 800a104:	2800      	cmp	r0, #0
 800a106:	f47f ab40 	bne.w	800978a <_svfprintf_r+0x37e>
 800a10a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a10c:	ae32      	add	r6, sp, #200	; 0xc8
 800a10e:	e4f7      	b.n	8009b00 <_svfprintf_r+0x6f4>
 800a110:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a112:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a114:	aa25      	add	r2, sp, #148	; 0x94
 800a116:	f003 ff05 	bl	800df24 <__ssprint_r>
 800a11a:	2800      	cmp	r0, #0
 800a11c:	f47f ab35 	bne.w	800978a <_svfprintf_r+0x37e>
 800a120:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a122:	ae32      	add	r6, sp, #200	; 0xc8
 800a124:	e4fb      	b.n	8009b1e <_svfprintf_r+0x712>
 800a126:	bf00      	nop
 800a128:	08010214 	.word	0x08010214
 800a12c:	08010218 	.word	0x08010218
 800a130:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 800a134:	960b      	str	r6, [sp, #44]	; 0x2c
 800a136:	210f      	movs	r1, #15
 800a138:	ea04 0601 	and.w	r6, r4, r1
 800a13c:	eb0e 0006 	add.w	r0, lr, r6
 800a140:	0927      	lsrs	r7, r4, #4
 800a142:	092a      	lsrs	r2, r5, #4
 800a144:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 800a148:	7803      	ldrb	r3, [r0, #0]
 800a14a:	4615      	mov	r5, r2
 800a14c:	ea54 0205 	orrs.w	r2, r4, r5
 800a150:	4667      	mov	r7, ip
 800a152:	f88c 3000 	strb.w	r3, [ip]
 800a156:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a15a:	d1ed      	bne.n	800a138 <_svfprintf_r+0xd2c>
 800a15c:	9907      	ldr	r1, [sp, #28]
 800a15e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a160:	1bc8      	subs	r0, r1, r7
 800a162:	900e      	str	r0, [sp, #56]	; 0x38
 800a164:	f7ff ba76 	b.w	8009654 <_svfprintf_r+0x248>
 800a168:	2d00      	cmp	r5, #0
 800a16a:	bf08      	it	eq
 800a16c:	2c0a      	cmpeq	r4, #10
 800a16e:	f080 8154 	bcs.w	800a41a <_svfprintf_r+0x100e>
 800a172:	af42      	add	r7, sp, #264	; 0x108
 800a174:	3430      	adds	r4, #48	; 0x30
 800a176:	f807 4d41 	strb.w	r4, [r7, #-65]!
 800a17a:	9b07      	ldr	r3, [sp, #28]
 800a17c:	1bd9      	subs	r1, r3, r7
 800a17e:	910e      	str	r1, [sp, #56]	; 0x38
 800a180:	f7ff ba68 	b.w	8009654 <_svfprintf_r+0x248>
 800a184:	2302      	movs	r3, #2
 800a186:	f7ff ba2c 	b.w	80095e2 <_svfprintf_r+0x1d6>
 800a18a:	4640      	mov	r0, r8
 800a18c:	4621      	mov	r1, r4
 800a18e:	aa25      	add	r2, sp, #148	; 0x94
 800a190:	f003 fec8 	bl	800df24 <__ssprint_r>
 800a194:	2800      	cmp	r0, #0
 800a196:	f47f aaf8 	bne.w	800978a <_svfprintf_r+0x37e>
 800a19a:	ae32      	add	r6, sp, #200	; 0xc8
 800a19c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a19e:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a1a0:	e6d5      	b.n	8009f4e <_svfprintf_r+0xb42>
 800a1a2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a1a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a1a6:	9306      	str	r3, [sp, #24]
 800a1a8:	aa25      	add	r2, sp, #148	; 0x94
 800a1aa:	f003 febb 	bl	800df24 <__ssprint_r>
 800a1ae:	9b06      	ldr	r3, [sp, #24]
 800a1b0:	2800      	cmp	r0, #0
 800a1b2:	f47f aaea 	bne.w	800978a <_svfprintf_r+0x37e>
 800a1b6:	ae32      	add	r6, sp, #200	; 0xc8
 800a1b8:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a1ba:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a1bc:	f7ff ba82 	b.w	80096c4 <_svfprintf_r+0x2b8>
 800a1c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a1c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a1c4:	aa25      	add	r2, sp, #148	; 0x94
 800a1c6:	f003 fead 	bl	800df24 <__ssprint_r>
 800a1ca:	2800      	cmp	r0, #0
 800a1cc:	f47f aadd 	bne.w	800978a <_svfprintf_r+0x37e>
 800a1d0:	ae32      	add	r6, sp, #200	; 0xc8
 800a1d2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a1d4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a1d6:	f7ff ba88 	b.w	80096ea <_svfprintf_r+0x2de>
 800a1da:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800a1dc:	2d00      	cmp	r5, #0
 800a1de:	f340 82b5 	ble.w	800a74c <_svfprintf_r+0x1340>
 800a1e2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a1e4:	9914      	ldr	r1, [sp, #80]	; 0x50
 800a1e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a1e8:	428d      	cmp	r5, r1
 800a1ea:	bfa8      	it	ge
 800a1ec:	460d      	movge	r5, r1
 800a1ee:	18b8      	adds	r0, r7, r2
 800a1f0:	2d00      	cmp	r5, #0
 800a1f2:	9009      	str	r0, [sp, #36]	; 0x24
 800a1f4:	dd0a      	ble.n	800a20c <_svfprintf_r+0xe00>
 800a1f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a1f8:	6037      	str	r7, [r6, #0]
 800a1fa:	1c59      	adds	r1, r3, #1
 800a1fc:	1964      	adds	r4, r4, r5
 800a1fe:	2907      	cmp	r1, #7
 800a200:	6075      	str	r5, [r6, #4]
 800a202:	9427      	str	r4, [sp, #156]	; 0x9c
 800a204:	9126      	str	r1, [sp, #152]	; 0x98
 800a206:	f300 847d 	bgt.w	800ab04 <_svfprintf_r+0x16f8>
 800a20a:	3608      	adds	r6, #8
 800a20c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a20e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800a212:	1b55      	subs	r5, r2, r5
 800a214:	2d00      	cmp	r5, #0
 800a216:	f340 814f 	ble.w	800a4b8 <_svfprintf_r+0x10ac>
 800a21a:	2d10      	cmp	r5, #16
 800a21c:	f340 8274 	ble.w	800a708 <_svfprintf_r+0x12fc>
 800a220:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a222:	4b9f      	ldr	r3, [pc, #636]	; (800a4a0 <_svfprintf_r+0x1094>)
 800a224:	f8c6 9000 	str.w	r9, [r6]
 800a228:	f04f 0810 	mov.w	r8, #16
 800a22c:	3101      	adds	r1, #1
 800a22e:	f1a5 0e11 	sub.w	lr, r5, #17
 800a232:	4444      	add	r4, r8
 800a234:	2907      	cmp	r1, #7
 800a236:	f8c6 8004 	str.w	r8, [r6, #4]
 800a23a:	930e      	str	r3, [sp, #56]	; 0x38
 800a23c:	9427      	str	r4, [sp, #156]	; 0x9c
 800a23e:	9126      	str	r1, [sp, #152]	; 0x98
 800a240:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 800a244:	f300 8451 	bgt.w	800aaea <_svfprintf_r+0x16de>
 800a248:	3608      	adds	r6, #8
 800a24a:	3d10      	subs	r5, #16
 800a24c:	2d10      	cmp	r5, #16
 800a24e:	f340 825e 	ble.w	800a70e <_svfprintf_r+0x1302>
 800a252:	f1bb 0f00 	cmp.w	fp, #0
 800a256:	d00f      	beq.n	800a278 <_svfprintf_r+0xe6c>
 800a258:	3101      	adds	r1, #1
 800a25a:	3410      	adds	r4, #16
 800a25c:	2907      	cmp	r1, #7
 800a25e:	f8c6 9000 	str.w	r9, [r6]
 800a262:	f8c6 8004 	str.w	r8, [r6, #4]
 800a266:	9427      	str	r4, [sp, #156]	; 0x9c
 800a268:	9126      	str	r1, [sp, #152]	; 0x98
 800a26a:	f300 8471 	bgt.w	800ab50 <_svfprintf_r+0x1744>
 800a26e:	3608      	adds	r6, #8
 800a270:	3d10      	subs	r5, #16
 800a272:	2d10      	cmp	r5, #16
 800a274:	f340 824b 	ble.w	800a70e <_svfprintf_r+0x1302>
 800a278:	4620      	mov	r0, r4
 800a27a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800a27e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a280:	e012      	b.n	800a2a8 <_svfprintf_r+0xe9c>
 800a282:	f106 0208 	add.w	r2, r6, #8
 800a286:	1c59      	adds	r1, r3, #1
 800a288:	3010      	adds	r0, #16
 800a28a:	3d10      	subs	r5, #16
 800a28c:	2907      	cmp	r1, #7
 800a28e:	f8c2 9000 	str.w	r9, [r2]
 800a292:	f8c2 8004 	str.w	r8, [r2, #4]
 800a296:	9126      	str	r1, [sp, #152]	; 0x98
 800a298:	9027      	str	r0, [sp, #156]	; 0x9c
 800a29a:	dc1b      	bgt.n	800a2d4 <_svfprintf_r+0xec8>
 800a29c:	f102 0608 	add.w	r6, r2, #8
 800a2a0:	3d10      	subs	r5, #16
 800a2a2:	2d10      	cmp	r5, #16
 800a2a4:	f340 8407 	ble.w	800aab6 <_svfprintf_r+0x16aa>
 800a2a8:	1c4b      	adds	r3, r1, #1
 800a2aa:	3010      	adds	r0, #16
 800a2ac:	2b07      	cmp	r3, #7
 800a2ae:	f8c6 9000 	str.w	r9, [r6]
 800a2b2:	f8c6 8004 	str.w	r8, [r6, #4]
 800a2b6:	9027      	str	r0, [sp, #156]	; 0x9c
 800a2b8:	9326      	str	r3, [sp, #152]	; 0x98
 800a2ba:	dde2      	ble.n	800a282 <_svfprintf_r+0xe76>
 800a2bc:	4658      	mov	r0, fp
 800a2be:	4621      	mov	r1, r4
 800a2c0:	aa25      	add	r2, sp, #148	; 0x94
 800a2c2:	f003 fe2f 	bl	800df24 <__ssprint_r>
 800a2c6:	2800      	cmp	r0, #0
 800a2c8:	f47f aa5f 	bne.w	800978a <_svfprintf_r+0x37e>
 800a2cc:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a2ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a2d0:	aa32      	add	r2, sp, #200	; 0xc8
 800a2d2:	e7d8      	b.n	800a286 <_svfprintf_r+0xe7a>
 800a2d4:	4658      	mov	r0, fp
 800a2d6:	4621      	mov	r1, r4
 800a2d8:	aa25      	add	r2, sp, #148	; 0x94
 800a2da:	f003 fe23 	bl	800df24 <__ssprint_r>
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	f47f aa53 	bne.w	800978a <_svfprintf_r+0x37e>
 800a2e4:	ae32      	add	r6, sp, #200	; 0xc8
 800a2e6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a2e8:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a2ea:	e7d9      	b.n	800a2a0 <_svfprintf_r+0xe94>
 800a2ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a2ee:	af32      	add	r7, sp, #200	; 0xc8
 800a2f0:	940e      	str	r4, [sp, #56]	; 0x38
 800a2f2:	f7ff b9af 	b.w	8009654 <_svfprintf_r+0x248>
 800a2f6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a2f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a2fa:	aa25      	add	r2, sp, #148	; 0x94
 800a2fc:	f003 fe12 	bl	800df24 <__ssprint_r>
 800a300:	2800      	cmp	r0, #0
 800a302:	f47f aa42 	bne.w	800978a <_svfprintf_r+0x37e>
 800a306:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a308:	ae32      	add	r6, sp, #200	; 0xc8
 800a30a:	f7ff bbe8 	b.w	8009ade <_svfprintf_r+0x6d2>
 800a30e:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a310:	3f01      	subs	r7, #1
 800a312:	2f00      	cmp	r7, #0
 800a314:	f77f ad31 	ble.w	8009d7a <_svfprintf_r+0x96e>
 800a318:	2f10      	cmp	r7, #16
 800a31a:	f77f aea7 	ble.w	800a06c <_svfprintf_r+0xc60>
 800a31e:	9811      	ldr	r0, [sp, #68]	; 0x44
 800a320:	4b5f      	ldr	r3, [pc, #380]	; (800a4a0 <_svfprintf_r+0x1094>)
 800a322:	f8c6 9000 	str.w	r9, [r6]
 800a326:	f04f 0810 	mov.w	r8, #16
 800a32a:	3501      	adds	r5, #1
 800a32c:	f1a0 0b12 	sub.w	fp, r0, #18
 800a330:	4444      	add	r4, r8
 800a332:	2d07      	cmp	r5, #7
 800a334:	f8c6 8004 	str.w	r8, [r6, #4]
 800a338:	9309      	str	r3, [sp, #36]	; 0x24
 800a33a:	9427      	str	r4, [sp, #156]	; 0x9c
 800a33c:	9526      	str	r5, [sp, #152]	; 0x98
 800a33e:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 800a342:	f300 83ba 	bgt.w	800aaba <_svfprintf_r+0x16ae>
 800a346:	3608      	adds	r6, #8
 800a348:	3f10      	subs	r7, #16
 800a34a:	2f10      	cmp	r7, #16
 800a34c:	f77f ae90 	ble.w	800a070 <_svfprintf_r+0xc64>
 800a350:	f1bb 0f00 	cmp.w	fp, #0
 800a354:	d00f      	beq.n	800a376 <_svfprintf_r+0xf6a>
 800a356:	3501      	adds	r5, #1
 800a358:	3410      	adds	r4, #16
 800a35a:	2d07      	cmp	r5, #7
 800a35c:	f8c6 9000 	str.w	r9, [r6]
 800a360:	f8c6 8004 	str.w	r8, [r6, #4]
 800a364:	9427      	str	r4, [sp, #156]	; 0x9c
 800a366:	9526      	str	r5, [sp, #152]	; 0x98
 800a368:	f300 83b3 	bgt.w	800aad2 <_svfprintf_r+0x16c6>
 800a36c:	3608      	adds	r6, #8
 800a36e:	3f10      	subs	r7, #16
 800a370:	2f10      	cmp	r7, #16
 800a372:	f77f ae7d 	ble.w	800a070 <_svfprintf_r+0xc64>
 800a376:	4621      	mov	r1, r4
 800a378:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800a37c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a37e:	e010      	b.n	800a3a2 <_svfprintf_r+0xf96>
 800a380:	3608      	adds	r6, #8
 800a382:	3501      	adds	r5, #1
 800a384:	3110      	adds	r1, #16
 800a386:	3f10      	subs	r7, #16
 800a388:	2d07      	cmp	r5, #7
 800a38a:	f8c6 9000 	str.w	r9, [r6]
 800a38e:	f8c6 8004 	str.w	r8, [r6, #4]
 800a392:	9127      	str	r1, [sp, #156]	; 0x9c
 800a394:	9526      	str	r5, [sp, #152]	; 0x98
 800a396:	dc1a      	bgt.n	800a3ce <_svfprintf_r+0xfc2>
 800a398:	3608      	adds	r6, #8
 800a39a:	3f10      	subs	r7, #16
 800a39c:	2f10      	cmp	r7, #16
 800a39e:	f340 835d 	ble.w	800aa5c <_svfprintf_r+0x1650>
 800a3a2:	3501      	adds	r5, #1
 800a3a4:	3110      	adds	r1, #16
 800a3a6:	2d07      	cmp	r5, #7
 800a3a8:	f8c6 9000 	str.w	r9, [r6]
 800a3ac:	f8c6 8004 	str.w	r8, [r6, #4]
 800a3b0:	9127      	str	r1, [sp, #156]	; 0x9c
 800a3b2:	9526      	str	r5, [sp, #152]	; 0x98
 800a3b4:	dde4      	ble.n	800a380 <_svfprintf_r+0xf74>
 800a3b6:	4658      	mov	r0, fp
 800a3b8:	4621      	mov	r1, r4
 800a3ba:	aa25      	add	r2, sp, #148	; 0x94
 800a3bc:	f003 fdb2 	bl	800df24 <__ssprint_r>
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	f47f a9e2 	bne.w	800978a <_svfprintf_r+0x37e>
 800a3c6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a3c8:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a3ca:	ae32      	add	r6, sp, #200	; 0xc8
 800a3cc:	e7d9      	b.n	800a382 <_svfprintf_r+0xf76>
 800a3ce:	4658      	mov	r0, fp
 800a3d0:	4621      	mov	r1, r4
 800a3d2:	aa25      	add	r2, sp, #148	; 0x94
 800a3d4:	f003 fda6 	bl	800df24 <__ssprint_r>
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	f47f a9d6 	bne.w	800978a <_svfprintf_r+0x37e>
 800a3de:	ae32      	add	r6, sp, #200	; 0xc8
 800a3e0:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a3e2:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a3e4:	e7d9      	b.n	800a39a <_svfprintf_r+0xf8e>
 800a3e6:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a3e8:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 800a4a0 <_svfprintf_r+0x1094>
 800a3ec:	3101      	adds	r1, #1
 800a3ee:	1964      	adds	r4, r4, r5
 800a3f0:	2907      	cmp	r1, #7
 800a3f2:	f8c6 b000 	str.w	fp, [r6]
 800a3f6:	6075      	str	r5, [r6, #4]
 800a3f8:	9427      	str	r4, [sp, #156]	; 0x9c
 800a3fa:	9126      	str	r1, [sp, #152]	; 0x98
 800a3fc:	f77f ac18 	ble.w	8009c30 <_svfprintf_r+0x824>
 800a400:	e4c6      	b.n	8009d90 <_svfprintf_r+0x984>
 800a402:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a404:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a406:	aa25      	add	r2, sp, #148	; 0x94
 800a408:	f003 fd8c 	bl	800df24 <__ssprint_r>
 800a40c:	2800      	cmp	r0, #0
 800a40e:	f47f a9bc 	bne.w	800978a <_svfprintf_r+0x37e>
 800a412:	ae32      	add	r6, sp, #200	; 0xc8
 800a414:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a416:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a418:	e42e      	b.n	8009c78 <_svfprintf_r+0x86c>
 800a41a:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 800a41e:	4620      	mov	r0, r4
 800a420:	4629      	mov	r1, r5
 800a422:	220a      	movs	r2, #10
 800a424:	2300      	movs	r3, #0
 800a426:	f005 fa1f 	bl	800f868 <__aeabi_uldivmod>
 800a42a:	3230      	adds	r2, #48	; 0x30
 800a42c:	f88b 2000 	strb.w	r2, [fp]
 800a430:	4620      	mov	r0, r4
 800a432:	4629      	mov	r1, r5
 800a434:	220a      	movs	r2, #10
 800a436:	2300      	movs	r3, #0
 800a438:	f005 fa16 	bl	800f868 <__aeabi_uldivmod>
 800a43c:	4604      	mov	r4, r0
 800a43e:	460d      	mov	r5, r1
 800a440:	ea54 0005 	orrs.w	r0, r4, r5
 800a444:	465f      	mov	r7, fp
 800a446:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a44a:	d1e8      	bne.n	800a41e <_svfprintf_r+0x1012>
 800a44c:	e507      	b.n	8009e5e <_svfprintf_r+0xa52>
 800a44e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a450:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a452:	aa25      	add	r2, sp, #148	; 0x94
 800a454:	f003 fd66 	bl	800df24 <__ssprint_r>
 800a458:	2800      	cmp	r0, #0
 800a45a:	f47f a996 	bne.w	800978a <_svfprintf_r+0x37e>
 800a45e:	ae32      	add	r6, sp, #200	; 0xc8
 800a460:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a462:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a464:	e41d      	b.n	8009ca2 <_svfprintf_r+0x896>
 800a466:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a468:	680c      	ldr	r4, [r1, #0]
 800a46a:	17e5      	asrs	r5, r4, #31
 800a46c:	4622      	mov	r2, r4
 800a46e:	462b      	mov	r3, r5
 800a470:	1d0f      	adds	r7, r1, #4
 800a472:	2a00      	cmp	r2, #0
 800a474:	f173 0000 	sbcs.w	r0, r3, #0
 800a478:	9710      	str	r7, [sp, #64]	; 0x40
 800a47a:	f6bf a8cd 	bge.w	8009618 <_svfprintf_r+0x20c>
 800a47e:	222d      	movs	r2, #45	; 0x2d
 800a480:	4264      	negs	r4, r4
 800a482:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a486:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 800a48a:	2301      	movs	r3, #1
 800a48c:	f7ff b8c5 	b.w	800961a <_svfprintf_r+0x20e>
 800a490:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a492:	6815      	ldr	r5, [r2, #0]
 800a494:	1d17      	adds	r7, r2, #4
 800a496:	462c      	mov	r4, r5
 800a498:	9710      	str	r7, [sp, #64]	; 0x40
 800a49a:	2500      	movs	r5, #0
 800a49c:	f7ff b9ec 	b.w	8009878 <_svfprintf_r+0x46c>
 800a4a0:	08010218 	.word	0x08010218
 800a4a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a4a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a4a8:	aa25      	add	r2, sp, #148	; 0x94
 800a4aa:	f003 fd3b 	bl	800df24 <__ssprint_r>
 800a4ae:	2800      	cmp	r0, #0
 800a4b0:	f47f a96b 	bne.w	800978a <_svfprintf_r+0x37e>
 800a4b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a4b6:	ae32      	add	r6, sp, #200	; 0xc8
 800a4b8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a4ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a4bc:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	4407      	add	r7, r0
 800a4c2:	db72      	blt.n	800a5aa <_svfprintf_r+0x119e>
 800a4c4:	9908      	ldr	r1, [sp, #32]
 800a4c6:	07c9      	lsls	r1, r1, #31
 800a4c8:	d46f      	bmi.n	800a5aa <_svfprintf_r+0x119e>
 800a4ca:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a4cc:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a4ce:	1bed      	subs	r5, r5, r7
 800a4d0:	1ac9      	subs	r1, r1, r3
 800a4d2:	42a9      	cmp	r1, r5
 800a4d4:	bfb8      	it	lt
 800a4d6:	460d      	movlt	r5, r1
 800a4d8:	2d00      	cmp	r5, #0
 800a4da:	dd0a      	ble.n	800a4f2 <_svfprintf_r+0x10e6>
 800a4dc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a4de:	6037      	str	r7, [r6, #0]
 800a4e0:	1c50      	adds	r0, r2, #1
 800a4e2:	1964      	adds	r4, r4, r5
 800a4e4:	2807      	cmp	r0, #7
 800a4e6:	6075      	str	r5, [r6, #4]
 800a4e8:	9427      	str	r4, [sp, #156]	; 0x9c
 800a4ea:	9026      	str	r0, [sp, #152]	; 0x98
 800a4ec:	f300 836f 	bgt.w	800abce <_svfprintf_r+0x17c2>
 800a4f0:	3608      	adds	r6, #8
 800a4f2:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800a4f6:	1b4d      	subs	r5, r1, r5
 800a4f8:	2d00      	cmp	r5, #0
 800a4fa:	f77f ab9a 	ble.w	8009c32 <_svfprintf_r+0x826>
 800a4fe:	2d10      	cmp	r5, #16
 800a500:	f77f af71 	ble.w	800a3e6 <_svfprintf_r+0xfda>
 800a504:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a506:	f8c6 9000 	str.w	r9, [r6]
 800a50a:	2710      	movs	r7, #16
 800a50c:	1c51      	adds	r1, r2, #1
 800a50e:	f1a5 0811 	sub.w	r8, r5, #17
 800a512:	19e4      	adds	r4, r4, r7
 800a514:	2907      	cmp	r1, #7
 800a516:	6077      	str	r7, [r6, #4]
 800a518:	f8df b348 	ldr.w	fp, [pc, #840]	; 800a864 <_svfprintf_r+0x1458>
 800a51c:	9427      	str	r4, [sp, #156]	; 0x9c
 800a51e:	9126      	str	r1, [sp, #152]	; 0x98
 800a520:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800a524:	f300 8347 	bgt.w	800abb6 <_svfprintf_r+0x17aa>
 800a528:	3608      	adds	r6, #8
 800a52a:	3d10      	subs	r5, #16
 800a52c:	2d10      	cmp	r5, #16
 800a52e:	f77f af5d 	ble.w	800a3ec <_svfprintf_r+0xfe0>
 800a532:	f1b8 0f00 	cmp.w	r8, #0
 800a536:	d00e      	beq.n	800a556 <_svfprintf_r+0x114a>
 800a538:	3101      	adds	r1, #1
 800a53a:	3410      	adds	r4, #16
 800a53c:	2907      	cmp	r1, #7
 800a53e:	f8c6 9000 	str.w	r9, [r6]
 800a542:	6077      	str	r7, [r6, #4]
 800a544:	9427      	str	r4, [sp, #156]	; 0x9c
 800a546:	9126      	str	r1, [sp, #152]	; 0x98
 800a548:	f300 83a5 	bgt.w	800ac96 <_svfprintf_r+0x188a>
 800a54c:	3608      	adds	r6, #8
 800a54e:	3d10      	subs	r5, #16
 800a550:	2d10      	cmp	r5, #16
 800a552:	f77f af4b 	ble.w	800a3ec <_svfprintf_r+0xfe0>
 800a556:	4620      	mov	r0, r4
 800a558:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800a55c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a55e:	e00f      	b.n	800a580 <_svfprintf_r+0x1174>
 800a560:	3608      	adds	r6, #8
 800a562:	1c59      	adds	r1, r3, #1
 800a564:	3010      	adds	r0, #16
 800a566:	3d10      	subs	r5, #16
 800a568:	2907      	cmp	r1, #7
 800a56a:	f8c6 9000 	str.w	r9, [r6]
 800a56e:	6077      	str	r7, [r6, #4]
 800a570:	9126      	str	r1, [sp, #152]	; 0x98
 800a572:	9027      	str	r0, [sp, #156]	; 0x9c
 800a574:	dc28      	bgt.n	800a5c8 <_svfprintf_r+0x11bc>
 800a576:	3608      	adds	r6, #8
 800a578:	3d10      	subs	r5, #16
 800a57a:	2d10      	cmp	r5, #16
 800a57c:	f340 80d3 	ble.w	800a726 <_svfprintf_r+0x131a>
 800a580:	1c4b      	adds	r3, r1, #1
 800a582:	3010      	adds	r0, #16
 800a584:	2b07      	cmp	r3, #7
 800a586:	f8c6 9000 	str.w	r9, [r6]
 800a58a:	6077      	str	r7, [r6, #4]
 800a58c:	9027      	str	r0, [sp, #156]	; 0x9c
 800a58e:	9326      	str	r3, [sp, #152]	; 0x98
 800a590:	dde6      	ble.n	800a560 <_svfprintf_r+0x1154>
 800a592:	4640      	mov	r0, r8
 800a594:	4621      	mov	r1, r4
 800a596:	aa25      	add	r2, sp, #148	; 0x94
 800a598:	f003 fcc4 	bl	800df24 <__ssprint_r>
 800a59c:	2800      	cmp	r0, #0
 800a59e:	f47f a8f4 	bne.w	800978a <_svfprintf_r+0x37e>
 800a5a2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a5a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a5a6:	ae32      	add	r6, sp, #200	; 0xc8
 800a5a8:	e7db      	b.n	800a562 <_svfprintf_r+0x1156>
 800a5aa:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a5ac:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a5ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a5b0:	6030      	str	r0, [r6, #0]
 800a5b2:	18a4      	adds	r4, r4, r2
 800a5b4:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a5b6:	1c4a      	adds	r2, r1, #1
 800a5b8:	2a07      	cmp	r2, #7
 800a5ba:	6070      	str	r0, [r6, #4]
 800a5bc:	9427      	str	r4, [sp, #156]	; 0x9c
 800a5be:	9226      	str	r2, [sp, #152]	; 0x98
 800a5c0:	f300 82d3 	bgt.w	800ab6a <_svfprintf_r+0x175e>
 800a5c4:	3608      	adds	r6, #8
 800a5c6:	e780      	b.n	800a4ca <_svfprintf_r+0x10be>
 800a5c8:	4640      	mov	r0, r8
 800a5ca:	4621      	mov	r1, r4
 800a5cc:	aa25      	add	r2, sp, #148	; 0x94
 800a5ce:	f003 fca9 	bl	800df24 <__ssprint_r>
 800a5d2:	2800      	cmp	r0, #0
 800a5d4:	f47f a8d9 	bne.w	800978a <_svfprintf_r+0x37e>
 800a5d8:	ae32      	add	r6, sp, #200	; 0xc8
 800a5da:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a5dc:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a5de:	e7cb      	b.n	800a578 <_svfprintf_r+0x116c>
 800a5e0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a5e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a5e4:	9306      	str	r3, [sp, #24]
 800a5e6:	aa25      	add	r2, sp, #148	; 0x94
 800a5e8:	f003 fc9c 	bl	800df24 <__ssprint_r>
 800a5ec:	9b06      	ldr	r3, [sp, #24]
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	f47f a8cb 	bne.w	800978a <_svfprintf_r+0x37e>
 800a5f4:	ae32      	add	r6, sp, #200	; 0xc8
 800a5f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a5f8:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a5fa:	e4df      	b.n	8009fbc <_svfprintf_r+0xbb0>
 800a5fc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a5fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a600:	aa25      	add	r2, sp, #148	; 0x94
 800a602:	f003 fc8f 	bl	800df24 <__ssprint_r>
 800a606:	2800      	cmp	r0, #0
 800a608:	f47f a8bf 	bne.w	800978a <_svfprintf_r+0x37e>
 800a60c:	ae32      	add	r6, sp, #200	; 0xc8
 800a60e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a610:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a612:	e4e1      	b.n	8009fd8 <_svfprintf_r+0xbcc>
 800a614:	9908      	ldr	r1, [sp, #32]
 800a616:	07ca      	lsls	r2, r1, #31
 800a618:	f53f ab81 	bmi.w	8009d1e <_svfprintf_r+0x912>
 800a61c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a61e:	6037      	str	r7, [r6, #0]
 800a620:	3401      	adds	r4, #1
 800a622:	1c55      	adds	r5, r2, #1
 800a624:	2001      	movs	r0, #1
 800a626:	f7ff bba1 	b.w	8009d6c <_svfprintf_r+0x960>
 800a62a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a62c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a62e:	aa25      	add	r2, sp, #148	; 0x94
 800a630:	f003 fc78 	bl	800df24 <__ssprint_r>
 800a634:	2800      	cmp	r0, #0
 800a636:	f47f a8a8 	bne.w	800978a <_svfprintf_r+0x37e>
 800a63a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a63c:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a63e:	ae32      	add	r6, sp, #200	; 0xc8
 800a640:	f7ff bb79 	b.w	8009d36 <_svfprintf_r+0x92a>
 800a644:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a646:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a648:	aa25      	add	r2, sp, #148	; 0x94
 800a64a:	f003 fc6b 	bl	800df24 <__ssprint_r>
 800a64e:	2800      	cmp	r0, #0
 800a650:	f47f a89b 	bne.w	800978a <_svfprintf_r+0x37e>
 800a654:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a656:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a658:	ae32      	add	r6, sp, #200	; 0xc8
 800a65a:	f7ff bb78 	b.w	8009d4e <_svfprintf_r+0x942>
 800a65e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a660:	af32      	add	r7, sp, #200	; 0xc8
 800a662:	910e      	str	r1, [sp, #56]	; 0x38
 800a664:	f7fe bff6 	b.w	8009654 <_svfprintf_r+0x248>
 800a668:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a66a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a66c:	aa25      	add	r2, sp, #148	; 0x94
 800a66e:	f003 fc59 	bl	800df24 <__ssprint_r>
 800a672:	2800      	cmp	r0, #0
 800a674:	f47f a889 	bne.w	800978a <_svfprintf_r+0x37e>
 800a678:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a67a:	ae32      	add	r6, sp, #200	; 0xc8
 800a67c:	f7ff ba53 	b.w	8009b26 <_svfprintf_r+0x71a>
 800a680:	f003 fc1c 	bl	800debc <__fpclassifyd>
 800a684:	2800      	cmp	r0, #0
 800a686:	f040 80f1 	bne.w	800a86c <_svfprintf_r+0x1460>
 800a68a:	2703      	movs	r7, #3
 800a68c:	4a73      	ldr	r2, [pc, #460]	; (800a85c <_svfprintf_r+0x1450>)
 800a68e:	970b      	str	r7, [sp, #44]	; 0x2c
 800a690:	4f73      	ldr	r7, [pc, #460]	; (800a860 <_svfprintf_r+0x1454>)
 800a692:	9012      	str	r0, [sp, #72]	; 0x48
 800a694:	9808      	ldr	r0, [sp, #32]
 800a696:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800a69a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a69e:	bfd8      	it	le
 800a6a0:	4617      	movle	r7, r2
 800a6a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a6a4:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 800a6a8:	2103      	movs	r1, #3
 800a6aa:	9408      	str	r4, [sp, #32]
 800a6ac:	910e      	str	r1, [sp, #56]	; 0x38
 800a6ae:	9214      	str	r2, [sp, #80]	; 0x50
 800a6b0:	f7fe bfdb 	b.w	800966a <_svfprintf_r+0x25e>
 800a6b4:	9b08      	ldr	r3, [sp, #32]
 800a6b6:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800a6ba:	f000 81bb 	beq.w	800aa34 <_svfprintf_r+0x1628>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a6c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a6c4:	1d01      	adds	r1, r0, #4
 800a6c6:	882c      	ldrh	r4, [r5, #0]
 800a6c8:	9110      	str	r1, [sp, #64]	; 0x40
 800a6ca:	2500      	movs	r5, #0
 800a6cc:	f7fe bf89 	b.w	80095e2 <_svfprintf_r+0x1d6>
 800a6d0:	9808      	ldr	r0, [sp, #32]
 800a6d2:	0640      	lsls	r0, r0, #25
 800a6d4:	f140 81a5 	bpl.w	800aa22 <_svfprintf_r+0x1616>
 800a6d8:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a6da:	1d08      	adds	r0, r1, #4
 800a6dc:	880c      	ldrh	r4, [r1, #0]
 800a6de:	9010      	str	r0, [sp, #64]	; 0x40
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	2500      	movs	r5, #0
 800a6e4:	f7fe bf7d 	b.w	80095e2 <_svfprintf_r+0x1d6>
 800a6e8:	f89a 8000 	ldrb.w	r8, [sl]
 800a6ec:	f7fe bef0 	b.w	80094d0 <_svfprintf_r+0xc4>
 800a6f0:	9b08      	ldr	r3, [sp, #32]
 800a6f2:	06da      	lsls	r2, r3, #27
 800a6f4:	f140 81a6 	bpl.w	800aa44 <_svfprintf_r+0x1638>
 800a6f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a6fa:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a6fc:	6813      	ldr	r3, [r2, #0]
 800a6fe:	1d14      	adds	r4, r2, #4
 800a700:	9410      	str	r4, [sp, #64]	; 0x40
 800a702:	6018      	str	r0, [r3, #0]
 800a704:	f7fe bead 	b.w	8009462 <_svfprintf_r+0x56>
 800a708:	4856      	ldr	r0, [pc, #344]	; (800a864 <_svfprintf_r+0x1458>)
 800a70a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a70c:	900e      	str	r0, [sp, #56]	; 0x38
 800a70e:	1c4b      	adds	r3, r1, #1
 800a710:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a712:	1964      	adds	r4, r4, r5
 800a714:	2b07      	cmp	r3, #7
 800a716:	e886 0021 	stmia.w	r6, {r0, r5}
 800a71a:	9427      	str	r4, [sp, #156]	; 0x9c
 800a71c:	9326      	str	r3, [sp, #152]	; 0x98
 800a71e:	f73f aec1 	bgt.w	800a4a4 <_svfprintf_r+0x1098>
 800a722:	3608      	adds	r6, #8
 800a724:	e6c8      	b.n	800a4b8 <_svfprintf_r+0x10ac>
 800a726:	4604      	mov	r4, r0
 800a728:	e660      	b.n	800a3ec <_svfprintf_r+0xfe0>
 800a72a:	4b4e      	ldr	r3, [pc, #312]	; (800a864 <_svfprintf_r+0x1458>)
 800a72c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a72e:	9309      	str	r3, [sp, #36]	; 0x24
 800a730:	f7ff ba63 	b.w	8009bfa <_svfprintf_r+0x7ee>
 800a734:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a736:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a738:	aa25      	add	r2, sp, #148	; 0x94
 800a73a:	f003 fbf3 	bl	800df24 <__ssprint_r>
 800a73e:	2800      	cmp	r0, #0
 800a740:	f47f a823 	bne.w	800978a <_svfprintf_r+0x37e>
 800a744:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a746:	ae32      	add	r6, sp, #200	; 0xc8
 800a748:	f7ff bba8 	b.w	8009e9c <_svfprintf_r+0xa90>
 800a74c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a74e:	4b46      	ldr	r3, [pc, #280]	; (800a868 <_svfprintf_r+0x145c>)
 800a750:	1c50      	adds	r0, r2, #1
 800a752:	3401      	adds	r4, #1
 800a754:	2101      	movs	r1, #1
 800a756:	2807      	cmp	r0, #7
 800a758:	6033      	str	r3, [r6, #0]
 800a75a:	6071      	str	r1, [r6, #4]
 800a75c:	9427      	str	r4, [sp, #156]	; 0x9c
 800a75e:	9026      	str	r0, [sp, #152]	; 0x98
 800a760:	f300 8144 	bgt.w	800a9ec <_svfprintf_r+0x15e0>
 800a764:	3608      	adds	r6, #8
 800a766:	b92d      	cbnz	r5, 800a774 <_svfprintf_r+0x1368>
 800a768:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a76a:	b91a      	cbnz	r2, 800a774 <_svfprintf_r+0x1368>
 800a76c:	9808      	ldr	r0, [sp, #32]
 800a76e:	07c0      	lsls	r0, r0, #31
 800a770:	f57f aa5f 	bpl.w	8009c32 <_svfprintf_r+0x826>
 800a774:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a776:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a778:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a77a:	6033      	str	r3, [r6, #0]
 800a77c:	1862      	adds	r2, r4, r1
 800a77e:	1c43      	adds	r3, r0, #1
 800a780:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a782:	2b07      	cmp	r3, #7
 800a784:	6071      	str	r1, [r6, #4]
 800a786:	9227      	str	r2, [sp, #156]	; 0x9c
 800a788:	9326      	str	r3, [sp, #152]	; 0x98
 800a78a:	f300 82bc 	bgt.w	800ad06 <_svfprintf_r+0x18fa>
 800a78e:	3608      	adds	r6, #8
 800a790:	426d      	negs	r5, r5
 800a792:	2d00      	cmp	r5, #0
 800a794:	f340 817d 	ble.w	800aa92 <_svfprintf_r+0x1686>
 800a798:	2d10      	cmp	r5, #16
 800a79a:	f340 81f2 	ble.w	800ab82 <_svfprintf_r+0x1776>
 800a79e:	2410      	movs	r4, #16
 800a7a0:	3301      	adds	r3, #1
 800a7a2:	f1a5 0c11 	sub.w	ip, r5, #17
 800a7a6:	1912      	adds	r2, r2, r4
 800a7a8:	2b07      	cmp	r3, #7
 800a7aa:	f8c6 9000 	str.w	r9, [r6]
 800a7ae:	6074      	str	r4, [r6, #4]
 800a7b0:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800a864 <_svfprintf_r+0x1458>
 800a7b4:	9227      	str	r2, [sp, #156]	; 0x9c
 800a7b6:	9326      	str	r3, [sp, #152]	; 0x98
 800a7b8:	f3cc 1800 	ubfx	r8, ip, #4, #1
 800a7bc:	f300 8319 	bgt.w	800adf2 <_svfprintf_r+0x19e6>
 800a7c0:	3608      	adds	r6, #8
 800a7c2:	3d10      	subs	r5, #16
 800a7c4:	2d10      	cmp	r5, #16
 800a7c6:	f340 81de 	ble.w	800ab86 <_svfprintf_r+0x177a>
 800a7ca:	f1b8 0f00 	cmp.w	r8, #0
 800a7ce:	d00e      	beq.n	800a7ee <_svfprintf_r+0x13e2>
 800a7d0:	3301      	adds	r3, #1
 800a7d2:	3210      	adds	r2, #16
 800a7d4:	2b07      	cmp	r3, #7
 800a7d6:	f8c6 9000 	str.w	r9, [r6]
 800a7da:	6074      	str	r4, [r6, #4]
 800a7dc:	9227      	str	r2, [sp, #156]	; 0x9c
 800a7de:	9326      	str	r3, [sp, #152]	; 0x98
 800a7e0:	f300 8313 	bgt.w	800ae0a <_svfprintf_r+0x19fe>
 800a7e4:	3608      	adds	r6, #8
 800a7e6:	3d10      	subs	r5, #16
 800a7e8:	2d10      	cmp	r5, #16
 800a7ea:	f340 81cc 	ble.w	800ab86 <_svfprintf_r+0x177a>
 800a7ee:	4630      	mov	r0, r6
 800a7f0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800a7f4:	462e      	mov	r6, r5
 800a7f6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a7f8:	e010      	b.n	800a81c <_svfprintf_r+0x1410>
 800a7fa:	3008      	adds	r0, #8
 800a7fc:	3301      	adds	r3, #1
 800a7fe:	3210      	adds	r2, #16
 800a800:	3e10      	subs	r6, #16
 800a802:	2b07      	cmp	r3, #7
 800a804:	f8c0 9000 	str.w	r9, [r0]
 800a808:	6044      	str	r4, [r0, #4]
 800a80a:	9227      	str	r2, [sp, #156]	; 0x9c
 800a80c:	9326      	str	r3, [sp, #152]	; 0x98
 800a80e:	f300 80fc 	bgt.w	800aa0a <_svfprintf_r+0x15fe>
 800a812:	3008      	adds	r0, #8
 800a814:	3e10      	subs	r6, #16
 800a816:	2e10      	cmp	r6, #16
 800a818:	f340 829d 	ble.w	800ad56 <_svfprintf_r+0x194a>
 800a81c:	3301      	adds	r3, #1
 800a81e:	3210      	adds	r2, #16
 800a820:	2b07      	cmp	r3, #7
 800a822:	f8c0 9000 	str.w	r9, [r0]
 800a826:	6044      	str	r4, [r0, #4]
 800a828:	9227      	str	r2, [sp, #156]	; 0x9c
 800a82a:	9326      	str	r3, [sp, #152]	; 0x98
 800a82c:	dde5      	ble.n	800a7fa <_svfprintf_r+0x13ee>
 800a82e:	4640      	mov	r0, r8
 800a830:	4629      	mov	r1, r5
 800a832:	aa25      	add	r2, sp, #148	; 0x94
 800a834:	f003 fb76 	bl	800df24 <__ssprint_r>
 800a838:	2800      	cmp	r0, #0
 800a83a:	f47e afa6 	bne.w	800978a <_svfprintf_r+0x37e>
 800a83e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800a840:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a842:	a832      	add	r0, sp, #200	; 0xc8
 800a844:	e7da      	b.n	800a7fc <_svfprintf_r+0x13f0>
 800a846:	9a08      	ldr	r2, [sp, #32]
 800a848:	f893 8001 	ldrb.w	r8, [r3, #1]
 800a84c:	f042 0220 	orr.w	r2, r2, #32
 800a850:	f10a 0a01 	add.w	sl, sl, #1
 800a854:	9208      	str	r2, [sp, #32]
 800a856:	f7fe be3b 	b.w	80094d0 <_svfprintf_r+0xc4>
 800a85a:	bf00      	nop
 800a85c:	080101dc 	.word	0x080101dc
 800a860:	080101e0 	.word	0x080101e0
 800a864:	08010218 	.word	0x08010218
 800a868:	08010214 	.word	0x08010214
 800a86c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a86e:	1c6b      	adds	r3, r5, #1
 800a870:	f000 80c8 	beq.w	800aa04 <_svfprintf_r+0x15f8>
 800a874:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800a878:	f000 8257 	beq.w	800ad2a <_svfprintf_r+0x191e>
 800a87c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a880:	f000 8253 	beq.w	800ad2a <_svfprintf_r+0x191e>
 800a884:	9b08      	ldr	r3, [sp, #32]
 800a886:	2c00      	cmp	r4, #0
 800a888:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 800a88c:	951a      	str	r5, [sp, #104]	; 0x68
 800a88e:	f2c0 8259 	blt.w	800ad44 <_svfprintf_r+0x1938>
 800a892:	2000      	movs	r0, #0
 800a894:	9012      	str	r0, [sp, #72]	; 0x48
 800a896:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800a89a:	f000 8208 	beq.w	800acae <_svfprintf_r+0x18a2>
 800a89e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a8a2:	f000 8204 	beq.w	800acae <_svfprintf_r+0x18a2>
 800a8a6:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800a8aa:	f000 8250 	beq.w	800ad4e <_svfprintf_r+0x1942>
 800a8ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a8b2:	f000 824c 	beq.w	800ad4e <_svfprintf_r+0x1942>
 800a8b6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800a8ba:	2102      	movs	r1, #2
 800a8bc:	e88d 1002 	stmia.w	sp, {r1, ip}
 800a8c0:	a81f      	add	r0, sp, #124	; 0x7c
 800a8c2:	a920      	add	r1, sp, #128	; 0x80
 800a8c4:	ad1e      	add	r5, sp, #120	; 0x78
 800a8c6:	9003      	str	r0, [sp, #12]
 800a8c8:	465a      	mov	r2, fp
 800a8ca:	4623      	mov	r3, r4
 800a8cc:	9502      	str	r5, [sp, #8]
 800a8ce:	9104      	str	r1, [sp, #16]
 800a8d0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a8d2:	f8cd c018 	str.w	ip, [sp, #24]
 800a8d6:	f000 fca3 	bl	800b220 <_dtoa_r>
 800a8da:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800a8de:	4607      	mov	r7, r0
 800a8e0:	f8dd c018 	ldr.w	ip, [sp, #24]
 800a8e4:	d002      	beq.n	800a8ec <_svfprintf_r+0x14e0>
 800a8e6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a8ea:	d103      	bne.n	800a8f4 <_svfprintf_r+0x14e8>
 800a8ec:	9a08      	ldr	r2, [sp, #32]
 800a8ee:	07d0      	lsls	r0, r2, #31
 800a8f0:	f140 8297 	bpl.w	800ae22 <_svfprintf_r+0x1a16>
 800a8f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a8f8:	eb07 050c 	add.w	r5, r7, ip
 800a8fc:	f000 81ea 	beq.w	800acd4 <_svfprintf_r+0x18c8>
 800a900:	4658      	mov	r0, fp
 800a902:	4621      	mov	r1, r4
 800a904:	2200      	movs	r2, #0
 800a906:	2300      	movs	r3, #0
 800a908:	f004 ff54 	bl	800f7b4 <__aeabi_dcmpeq>
 800a90c:	b9e8      	cbnz	r0, 800a94a <_svfprintf_r+0x153e>
 800a90e:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800a910:	42a5      	cmp	r5, r4
 800a912:	f240 82e7 	bls.w	800aee4 <_svfprintf_r+0x1ad8>
 800a916:	4623      	mov	r3, r4
 800a918:	2130      	movs	r1, #48	; 0x30
 800a91a:	f803 1b01 	strb.w	r1, [r3], #1
 800a91e:	43e2      	mvns	r2, r4
 800a920:	18a8      	adds	r0, r5, r2
 800a922:	42ab      	cmp	r3, r5
 800a924:	9320      	str	r3, [sp, #128]	; 0x80
 800a926:	f000 0201 	and.w	r2, r0, #1
 800a92a:	d00d      	beq.n	800a948 <_svfprintf_r+0x153c>
 800a92c:	b122      	cbz	r2, 800a938 <_svfprintf_r+0x152c>
 800a92e:	3301      	adds	r3, #1
 800a930:	42ab      	cmp	r3, r5
 800a932:	7061      	strb	r1, [r4, #1]
 800a934:	9320      	str	r3, [sp, #128]	; 0x80
 800a936:	d007      	beq.n	800a948 <_svfprintf_r+0x153c>
 800a938:	461c      	mov	r4, r3
 800a93a:	f804 1b01 	strb.w	r1, [r4], #1
 800a93e:	7059      	strb	r1, [r3, #1]
 800a940:	1c63      	adds	r3, r4, #1
 800a942:	42ab      	cmp	r3, r5
 800a944:	9320      	str	r3, [sp, #128]	; 0x80
 800a946:	d1f7      	bne.n	800a938 <_svfprintf_r+0x152c>
 800a948:	461d      	mov	r5, r3
 800a94a:	1bed      	subs	r5, r5, r7
 800a94c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800a950:	9511      	str	r5, [sp, #68]	; 0x44
 800a952:	f000 815d 	beq.w	800ac10 <_svfprintf_r+0x1804>
 800a956:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a95a:	f000 8159 	beq.w	800ac10 <_svfprintf_r+0x1804>
 800a95e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800a962:	f040 82ba 	bne.w	800aeda <_svfprintf_r+0x1ace>
 800a966:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a968:	2a00      	cmp	r2, #0
 800a96a:	f340 828d 	ble.w	800ae88 <_svfprintf_r+0x1a7c>
 800a96e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a970:	2b00      	cmp	r3, #0
 800a972:	f040 8258 	bne.w	800ae26 <_svfprintf_r+0x1a1a>
 800a976:	9c08      	ldr	r4, [sp, #32]
 800a978:	07e3      	lsls	r3, r4, #31
 800a97a:	f100 8254 	bmi.w	800ae26 <_svfprintf_r+0x1a1a>
 800a97e:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800a982:	910b      	str	r1, [sp, #44]	; 0x2c
 800a984:	920e      	str	r2, [sp, #56]	; 0x38
 800a986:	9214      	str	r2, [sp, #80]	; 0x50
 800a988:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800a98a:	2c00      	cmp	r4, #0
 800a98c:	f000 813a 	beq.w	800ac04 <_svfprintf_r+0x17f8>
 800a990:	981a      	ldr	r0, [sp, #104]	; 0x68
 800a992:	212d      	movs	r1, #45	; 0x2d
 800a994:	2400      	movs	r4, #0
 800a996:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 800a99a:	9008      	str	r0, [sp, #32]
 800a99c:	9412      	str	r4, [sp, #72]	; 0x48
 800a99e:	f7fe be65 	b.w	800966c <_svfprintf_r+0x260>
 800a9a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9a4:	9510      	str	r5, [sp, #64]	; 0x40
 800a9a6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 800a9aa:	920b      	str	r2, [sp, #44]	; 0x2c
 800a9ac:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800a9b0:	9414      	str	r4, [sp, #80]	; 0x50
 800a9b2:	f7fe be5a 	b.w	800966a <_svfprintf_r+0x25e>
 800a9b6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a9b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a9ba:	aa25      	add	r2, sp, #148	; 0x94
 800a9bc:	f003 fab2 	bl	800df24 <__ssprint_r>
 800a9c0:	2800      	cmp	r0, #0
 800a9c2:	f47e aee2 	bne.w	800978a <_svfprintf_r+0x37e>
 800a9c6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800a9c8:	ae32      	add	r6, sp, #200	; 0xc8
 800a9ca:	f7ff ba7c 	b.w	8009ec6 <_svfprintf_r+0xaba>
 800a9ce:	2140      	movs	r1, #64	; 0x40
 800a9d0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a9d2:	f7fd fd6d 	bl	80084b0 <_malloc_r>
 800a9d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a9d8:	6008      	str	r0, [r1, #0]
 800a9da:	6108      	str	r0, [r1, #16]
 800a9dc:	2800      	cmp	r0, #0
 800a9de:	f000 8275 	beq.w	800aecc <_svfprintf_r+0x1ac0>
 800a9e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a9e4:	2640      	movs	r6, #64	; 0x40
 800a9e6:	6156      	str	r6, [r2, #20]
 800a9e8:	f7fe bd2d 	b.w	8009446 <_svfprintf_r+0x3a>
 800a9ec:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a9ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a9f0:	aa25      	add	r2, sp, #148	; 0x94
 800a9f2:	f003 fa97 	bl	800df24 <__ssprint_r>
 800a9f6:	2800      	cmp	r0, #0
 800a9f8:	f47e aec7 	bne.w	800978a <_svfprintf_r+0x37e>
 800a9fc:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800a9fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800aa00:	ae32      	add	r6, sp, #200	; 0xc8
 800aa02:	e6b0      	b.n	800a766 <_svfprintf_r+0x135a>
 800aa04:	2706      	movs	r7, #6
 800aa06:	9709      	str	r7, [sp, #36]	; 0x24
 800aa08:	e73c      	b.n	800a884 <_svfprintf_r+0x1478>
 800aa0a:	4640      	mov	r0, r8
 800aa0c:	4629      	mov	r1, r5
 800aa0e:	aa25      	add	r2, sp, #148	; 0x94
 800aa10:	f003 fa88 	bl	800df24 <__ssprint_r>
 800aa14:	2800      	cmp	r0, #0
 800aa16:	f47e aeb8 	bne.w	800978a <_svfprintf_r+0x37e>
 800aa1a:	a832      	add	r0, sp, #200	; 0xc8
 800aa1c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800aa1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aa20:	e6f8      	b.n	800a814 <_svfprintf_r+0x1408>
 800aa22:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa24:	6817      	ldr	r7, [r2, #0]
 800aa26:	1d13      	adds	r3, r2, #4
 800aa28:	9310      	str	r3, [sp, #64]	; 0x40
 800aa2a:	463c      	mov	r4, r7
 800aa2c:	2500      	movs	r5, #0
 800aa2e:	2301      	movs	r3, #1
 800aa30:	f7fe bdd7 	b.w	80095e2 <_svfprintf_r+0x1d6>
 800aa34:	9910      	ldr	r1, [sp, #64]	; 0x40
 800aa36:	680a      	ldr	r2, [r1, #0]
 800aa38:	1d0f      	adds	r7, r1, #4
 800aa3a:	4614      	mov	r4, r2
 800aa3c:	2500      	movs	r5, #0
 800aa3e:	9710      	str	r7, [sp, #64]	; 0x40
 800aa40:	f7fe bdcf 	b.w	80095e2 <_svfprintf_r+0x1d6>
 800aa44:	9a08      	ldr	r2, [sp, #32]
 800aa46:	0653      	lsls	r3, r2, #25
 800aa48:	f140 80d4 	bpl.w	800abf4 <_svfprintf_r+0x17e8>
 800aa4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa4e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800aa50:	6814      	ldr	r4, [r2, #0]
 800aa52:	1d10      	adds	r0, r2, #4
 800aa54:	9010      	str	r0, [sp, #64]	; 0x40
 800aa56:	8021      	strh	r1, [r4, #0]
 800aa58:	f7fe bd03 	b.w	8009462 <_svfprintf_r+0x56>
 800aa5c:	460c      	mov	r4, r1
 800aa5e:	f7ff bb07 	b.w	800a070 <_svfprintf_r+0xc64>
 800aa62:	f7fe fc13 	bl	800928c <strlen>
 800aa66:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800aa6a:	900e      	str	r0, [sp, #56]	; 0x38
 800aa6c:	9412      	str	r4, [sp, #72]	; 0x48
 800aa6e:	910b      	str	r1, [sp, #44]	; 0x2c
 800aa70:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800aa74:	9510      	str	r5, [sp, #64]	; 0x40
 800aa76:	9414      	str	r4, [sp, #80]	; 0x50
 800aa78:	f7fe bdf7 	b.w	800966a <_svfprintf_r+0x25e>
 800aa7c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aa7e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aa80:	aa25      	add	r2, sp, #148	; 0x94
 800aa82:	f003 fa4f 	bl	800df24 <__ssprint_r>
 800aa86:	2800      	cmp	r0, #0
 800aa88:	f47e ae7f 	bne.w	800978a <_svfprintf_r+0x37e>
 800aa8c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800aa8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800aa90:	ae32      	add	r6, sp, #200	; 0xc8
 800aa92:	9911      	ldr	r1, [sp, #68]	; 0x44
 800aa94:	6037      	str	r7, [r6, #0]
 800aa96:	1854      	adds	r4, r2, r1
 800aa98:	1c5a      	adds	r2, r3, #1
 800aa9a:	2a07      	cmp	r2, #7
 800aa9c:	6071      	str	r1, [r6, #4]
 800aa9e:	9427      	str	r4, [sp, #156]	; 0x9c
 800aaa0:	9226      	str	r2, [sp, #152]	; 0x98
 800aaa2:	f77f a8c5 	ble.w	8009c30 <_svfprintf_r+0x824>
 800aaa6:	f7ff b973 	b.w	8009d90 <_svfprintf_r+0x984>
 800aaaa:	48a3      	ldr	r0, [pc, #652]	; (800ad38 <_svfprintf_r+0x192c>)
 800aaac:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800aaae:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800aab0:	901a      	str	r0, [sp, #104]	; 0x68
 800aab2:	f7ff b807 	b.w	8009ac4 <_svfprintf_r+0x6b8>
 800aab6:	4604      	mov	r4, r0
 800aab8:	e629      	b.n	800a70e <_svfprintf_r+0x1302>
 800aaba:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aabc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aabe:	aa25      	add	r2, sp, #148	; 0x94
 800aac0:	f003 fa30 	bl	800df24 <__ssprint_r>
 800aac4:	2800      	cmp	r0, #0
 800aac6:	f47e ae60 	bne.w	800978a <_svfprintf_r+0x37e>
 800aaca:	ae32      	add	r6, sp, #200	; 0xc8
 800aacc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800aace:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800aad0:	e43a      	b.n	800a348 <_svfprintf_r+0xf3c>
 800aad2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aad4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aad6:	aa25      	add	r2, sp, #148	; 0x94
 800aad8:	f003 fa24 	bl	800df24 <__ssprint_r>
 800aadc:	2800      	cmp	r0, #0
 800aade:	f47e ae54 	bne.w	800978a <_svfprintf_r+0x37e>
 800aae2:	ae32      	add	r6, sp, #200	; 0xc8
 800aae4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800aae6:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800aae8:	e441      	b.n	800a36e <_svfprintf_r+0xf62>
 800aaea:	980c      	ldr	r0, [sp, #48]	; 0x30
 800aaec:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aaee:	aa25      	add	r2, sp, #148	; 0x94
 800aaf0:	f003 fa18 	bl	800df24 <__ssprint_r>
 800aaf4:	2800      	cmp	r0, #0
 800aaf6:	f47e ae48 	bne.w	800978a <_svfprintf_r+0x37e>
 800aafa:	ae32      	add	r6, sp, #200	; 0xc8
 800aafc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800aafe:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ab00:	f7ff bba3 	b.w	800a24a <_svfprintf_r+0xe3e>
 800ab04:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ab06:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ab08:	aa25      	add	r2, sp, #148	; 0x94
 800ab0a:	f003 fa0b 	bl	800df24 <__ssprint_r>
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	f47e ae3b 	bne.w	800978a <_svfprintf_r+0x37e>
 800ab14:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ab16:	ae32      	add	r6, sp, #200	; 0xc8
 800ab18:	f7ff bb78 	b.w	800a20c <_svfprintf_r+0xe00>
 800ab1c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ab1e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ab20:	aa25      	add	r2, sp, #148	; 0x94
 800ab22:	f003 f9ff 	bl	800df24 <__ssprint_r>
 800ab26:	2800      	cmp	r0, #0
 800ab28:	f47e ae2f 	bne.w	800978a <_svfprintf_r+0x37e>
 800ab2c:	ae32      	add	r6, sp, #200	; 0xc8
 800ab2e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ab30:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ab32:	f7ff b9e4 	b.w	8009efe <_svfprintf_r+0xaf2>
 800ab36:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ab38:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ab3a:	aa25      	add	r2, sp, #148	; 0x94
 800ab3c:	f003 f9f2 	bl	800df24 <__ssprint_r>
 800ab40:	2800      	cmp	r0, #0
 800ab42:	f47e ae22 	bne.w	800978a <_svfprintf_r+0x37e>
 800ab46:	ae32      	add	r6, sp, #200	; 0xc8
 800ab48:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ab4a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ab4c:	f7ff b9e9 	b.w	8009f22 <_svfprintf_r+0xb16>
 800ab50:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ab52:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ab54:	aa25      	add	r2, sp, #148	; 0x94
 800ab56:	f003 f9e5 	bl	800df24 <__ssprint_r>
 800ab5a:	2800      	cmp	r0, #0
 800ab5c:	f47e ae15 	bne.w	800978a <_svfprintf_r+0x37e>
 800ab60:	ae32      	add	r6, sp, #200	; 0xc8
 800ab62:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ab64:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ab66:	f7ff bb83 	b.w	800a270 <_svfprintf_r+0xe64>
 800ab6a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ab6c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ab6e:	aa25      	add	r2, sp, #148	; 0x94
 800ab70:	f003 f9d8 	bl	800df24 <__ssprint_r>
 800ab74:	2800      	cmp	r0, #0
 800ab76:	f47e ae08 	bne.w	800978a <_svfprintf_r+0x37e>
 800ab7a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ab7c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ab7e:	ae32      	add	r6, sp, #200	; 0xc8
 800ab80:	e4a3      	b.n	800a4ca <_svfprintf_r+0x10be>
 800ab82:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 800ad40 <_svfprintf_r+0x1934>
 800ab86:	3301      	adds	r3, #1
 800ab88:	1952      	adds	r2, r2, r5
 800ab8a:	2b07      	cmp	r3, #7
 800ab8c:	f8c6 b000 	str.w	fp, [r6]
 800ab90:	6075      	str	r5, [r6, #4]
 800ab92:	9227      	str	r2, [sp, #156]	; 0x9c
 800ab94:	9326      	str	r3, [sp, #152]	; 0x98
 800ab96:	f73f af71 	bgt.w	800aa7c <_svfprintf_r+0x1670>
 800ab9a:	3608      	adds	r6, #8
 800ab9c:	e779      	b.n	800aa92 <_svfprintf_r+0x1686>
 800ab9e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aba0:	9510      	str	r5, [sp, #64]	; 0x40
 800aba2:	2f06      	cmp	r7, #6
 800aba4:	bf28      	it	cs
 800aba6:	2706      	movcs	r7, #6
 800aba8:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 800abac:	970e      	str	r7, [sp, #56]	; 0x38
 800abae:	940b      	str	r4, [sp, #44]	; 0x2c
 800abb0:	4f62      	ldr	r7, [pc, #392]	; (800ad3c <_svfprintf_r+0x1930>)
 800abb2:	f7fe bed9 	b.w	8009968 <_svfprintf_r+0x55c>
 800abb6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800abb8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800abba:	aa25      	add	r2, sp, #148	; 0x94
 800abbc:	f003 f9b2 	bl	800df24 <__ssprint_r>
 800abc0:	2800      	cmp	r0, #0
 800abc2:	f47e ade2 	bne.w	800978a <_svfprintf_r+0x37e>
 800abc6:	ae32      	add	r6, sp, #200	; 0xc8
 800abc8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800abca:	9926      	ldr	r1, [sp, #152]	; 0x98
 800abcc:	e4ad      	b.n	800a52a <_svfprintf_r+0x111e>
 800abce:	980c      	ldr	r0, [sp, #48]	; 0x30
 800abd0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800abd2:	aa25      	add	r2, sp, #148	; 0x94
 800abd4:	f003 f9a6 	bl	800df24 <__ssprint_r>
 800abd8:	2800      	cmp	r0, #0
 800abda:	f47e add6 	bne.w	800978a <_svfprintf_r+0x37e>
 800abde:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800abe0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800abe2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800abe4:	1b99      	subs	r1, r3, r6
 800abe6:	ae32      	add	r6, sp, #200	; 0xc8
 800abe8:	e483      	b.n	800a4f2 <_svfprintf_r+0x10e6>
 800abea:	9926      	ldr	r1, [sp, #152]	; 0x98
 800abec:	f8df 8148 	ldr.w	r8, [pc, #328]	; 800ad38 <_svfprintf_r+0x192c>
 800abf0:	f7ff b8fc 	b.w	8009dec <_svfprintf_r+0x9e0>
 800abf4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800abf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abf8:	6801      	ldr	r1, [r0, #0]
 800abfa:	1d04      	adds	r4, r0, #4
 800abfc:	9410      	str	r4, [sp, #64]	; 0x40
 800abfe:	600b      	str	r3, [r1, #0]
 800ac00:	f7fe bc2f 	b.w	8009462 <_svfprintf_r+0x56>
 800ac04:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ac06:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800ac0a:	9208      	str	r2, [sp, #32]
 800ac0c:	f7fe bd2d 	b.w	800966a <_svfprintf_r+0x25e>
 800ac10:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ac12:	1cd1      	adds	r1, r2, #3
 800ac14:	4610      	mov	r0, r2
 800ac16:	db02      	blt.n	800ac1e <_svfprintf_r+0x1812>
 800ac18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	da28      	bge.n	800ac70 <_svfprintf_r+0x1864>
 800ac1e:	f1a8 0802 	sub.w	r8, r8, #2
 800ac22:	1e43      	subs	r3, r0, #1
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	931e      	str	r3, [sp, #120]	; 0x78
 800ac28:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 800ac2c:	f2c0 811c 	blt.w	800ae68 <_svfprintf_r+0x1a5c>
 800ac30:	222b      	movs	r2, #43	; 0x2b
 800ac32:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 800ac36:	2b09      	cmp	r3, #9
 800ac38:	f300 809e 	bgt.w	800ad78 <_svfprintf_r+0x196c>
 800ac3c:	3330      	adds	r3, #48	; 0x30
 800ac3e:	2130      	movs	r1, #48	; 0x30
 800ac40:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 800ac44:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800ac48:	ac22      	add	r4, sp, #136	; 0x88
 800ac4a:	aa21      	add	r2, sp, #132	; 0x84
 800ac4c:	9811      	ldr	r0, [sp, #68]	; 0x44
 800ac4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac50:	1aa1      	subs	r1, r4, r2
 800ac52:	1844      	adds	r4, r0, r1
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	9119      	str	r1, [sp, #100]	; 0x64
 800ac58:	940e      	str	r4, [sp, #56]	; 0x38
 800ac5a:	f340 810a 	ble.w	800ae72 <_svfprintf_r+0x1a66>
 800ac5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac60:	1c5a      	adds	r2, r3, #1
 800ac62:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800ac66:	2000      	movs	r0, #0
 800ac68:	920e      	str	r2, [sp, #56]	; 0x38
 800ac6a:	910b      	str	r1, [sp, #44]	; 0x2c
 800ac6c:	9014      	str	r0, [sp, #80]	; 0x50
 800ac6e:	e68b      	b.n	800a988 <_svfprintf_r+0x157c>
 800ac70:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800ac72:	42a2      	cmp	r2, r4
 800ac74:	db72      	blt.n	800ad5c <_svfprintf_r+0x1950>
 800ac76:	9c08      	ldr	r4, [sp, #32]
 800ac78:	07e0      	lsls	r0, r4, #31
 800ac7a:	f100 80ed 	bmi.w	800ae58 <_svfprintf_r+0x1a4c>
 800ac7e:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800ac82:	910b      	str	r1, [sp, #44]	; 0x2c
 800ac84:	920e      	str	r2, [sp, #56]	; 0x38
 800ac86:	f04f 0867 	mov.w	r8, #103	; 0x67
 800ac8a:	e67c      	b.n	800a986 <_svfprintf_r+0x157a>
 800ac8c:	232d      	movs	r3, #45	; 0x2d
 800ac8e:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 800ac92:	f7fe bdc6 	b.w	8009822 <_svfprintf_r+0x416>
 800ac96:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ac98:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ac9a:	aa25      	add	r2, sp, #148	; 0x94
 800ac9c:	f003 f942 	bl	800df24 <__ssprint_r>
 800aca0:	2800      	cmp	r0, #0
 800aca2:	f47e ad72 	bne.w	800978a <_svfprintf_r+0x37e>
 800aca6:	ae32      	add	r6, sp, #200	; 0xc8
 800aca8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800acaa:	9926      	ldr	r1, [sp, #152]	; 0x98
 800acac:	e44f      	b.n	800a54e <_svfprintf_r+0x1142>
 800acae:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800acb0:	2703      	movs	r7, #3
 800acb2:	9700      	str	r7, [sp, #0]
 800acb4:	a81e      	add	r0, sp, #120	; 0x78
 800acb6:	a91f      	add	r1, sp, #124	; 0x7c
 800acb8:	af20      	add	r7, sp, #128	; 0x80
 800acba:	4623      	mov	r3, r4
 800acbc:	9501      	str	r5, [sp, #4]
 800acbe:	9002      	str	r0, [sp, #8]
 800acc0:	9704      	str	r7, [sp, #16]
 800acc2:	465a      	mov	r2, fp
 800acc4:	9103      	str	r1, [sp, #12]
 800acc6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800acc8:	f000 faaa 	bl	800b220 <_dtoa_r>
 800accc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acce:	4607      	mov	r7, r0
 800acd0:	18c5      	adds	r5, r0, r3
 800acd2:	469c      	mov	ip, r3
 800acd4:	783a      	ldrb	r2, [r7, #0]
 800acd6:	2a30      	cmp	r2, #48	; 0x30
 800acd8:	f000 80ad 	beq.w	800ae36 <_svfprintf_r+0x1a2a>
 800acdc:	981e      	ldr	r0, [sp, #120]	; 0x78
 800acde:	182d      	adds	r5, r5, r0
 800ace0:	e60e      	b.n	800a900 <_svfprintf_r+0x14f4>
 800ace2:	4917      	ldr	r1, [pc, #92]	; (800ad40 <_svfprintf_r+0x1934>)
 800ace4:	9826      	ldr	r0, [sp, #152]	; 0x98
 800ace6:	9109      	str	r1, [sp, #36]	; 0x24
 800ace8:	f7ff b9b4 	b.w	800a054 <_svfprintf_r+0xc48>
 800acec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acf0:	9012      	str	r0, [sp, #72]	; 0x48
 800acf2:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 800acf6:	940b      	str	r4, [sp, #44]	; 0x2c
 800acf8:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800acfc:	9510      	str	r5, [sp, #64]	; 0x40
 800acfe:	920e      	str	r2, [sp, #56]	; 0x38
 800ad00:	9014      	str	r0, [sp, #80]	; 0x50
 800ad02:	f7fe bcb2 	b.w	800966a <_svfprintf_r+0x25e>
 800ad06:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ad08:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ad0a:	aa25      	add	r2, sp, #148	; 0x94
 800ad0c:	f003 f90a 	bl	800df24 <__ssprint_r>
 800ad10:	2800      	cmp	r0, #0
 800ad12:	f47e ad3a 	bne.w	800978a <_svfprintf_r+0x37e>
 800ad16:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800ad18:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ad1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ad1c:	ae32      	add	r6, sp, #200	; 0xc8
 800ad1e:	e537      	b.n	800a790 <_svfprintf_r+0x1384>
 800ad20:	2200      	movs	r2, #0
 800ad22:	46a2      	mov	sl, r4
 800ad24:	9209      	str	r2, [sp, #36]	; 0x24
 800ad26:	f7fe bbd5 	b.w	80094d4 <_svfprintf_r+0xc8>
 800ad2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	bf08      	it	eq
 800ad30:	2001      	moveq	r0, #1
 800ad32:	9009      	str	r0, [sp, #36]	; 0x24
 800ad34:	e5a6      	b.n	800a884 <_svfprintf_r+0x1478>
 800ad36:	bf00      	nop
 800ad38:	08010228 	.word	0x08010228
 800ad3c:	0801020c 	.word	0x0801020c
 800ad40:	08010218 	.word	0x08010218
 800ad44:	212d      	movs	r1, #45	; 0x2d
 800ad46:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800ad4a:	9112      	str	r1, [sp, #72]	; 0x48
 800ad4c:	e5a3      	b.n	800a896 <_svfprintf_r+0x148a>
 800ad4e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ad50:	f107 0c01 	add.w	ip, r7, #1
 800ad54:	e5b1      	b.n	800a8ba <_svfprintf_r+0x14ae>
 800ad56:	4635      	mov	r5, r6
 800ad58:	4606      	mov	r6, r0
 800ad5a:	e714      	b.n	800ab86 <_svfprintf_r+0x177a>
 800ad5c:	2a00      	cmp	r2, #0
 800ad5e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ad60:	bfd4      	ite	le
 800ad62:	f1c2 0002 	rsble	r0, r2, #2
 800ad66:	2001      	movgt	r0, #1
 800ad68:	1840      	adds	r0, r0, r1
 800ad6a:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800ad6e:	900e      	str	r0, [sp, #56]	; 0x38
 800ad70:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad72:	f04f 0867 	mov.w	r8, #103	; 0x67
 800ad76:	e606      	b.n	800a986 <_svfprintf_r+0x157a>
 800ad78:	f246 6467 	movw	r4, #26215	; 0x6667
 800ad7c:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 800ad80:	f2c6 6466 	movt	r4, #26214	; 0x6666
 800ad84:	fb84 2503 	smull	r2, r5, r4, r3
 800ad88:	17d8      	asrs	r0, r3, #31
 800ad8a:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 800ad8e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 800ad92:	460a      	mov	r2, r1
 800ad94:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 800ad98:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ad9c:	7011      	strb	r1, [r2, #0]
 800ad9e:	1e51      	subs	r1, r2, #1
 800ada0:	2809      	cmp	r0, #9
 800ada2:	4603      	mov	r3, r0
 800ada4:	dcee      	bgt.n	800ad84 <_svfprintf_r+0x1978>
 800ada6:	3330      	adds	r3, #48	; 0x30
 800ada8:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 800adac:	b2d8      	uxtb	r0, r3
 800adae:	428d      	cmp	r5, r1
 800adb0:	f802 0c01 	strb.w	r0, [r2, #-1]
 800adb4:	f240 8093 	bls.w	800aede <_svfprintf_r+0x1ad2>
 800adb8:	1aac      	subs	r4, r5, r2
 800adba:	07e4      	lsls	r4, r4, #31
 800adbc:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 800adc0:	4613      	mov	r3, r2
 800adc2:	d50d      	bpl.n	800ade0 <_svfprintf_r+0x19d4>
 800adc4:	4613      	mov	r3, r2
 800adc6:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 800adca:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 800adce:	f813 0b01 	ldrb.w	r0, [r3], #1
 800add2:	e005      	b.n	800ade0 <_svfprintf_r+0x19d4>
 800add4:	f813 1b01 	ldrb.w	r1, [r3], #1
 800add8:	7061      	strb	r1, [r4, #1]
 800adda:	f813 0b01 	ldrb.w	r0, [r3], #1
 800adde:	1c61      	adds	r1, r4, #1
 800ade0:	1c4c      	adds	r4, r1, #1
 800ade2:	42ab      	cmp	r3, r5
 800ade4:	7048      	strb	r0, [r1, #1]
 800ade6:	d1f5      	bne.n	800add4 <_svfprintf_r+0x19c8>
 800ade8:	ab42      	add	r3, sp, #264	; 0x108
 800adea:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 800adee:	3cf6      	subs	r4, #246	; 0xf6
 800adf0:	e72b      	b.n	800ac4a <_svfprintf_r+0x183e>
 800adf2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800adf4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800adf6:	aa25      	add	r2, sp, #148	; 0x94
 800adf8:	f003 f894 	bl	800df24 <__ssprint_r>
 800adfc:	2800      	cmp	r0, #0
 800adfe:	f47e acc4 	bne.w	800978a <_svfprintf_r+0x37e>
 800ae02:	ae32      	add	r6, sp, #200	; 0xc8
 800ae04:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ae06:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ae08:	e4db      	b.n	800a7c2 <_svfprintf_r+0x13b6>
 800ae0a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ae0c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ae0e:	aa25      	add	r2, sp, #148	; 0x94
 800ae10:	f003 f888 	bl	800df24 <__ssprint_r>
 800ae14:	2800      	cmp	r0, #0
 800ae16:	f47e acb8 	bne.w	800978a <_svfprintf_r+0x37e>
 800ae1a:	ae32      	add	r6, sp, #200	; 0xc8
 800ae1c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ae1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ae20:	e4e1      	b.n	800a7e6 <_svfprintf_r+0x13da>
 800ae22:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800ae24:	e591      	b.n	800a94a <_svfprintf_r+0x153e>
 800ae26:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae28:	1c43      	adds	r3, r0, #1
 800ae2a:	18d4      	adds	r4, r2, r3
 800ae2c:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 800ae30:	940e      	str	r4, [sp, #56]	; 0x38
 800ae32:	910b      	str	r1, [sp, #44]	; 0x2c
 800ae34:	e5a7      	b.n	800a986 <_svfprintf_r+0x157a>
 800ae36:	4658      	mov	r0, fp
 800ae38:	4621      	mov	r1, r4
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	f8cd c018 	str.w	ip, [sp, #24]
 800ae42:	f004 fcb7 	bl	800f7b4 <__aeabi_dcmpeq>
 800ae46:	f8dd c018 	ldr.w	ip, [sp, #24]
 800ae4a:	2800      	cmp	r0, #0
 800ae4c:	f47f af46 	bne.w	800acdc <_svfprintf_r+0x18d0>
 800ae50:	f1cc 0001 	rsb	r0, ip, #1
 800ae54:	901e      	str	r0, [sp, #120]	; 0x78
 800ae56:	e742      	b.n	800acde <_svfprintf_r+0x18d2>
 800ae58:	1c50      	adds	r0, r2, #1
 800ae5a:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800ae5e:	900e      	str	r0, [sp, #56]	; 0x38
 800ae60:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae62:	f04f 0867 	mov.w	r8, #103	; 0x67
 800ae66:	e58e      	b.n	800a986 <_svfprintf_r+0x157a>
 800ae68:	242d      	movs	r4, #45	; 0x2d
 800ae6a:	425b      	negs	r3, r3
 800ae6c:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 800ae70:	e6e1      	b.n	800ac36 <_svfprintf_r+0x182a>
 800ae72:	9a08      	ldr	r2, [sp, #32]
 800ae74:	f012 0101 	ands.w	r1, r2, #1
 800ae78:	f47f aef1 	bne.w	800ac5e <_svfprintf_r+0x1852>
 800ae7c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ae7e:	9114      	str	r1, [sp, #80]	; 0x50
 800ae80:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 800ae84:	940b      	str	r4, [sp, #44]	; 0x2c
 800ae86:	e57f      	b.n	800a988 <_svfprintf_r+0x157c>
 800ae88:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae8a:	b9c1      	cbnz	r1, 800aebe <_svfprintf_r+0x1ab2>
 800ae8c:	9808      	ldr	r0, [sp, #32]
 800ae8e:	07c4      	lsls	r4, r0, #31
 800ae90:	d415      	bmi.n	800aebe <_svfprintf_r+0x1ab2>
 800ae92:	2301      	movs	r3, #1
 800ae94:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae96:	930e      	str	r3, [sp, #56]	; 0x38
 800ae98:	e575      	b.n	800a986 <_svfprintf_r+0x157a>
 800ae9a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ae9c:	f89a 8001 	ldrb.w	r8, [sl, #1]
 800aea0:	681a      	ldr	r2, [r3, #0]
 800aea2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aea4:	9209      	str	r2, [sp, #36]	; 0x24
 800aea6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aea8:	3304      	adds	r3, #4
 800aeaa:	2a00      	cmp	r2, #0
 800aeac:	9310      	str	r3, [sp, #64]	; 0x40
 800aeae:	46a2      	mov	sl, r4
 800aeb0:	f6be ab0e 	bge.w	80094d0 <_svfprintf_r+0xc4>
 800aeb4:	f04f 33ff 	mov.w	r3, #4294967295
 800aeb8:	9309      	str	r3, [sp, #36]	; 0x24
 800aeba:	f7fe bb09 	b.w	80094d0 <_svfprintf_r+0xc4>
 800aebe:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800aec0:	1ca1      	adds	r1, r4, #2
 800aec2:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800aec6:	910e      	str	r1, [sp, #56]	; 0x38
 800aec8:	900b      	str	r0, [sp, #44]	; 0x2c
 800aeca:	e55c      	b.n	800a986 <_svfprintf_r+0x157a>
 800aecc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aece:	210c      	movs	r1, #12
 800aed0:	6011      	str	r1, [r2, #0]
 800aed2:	f04f 30ff 	mov.w	r0, #4294967295
 800aed6:	f7fe bc62 	b.w	800979e <_svfprintf_r+0x392>
 800aeda:	981e      	ldr	r0, [sp, #120]	; 0x78
 800aedc:	e6a1      	b.n	800ac22 <_svfprintf_r+0x1816>
 800aede:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 800aee2:	e6b2      	b.n	800ac4a <_svfprintf_r+0x183e>
 800aee4:	4625      	mov	r5, r4
 800aee6:	e530      	b.n	800a94a <_svfprintf_r+0x153e>

0800aee8 <_write_r>:
 800aee8:	b538      	push	{r3, r4, r5, lr}
 800aeea:	4c08      	ldr	r4, [pc, #32]	; (800af0c <_write_r+0x24>)
 800aeec:	4605      	mov	r5, r0
 800aeee:	4608      	mov	r0, r1
 800aef0:	4611      	mov	r1, r2
 800aef2:	461a      	mov	r2, r3
 800aef4:	2300      	movs	r3, #0
 800aef6:	6023      	str	r3, [r4, #0]
 800aef8:	f7f9 f9b6 	bl	8004268 <_write>
 800aefc:	1c43      	adds	r3, r0, #1
 800aefe:	d000      	beq.n	800af02 <_write_r+0x1a>
 800af00:	bd38      	pop	{r3, r4, r5, pc}
 800af02:	6821      	ldr	r1, [r4, #0]
 800af04:	2900      	cmp	r1, #0
 800af06:	d0fb      	beq.n	800af00 <_write_r+0x18>
 800af08:	6029      	str	r1, [r5, #0]
 800af0a:	bd38      	pop	{r3, r4, r5, pc}
 800af0c:	20001ad4 	.word	0x20001ad4

0800af10 <_close_r>:
 800af10:	b538      	push	{r3, r4, r5, lr}
 800af12:	4c07      	ldr	r4, [pc, #28]	; (800af30 <_close_r+0x20>)
 800af14:	2300      	movs	r3, #0
 800af16:	4605      	mov	r5, r0
 800af18:	4608      	mov	r0, r1
 800af1a:	6023      	str	r3, [r4, #0]
 800af1c:	f7f9 f9b2 	bl	8004284 <_close>
 800af20:	1c43      	adds	r3, r0, #1
 800af22:	d000      	beq.n	800af26 <_close_r+0x16>
 800af24:	bd38      	pop	{r3, r4, r5, pc}
 800af26:	6821      	ldr	r1, [r4, #0]
 800af28:	2900      	cmp	r1, #0
 800af2a:	d0fb      	beq.n	800af24 <_close_r+0x14>
 800af2c:	6029      	str	r1, [r5, #0]
 800af2e:	bd38      	pop	{r3, r4, r5, pc}
 800af30:	20001ad4 	.word	0x20001ad4

0800af34 <quorem>:
 800af34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af38:	6903      	ldr	r3, [r0, #16]
 800af3a:	690c      	ldr	r4, [r1, #16]
 800af3c:	429c      	cmp	r4, r3
 800af3e:	b083      	sub	sp, #12
 800af40:	4606      	mov	r6, r0
 800af42:	f300 816b 	bgt.w	800b21c <quorem+0x2e8>
 800af46:	1ce0      	adds	r0, r4, #3
 800af48:	0082      	lsls	r2, r0, #2
 800af4a:	188f      	adds	r7, r1, r2
 800af4c:	18b5      	adds	r5, r6, r2
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6868      	ldr	r0, [r5, #4]
 800af52:	1c5a      	adds	r2, r3, #1
 800af54:	fbb0 f5f2 	udiv	r5, r0, r2
 800af58:	f101 0314 	add.w	r3, r1, #20
 800af5c:	9301      	str	r3, [sp, #4]
 800af5e:	3c01      	subs	r4, #1
 800af60:	3704      	adds	r7, #4
 800af62:	f106 0814 	add.w	r8, r6, #20
 800af66:	2d00      	cmp	r5, #0
 800af68:	f000 80be 	beq.w	800b0e8 <quorem+0x1b4>
 800af6c:	694a      	ldr	r2, [r1, #20]
 800af6e:	f8d8 3000 	ldr.w	r3, [r8]
 800af72:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800af76:	b290      	uxth	r0, r2
 800af78:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800af7c:	fb05 f000 	mul.w	r0, r5, r0
 800af80:	fb05 f20c 	mul.w	r2, r5, ip
 800af84:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 800af88:	fa1f fe8c 	uxth.w	lr, ip
 800af8c:	b29a      	uxth	r2, r3
 800af8e:	b280      	uxth	r0, r0
 800af90:	1a12      	subs	r2, r2, r0
 800af92:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800af96:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800af9a:	b292      	uxth	r2, r2
 800af9c:	ebc9 0007 	rsb	r0, r9, r7
 800afa0:	f106 0318 	add.w	r3, r6, #24
 800afa4:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800afa8:	f101 0218 	add.w	r2, r1, #24
 800afac:	4297      	cmp	r7, r2
 800afae:	f843 9c04 	str.w	r9, [r3, #-4]
 800afb2:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800afb6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800afba:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800afbe:	d370      	bcc.n	800b0a2 <quorem+0x16e>
 800afc0:	b328      	cbz	r0, 800b00e <quorem+0xda>
 800afc2:	6810      	ldr	r0, [r2, #0]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	b282      	uxth	r2, r0
 800afc8:	0c00      	lsrs	r0, r0, #16
 800afca:	fb05 cc02 	mla	ip, r5, r2, ip
 800afce:	fb05 f000 	mul.w	r0, r5, r0
 800afd2:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 800afd6:	fa1e f283 	uxtah	r2, lr, r3
 800afda:	fa1f fc8c 	uxth.w	ip, ip
 800afde:	fa1f fe80 	uxth.w	lr, r0
 800afe2:	ebcc 0202 	rsb	r2, ip, r2
 800afe6:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800afea:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800afee:	fa1f fc82 	uxth.w	ip, r2
 800aff2:	f106 031c 	add.w	r3, r6, #28
 800aff6:	f101 021c 	add.w	r2, r1, #28
 800affa:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 800affe:	4297      	cmp	r7, r2
 800b000:	f843 cc04 	str.w	ip, [r3, #-4]
 800b004:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800b008:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800b00c:	d349      	bcc.n	800b0a2 <quorem+0x16e>
 800b00e:	4610      	mov	r0, r2
 800b010:	f8d3 9000 	ldr.w	r9, [r3]
 800b014:	f850 bb04 	ldr.w	fp, [r0], #4
 800b018:	fa1f fa8b 	uxth.w	sl, fp
 800b01c:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800b020:	fb05 cc0a 	mla	ip, r5, sl, ip
 800b024:	fb05 fa0b 	mul.w	sl, r5, fp
 800b028:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 800b02c:	fa1f fa8b 	uxth.w	sl, fp
 800b030:	fa1e fe89 	uxtah	lr, lr, r9
 800b034:	fa1f fc8c 	uxth.w	ip, ip
 800b038:	ebcc 0e0e 	rsb	lr, ip, lr
 800b03c:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 800b040:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 800b044:	4699      	mov	r9, r3
 800b046:	fa1f fe8e 	uxth.w	lr, lr
 800b04a:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 800b04e:	f849 cb04 	str.w	ip, [r9], #4
 800b052:	6852      	ldr	r2, [r2, #4]
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	fa1f fe82 	uxth.w	lr, r2
 800b05a:	fb05 fe0e 	mul.w	lr, r5, lr
 800b05e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b062:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 800b066:	fb05 f20c 	mul.w	r2, r5, ip
 800b06a:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 800b06e:	b29a      	uxth	r2, r3
 800b070:	fa1f fe8c 	uxth.w	lr, ip
 800b074:	eb02 422a 	add.w	r2, r2, sl, asr #16
 800b078:	fa1f fb8b 	uxth.w	fp, fp
 800b07c:	ebcb 0202 	rsb	r2, fp, r2
 800b080:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800b084:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800b088:	b292      	uxth	r2, r2
 800b08a:	464b      	mov	r3, r9
 800b08c:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800b090:	1d02      	adds	r2, r0, #4
 800b092:	4297      	cmp	r7, r2
 800b094:	f843 9b04 	str.w	r9, [r3], #4
 800b098:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b09c:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800b0a0:	d2b5      	bcs.n	800b00e <quorem+0xda>
 800b0a2:	1d20      	adds	r0, r4, #4
 800b0a4:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 800b0a8:	685a      	ldr	r2, [r3, #4]
 800b0aa:	b9ea      	cbnz	r2, 800b0e8 <quorem+0x1b4>
 800b0ac:	1d18      	adds	r0, r3, #4
 800b0ae:	4598      	cmp	r8, r3
 800b0b0:	d219      	bcs.n	800b0e6 <quorem+0x1b2>
 800b0b2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b0b6:	b9b2      	cbnz	r2, 800b0e6 <quorem+0x1b2>
 800b0b8:	3b04      	subs	r3, #4
 800b0ba:	ebc8 0003 	rsb	r0, r8, r3
 800b0be:	1cc2      	adds	r2, r0, #3
 800b0c0:	0750      	lsls	r0, r2, #29
 800b0c2:	d50d      	bpl.n	800b0e0 <quorem+0x1ac>
 800b0c4:	3c01      	subs	r4, #1
 800b0c6:	4598      	cmp	r8, r3
 800b0c8:	d20d      	bcs.n	800b0e6 <quorem+0x1b2>
 800b0ca:	681a      	ldr	r2, [r3, #0]
 800b0cc:	3b04      	subs	r3, #4
 800b0ce:	b13a      	cbz	r2, 800b0e0 <quorem+0x1ac>
 800b0d0:	e009      	b.n	800b0e6 <quorem+0x1b2>
 800b0d2:	6818      	ldr	r0, [r3, #0]
 800b0d4:	3b04      	subs	r3, #4
 800b0d6:	b930      	cbnz	r0, 800b0e6 <quorem+0x1b2>
 800b0d8:	681a      	ldr	r2, [r3, #0]
 800b0da:	3c01      	subs	r4, #1
 800b0dc:	3b04      	subs	r3, #4
 800b0de:	b912      	cbnz	r2, 800b0e6 <quorem+0x1b2>
 800b0e0:	3c01      	subs	r4, #1
 800b0e2:	4598      	cmp	r8, r3
 800b0e4:	d3f5      	bcc.n	800b0d2 <quorem+0x19e>
 800b0e6:	6134      	str	r4, [r6, #16]
 800b0e8:	4630      	mov	r0, r6
 800b0ea:	f002 f959 	bl	800d3a0 <__mcmp>
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	f2c0 8083 	blt.w	800b1fa <quorem+0x2c6>
 800b0f4:	9a01      	ldr	r2, [sp, #4]
 800b0f6:	f8d8 3000 	ldr.w	r3, [r8]
 800b0fa:	f852 0b04 	ldr.w	r0, [r2], #4
 800b0fe:	fa1f f983 	uxth.w	r9, r3
 800b102:	b281      	uxth	r1, r0
 800b104:	0c00      	lsrs	r0, r0, #16
 800b106:	ebc1 0109 	rsb	r1, r1, r9
 800b10a:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 800b10e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b112:	eb03 4021 	add.w	r0, r3, r1, asr #16
 800b116:	4643      	mov	r3, r8
 800b118:	b289      	uxth	r1, r1
 800b11a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b11e:	ebc9 0c07 	rsb	ip, r9, r7
 800b122:	3501      	adds	r5, #1
 800b124:	1400      	asrs	r0, r0, #16
 800b126:	4297      	cmp	r7, r2
 800b128:	f843 1b04 	str.w	r1, [r3], #4
 800b12c:	f3cc 0180 	ubfx	r1, ip, #2, #1
 800b130:	d34b      	bcc.n	800b1ca <quorem+0x296>
 800b132:	b1b9      	cbz	r1, 800b164 <quorem+0x230>
 800b134:	f852 eb04 	ldr.w	lr, [r2], #4
 800b138:	6819      	ldr	r1, [r3, #0]
 800b13a:	fa1f f98e 	uxth.w	r9, lr
 800b13e:	fa1f fa81 	uxth.w	sl, r1
 800b142:	ebc9 090a 	rsb	r9, r9, sl
 800b146:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 800b14a:	4448      	add	r0, r9
 800b14c:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 800b150:	eb01 4120 	add.w	r1, r1, r0, asr #16
 800b154:	b280      	uxth	r0, r0
 800b156:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800b15a:	f843 0b04 	str.w	r0, [r3], #4
 800b15e:	1408      	asrs	r0, r1, #16
 800b160:	4297      	cmp	r7, r2
 800b162:	d332      	bcc.n	800b1ca <quorem+0x296>
 800b164:	4682      	mov	sl, r0
 800b166:	4611      	mov	r1, r2
 800b168:	f8d3 e000 	ldr.w	lr, [r3]
 800b16c:	f851 0b04 	ldr.w	r0, [r1], #4
 800b170:	fa1f fb8e 	uxth.w	fp, lr
 800b174:	fa1f f980 	uxth.w	r9, r0
 800b178:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800b17c:	ebc9 0b0b 	rsb	fp, r9, fp
 800b180:	eb0b 000a 	add.w	r0, fp, sl
 800b184:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 800b188:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 800b18c:	469e      	mov	lr, r3
 800b18e:	b280      	uxth	r0, r0
 800b190:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800b194:	f84e 0b04 	str.w	r0, [lr], #4
 800b198:	6850      	ldr	r0, [r2, #4]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	b282      	uxth	r2, r0
 800b19e:	fa1f fc83 	uxth.w	ip, r3
 800b1a2:	0c00      	lsrs	r0, r0, #16
 800b1a4:	ebc2 020c 	rsb	r2, r2, ip
 800b1a8:	eb02 4229 	add.w	r2, r2, r9, asr #16
 800b1ac:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 800b1b0:	eb03 4022 	add.w	r0, r3, r2, asr #16
 800b1b4:	b292      	uxth	r2, r2
 800b1b6:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 800b1ba:	4673      	mov	r3, lr
 800b1bc:	1d0a      	adds	r2, r1, #4
 800b1be:	4297      	cmp	r7, r2
 800b1c0:	f843 ab04 	str.w	sl, [r3], #4
 800b1c4:	ea4f 4a20 	mov.w	sl, r0, asr #16
 800b1c8:	d2cd      	bcs.n	800b166 <quorem+0x232>
 800b1ca:	1d21      	adds	r1, r4, #4
 800b1cc:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 800b1d0:	6858      	ldr	r0, [r3, #4]
 800b1d2:	b990      	cbnz	r0, 800b1fa <quorem+0x2c6>
 800b1d4:	1d1a      	adds	r2, r3, #4
 800b1d6:	4598      	cmp	r8, r3
 800b1d8:	d20e      	bcs.n	800b1f8 <quorem+0x2c4>
 800b1da:	f852 1c04 	ldr.w	r1, [r2, #-4]
 800b1de:	b959      	cbnz	r1, 800b1f8 <quorem+0x2c4>
 800b1e0:	3b04      	subs	r3, #4
 800b1e2:	ebc8 0003 	rsb	r0, r8, r3
 800b1e6:	1cc2      	adds	r2, r0, #3
 800b1e8:	0752      	lsls	r2, r2, #29
 800b1ea:	d513      	bpl.n	800b214 <quorem+0x2e0>
 800b1ec:	3c01      	subs	r4, #1
 800b1ee:	4598      	cmp	r8, r3
 800b1f0:	d202      	bcs.n	800b1f8 <quorem+0x2c4>
 800b1f2:	6818      	ldr	r0, [r3, #0]
 800b1f4:	3b04      	subs	r3, #4
 800b1f6:	b168      	cbz	r0, 800b214 <quorem+0x2e0>
 800b1f8:	6134      	str	r4, [r6, #16]
 800b1fa:	4628      	mov	r0, r5
 800b1fc:	b003      	add	sp, #12
 800b1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b202:	681a      	ldr	r2, [r3, #0]
 800b204:	3b04      	subs	r3, #4
 800b206:	2a00      	cmp	r2, #0
 800b208:	d1f6      	bne.n	800b1f8 <quorem+0x2c4>
 800b20a:	6819      	ldr	r1, [r3, #0]
 800b20c:	3c01      	subs	r4, #1
 800b20e:	3b04      	subs	r3, #4
 800b210:	2900      	cmp	r1, #0
 800b212:	d1f1      	bne.n	800b1f8 <quorem+0x2c4>
 800b214:	3c01      	subs	r4, #1
 800b216:	4598      	cmp	r8, r3
 800b218:	d3f3      	bcc.n	800b202 <quorem+0x2ce>
 800b21a:	e7ed      	b.n	800b1f8 <quorem+0x2c4>
 800b21c:	2000      	movs	r0, #0
 800b21e:	e7ed      	b.n	800b1fc <quorem+0x2c8>

0800b220 <_dtoa_r>:
 800b220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b224:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800b226:	b09f      	sub	sp, #124	; 0x7c
 800b228:	4681      	mov	r9, r0
 800b22a:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 800b22c:	4692      	mov	sl, r2
 800b22e:	469b      	mov	fp, r3
 800b230:	b151      	cbz	r1, 800b248 <_dtoa_r+0x28>
 800b232:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b234:	2201      	movs	r2, #1
 800b236:	fa02 f203 	lsl.w	r2, r2, r3
 800b23a:	604b      	str	r3, [r1, #4]
 800b23c:	608a      	str	r2, [r1, #8]
 800b23e:	f001 fcbd 	bl	800cbbc <_Bfree>
 800b242:	2000      	movs	r0, #0
 800b244:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800b248:	f1bb 0800 	subs.w	r8, fp, #0
 800b24c:	db39      	blt.n	800b2c2 <_dtoa_r+0xa2>
 800b24e:	2100      	movs	r1, #0
 800b250:	6021      	str	r1, [r4, #0]
 800b252:	2400      	movs	r4, #0
 800b254:	4622      	mov	r2, r4
 800b256:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 800b25a:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800b25e:	ea08 0004 	and.w	r0, r8, r4
 800b262:	4290      	cmp	r0, r2
 800b264:	d016      	beq.n	800b294 <_dtoa_r+0x74>
 800b266:	4650      	mov	r0, sl
 800b268:	4659      	mov	r1, fp
 800b26a:	2200      	movs	r2, #0
 800b26c:	2300      	movs	r3, #0
 800b26e:	f004 faa1 	bl	800f7b4 <__aeabi_dcmpeq>
 800b272:	2800      	cmp	r0, #0
 800b274:	d02b      	beq.n	800b2ce <_dtoa_r+0xae>
 800b276:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800b278:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800b27a:	2001      	movs	r0, #1
 800b27c:	6028      	str	r0, [r5, #0]
 800b27e:	2c00      	cmp	r4, #0
 800b280:	f000 80cf 	beq.w	800b422 <_dtoa_r+0x202>
 800b284:	49a2      	ldr	r1, [pc, #648]	; (800b510 <_dtoa_r+0x2f0>)
 800b286:	1e4b      	subs	r3, r1, #1
 800b288:	6021      	str	r1, [r4, #0]
 800b28a:	9305      	str	r3, [sp, #20]
 800b28c:	9805      	ldr	r0, [sp, #20]
 800b28e:	b01f      	add	sp, #124	; 0x7c
 800b290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b294:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800b296:	f242 720f 	movw	r2, #9999	; 0x270f
 800b29a:	6022      	str	r2, [r4, #0]
 800b29c:	f1ba 0f00 	cmp.w	sl, #0
 800b2a0:	f000 80a6 	beq.w	800b3f0 <_dtoa_r+0x1d0>
 800b2a4:	4d9b      	ldr	r5, [pc, #620]	; (800b514 <_dtoa_r+0x2f4>)
 800b2a6:	9505      	str	r5, [sp, #20]
 800b2a8:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800b2aa:	2c00      	cmp	r4, #0
 800b2ac:	d0ee      	beq.n	800b28c <_dtoa_r+0x6c>
 800b2ae:	9d05      	ldr	r5, [sp, #20]
 800b2b0:	78eb      	ldrb	r3, [r5, #3]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	f000 820b 	beq.w	800b6ce <_dtoa_r+0x4ae>
 800b2b8:	4628      	mov	r0, r5
 800b2ba:	3008      	adds	r0, #8
 800b2bc:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800b2be:	6020      	str	r0, [r4, #0]
 800b2c0:	e7e4      	b.n	800b28c <_dtoa_r+0x6c>
 800b2c2:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	6023      	str	r3, [r4, #0]
 800b2ca:	46c3      	mov	fp, r8
 800b2cc:	e7c1      	b.n	800b252 <_dtoa_r+0x32>
 800b2ce:	ae1d      	add	r6, sp, #116	; 0x74
 800b2d0:	af1c      	add	r7, sp, #112	; 0x70
 800b2d2:	4652      	mov	r2, sl
 800b2d4:	9600      	str	r6, [sp, #0]
 800b2d6:	9701      	str	r7, [sp, #4]
 800b2d8:	4648      	mov	r0, r9
 800b2da:	465b      	mov	r3, fp
 800b2dc:	f002 fa14 	bl	800d708 <__d2b>
 800b2e0:	f3c8 520a 	ubfx	r2, r8, #20, #11
 800b2e4:	900c      	str	r0, [sp, #48]	; 0x30
 800b2e6:	2a00      	cmp	r2, #0
 800b2e8:	f040 808c 	bne.w	800b404 <_dtoa_r+0x1e4>
 800b2ec:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800b2ee:	991d      	ldr	r1, [sp, #116]	; 0x74
 800b2f0:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800b2f4:	187e      	adds	r6, r7, r1
 800b2f6:	429e      	cmp	r6, r3
 800b2f8:	f2c0 832d 	blt.w	800b956 <_dtoa_r+0x736>
 800b2fc:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 800b300:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 800b304:	1ba9      	subs	r1, r5, r6
 800b306:	f206 4212 	addw	r2, r6, #1042	; 0x412
 800b30a:	fa08 f301 	lsl.w	r3, r8, r1
 800b30e:	fa2a f002 	lsr.w	r0, sl, r2
 800b312:	4318      	orrs	r0, r3
 800b314:	f003 ff70 	bl	800f1f8 <__aeabi_ui2d>
 800b318:	2401      	movs	r4, #1
 800b31a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b31e:	3e01      	subs	r6, #1
 800b320:	940d      	str	r4, [sp, #52]	; 0x34
 800b322:	2300      	movs	r3, #0
 800b324:	2200      	movs	r2, #0
 800b326:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 800b32a:	f003 fe27 	bl	800ef7c <__aeabi_dsub>
 800b32e:	a372      	add	r3, pc, #456	; (adr r3, 800b4f8 <_dtoa_r+0x2d8>)
 800b330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b334:	f003 ffd6 	bl	800f2e4 <__aeabi_dmul>
 800b338:	a371      	add	r3, pc, #452	; (adr r3, 800b500 <_dtoa_r+0x2e0>)
 800b33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33e:	f003 fe1f 	bl	800ef80 <__adddf3>
 800b342:	4604      	mov	r4, r0
 800b344:	4630      	mov	r0, r6
 800b346:	460d      	mov	r5, r1
 800b348:	f003 ff66 	bl	800f218 <__aeabi_i2d>
 800b34c:	a36e      	add	r3, pc, #440	; (adr r3, 800b508 <_dtoa_r+0x2e8>)
 800b34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b352:	f003 ffc7 	bl	800f2e4 <__aeabi_dmul>
 800b356:	4602      	mov	r2, r0
 800b358:	460b      	mov	r3, r1
 800b35a:	4620      	mov	r0, r4
 800b35c:	4629      	mov	r1, r5
 800b35e:	f003 fe0f 	bl	800ef80 <__adddf3>
 800b362:	4604      	mov	r4, r0
 800b364:	460d      	mov	r5, r1
 800b366:	f004 fa57 	bl	800f818 <__aeabi_d2iz>
 800b36a:	4629      	mov	r1, r5
 800b36c:	9009      	str	r0, [sp, #36]	; 0x24
 800b36e:	2200      	movs	r2, #0
 800b370:	4620      	mov	r0, r4
 800b372:	2300      	movs	r3, #0
 800b374:	f004 fa28 	bl	800f7c8 <__aeabi_dcmplt>
 800b378:	2800      	cmp	r0, #0
 800b37a:	f040 82bf 	bne.w	800b8fc <_dtoa_r+0x6dc>
 800b37e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b380:	2816      	cmp	r0, #22
 800b382:	f200 82b8 	bhi.w	800b8f6 <_dtoa_r+0x6d6>
 800b386:	4c64      	ldr	r4, [pc, #400]	; (800b518 <_dtoa_r+0x2f8>)
 800b388:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 800b38c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800b390:	4652      	mov	r2, sl
 800b392:	465b      	mov	r3, fp
 800b394:	f004 fa36 	bl	800f804 <__aeabi_dcmpgt>
 800b398:	2800      	cmp	r0, #0
 800b39a:	f000 82e4 	beq.w	800b966 <_dtoa_r+0x746>
 800b39e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b3a0:	2000      	movs	r0, #0
 800b3a2:	1e4b      	subs	r3, r1, #1
 800b3a4:	9309      	str	r3, [sp, #36]	; 0x24
 800b3a6:	9012      	str	r0, [sp, #72]	; 0x48
 800b3a8:	1bbe      	subs	r6, r7, r6
 800b3aa:	3e01      	subs	r6, #1
 800b3ac:	f100 82bd 	bmi.w	800b92a <_dtoa_r+0x70a>
 800b3b0:	2400      	movs	r4, #0
 800b3b2:	960a      	str	r6, [sp, #40]	; 0x28
 800b3b4:	940e      	str	r4, [sp, #56]	; 0x38
 800b3b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b3b8:	2900      	cmp	r1, #0
 800b3ba:	f2c0 82ad 	blt.w	800b918 <_dtoa_r+0x6f8>
 800b3be:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b3c0:	9111      	str	r1, [sp, #68]	; 0x44
 800b3c2:	186b      	adds	r3, r5, r1
 800b3c4:	2100      	movs	r1, #0
 800b3c6:	930a      	str	r3, [sp, #40]	; 0x28
 800b3c8:	9110      	str	r1, [sp, #64]	; 0x40
 800b3ca:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800b3cc:	2809      	cmp	r0, #9
 800b3ce:	d82b      	bhi.n	800b428 <_dtoa_r+0x208>
 800b3d0:	2805      	cmp	r0, #5
 800b3d2:	f341 8046 	ble.w	800c462 <_dtoa_r+0x1242>
 800b3d6:	1f02      	subs	r2, r0, #4
 800b3d8:	9228      	str	r2, [sp, #160]	; 0xa0
 800b3da:	2500      	movs	r5, #0
 800b3dc:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800b3de:	1ea3      	subs	r3, r4, #2
 800b3e0:	2b03      	cmp	r3, #3
 800b3e2:	d823      	bhi.n	800b42c <_dtoa_r+0x20c>
 800b3e4:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b3e8:	0529053d 	.word	0x0529053d
 800b3ec:	053a0342 	.word	0x053a0342
 800b3f0:	4848      	ldr	r0, [pc, #288]	; (800b514 <_dtoa_r+0x2f4>)
 800b3f2:	494a      	ldr	r1, [pc, #296]	; (800b51c <_dtoa_r+0x2fc>)
 800b3f4:	f3c8 0813 	ubfx	r8, r8, #0, #20
 800b3f8:	f1b8 0f00 	cmp.w	r8, #0
 800b3fc:	bf18      	it	ne
 800b3fe:	4601      	movne	r1, r0
 800b400:	9105      	str	r1, [sp, #20]
 800b402:	e751      	b.n	800b2a8 <_dtoa_r+0x88>
 800b404:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 800b408:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 800b40c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b410:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800b414:	2200      	movs	r2, #0
 800b416:	4650      	mov	r0, sl
 800b418:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 800b41c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800b41e:	920d      	str	r2, [sp, #52]	; 0x34
 800b420:	e77f      	b.n	800b322 <_dtoa_r+0x102>
 800b422:	4d3f      	ldr	r5, [pc, #252]	; (800b520 <_dtoa_r+0x300>)
 800b424:	9505      	str	r5, [sp, #20]
 800b426:	e731      	b.n	800b28c <_dtoa_r+0x6c>
 800b428:	2500      	movs	r5, #0
 800b42a:	9528      	str	r5, [sp, #160]	; 0xa0
 800b42c:	2400      	movs	r4, #0
 800b42e:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 800b432:	4648      	mov	r0, r9
 800b434:	4621      	mov	r1, r4
 800b436:	f001 fb9b 	bl	800cb70 <_Balloc>
 800b43a:	f04f 33ff 	mov.w	r3, #4294967295
 800b43e:	9005      	str	r0, [sp, #20]
 800b440:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800b444:	2001      	movs	r0, #1
 800b446:	930b      	str	r3, [sp, #44]	; 0x2c
 800b448:	9313      	str	r3, [sp, #76]	; 0x4c
 800b44a:	9429      	str	r4, [sp, #164]	; 0xa4
 800b44c:	900f      	str	r0, [sp, #60]	; 0x3c
 800b44e:	991d      	ldr	r1, [sp, #116]	; 0x74
 800b450:	2900      	cmp	r1, #0
 800b452:	f2c0 813f 	blt.w	800b6d4 <_dtoa_r+0x4b4>
 800b456:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b458:	2a0e      	cmp	r2, #14
 800b45a:	f300 813b 	bgt.w	800b6d4 <_dtoa_r+0x4b4>
 800b45e:	4d2e      	ldr	r5, [pc, #184]	; (800b518 <_dtoa_r+0x2f8>)
 800b460:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 800b464:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b468:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b46c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800b46e:	2900      	cmp	r1, #0
 800b470:	f2c0 84fa 	blt.w	800be68 <_dtoa_r+0xc48>
 800b474:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b478:	4650      	mov	r0, sl
 800b47a:	4659      	mov	r1, fp
 800b47c:	f004 f85c 	bl	800f538 <__aeabi_ddiv>
 800b480:	f004 f9ca 	bl	800f818 <__aeabi_d2iz>
 800b484:	4606      	mov	r6, r0
 800b486:	f003 fec7 	bl	800f218 <__aeabi_i2d>
 800b48a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b48e:	f003 ff29 	bl	800f2e4 <__aeabi_dmul>
 800b492:	4602      	mov	r2, r0
 800b494:	460b      	mov	r3, r1
 800b496:	4650      	mov	r0, sl
 800b498:	4659      	mov	r1, fp
 800b49a:	f003 fd6f 	bl	800ef7c <__aeabi_dsub>
 800b49e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4a0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b4a4:	f106 0230 	add.w	r2, r6, #48	; 0x30
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	4604      	mov	r4, r0
 800b4ac:	460d      	mov	r5, r1
 800b4ae:	f808 2b01 	strb.w	r2, [r8], #1
 800b4b2:	f000 8091 	beq.w	800b5d8 <_dtoa_r+0x3b8>
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b4be:	f003 ff11 	bl	800f2e4 <__aeabi_dmul>
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	4604      	mov	r4, r0
 800b4c8:	460d      	mov	r5, r1
 800b4ca:	f004 f973 	bl	800f7b4 <__aeabi_dcmpeq>
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	f040 80c0 	bne.w	800b654 <_dtoa_r+0x434>
 800b4d4:	9f05      	ldr	r7, [sp, #20]
 800b4d6:	9e05      	ldr	r6, [sp, #20]
 800b4d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b4da:	3702      	adds	r7, #2
 800b4dc:	eb06 0b00 	add.w	fp, r6, r0
 800b4e0:	ebc7 010b 	rsb	r1, r7, fp
 800b4e4:	07c9      	lsls	r1, r1, #31
 800b4e6:	f100 80c7 	bmi.w	800b678 <_dtoa_r+0x458>
 800b4ea:	f8cd b020 	str.w	fp, [sp, #32]
 800b4ee:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800b4f2:	e04b      	b.n	800b58c <_dtoa_r+0x36c>
 800b4f4:	f3af 8000 	nop.w
 800b4f8:	636f4361 	.word	0x636f4361
 800b4fc:	3fd287a7 	.word	0x3fd287a7
 800b500:	8b60c8b3 	.word	0x8b60c8b3
 800b504:	3fc68a28 	.word	0x3fc68a28
 800b508:	509f79fb 	.word	0x509f79fb
 800b50c:	3fd34413 	.word	0x3fd34413
 800b510:	08010215 	.word	0x08010215
 800b514:	08010244 	.word	0x08010244
 800b518:	08010260 	.word	0x08010260
 800b51c:	08010238 	.word	0x08010238
 800b520:	08010214 	.word	0x08010214
 800b524:	f003 fede 	bl	800f2e4 <__aeabi_dmul>
 800b528:	2200      	movs	r2, #0
 800b52a:	2300      	movs	r3, #0
 800b52c:	4604      	mov	r4, r0
 800b52e:	460d      	mov	r5, r1
 800b530:	f004 f940 	bl	800f7b4 <__aeabi_dcmpeq>
 800b534:	4652      	mov	r2, sl
 800b536:	465b      	mov	r3, fp
 800b538:	2800      	cmp	r0, #0
 800b53a:	f040 808b 	bne.w	800b654 <_dtoa_r+0x434>
 800b53e:	4620      	mov	r0, r4
 800b540:	4629      	mov	r1, r5
 800b542:	f003 fff9 	bl	800f538 <__aeabi_ddiv>
 800b546:	f004 f967 	bl	800f818 <__aeabi_d2iz>
 800b54a:	4606      	mov	r6, r0
 800b54c:	f003 fe64 	bl	800f218 <__aeabi_i2d>
 800b550:	4652      	mov	r2, sl
 800b552:	465b      	mov	r3, fp
 800b554:	f003 fec6 	bl	800f2e4 <__aeabi_dmul>
 800b558:	4602      	mov	r2, r0
 800b55a:	460b      	mov	r3, r1
 800b55c:	4620      	mov	r0, r4
 800b55e:	4629      	mov	r1, r5
 800b560:	f003 fd0c 	bl	800ef7c <__aeabi_dsub>
 800b564:	3630      	adds	r6, #48	; 0x30
 800b566:	2300      	movs	r3, #0
 800b568:	2200      	movs	r2, #0
 800b56a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b56e:	f807 6c01 	strb.w	r6, [r7, #-1]
 800b572:	f003 feb7 	bl	800f2e4 <__aeabi_dmul>
 800b576:	2200      	movs	r2, #0
 800b578:	2300      	movs	r3, #0
 800b57a:	46b8      	mov	r8, r7
 800b57c:	4604      	mov	r4, r0
 800b57e:	460d      	mov	r5, r1
 800b580:	f107 0701 	add.w	r7, r7, #1
 800b584:	f004 f916 	bl	800f7b4 <__aeabi_dcmpeq>
 800b588:	2800      	cmp	r0, #0
 800b58a:	d163      	bne.n	800b654 <_dtoa_r+0x434>
 800b58c:	4652      	mov	r2, sl
 800b58e:	465b      	mov	r3, fp
 800b590:	4620      	mov	r0, r4
 800b592:	4629      	mov	r1, r5
 800b594:	f003 ffd0 	bl	800f538 <__aeabi_ddiv>
 800b598:	f004 f93e 	bl	800f818 <__aeabi_d2iz>
 800b59c:	4606      	mov	r6, r0
 800b59e:	f003 fe3b 	bl	800f218 <__aeabi_i2d>
 800b5a2:	4652      	mov	r2, sl
 800b5a4:	465b      	mov	r3, fp
 800b5a6:	f003 fe9d 	bl	800f2e4 <__aeabi_dmul>
 800b5aa:	4602      	mov	r2, r0
 800b5ac:	460b      	mov	r3, r1
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	4629      	mov	r1, r5
 800b5b2:	f003 fce3 	bl	800ef7c <__aeabi_dsub>
 800b5b6:	f8dd c020 	ldr.w	ip, [sp, #32]
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	f106 0830 	add.w	r8, r6, #48	; 0x30
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	4567      	cmp	r7, ip
 800b5c4:	f807 8c01 	strb.w	r8, [r7, #-1]
 800b5c8:	4604      	mov	r4, r0
 800b5ca:	46b8      	mov	r8, r7
 800b5cc:	460d      	mov	r5, r1
 800b5ce:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b5d2:	f107 0701 	add.w	r7, r7, #1
 800b5d6:	d1a5      	bne.n	800b524 <_dtoa_r+0x304>
 800b5d8:	4622      	mov	r2, r4
 800b5da:	462b      	mov	r3, r5
 800b5dc:	4620      	mov	r0, r4
 800b5de:	4629      	mov	r1, r5
 800b5e0:	f003 fcce 	bl	800ef80 <__adddf3>
 800b5e4:	4604      	mov	r4, r0
 800b5e6:	460d      	mov	r5, r1
 800b5e8:	4622      	mov	r2, r4
 800b5ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5ee:	462b      	mov	r3, r5
 800b5f0:	f004 f8ea 	bl	800f7c8 <__aeabi_dcmplt>
 800b5f4:	b940      	cbnz	r0, 800b608 <_dtoa_r+0x3e8>
 800b5f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5fa:	4622      	mov	r2, r4
 800b5fc:	462b      	mov	r3, r5
 800b5fe:	f004 f8d9 	bl	800f7b4 <__aeabi_dcmpeq>
 800b602:	b338      	cbz	r0, 800b654 <_dtoa_r+0x434>
 800b604:	07f4      	lsls	r4, r6, #31
 800b606:	d525      	bpl.n	800b654 <_dtoa_r+0x434>
 800b608:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 800b60c:	9a05      	ldr	r2, [sp, #20]
 800b60e:	43d3      	mvns	r3, r2
 800b610:	eb08 0003 	add.w	r0, r8, r3
 800b614:	07c0      	lsls	r0, r0, #31
 800b616:	f100 84fd 	bmi.w	800c014 <_dtoa_r+0xdf4>
 800b61a:	4614      	mov	r4, r2
 800b61c:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800b620:	f108 31ff 	add.w	r1, r8, #4294967295
 800b624:	d112      	bne.n	800b64c <_dtoa_r+0x42c>
 800b626:	428c      	cmp	r4, r1
 800b628:	f000 8537 	beq.w	800c09a <_dtoa_r+0xe7a>
 800b62c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800b630:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800b634:	4688      	mov	r8, r1
 800b636:	f101 31ff 	add.w	r1, r1, #4294967295
 800b63a:	d107      	bne.n	800b64c <_dtoa_r+0x42c>
 800b63c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800b640:	4688      	mov	r8, r1
 800b642:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800b646:	f108 31ff 	add.w	r1, r8, #4294967295
 800b64a:	d0ec      	beq.n	800b626 <_dtoa_r+0x406>
 800b64c:	f10b 0501 	add.w	r5, fp, #1
 800b650:	b2ea      	uxtb	r2, r5
 800b652:	700a      	strb	r2, [r1, #0]
 800b654:	4648      	mov	r0, r9
 800b656:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b658:	f001 fab0 	bl	800cbbc <_Bfree>
 800b65c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b65e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800b660:	1c6b      	adds	r3, r5, #1
 800b662:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800b664:	2200      	movs	r2, #0
 800b666:	f888 2000 	strb.w	r2, [r8]
 800b66a:	602b      	str	r3, [r5, #0]
 800b66c:	2c00      	cmp	r4, #0
 800b66e:	f43f ae0d 	beq.w	800b28c <_dtoa_r+0x6c>
 800b672:	f8c4 8000 	str.w	r8, [r4]
 800b676:	e609      	b.n	800b28c <_dtoa_r+0x6c>
 800b678:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b67c:	4620      	mov	r0, r4
 800b67e:	4629      	mov	r1, r5
 800b680:	f003 ff5a 	bl	800f538 <__aeabi_ddiv>
 800b684:	f004 f8c8 	bl	800f818 <__aeabi_d2iz>
 800b688:	4606      	mov	r6, r0
 800b68a:	f003 fdc5 	bl	800f218 <__aeabi_i2d>
 800b68e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b692:	f003 fe27 	bl	800f2e4 <__aeabi_dmul>
 800b696:	4602      	mov	r2, r0
 800b698:	460b      	mov	r3, r1
 800b69a:	4620      	mov	r0, r4
 800b69c:	4629      	mov	r1, r5
 800b69e:	f003 fc6d 	bl	800ef7c <__aeabi_dsub>
 800b6a2:	3630      	adds	r6, #48	; 0x30
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800b6ac:	f807 6c01 	strb.w	r6, [r7, #-1]
 800b6b0:	f003 fe18 	bl	800f2e4 <__aeabi_dmul>
 800b6b4:	46b8      	mov	r8, r7
 800b6b6:	9f05      	ldr	r7, [sp, #20]
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	4604      	mov	r4, r0
 800b6be:	460d      	mov	r5, r1
 800b6c0:	3703      	adds	r7, #3
 800b6c2:	f004 f877 	bl	800f7b4 <__aeabi_dcmpeq>
 800b6c6:	2800      	cmp	r0, #0
 800b6c8:	f43f af0f 	beq.w	800b4ea <_dtoa_r+0x2ca>
 800b6cc:	e7c2      	b.n	800b654 <_dtoa_r+0x434>
 800b6ce:	9a05      	ldr	r2, [sp, #20]
 800b6d0:	1cd0      	adds	r0, r2, #3
 800b6d2:	e5f3      	b.n	800b2bc <_dtoa_r+0x9c>
 800b6d4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800b6d6:	2f00      	cmp	r7, #0
 800b6d8:	f000 812c 	beq.w	800b934 <_dtoa_r+0x714>
 800b6dc:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800b6de:	2c01      	cmp	r4, #1
 800b6e0:	f340 83f2 	ble.w	800bec8 <_dtoa_r+0xca8>
 800b6e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b6e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b6e8:	1e41      	subs	r1, r0, #1
 800b6ea:	428a      	cmp	r2, r1
 800b6ec:	f2c0 84e0 	blt.w	800c0b0 <_dtoa_r+0xe90>
 800b6f0:	1a55      	subs	r5, r2, r1
 800b6f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	f2c0 8630 	blt.w	800c35a <_dtoa_r+0x113a>
 800b6fa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800b6fc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800b6fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b700:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800b704:	19da      	adds	r2, r3, r7
 800b706:	eb0e 0807 	add.w	r8, lr, r7
 800b70a:	4648      	mov	r0, r9
 800b70c:	2101      	movs	r1, #1
 800b70e:	920e      	str	r2, [sp, #56]	; 0x38
 800b710:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800b714:	f001 fbc4 	bl	800cea0 <__i2b>
 800b718:	900d      	str	r0, [sp, #52]	; 0x34
 800b71a:	b164      	cbz	r4, 800b736 <_dtoa_r+0x516>
 800b71c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b71e:	2800      	cmp	r0, #0
 800b720:	dd09      	ble.n	800b736 <_dtoa_r+0x516>
 800b722:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b724:	4607      	mov	r7, r0
 800b726:	42a7      	cmp	r7, r4
 800b728:	bfa8      	it	ge
 800b72a:	4627      	movge	r7, r4
 800b72c:	1bcb      	subs	r3, r1, r7
 800b72e:	1bc2      	subs	r2, r0, r7
 800b730:	930e      	str	r3, [sp, #56]	; 0x38
 800b732:	1be4      	subs	r4, r4, r7
 800b734:	920a      	str	r2, [sp, #40]	; 0x28
 800b736:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b738:	2800      	cmp	r0, #0
 800b73a:	dd1a      	ble.n	800b772 <_dtoa_r+0x552>
 800b73c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800b73e:	2f00      	cmp	r7, #0
 800b740:	f000 84a3 	beq.w	800c08a <_dtoa_r+0xe6a>
 800b744:	2d00      	cmp	r5, #0
 800b746:	dd10      	ble.n	800b76a <_dtoa_r+0x54a>
 800b748:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b74a:	462a      	mov	r2, r5
 800b74c:	4648      	mov	r0, r9
 800b74e:	f001 fd19 	bl	800d184 <__pow5mult>
 800b752:	900d      	str	r0, [sp, #52]	; 0x34
 800b754:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b756:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b758:	4648      	mov	r0, r9
 800b75a:	f001 fbab 	bl	800ceb4 <__multiply>
 800b75e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b760:	4606      	mov	r6, r0
 800b762:	4648      	mov	r0, r9
 800b764:	f001 fa2a 	bl	800cbbc <_Bfree>
 800b768:	960c      	str	r6, [sp, #48]	; 0x30
 800b76a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b76c:	1b4a      	subs	r2, r1, r5
 800b76e:	f040 83a5 	bne.w	800bebc <_dtoa_r+0xc9c>
 800b772:	2101      	movs	r1, #1
 800b774:	4648      	mov	r0, r9
 800b776:	f001 fb93 	bl	800cea0 <__i2b>
 800b77a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800b77c:	2d00      	cmp	r5, #0
 800b77e:	4607      	mov	r7, r0
 800b780:	dd05      	ble.n	800b78e <_dtoa_r+0x56e>
 800b782:	4639      	mov	r1, r7
 800b784:	4648      	mov	r0, r9
 800b786:	462a      	mov	r2, r5
 800b788:	f001 fcfc 	bl	800d184 <__pow5mult>
 800b78c:	4607      	mov	r7, r0
 800b78e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b790:	2b01      	cmp	r3, #1
 800b792:	f340 8152 	ble.w	800ba3a <_dtoa_r+0x81a>
 800b796:	2500      	movs	r5, #0
 800b798:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b79a:	2900      	cmp	r1, #0
 800b79c:	f040 8413 	bne.w	800bfc6 <_dtoa_r+0xda6>
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b7a4:	185b      	adds	r3, r3, r1
 800b7a6:	f013 001f 	ands.w	r0, r3, #31
 800b7aa:	f000 80c8 	beq.w	800b93e <_dtoa_r+0x71e>
 800b7ae:	f1c0 0320 	rsb	r3, r0, #32
 800b7b2:	2b04      	cmp	r3, #4
 800b7b4:	f340 8658 	ble.w	800c468 <_dtoa_r+0x1248>
 800b7b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b7ba:	f1c0 031c 	rsb	r3, r0, #28
 800b7be:	18d0      	adds	r0, r2, r3
 800b7c0:	18c9      	adds	r1, r1, r3
 800b7c2:	900e      	str	r0, [sp, #56]	; 0x38
 800b7c4:	18e4      	adds	r4, r4, r3
 800b7c6:	910a      	str	r1, [sp, #40]	; 0x28
 800b7c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	dd05      	ble.n	800b7da <_dtoa_r+0x5ba>
 800b7ce:	4648      	mov	r0, r9
 800b7d0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b7d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b7d4:	f001 fd20 	bl	800d218 <__lshift>
 800b7d8:	900c      	str	r0, [sp, #48]	; 0x30
 800b7da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7dc:	2a00      	cmp	r2, #0
 800b7de:	dd04      	ble.n	800b7ea <_dtoa_r+0x5ca>
 800b7e0:	4639      	mov	r1, r7
 800b7e2:	4648      	mov	r0, r9
 800b7e4:	f001 fd18 	bl	800d218 <__lshift>
 800b7e8:	4607      	mov	r7, r0
 800b7ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b7ec:	2a00      	cmp	r2, #0
 800b7ee:	f040 83cf 	bne.w	800bf90 <_dtoa_r+0xd70>
 800b7f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	f340 83f0 	ble.w	800bfda <_dtoa_r+0xdba>
 800b7fa:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800b7fc:	2800      	cmp	r0, #0
 800b7fe:	f040 80b4 	bne.w	800b96a <_dtoa_r+0x74a>
 800b802:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b804:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b806:	07e2      	lsls	r2, r4, #31
 800b808:	f140 83a0 	bpl.w	800bf4c <_dtoa_r+0xd2c>
 800b80c:	46a2      	mov	sl, r4
 800b80e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b810:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b814:	e010      	b.n	800b838 <_dtoa_r+0x618>
 800b816:	f001 f9db 	bl	800cbd0 <__multadd>
 800b81a:	4639      	mov	r1, r7
 800b81c:	4606      	mov	r6, r0
 800b81e:	f7ff fb89 	bl	800af34 <quorem>
 800b822:	3030      	adds	r0, #48	; 0x30
 800b824:	f808 0004 	strb.w	r0, [r8, r4]
 800b828:	4631      	mov	r1, r6
 800b82a:	4648      	mov	r0, r9
 800b82c:	220a      	movs	r2, #10
 800b82e:	2300      	movs	r3, #0
 800b830:	f001 f9ce 	bl	800cbd0 <__multadd>
 800b834:	1c65      	adds	r5, r4, #1
 800b836:	4606      	mov	r6, r0
 800b838:	4639      	mov	r1, r7
 800b83a:	4630      	mov	r0, r6
 800b83c:	f7ff fb7a 	bl	800af34 <quorem>
 800b840:	1c6c      	adds	r4, r5, #1
 800b842:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800b846:	220a      	movs	r2, #10
 800b848:	2300      	movs	r3, #0
 800b84a:	45a2      	cmp	sl, r4
 800b84c:	4631      	mov	r1, r6
 800b84e:	4648      	mov	r0, r9
 800b850:	f808 b005 	strb.w	fp, [r8, r5]
 800b854:	dcdf      	bgt.n	800b816 <_dtoa_r+0x5f6>
 800b856:	960c      	str	r6, [sp, #48]	; 0x30
 800b858:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b85c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b85e:	2500      	movs	r5, #0
 800b860:	2a01      	cmp	r2, #1
 800b862:	bfac      	ite	ge
 800b864:	4490      	addge	r8, r2
 800b866:	f108 0801 	addlt.w	r8, r8, #1
 800b86a:	2201      	movs	r2, #1
 800b86c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b86e:	4648      	mov	r0, r9
 800b870:	f001 fcd2 	bl	800d218 <__lshift>
 800b874:	4639      	mov	r1, r7
 800b876:	900c      	str	r0, [sp, #48]	; 0x30
 800b878:	f001 fd92 	bl	800d3a0 <__mcmp>
 800b87c:	2800      	cmp	r0, #0
 800b87e:	f340 8449 	ble.w	800c114 <_dtoa_r+0xef4>
 800b882:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800b886:	9805      	ldr	r0, [sp, #20]
 800b888:	43c3      	mvns	r3, r0
 800b88a:	eb08 0103 	add.w	r1, r8, r3
 800b88e:	07cb      	lsls	r3, r1, #31
 800b890:	d507      	bpl.n	800b8a2 <_dtoa_r+0x682>
 800b892:	2a39      	cmp	r2, #57	; 0x39
 800b894:	f108 34ff 	add.w	r4, r8, #4294967295
 800b898:	d118      	bne.n	800b8cc <_dtoa_r+0x6ac>
 800b89a:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800b89e:	9805      	ldr	r0, [sp, #20]
 800b8a0:	46a0      	mov	r8, r4
 800b8a2:	2a39      	cmp	r2, #57	; 0x39
 800b8a4:	f108 34ff 	add.w	r4, r8, #4294967295
 800b8a8:	d110      	bne.n	800b8cc <_dtoa_r+0x6ac>
 800b8aa:	42a0      	cmp	r0, r4
 800b8ac:	f000 8369 	beq.w	800bf82 <_dtoa_r+0xd62>
 800b8b0:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800b8b4:	2a39      	cmp	r2, #57	; 0x39
 800b8b6:	46a0      	mov	r8, r4
 800b8b8:	f104 34ff 	add.w	r4, r4, #4294967295
 800b8bc:	d106      	bne.n	800b8cc <_dtoa_r+0x6ac>
 800b8be:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800b8c2:	46a0      	mov	r8, r4
 800b8c4:	2a39      	cmp	r2, #57	; 0x39
 800b8c6:	f108 34ff 	add.w	r4, r8, #4294967295
 800b8ca:	d0ee      	beq.n	800b8aa <_dtoa_r+0x68a>
 800b8cc:	3201      	adds	r2, #1
 800b8ce:	7022      	strb	r2, [r4, #0]
 800b8d0:	4648      	mov	r0, r9
 800b8d2:	4639      	mov	r1, r7
 800b8d4:	f001 f972 	bl	800cbbc <_Bfree>
 800b8d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b8da:	2a00      	cmp	r2, #0
 800b8dc:	f43f aeba 	beq.w	800b654 <_dtoa_r+0x434>
 800b8e0:	2d00      	cmp	r5, #0
 800b8e2:	f000 82e5 	beq.w	800beb0 <_dtoa_r+0xc90>
 800b8e6:	4295      	cmp	r5, r2
 800b8e8:	f000 82e2 	beq.w	800beb0 <_dtoa_r+0xc90>
 800b8ec:	4648      	mov	r0, r9
 800b8ee:	4629      	mov	r1, r5
 800b8f0:	f001 f964 	bl	800cbbc <_Bfree>
 800b8f4:	e2dc      	b.n	800beb0 <_dtoa_r+0xc90>
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	9212      	str	r2, [sp, #72]	; 0x48
 800b8fa:	e555      	b.n	800b3a8 <_dtoa_r+0x188>
 800b8fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8fe:	f003 fc8b 	bl	800f218 <__aeabi_i2d>
 800b902:	4622      	mov	r2, r4
 800b904:	462b      	mov	r3, r5
 800b906:	f003 ff55 	bl	800f7b4 <__aeabi_dcmpeq>
 800b90a:	2800      	cmp	r0, #0
 800b90c:	f47f ad37 	bne.w	800b37e <_dtoa_r+0x15e>
 800b910:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b912:	1e4b      	subs	r3, r1, #1
 800b914:	9309      	str	r3, [sp, #36]	; 0x24
 800b916:	e532      	b.n	800b37e <_dtoa_r+0x15e>
 800b918:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800b91a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b91c:	2400      	movs	r4, #0
 800b91e:	1ae8      	subs	r0, r5, r3
 800b920:	425a      	negs	r2, r3
 800b922:	900e      	str	r0, [sp, #56]	; 0x38
 800b924:	9210      	str	r2, [sp, #64]	; 0x40
 800b926:	9411      	str	r4, [sp, #68]	; 0x44
 800b928:	e54f      	b.n	800b3ca <_dtoa_r+0x1aa>
 800b92a:	4276      	negs	r6, r6
 800b92c:	2200      	movs	r2, #0
 800b92e:	960e      	str	r6, [sp, #56]	; 0x38
 800b930:	920a      	str	r2, [sp, #40]	; 0x28
 800b932:	e540      	b.n	800b3b6 <_dtoa_r+0x196>
 800b934:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b936:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b938:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800b93a:	930d      	str	r3, [sp, #52]	; 0x34
 800b93c:	e6ed      	b.n	800b71a <_dtoa_r+0x4fa>
 800b93e:	221c      	movs	r2, #28
 800b940:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800b944:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b946:	eb0c 0e02 	add.w	lr, ip, r2
 800b94a:	1888      	adds	r0, r1, r2
 800b94c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 800b950:	18a4      	adds	r4, r4, r2
 800b952:	900a      	str	r0, [sp, #40]	; 0x28
 800b954:	e738      	b.n	800b7c8 <_dtoa_r+0x5a8>
 800b956:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 800b95a:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 800b95e:	1b84      	subs	r4, r0, r6
 800b960:	fa0a f004 	lsl.w	r0, sl, r4
 800b964:	e4d6      	b.n	800b314 <_dtoa_r+0xf4>
 800b966:	9012      	str	r0, [sp, #72]	; 0x48
 800b968:	e51e      	b.n	800b3a8 <_dtoa_r+0x188>
 800b96a:	2c00      	cmp	r4, #0
 800b96c:	dd05      	ble.n	800b97a <_dtoa_r+0x75a>
 800b96e:	4648      	mov	r0, r9
 800b970:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b972:	4622      	mov	r2, r4
 800b974:	f001 fc50 	bl	800d218 <__lshift>
 800b978:	900d      	str	r0, [sp, #52]	; 0x34
 800b97a:	2d00      	cmp	r5, #0
 800b97c:	f040 8402 	bne.w	800c184 <_dtoa_r+0xf64>
 800b980:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800b982:	9d05      	ldr	r5, [sp, #20]
 800b984:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b986:	9a05      	ldr	r2, [sp, #20]
 800b988:	1829      	adds	r1, r5, r0
 800b98a:	f00a 0301 	and.w	r3, sl, #1
 800b98e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b990:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b994:	910a      	str	r1, [sp, #40]	; 0x28
 800b996:	1c54      	adds	r4, r2, #1
 800b998:	930b      	str	r3, [sp, #44]	; 0x2c
 800b99a:	4639      	mov	r1, r7
 800b99c:	4650      	mov	r0, sl
 800b99e:	f7ff fac9 	bl	800af34 <quorem>
 800b9a2:	4629      	mov	r1, r5
 800b9a4:	4680      	mov	r8, r0
 800b9a6:	4650      	mov	r0, sl
 800b9a8:	f001 fcfa 	bl	800d3a0 <__mcmp>
 800b9ac:	4639      	mov	r1, r7
 800b9ae:	4632      	mov	r2, r6
 800b9b0:	4683      	mov	fp, r0
 800b9b2:	4648      	mov	r0, r9
 800b9b4:	f001 fd22 	bl	800d3fc <__mdiff>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	1e60      	subs	r0, r4, #1
 800b9bc:	68d1      	ldr	r1, [r2, #12]
 800b9be:	9008      	str	r0, [sp, #32]
 800b9c0:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 800b9c4:	2900      	cmp	r1, #0
 800b9c6:	f000 8288 	beq.w	800beda <_dtoa_r+0xcba>
 800b9ca:	4648      	mov	r0, r9
 800b9cc:	4611      	mov	r1, r2
 800b9ce:	f8cd c00c 	str.w	ip, [sp, #12]
 800b9d2:	f001 f8f3 	bl	800cbbc <_Bfree>
 800b9d6:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800b9da:	2301      	movs	r3, #1
 800b9dc:	f1bb 0f00 	cmp.w	fp, #0
 800b9e0:	f2c0 8378 	blt.w	800c0d4 <_dtoa_r+0xeb4>
 800b9e4:	d105      	bne.n	800b9f2 <_dtoa_r+0x7d2>
 800b9e6:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800b9e8:	b91a      	cbnz	r2, 800b9f2 <_dtoa_r+0x7d2>
 800b9ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b9ec:	2800      	cmp	r0, #0
 800b9ee:	f000 8371 	beq.w	800c0d4 <_dtoa_r+0xeb4>
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	f300 83de 	bgt.w	800c1b4 <_dtoa_r+0xf94>
 800b9f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9fa:	f804 cc01 	strb.w	ip, [r4, #-1]
 800b9fe:	429c      	cmp	r4, r3
 800ba00:	46a0      	mov	r8, r4
 800ba02:	f000 83e6 	beq.w	800c1d2 <_dtoa_r+0xfb2>
 800ba06:	4651      	mov	r1, sl
 800ba08:	220a      	movs	r2, #10
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	4648      	mov	r0, r9
 800ba0e:	f001 f8df 	bl	800cbd0 <__multadd>
 800ba12:	42b5      	cmp	r5, r6
 800ba14:	4682      	mov	sl, r0
 800ba16:	f000 828f 	beq.w	800bf38 <_dtoa_r+0xd18>
 800ba1a:	4629      	mov	r1, r5
 800ba1c:	220a      	movs	r2, #10
 800ba1e:	2300      	movs	r3, #0
 800ba20:	4648      	mov	r0, r9
 800ba22:	f001 f8d5 	bl	800cbd0 <__multadd>
 800ba26:	4631      	mov	r1, r6
 800ba28:	4605      	mov	r5, r0
 800ba2a:	220a      	movs	r2, #10
 800ba2c:	4648      	mov	r0, r9
 800ba2e:	2300      	movs	r3, #0
 800ba30:	f001 f8ce 	bl	800cbd0 <__multadd>
 800ba34:	3401      	adds	r4, #1
 800ba36:	4606      	mov	r6, r0
 800ba38:	e7af      	b.n	800b99a <_dtoa_r+0x77a>
 800ba3a:	f1ba 0f00 	cmp.w	sl, #0
 800ba3e:	f47f aeaa 	bne.w	800b796 <_dtoa_r+0x576>
 800ba42:	f3cb 0213 	ubfx	r2, fp, #0, #20
 800ba46:	4658      	mov	r0, fp
 800ba48:	2a00      	cmp	r2, #0
 800ba4a:	f040 8494 	bne.w	800c376 <_dtoa_r+0x1156>
 800ba4e:	2500      	movs	r5, #0
 800ba50:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 800ba54:	4005      	ands	r5, r0
 800ba56:	2d00      	cmp	r5, #0
 800ba58:	f43f ae9e 	beq.w	800b798 <_dtoa_r+0x578>
 800ba5c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ba5e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ba60:	1c4b      	adds	r3, r1, #1
 800ba62:	1c42      	adds	r2, r0, #1
 800ba64:	930e      	str	r3, [sp, #56]	; 0x38
 800ba66:	920a      	str	r2, [sp, #40]	; 0x28
 800ba68:	2501      	movs	r5, #1
 800ba6a:	e695      	b.n	800b798 <_dtoa_r+0x578>
 800ba6c:	2101      	movs	r1, #1
 800ba6e:	910f      	str	r1, [sp, #60]	; 0x3c
 800ba70:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	f340 8329 	ble.w	800c0ca <_dtoa_r+0xeaa>
 800ba78:	461c      	mov	r4, r3
 800ba7a:	9313      	str	r3, [sp, #76]	; 0x4c
 800ba7c:	930b      	str	r3, [sp, #44]	; 0x2c
 800ba7e:	2100      	movs	r1, #0
 800ba80:	2c17      	cmp	r4, #23
 800ba82:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800ba86:	d90a      	bls.n	800ba9e <_dtoa_r+0x87e>
 800ba88:	2201      	movs	r2, #1
 800ba8a:	2304      	movs	r3, #4
 800ba8c:	005b      	lsls	r3, r3, #1
 800ba8e:	f103 0014 	add.w	r0, r3, #20
 800ba92:	4611      	mov	r1, r2
 800ba94:	3201      	adds	r2, #1
 800ba96:	42a0      	cmp	r0, r4
 800ba98:	d9f8      	bls.n	800ba8c <_dtoa_r+0x86c>
 800ba9a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800ba9e:	4648      	mov	r0, r9
 800baa0:	f001 f866 	bl	800cb70 <_Balloc>
 800baa4:	2c0e      	cmp	r4, #14
 800baa6:	9005      	str	r0, [sp, #20]
 800baa8:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800baac:	f63f accf 	bhi.w	800b44e <_dtoa_r+0x22e>
 800bab0:	2d00      	cmp	r5, #0
 800bab2:	f43f accc 	beq.w	800b44e <_dtoa_r+0x22e>
 800bab6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bab8:	2f00      	cmp	r7, #0
 800baba:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 800babe:	f340 833d 	ble.w	800c13c <_dtoa_r+0xf1c>
 800bac2:	489a      	ldr	r0, [pc, #616]	; (800bd2c <_dtoa_r+0xb0c>)
 800bac4:	f007 060f 	and.w	r6, r7, #15
 800bac8:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 800bacc:	113e      	asrs	r6, r7, #4
 800bace:	e9d1 4500 	ldrd	r4, r5, [r1]
 800bad2:	06f1      	lsls	r1, r6, #27
 800bad4:	f140 82f5 	bpl.w	800c0c2 <_dtoa_r+0xea2>
 800bad8:	4f95      	ldr	r7, [pc, #596]	; (800bd30 <_dtoa_r+0xb10>)
 800bada:	4650      	mov	r0, sl
 800badc:	4659      	mov	r1, fp
 800bade:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bae2:	f003 fd29 	bl	800f538 <__aeabi_ddiv>
 800bae6:	f006 060f 	and.w	r6, r6, #15
 800baea:	4682      	mov	sl, r0
 800baec:	468b      	mov	fp, r1
 800baee:	2703      	movs	r7, #3
 800baf0:	b186      	cbz	r6, 800bb14 <_dtoa_r+0x8f4>
 800baf2:	f8df 823c 	ldr.w	r8, [pc, #572]	; 800bd30 <_dtoa_r+0xb10>
 800baf6:	4620      	mov	r0, r4
 800baf8:	4629      	mov	r1, r5
 800bafa:	07f2      	lsls	r2, r6, #31
 800bafc:	d504      	bpl.n	800bb08 <_dtoa_r+0x8e8>
 800bafe:	e9d8 2300 	ldrd	r2, r3, [r8]
 800bb02:	f003 fbef 	bl	800f2e4 <__aeabi_dmul>
 800bb06:	3701      	adds	r7, #1
 800bb08:	1076      	asrs	r6, r6, #1
 800bb0a:	f108 0808 	add.w	r8, r8, #8
 800bb0e:	d1f4      	bne.n	800bafa <_dtoa_r+0x8da>
 800bb10:	4604      	mov	r4, r0
 800bb12:	460d      	mov	r5, r1
 800bb14:	4650      	mov	r0, sl
 800bb16:	4659      	mov	r1, fp
 800bb18:	4622      	mov	r2, r4
 800bb1a:	462b      	mov	r3, r5
 800bb1c:	f003 fd0c 	bl	800f538 <__aeabi_ddiv>
 800bb20:	4682      	mov	sl, r0
 800bb22:	468b      	mov	fp, r1
 800bb24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bb26:	b153      	cbz	r3, 800bb3e <_dtoa_r+0x91e>
 800bb28:	2300      	movs	r3, #0
 800bb2a:	4650      	mov	r0, sl
 800bb2c:	4659      	mov	r1, fp
 800bb2e:	2200      	movs	r2, #0
 800bb30:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800bb34:	f003 fe48 	bl	800f7c8 <__aeabi_dcmplt>
 800bb38:	2800      	cmp	r0, #0
 800bb3a:	f040 8424 	bne.w	800c386 <_dtoa_r+0x1166>
 800bb3e:	4638      	mov	r0, r7
 800bb40:	f003 fb6a 	bl	800f218 <__aeabi_i2d>
 800bb44:	4652      	mov	r2, sl
 800bb46:	465b      	mov	r3, fp
 800bb48:	f003 fbcc 	bl	800f2e4 <__aeabi_dmul>
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	2200      	movs	r2, #0
 800bb50:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800bb54:	f003 fa14 	bl	800ef80 <__adddf3>
 800bb58:	4604      	mov	r4, r0
 800bb5a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800bb5c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800bb60:	2800      	cmp	r0, #0
 800bb62:	f000 8275 	beq.w	800c050 <_dtoa_r+0xe30>
 800bb66:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800bb68:	961b      	str	r6, [sp, #108]	; 0x6c
 800bb6a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800bb6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800bb6e:	2900      	cmp	r1, #0
 800bb70:	f000 8338 	beq.w	800c1e4 <_dtoa_r+0xfc4>
 800bb74:	4a6d      	ldr	r2, [pc, #436]	; (800bd2c <_dtoa_r+0xb0c>)
 800bb76:	2100      	movs	r1, #0
 800bb78:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 800bb7c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bb80:	2000      	movs	r0, #0
 800bb82:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800bb86:	f003 fcd7 	bl	800f538 <__aeabi_ddiv>
 800bb8a:	462b      	mov	r3, r5
 800bb8c:	4622      	mov	r2, r4
 800bb8e:	f003 f9f5 	bl	800ef7c <__aeabi_dsub>
 800bb92:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800bb96:	4659      	mov	r1, fp
 800bb98:	4650      	mov	r0, sl
 800bb9a:	f003 fe3d 	bl	800f818 <__aeabi_d2iz>
 800bb9e:	4605      	mov	r5, r0
 800bba0:	f003 fb3a 	bl	800f218 <__aeabi_i2d>
 800bba4:	4602      	mov	r2, r0
 800bba6:	460b      	mov	r3, r1
 800bba8:	4650      	mov	r0, sl
 800bbaa:	4659      	mov	r1, fp
 800bbac:	f003 f9e6 	bl	800ef7c <__aeabi_dsub>
 800bbb0:	3530      	adds	r5, #48	; 0x30
 800bbb2:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800bbb6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800bbba:	fa5f fb85 	uxtb.w	fp, r5
 800bbbe:	f808 bb01 	strb.w	fp, [r8], #1
 800bbc2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800bbc6:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800bbca:	f003 fe1b 	bl	800f804 <__aeabi_dcmpgt>
 800bbce:	2800      	cmp	r0, #0
 800bbd0:	f040 841d 	bne.w	800c40e <_dtoa_r+0x11ee>
 800bbd4:	2100      	movs	r1, #0
 800bbd6:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800bbda:	2000      	movs	r0, #0
 800bbdc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800bbe0:	f003 f9cc 	bl	800ef7c <__aeabi_dsub>
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800bbec:	f003 fe0a 	bl	800f804 <__aeabi_dcmpgt>
 800bbf0:	2800      	cmp	r0, #0
 800bbf2:	f040 8432 	bne.w	800c45a <_dtoa_r+0x123a>
 800bbf6:	2e01      	cmp	r6, #1
 800bbf8:	f340 829c 	ble.w	800c134 <_dtoa_r+0xf14>
 800bbfc:	9905      	ldr	r1, [sp, #20]
 800bbfe:	ea6f 0708 	mvn.w	r7, r8
 800bc02:	198e      	adds	r6, r1, r6
 800bc04:	19bc      	adds	r4, r7, r6
 800bc06:	2300      	movs	r3, #0
 800bc08:	f004 0501 	and.w	r5, r4, #1
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bc12:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800bc16:	961a      	str	r6, [sp, #104]	; 0x68
 800bc18:	9518      	str	r5, [sp, #96]	; 0x60
 800bc1a:	f003 fb63 	bl	800f2e4 <__aeabi_dmul>
 800bc1e:	2300      	movs	r3, #0
 800bc20:	2200      	movs	r2, #0
 800bc22:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bc26:	4604      	mov	r4, r0
 800bc28:	460d      	mov	r5, r1
 800bc2a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800bc2e:	f003 fb59 	bl	800f2e4 <__aeabi_dmul>
 800bc32:	460f      	mov	r7, r1
 800bc34:	4606      	mov	r6, r0
 800bc36:	f003 fdef 	bl	800f818 <__aeabi_d2iz>
 800bc3a:	4683      	mov	fp, r0
 800bc3c:	f003 faec 	bl	800f218 <__aeabi_i2d>
 800bc40:	4602      	mov	r2, r0
 800bc42:	460b      	mov	r3, r1
 800bc44:	4630      	mov	r0, r6
 800bc46:	4639      	mov	r1, r7
 800bc48:	f003 f998 	bl	800ef7c <__aeabi_dsub>
 800bc4c:	46c2      	mov	sl, r8
 800bc4e:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800bc52:	fa5f fb82 	uxtb.w	fp, r2
 800bc56:	f80a bb01 	strb.w	fp, [sl], #1
 800bc5a:	4622      	mov	r2, r4
 800bc5c:	462b      	mov	r3, r5
 800bc5e:	4606      	mov	r6, r0
 800bc60:	460f      	mov	r7, r1
 800bc62:	46d0      	mov	r8, sl
 800bc64:	f003 fdb0 	bl	800f7c8 <__aeabi_dcmplt>
 800bc68:	2800      	cmp	r0, #0
 800bc6a:	f040 80e3 	bne.w	800be34 <_dtoa_r+0xc14>
 800bc6e:	2100      	movs	r1, #0
 800bc70:	4632      	mov	r2, r6
 800bc72:	463b      	mov	r3, r7
 800bc74:	2000      	movs	r0, #0
 800bc76:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800bc7a:	f003 f97f 	bl	800ef7c <__aeabi_dsub>
 800bc7e:	4622      	mov	r2, r4
 800bc80:	462b      	mov	r3, r5
 800bc82:	f003 fda1 	bl	800f7c8 <__aeabi_dcmplt>
 800bc86:	2800      	cmp	r0, #0
 800bc88:	f040 83c7 	bne.w	800c41a <_dtoa_r+0x11fa>
 800bc8c:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 800bc90:	45f2      	cmp	sl, lr
 800bc92:	f000 824f 	beq.w	800c134 <_dtoa_r+0xf14>
 800bc96:	9818      	ldr	r0, [sp, #96]	; 0x60
 800bc98:	2800      	cmp	r0, #0
 800bc9a:	d041      	beq.n	800bd20 <_dtoa_r+0xb00>
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	2200      	movs	r2, #0
 800bca0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bca4:	4620      	mov	r0, r4
 800bca6:	4629      	mov	r1, r5
 800bca8:	f003 fb1c 	bl	800f2e4 <__aeabi_dmul>
 800bcac:	2300      	movs	r3, #0
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bcb4:	4604      	mov	r4, r0
 800bcb6:	460d      	mov	r5, r1
 800bcb8:	4630      	mov	r0, r6
 800bcba:	4639      	mov	r1, r7
 800bcbc:	f003 fb12 	bl	800f2e4 <__aeabi_dmul>
 800bcc0:	460f      	mov	r7, r1
 800bcc2:	4606      	mov	r6, r0
 800bcc4:	f003 fda8 	bl	800f818 <__aeabi_d2iz>
 800bcc8:	4680      	mov	r8, r0
 800bcca:	f003 faa5 	bl	800f218 <__aeabi_i2d>
 800bcce:	4602      	mov	r2, r0
 800bcd0:	460b      	mov	r3, r1
 800bcd2:	4630      	mov	r0, r6
 800bcd4:	4639      	mov	r1, r7
 800bcd6:	f003 f951 	bl	800ef7c <__aeabi_dsub>
 800bcda:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800bcde:	fa5f fb83 	uxtb.w	fp, r3
 800bce2:	f80a bb01 	strb.w	fp, [sl], #1
 800bce6:	4622      	mov	r2, r4
 800bce8:	462b      	mov	r3, r5
 800bcea:	4606      	mov	r6, r0
 800bcec:	460f      	mov	r7, r1
 800bcee:	46d0      	mov	r8, sl
 800bcf0:	f003 fd6a 	bl	800f7c8 <__aeabi_dcmplt>
 800bcf4:	2800      	cmp	r0, #0
 800bcf6:	f040 809d 	bne.w	800be34 <_dtoa_r+0xc14>
 800bcfa:	2100      	movs	r1, #0
 800bcfc:	4632      	mov	r2, r6
 800bcfe:	463b      	mov	r3, r7
 800bd00:	2000      	movs	r0, #0
 800bd02:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800bd06:	f003 f939 	bl	800ef7c <__aeabi_dsub>
 800bd0a:	4622      	mov	r2, r4
 800bd0c:	462b      	mov	r3, r5
 800bd0e:	f003 fd5b 	bl	800f7c8 <__aeabi_dcmplt>
 800bd12:	2800      	cmp	r0, #0
 800bd14:	f040 8381 	bne.w	800c41a <_dtoa_r+0x11fa>
 800bd18:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bd1a:	458a      	cmp	sl, r1
 800bd1c:	f000 820a 	beq.w	800c134 <_dtoa_r+0xf14>
 800bd20:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 800bd24:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800bd28:	e051      	b.n	800bdce <_dtoa_r+0xbae>
 800bd2a:	bf00      	nop
 800bd2c:	08010260 	.word	0x08010260
 800bd30:	08010328 	.word	0x08010328
 800bd34:	2100      	movs	r1, #0
 800bd36:	2000      	movs	r0, #0
 800bd38:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800bd3c:	f003 f91e 	bl	800ef7c <__aeabi_dsub>
 800bd40:	4622      	mov	r2, r4
 800bd42:	462b      	mov	r3, r5
 800bd44:	f003 fd40 	bl	800f7c8 <__aeabi_dcmplt>
 800bd48:	2300      	movs	r3, #0
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bd50:	2800      	cmp	r0, #0
 800bd52:	f040 8360 	bne.w	800c416 <_dtoa_r+0x11f6>
 800bd56:	4620      	mov	r0, r4
 800bd58:	4629      	mov	r1, r5
 800bd5a:	f003 fac3 	bl	800f2e4 <__aeabi_dmul>
 800bd5e:	2300      	movs	r3, #0
 800bd60:	2200      	movs	r2, #0
 800bd62:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bd66:	4604      	mov	r4, r0
 800bd68:	460d      	mov	r5, r1
 800bd6a:	4630      	mov	r0, r6
 800bd6c:	4639      	mov	r1, r7
 800bd6e:	f003 fab9 	bl	800f2e4 <__aeabi_dmul>
 800bd72:	460f      	mov	r7, r1
 800bd74:	4606      	mov	r6, r0
 800bd76:	f003 fd4f 	bl	800f818 <__aeabi_d2iz>
 800bd7a:	4680      	mov	r8, r0
 800bd7c:	f003 fa4c 	bl	800f218 <__aeabi_i2d>
 800bd80:	4602      	mov	r2, r0
 800bd82:	460b      	mov	r3, r1
 800bd84:	4630      	mov	r0, r6
 800bd86:	4639      	mov	r1, r7
 800bd88:	f003 f8f8 	bl	800ef7c <__aeabi_dsub>
 800bd8c:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800bd90:	fa5f fb83 	uxtb.w	fp, r3
 800bd94:	f80a bb01 	strb.w	fp, [sl], #1
 800bd98:	4622      	mov	r2, r4
 800bd9a:	462b      	mov	r3, r5
 800bd9c:	4606      	mov	r6, r0
 800bd9e:	460f      	mov	r7, r1
 800bda0:	f003 fd12 	bl	800f7c8 <__aeabi_dcmplt>
 800bda4:	46d0      	mov	r8, sl
 800bda6:	4632      	mov	r2, r6
 800bda8:	463b      	mov	r3, r7
 800bdaa:	2800      	cmp	r0, #0
 800bdac:	d140      	bne.n	800be30 <_dtoa_r+0xc10>
 800bdae:	2100      	movs	r1, #0
 800bdb0:	2000      	movs	r0, #0
 800bdb2:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800bdb6:	f003 f8e1 	bl	800ef7c <__aeabi_dsub>
 800bdba:	4622      	mov	r2, r4
 800bdbc:	462b      	mov	r3, r5
 800bdbe:	f003 fd03 	bl	800f7c8 <__aeabi_dcmplt>
 800bdc2:	2800      	cmp	r0, #0
 800bdc4:	f040 8327 	bne.w	800c416 <_dtoa_r+0x11f6>
 800bdc8:	45ca      	cmp	sl, r9
 800bdca:	f000 81b1 	beq.w	800c130 <_dtoa_r+0xf10>
 800bdce:	2300      	movs	r3, #0
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	4629      	mov	r1, r5
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bdda:	f003 fa83 	bl	800f2e4 <__aeabi_dmul>
 800bdde:	2300      	movs	r3, #0
 800bde0:	2200      	movs	r2, #0
 800bde2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800bde6:	4604      	mov	r4, r0
 800bde8:	460d      	mov	r5, r1
 800bdea:	4630      	mov	r0, r6
 800bdec:	4639      	mov	r1, r7
 800bdee:	f003 fa79 	bl	800f2e4 <__aeabi_dmul>
 800bdf2:	460f      	mov	r7, r1
 800bdf4:	4606      	mov	r6, r0
 800bdf6:	f003 fd0f 	bl	800f818 <__aeabi_d2iz>
 800bdfa:	4683      	mov	fp, r0
 800bdfc:	f003 fa0c 	bl	800f218 <__aeabi_i2d>
 800be00:	4602      	mov	r2, r0
 800be02:	460b      	mov	r3, r1
 800be04:	4630      	mov	r0, r6
 800be06:	4639      	mov	r1, r7
 800be08:	f003 f8b8 	bl	800ef7c <__aeabi_dsub>
 800be0c:	46d0      	mov	r8, sl
 800be0e:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800be12:	fa5f fb82 	uxtb.w	fp, r2
 800be16:	f808 bb01 	strb.w	fp, [r8], #1
 800be1a:	4622      	mov	r2, r4
 800be1c:	462b      	mov	r3, r5
 800be1e:	4606      	mov	r6, r0
 800be20:	460f      	mov	r7, r1
 800be22:	f003 fcd1 	bl	800f7c8 <__aeabi_dcmplt>
 800be26:	46c2      	mov	sl, r8
 800be28:	4632      	mov	r2, r6
 800be2a:	463b      	mov	r3, r7
 800be2c:	2800      	cmp	r0, #0
 800be2e:	d081      	beq.n	800bd34 <_dtoa_r+0xb14>
 800be30:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800be34:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800be36:	9109      	str	r1, [sp, #36]	; 0x24
 800be38:	e40c      	b.n	800b654 <_dtoa_r+0x434>
 800be3a:	2000      	movs	r0, #0
 800be3c:	900f      	str	r0, [sp, #60]	; 0x3c
 800be3e:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 800be42:	9809      	ldr	r0, [sp, #36]	; 0x24
 800be44:	eb0e 0200 	add.w	r2, lr, r0
 800be48:	1c54      	adds	r4, r2, #1
 800be4a:	2c00      	cmp	r4, #0
 800be4c:	9213      	str	r2, [sp, #76]	; 0x4c
 800be4e:	940b      	str	r4, [sp, #44]	; 0x2c
 800be50:	f73f ae15 	bgt.w	800ba7e <_dtoa_r+0x85e>
 800be54:	2100      	movs	r1, #0
 800be56:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800be5a:	e620      	b.n	800ba9e <_dtoa_r+0x87e>
 800be5c:	2101      	movs	r1, #1
 800be5e:	910f      	str	r1, [sp, #60]	; 0x3c
 800be60:	e7ed      	b.n	800be3e <_dtoa_r+0xc1e>
 800be62:	2200      	movs	r2, #0
 800be64:	920f      	str	r2, [sp, #60]	; 0x3c
 800be66:	e603      	b.n	800ba70 <_dtoa_r+0x850>
 800be68:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800be6a:	2c00      	cmp	r4, #0
 800be6c:	f73f ab02 	bgt.w	800b474 <_dtoa_r+0x254>
 800be70:	f040 82ee 	bne.w	800c450 <_dtoa_r+0x1230>
 800be74:	2300      	movs	r3, #0
 800be76:	2200      	movs	r2, #0
 800be78:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800be7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be80:	f003 fa30 	bl	800f2e4 <__aeabi_dmul>
 800be84:	4652      	mov	r2, sl
 800be86:	465b      	mov	r3, fp
 800be88:	f003 fcb2 	bl	800f7f0 <__aeabi_dcmpge>
 800be8c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800be8e:	970d      	str	r7, [sp, #52]	; 0x34
 800be90:	2800      	cmp	r0, #0
 800be92:	f000 80b6 	beq.w	800c002 <_dtoa_r+0xde2>
 800be96:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800be98:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800be9c:	43c1      	mvns	r1, r0
 800be9e:	9109      	str	r1, [sp, #36]	; 0x24
 800bea0:	4648      	mov	r0, r9
 800bea2:	4639      	mov	r1, r7
 800bea4:	f000 fe8a 	bl	800cbbc <_Bfree>
 800bea8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800beaa:	2c00      	cmp	r4, #0
 800beac:	f43f abd2 	beq.w	800b654 <_dtoa_r+0x434>
 800beb0:	4648      	mov	r0, r9
 800beb2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800beb4:	f000 fe82 	bl	800cbbc <_Bfree>
 800beb8:	f7ff bbcc 	b.w	800b654 <_dtoa_r+0x434>
 800bebc:	4648      	mov	r0, r9
 800bebe:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bec0:	f001 f960 	bl	800d184 <__pow5mult>
 800bec4:	900c      	str	r0, [sp, #48]	; 0x30
 800bec6:	e454      	b.n	800b772 <_dtoa_r+0x552>
 800bec8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800beca:	2a00      	cmp	r2, #0
 800becc:	f000 824c 	beq.w	800c368 <_dtoa_r+0x1148>
 800bed0:	f201 4733 	addw	r7, r1, #1075	; 0x433
 800bed4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800bed6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800bed8:	e411      	b.n	800b6fe <_dtoa_r+0x4de>
 800beda:	4611      	mov	r1, r2
 800bedc:	4650      	mov	r0, sl
 800bede:	f8cd c00c 	str.w	ip, [sp, #12]
 800bee2:	9204      	str	r2, [sp, #16]
 800bee4:	f001 fa5c 	bl	800d3a0 <__mcmp>
 800bee8:	9a04      	ldr	r2, [sp, #16]
 800beea:	4603      	mov	r3, r0
 800beec:	4611      	mov	r1, r2
 800beee:	4648      	mov	r0, r9
 800bef0:	9304      	str	r3, [sp, #16]
 800bef2:	f000 fe63 	bl	800cbbc <_Bfree>
 800bef6:	9b04      	ldr	r3, [sp, #16]
 800bef8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800befc:	2b00      	cmp	r3, #0
 800befe:	f47f ad6d 	bne.w	800b9dc <_dtoa_r+0x7bc>
 800bf02:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800bf04:	2800      	cmp	r0, #0
 800bf06:	f47f ad69 	bne.w	800b9dc <_dtoa_r+0x7bc>
 800bf0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bf0c:	2900      	cmp	r1, #0
 800bf0e:	f47f ad65 	bne.w	800b9dc <_dtoa_r+0x7bc>
 800bf12:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800bf16:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800bf1a:	46da      	mov	sl, fp
 800bf1c:	46e3      	mov	fp, ip
 800bf1e:	f000 80f1 	beq.w	800c104 <_dtoa_r+0xee4>
 800bf22:	f1ba 0f00 	cmp.w	sl, #0
 800bf26:	dd01      	ble.n	800bf2c <_dtoa_r+0xd0c>
 800bf28:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 800bf2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bf30:	960d      	str	r6, [sp, #52]	; 0x34
 800bf32:	f808 bb01 	strb.w	fp, [r8], #1
 800bf36:	e4cb      	b.n	800b8d0 <_dtoa_r+0x6b0>
 800bf38:	4629      	mov	r1, r5
 800bf3a:	4648      	mov	r0, r9
 800bf3c:	220a      	movs	r2, #10
 800bf3e:	2300      	movs	r3, #0
 800bf40:	f000 fe46 	bl	800cbd0 <__multadd>
 800bf44:	3401      	adds	r4, #1
 800bf46:	4605      	mov	r5, r0
 800bf48:	4606      	mov	r6, r0
 800bf4a:	e526      	b.n	800b99a <_dtoa_r+0x77a>
 800bf4c:	4639      	mov	r1, r7
 800bf4e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bf50:	f7fe fff0 	bl	800af34 <quorem>
 800bf54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf56:	9905      	ldr	r1, [sp, #20]
 800bf58:	2501      	movs	r5, #1
 800bf5a:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800bf5e:	42ab      	cmp	r3, r5
 800bf60:	f881 b000 	strb.w	fp, [r1]
 800bf64:	f77f ac78 	ble.w	800b858 <_dtoa_r+0x638>
 800bf68:	4648      	mov	r0, r9
 800bf6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bf6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bf6e:	220a      	movs	r2, #10
 800bf70:	f000 fe2e 	bl	800cbd0 <__multadd>
 800bf74:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800bf78:	900c      	str	r0, [sp, #48]	; 0x30
 800bf7a:	4606      	mov	r6, r0
 800bf7c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800bf80:	e45a      	b.n	800b838 <_dtoa_r+0x618>
 800bf82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf84:	9c05      	ldr	r4, [sp, #20]
 800bf86:	1c59      	adds	r1, r3, #1
 800bf88:	2031      	movs	r0, #49	; 0x31
 800bf8a:	9109      	str	r1, [sp, #36]	; 0x24
 800bf8c:	7020      	strb	r0, [r4, #0]
 800bf8e:	e49f      	b.n	800b8d0 <_dtoa_r+0x6b0>
 800bf90:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bf92:	4639      	mov	r1, r7
 800bf94:	f001 fa04 	bl	800d3a0 <__mcmp>
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	f6bf ac2a 	bge.w	800b7f2 <_dtoa_r+0x5d2>
 800bf9e:	4648      	mov	r0, r9
 800bfa0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bfa2:	220a      	movs	r2, #10
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	f000 fe13 	bl	800cbd0 <__multadd>
 800bfaa:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800bfae:	900c      	str	r0, [sp, #48]	; 0x30
 800bfb0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800bfb2:	f108 3cff 	add.w	ip, r8, #4294967295
 800bfb6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800bfba:	2800      	cmp	r0, #0
 800bfbc:	f040 823d 	bne.w	800c43a <_dtoa_r+0x121a>
 800bfc0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800bfc2:	910b      	str	r1, [sp, #44]	; 0x2c
 800bfc4:	e415      	b.n	800b7f2 <_dtoa_r+0x5d2>
 800bfc6:	6938      	ldr	r0, [r7, #16]
 800bfc8:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 800bfcc:	6910      	ldr	r0, [r2, #16]
 800bfce:	f000 ff1b 	bl	800ce08 <__hi0bits>
 800bfd2:	f1c0 0320 	rsb	r3, r0, #32
 800bfd6:	f7ff bbe4 	b.w	800b7a2 <_dtoa_r+0x582>
 800bfda:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800bfdc:	2a02      	cmp	r2, #2
 800bfde:	f77f ac0c 	ble.w	800b7fa <_dtoa_r+0x5da>
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	f47f af57 	bne.w	800be96 <_dtoa_r+0xc76>
 800bfe8:	4639      	mov	r1, r7
 800bfea:	2205      	movs	r2, #5
 800bfec:	4648      	mov	r0, r9
 800bfee:	f000 fdef 	bl	800cbd0 <__multadd>
 800bff2:	4607      	mov	r7, r0
 800bff4:	4639      	mov	r1, r7
 800bff6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bff8:	f001 f9d2 	bl	800d3a0 <__mcmp>
 800bffc:	2800      	cmp	r0, #0
 800bffe:	f77f af4a 	ble.w	800be96 <_dtoa_r+0xc76>
 800c002:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c004:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c008:	2531      	movs	r5, #49	; 0x31
 800c00a:	1c53      	adds	r3, r2, #1
 800c00c:	f808 5b01 	strb.w	r5, [r8], #1
 800c010:	9309      	str	r3, [sp, #36]	; 0x24
 800c012:	e745      	b.n	800bea0 <_dtoa_r+0xc80>
 800c014:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800c018:	f108 31ff 	add.w	r1, r8, #4294967295
 800c01c:	f47f ab16 	bne.w	800b64c <_dtoa_r+0x42c>
 800c020:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800c024:	9c05      	ldr	r4, [sp, #20]
 800c026:	4688      	mov	r8, r1
 800c028:	f7ff baf8 	b.w	800b61c <_dtoa_r+0x3fc>
 800c02c:	4638      	mov	r0, r7
 800c02e:	f003 f8f3 	bl	800f218 <__aeabi_i2d>
 800c032:	4602      	mov	r2, r0
 800c034:	460b      	mov	r3, r1
 800c036:	4650      	mov	r0, sl
 800c038:	4659      	mov	r1, fp
 800c03a:	f003 f953 	bl	800f2e4 <__aeabi_dmul>
 800c03e:	2300      	movs	r3, #0
 800c040:	2200      	movs	r2, #0
 800c042:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800c046:	f002 ff9b 	bl	800ef80 <__adddf3>
 800c04a:	4604      	mov	r4, r0
 800c04c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800c050:	2300      	movs	r3, #0
 800c052:	2200      	movs	r2, #0
 800c054:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800c058:	4650      	mov	r0, sl
 800c05a:	4659      	mov	r1, fp
 800c05c:	f002 ff8e 	bl	800ef7c <__aeabi_dsub>
 800c060:	4622      	mov	r2, r4
 800c062:	462b      	mov	r3, r5
 800c064:	4682      	mov	sl, r0
 800c066:	468b      	mov	fp, r1
 800c068:	f003 fbcc 	bl	800f804 <__aeabi_dcmpgt>
 800c06c:	4607      	mov	r7, r0
 800c06e:	2800      	cmp	r0, #0
 800c070:	f040 80b5 	bne.w	800c1de <_dtoa_r+0xfbe>
 800c074:	4622      	mov	r2, r4
 800c076:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800c07a:	4650      	mov	r0, sl
 800c07c:	4659      	mov	r1, fp
 800c07e:	f003 fba3 	bl	800f7c8 <__aeabi_dcmplt>
 800c082:	2800      	cmp	r0, #0
 800c084:	d056      	beq.n	800c134 <_dtoa_r+0xf14>
 800c086:	970d      	str	r7, [sp, #52]	; 0x34
 800c088:	e705      	b.n	800be96 <_dtoa_r+0xc76>
 800c08a:	4648      	mov	r0, r9
 800c08c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c08e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c090:	f001 f878 	bl	800d184 <__pow5mult>
 800c094:	900c      	str	r0, [sp, #48]	; 0x30
 800c096:	f7ff bb6c 	b.w	800b772 <_dtoa_r+0x552>
 800c09a:	9c05      	ldr	r4, [sp, #20]
 800c09c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c09e:	2130      	movs	r1, #48	; 0x30
 800c0a0:	7021      	strb	r1, [r4, #0]
 800c0a2:	4621      	mov	r1, r4
 800c0a4:	1c58      	adds	r0, r3, #1
 800c0a6:	2231      	movs	r2, #49	; 0x31
 800c0a8:	9009      	str	r0, [sp, #36]	; 0x24
 800c0aa:	700a      	strb	r2, [r1, #0]
 800c0ac:	f7ff bad2 	b.w	800b654 <_dtoa_r+0x434>
 800c0b0:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800c0b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c0b4:	9110      	str	r1, [sp, #64]	; 0x40
 800c0b6:	1bcd      	subs	r5, r1, r7
 800c0b8:	195c      	adds	r4, r3, r5
 800c0ba:	9411      	str	r4, [sp, #68]	; 0x44
 800c0bc:	2500      	movs	r5, #0
 800c0be:	f7ff bb18 	b.w	800b6f2 <_dtoa_r+0x4d2>
 800c0c2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800c0c6:	2702      	movs	r7, #2
 800c0c8:	e512      	b.n	800baf0 <_dtoa_r+0x8d0>
 800c0ca:	2401      	movs	r4, #1
 800c0cc:	9413      	str	r4, [sp, #76]	; 0x4c
 800c0ce:	940b      	str	r4, [sp, #44]	; 0x2c
 800c0d0:	9429      	str	r4, [sp, #164]	; 0xa4
 800c0d2:	e6bf      	b.n	800be54 <_dtoa_r+0xc34>
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	46e3      	mov	fp, ip
 800c0d8:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800c0dc:	4664      	mov	r4, ip
 800c0de:	f77f af25 	ble.w	800bf2c <_dtoa_r+0xd0c>
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c0e6:	4648      	mov	r0, r9
 800c0e8:	f001 f896 	bl	800d218 <__lshift>
 800c0ec:	4639      	mov	r1, r7
 800c0ee:	900c      	str	r0, [sp, #48]	; 0x30
 800c0f0:	f001 f956 	bl	800d3a0 <__mcmp>
 800c0f4:	2800      	cmp	r0, #0
 800c0f6:	f340 8199 	ble.w	800c42c <_dtoa_r+0x120c>
 800c0fa:	2c39      	cmp	r4, #57	; 0x39
 800c0fc:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 800c100:	f47f af14 	bne.w	800bf2c <_dtoa_r+0xd0c>
 800c104:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c108:	960d      	str	r6, [sp, #52]	; 0x34
 800c10a:	2239      	movs	r2, #57	; 0x39
 800c10c:	f808 2b01 	strb.w	r2, [r8], #1
 800c110:	f7ff bbb9 	b.w	800b886 <_dtoa_r+0x666>
 800c114:	d103      	bne.n	800c11e <_dtoa_r+0xefe>
 800c116:	f01b 0f01 	tst.w	fp, #1
 800c11a:	f47f abb2 	bne.w	800b882 <_dtoa_r+0x662>
 800c11e:	4641      	mov	r1, r8
 800c120:	4688      	mov	r8, r1
 800c122:	3901      	subs	r1, #1
 800c124:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800c128:	2a30      	cmp	r2, #48	; 0x30
 800c12a:	d0f9      	beq.n	800c120 <_dtoa_r+0xf00>
 800c12c:	f7ff bbd0 	b.w	800b8d0 <_dtoa_r+0x6b0>
 800c130:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800c134:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800c138:	f7ff b989 	b.w	800b44e <_dtoa_r+0x22e>
 800c13c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c13e:	426c      	negs	r4, r5
 800c140:	2c00      	cmp	r4, #0
 800c142:	f000 811b 	beq.w	800c37c <_dtoa_r+0x115c>
 800c146:	4bb7      	ldr	r3, [pc, #732]	; (800c424 <_dtoa_r+0x1204>)
 800c148:	f004 010f 	and.w	r1, r4, #15
 800c14c:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 800c150:	e9d2 2300 	ldrd	r2, r3, [r2]
 800c154:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800c158:	f003 f8c4 	bl	800f2e4 <__aeabi_dmul>
 800c15c:	1124      	asrs	r4, r4, #4
 800c15e:	4682      	mov	sl, r0
 800c160:	468b      	mov	fp, r1
 800c162:	f000 8177 	beq.w	800c454 <_dtoa_r+0x1234>
 800c166:	4db0      	ldr	r5, [pc, #704]	; (800c428 <_dtoa_r+0x1208>)
 800c168:	2702      	movs	r7, #2
 800c16a:	07e3      	lsls	r3, r4, #31
 800c16c:	d504      	bpl.n	800c178 <_dtoa_r+0xf58>
 800c16e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c172:	f003 f8b7 	bl	800f2e4 <__aeabi_dmul>
 800c176:	3701      	adds	r7, #1
 800c178:	3508      	adds	r5, #8
 800c17a:	1064      	asrs	r4, r4, #1
 800c17c:	d1f5      	bne.n	800c16a <_dtoa_r+0xf4a>
 800c17e:	4682      	mov	sl, r0
 800c180:	468b      	mov	fp, r1
 800c182:	e4cf      	b.n	800bb24 <_dtoa_r+0x904>
 800c184:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c186:	6841      	ldr	r1, [r0, #4]
 800c188:	4648      	mov	r0, r9
 800c18a:	f000 fcf1 	bl	800cb70 <_Balloc>
 800c18e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c190:	6929      	ldr	r1, [r5, #16]
 800c192:	1c8b      	adds	r3, r1, #2
 800c194:	4629      	mov	r1, r5
 800c196:	009a      	lsls	r2, r3, #2
 800c198:	4604      	mov	r4, r0
 800c19a:	310c      	adds	r1, #12
 800c19c:	f100 000c 	add.w	r0, r0, #12
 800c1a0:	f7fc fcd4 	bl	8008b4c <memcpy>
 800c1a4:	4648      	mov	r0, r9
 800c1a6:	4621      	mov	r1, r4
 800c1a8:	2201      	movs	r2, #1
 800c1aa:	f001 f835 	bl	800d218 <__lshift>
 800c1ae:	4606      	mov	r6, r0
 800c1b0:	f7ff bbe7 	b.w	800b982 <_dtoa_r+0x762>
 800c1b4:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800c1b8:	46e3      	mov	fp, ip
 800c1ba:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800c1be:	d0a1      	beq.n	800c104 <_dtoa_r+0xee4>
 800c1c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c1c4:	960d      	str	r6, [sp, #52]	; 0x34
 800c1c6:	f10c 0e01 	add.w	lr, ip, #1
 800c1ca:	f808 eb01 	strb.w	lr, [r8], #1
 800c1ce:	f7ff bb7f 	b.w	800b8d0 <_dtoa_r+0x6b0>
 800c1d2:	46e3      	mov	fp, ip
 800c1d4:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800c1d8:	960d      	str	r6, [sp, #52]	; 0x34
 800c1da:	f7ff bb46 	b.w	800b86a <_dtoa_r+0x64a>
 800c1de:	2700      	movs	r7, #0
 800c1e0:	970d      	str	r7, [sp, #52]	; 0x34
 800c1e2:	e70e      	b.n	800c002 <_dtoa_r+0xde2>
 800c1e4:	4b8f      	ldr	r3, [pc, #572]	; (800c424 <_dtoa_r+0x1204>)
 800c1e6:	f106 38ff 	add.w	r8, r6, #4294967295
 800c1ea:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 800c1ee:	4622      	mov	r2, r4
 800c1f0:	462b      	mov	r3, r5
 800c1f2:	e9d0 0100 	ldrd	r0, r1, [r0]
 800c1f6:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800c1fa:	f003 f873 	bl	800f2e4 <__aeabi_dmul>
 800c1fe:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800c202:	4659      	mov	r1, fp
 800c204:	4650      	mov	r0, sl
 800c206:	f003 fb07 	bl	800f818 <__aeabi_d2iz>
 800c20a:	4604      	mov	r4, r0
 800c20c:	f003 f804 	bl	800f218 <__aeabi_i2d>
 800c210:	4602      	mov	r2, r0
 800c212:	460b      	mov	r3, r1
 800c214:	4650      	mov	r0, sl
 800c216:	4659      	mov	r1, fp
 800c218:	f002 feb0 	bl	800ef7c <__aeabi_dsub>
 800c21c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c220:	3430      	adds	r4, #48	; 0x30
 800c222:	2e01      	cmp	r6, #1
 800c224:	4682      	mov	sl, r0
 800c226:	468b      	mov	fp, r1
 800c228:	f808 4b01 	strb.w	r4, [r8], #1
 800c22c:	f000 8081 	beq.w	800c332 <_dtoa_r+0x1112>
 800c230:	9f05      	ldr	r7, [sp, #20]
 800c232:	2300      	movs	r3, #0
 800c234:	1e7d      	subs	r5, r7, #1
 800c236:	eb05 0a06 	add.w	sl, r5, r6
 800c23a:	2200      	movs	r2, #0
 800c23c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800c240:	f8cd a00c 	str.w	sl, [sp, #12]
 800c244:	f003 f84e 	bl	800f2e4 <__aeabi_dmul>
 800c248:	43fe      	mvns	r6, r7
 800c24a:	eb06 040a 	add.w	r4, r6, sl
 800c24e:	460f      	mov	r7, r1
 800c250:	4606      	mov	r6, r0
 800c252:	f003 fae1 	bl	800f818 <__aeabi_d2iz>
 800c256:	f004 0501 	and.w	r5, r4, #1
 800c25a:	4604      	mov	r4, r0
 800c25c:	f002 ffdc 	bl	800f218 <__aeabi_i2d>
 800c260:	4602      	mov	r2, r0
 800c262:	460b      	mov	r3, r1
 800c264:	4630      	mov	r0, r6
 800c266:	4639      	mov	r1, r7
 800c268:	f002 fe88 	bl	800ef7c <__aeabi_dsub>
 800c26c:	f8dd c014 	ldr.w	ip, [sp, #20]
 800c270:	3430      	adds	r4, #48	; 0x30
 800c272:	f88c 4001 	strb.w	r4, [ip, #1]
 800c276:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c27a:	45e0      	cmp	r8, ip
 800c27c:	4682      	mov	sl, r0
 800c27e:	468b      	mov	fp, r1
 800c280:	4647      	mov	r7, r8
 800c282:	d054      	beq.n	800c32e <_dtoa_r+0x110e>
 800c284:	b1f5      	cbz	r5, 800c2c4 <_dtoa_r+0x10a4>
 800c286:	2300      	movs	r3, #0
 800c288:	2200      	movs	r2, #0
 800c28a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800c28e:	f8cd c00c 	str.w	ip, [sp, #12]
 800c292:	f003 f827 	bl	800f2e4 <__aeabi_dmul>
 800c296:	468b      	mov	fp, r1
 800c298:	4682      	mov	sl, r0
 800c29a:	f003 fabd 	bl	800f818 <__aeabi_d2iz>
 800c29e:	4605      	mov	r5, r0
 800c2a0:	f002 ffba 	bl	800f218 <__aeabi_i2d>
 800c2a4:	4647      	mov	r7, r8
 800c2a6:	4602      	mov	r2, r0
 800c2a8:	460b      	mov	r3, r1
 800c2aa:	4650      	mov	r0, sl
 800c2ac:	4659      	mov	r1, fp
 800c2ae:	3530      	adds	r5, #48	; 0x30
 800c2b0:	f002 fe64 	bl	800ef7c <__aeabi_dsub>
 800c2b4:	f807 5f01 	strb.w	r5, [r7, #1]!
 800c2b8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c2bc:	4567      	cmp	r7, ip
 800c2be:	4682      	mov	sl, r0
 800c2c0:	468b      	mov	fp, r1
 800c2c2:	d034      	beq.n	800c32e <_dtoa_r+0x110e>
 800c2c4:	4650      	mov	r0, sl
 800c2c6:	4659      	mov	r1, fp
 800c2c8:	4666      	mov	r6, ip
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800c2d2:	f003 f807 	bl	800f2e4 <__aeabi_dmul>
 800c2d6:	460d      	mov	r5, r1
 800c2d8:	4604      	mov	r4, r0
 800c2da:	f003 fa9d 	bl	800f818 <__aeabi_d2iz>
 800c2de:	4682      	mov	sl, r0
 800c2e0:	f002 ff9a 	bl	800f218 <__aeabi_i2d>
 800c2e4:	4602      	mov	r2, r0
 800c2e6:	460b      	mov	r3, r1
 800c2e8:	4620      	mov	r0, r4
 800c2ea:	4629      	mov	r1, r5
 800c2ec:	f002 fe46 	bl	800ef7c <__aeabi_dsub>
 800c2f0:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800c2fc:	f807 4f01 	strb.w	r4, [r7, #1]!
 800c300:	f002 fff0 	bl	800f2e4 <__aeabi_dmul>
 800c304:	460d      	mov	r5, r1
 800c306:	4604      	mov	r4, r0
 800c308:	f003 fa86 	bl	800f818 <__aeabi_d2iz>
 800c30c:	4683      	mov	fp, r0
 800c30e:	f002 ff83 	bl	800f218 <__aeabi_i2d>
 800c312:	4602      	mov	r2, r0
 800c314:	460b      	mov	r3, r1
 800c316:	4620      	mov	r0, r4
 800c318:	4629      	mov	r1, r5
 800c31a:	f002 fe2f 	bl	800ef7c <__aeabi_dsub>
 800c31e:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800c322:	f807 2f01 	strb.w	r2, [r7, #1]!
 800c326:	42b7      	cmp	r7, r6
 800c328:	d1cf      	bne.n	800c2ca <_dtoa_r+0x10aa>
 800c32a:	4682      	mov	sl, r0
 800c32c:	468b      	mov	fp, r1
 800c32e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c330:	4488      	add	r8, r1
 800c332:	2300      	movs	r3, #0
 800c334:	2200      	movs	r2, #0
 800c336:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800c33a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800c33e:	f002 fe1f 	bl	800ef80 <__adddf3>
 800c342:	4652      	mov	r2, sl
 800c344:	465b      	mov	r3, fp
 800c346:	f003 fa3f 	bl	800f7c8 <__aeabi_dcmplt>
 800c34a:	2800      	cmp	r0, #0
 800c34c:	d048      	beq.n	800c3e0 <_dtoa_r+0x11c0>
 800c34e:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800c350:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 800c354:	9409      	str	r4, [sp, #36]	; 0x24
 800c356:	f7ff b959 	b.w	800b60c <_dtoa_r+0x3ec>
 800c35a:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800c35e:	2700      	movs	r7, #0
 800c360:	ebc0 040c 	rsb	r4, r0, ip
 800c364:	f7ff b9cb 	b.w	800b6fe <_dtoa_r+0x4de>
 800c368:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c36a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c36c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800c36e:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 800c372:	f7ff b9c4 	b.w	800b6fe <_dtoa_r+0x4de>
 800c376:	4655      	mov	r5, sl
 800c378:	f7ff ba0e 	b.w	800b798 <_dtoa_r+0x578>
 800c37c:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 800c380:	2702      	movs	r7, #2
 800c382:	f7ff bbcf 	b.w	800bb24 <_dtoa_r+0x904>
 800c386:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c388:	2d00      	cmp	r5, #0
 800c38a:	f43f ae4f 	beq.w	800c02c <_dtoa_r+0xe0c>
 800c38e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c390:	2a00      	cmp	r2, #0
 800c392:	f77f aecf 	ble.w	800c134 <_dtoa_r+0xf14>
 800c396:	2300      	movs	r3, #0
 800c398:	2200      	movs	r2, #0
 800c39a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800c39e:	4650      	mov	r0, sl
 800c3a0:	4659      	mov	r1, fp
 800c3a2:	f002 ff9f 	bl	800f2e4 <__aeabi_dmul>
 800c3a6:	4682      	mov	sl, r0
 800c3a8:	1c78      	adds	r0, r7, #1
 800c3aa:	468b      	mov	fp, r1
 800c3ac:	f002 ff34 	bl	800f218 <__aeabi_i2d>
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	460b      	mov	r3, r1
 800c3b4:	4650      	mov	r0, sl
 800c3b6:	4659      	mov	r1, fp
 800c3b8:	f002 ff94 	bl	800f2e4 <__aeabi_dmul>
 800c3bc:	2300      	movs	r3, #0
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800c3c4:	f002 fddc 	bl	800ef80 <__adddf3>
 800c3c8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800c3cc:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800c3ce:	f10c 3eff 	add.w	lr, ip, #4294967295
 800c3d2:	4604      	mov	r4, r0
 800c3d4:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 800c3d8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800c3dc:	f7ff bbc6 	b.w	800bb6c <_dtoa_r+0x94c>
 800c3e0:	2100      	movs	r1, #0
 800c3e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800c3e6:	2000      	movs	r0, #0
 800c3e8:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800c3ec:	f002 fdc6 	bl	800ef7c <__aeabi_dsub>
 800c3f0:	4652      	mov	r2, sl
 800c3f2:	465b      	mov	r3, fp
 800c3f4:	f003 fa06 	bl	800f804 <__aeabi_dcmpgt>
 800c3f8:	2800      	cmp	r0, #0
 800c3fa:	f43f ae9b 	beq.w	800c134 <_dtoa_r+0xf14>
 800c3fe:	4643      	mov	r3, r8
 800c400:	4698      	mov	r8, r3
 800c402:	f103 33ff 	add.w	r3, r3, #4294967295
 800c406:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 800c40a:	2830      	cmp	r0, #48	; 0x30
 800c40c:	d0f8      	beq.n	800c400 <_dtoa_r+0x11e0>
 800c40e:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800c410:	9409      	str	r4, [sp, #36]	; 0x24
 800c412:	f7ff b91f 	b.w	800b654 <_dtoa_r+0x434>
 800c416:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800c41a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800c41c:	9009      	str	r0, [sp, #36]	; 0x24
 800c41e:	f7ff b8f5 	b.w	800b60c <_dtoa_r+0x3ec>
 800c422:	bf00      	nop
 800c424:	08010260 	.word	0x08010260
 800c428:	08010328 	.word	0x08010328
 800c42c:	f47f ad7e 	bne.w	800bf2c <_dtoa_r+0xd0c>
 800c430:	f01b 0f01 	tst.w	fp, #1
 800c434:	f43f ad7a 	beq.w	800bf2c <_dtoa_r+0xd0c>
 800c438:	e65f      	b.n	800c0fa <_dtoa_r+0xeda>
 800c43a:	2300      	movs	r3, #0
 800c43c:	4648      	mov	r0, r9
 800c43e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c440:	220a      	movs	r2, #10
 800c442:	f000 fbc5 	bl	800cbd0 <__multadd>
 800c446:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c448:	900d      	str	r0, [sp, #52]	; 0x34
 800c44a:	930b      	str	r3, [sp, #44]	; 0x2c
 800c44c:	f7ff b9d1 	b.w	800b7f2 <_dtoa_r+0x5d2>
 800c450:	2700      	movs	r7, #0
 800c452:	e618      	b.n	800c086 <_dtoa_r+0xe66>
 800c454:	2702      	movs	r7, #2
 800c456:	f7ff bb65 	b.w	800bb24 <_dtoa_r+0x904>
 800c45a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c45c:	9209      	str	r2, [sp, #36]	; 0x24
 800c45e:	f7ff b8d5 	b.w	800b60c <_dtoa_r+0x3ec>
 800c462:	2501      	movs	r5, #1
 800c464:	f7fe bfba 	b.w	800b3dc <_dtoa_r+0x1bc>
 800c468:	f43f a9ae 	beq.w	800b7c8 <_dtoa_r+0x5a8>
 800c46c:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 800c470:	f7ff ba66 	b.w	800b940 <_dtoa_r+0x720>
 800c474:	f3af 8000 	nop.w

0800c478 <_fclose_r>:
 800c478:	b570      	push	{r4, r5, r6, lr}
 800c47a:	460c      	mov	r4, r1
 800c47c:	4605      	mov	r5, r0
 800c47e:	2900      	cmp	r1, #0
 800c480:	d034      	beq.n	800c4ec <_fclose_r+0x74>
 800c482:	f7fb fdd9 	bl	8008038 <__sfp_lock_acquire>
 800c486:	b115      	cbz	r5, 800c48e <_fclose_r+0x16>
 800c488:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d031      	beq.n	800c4f2 <_fclose_r+0x7a>
 800c48e:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 800c492:	b33e      	cbz	r6, 800c4e4 <_fclose_r+0x6c>
 800c494:	4628      	mov	r0, r5
 800c496:	4621      	mov	r1, r4
 800c498:	f7fb fbd8 	bl	8007c4c <_fflush_r>
 800c49c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c49e:	4606      	mov	r6, r0
 800c4a0:	b13a      	cbz	r2, 800c4b2 <_fclose_r+0x3a>
 800c4a2:	4628      	mov	r0, r5
 800c4a4:	69e1      	ldr	r1, [r4, #28]
 800c4a6:	4790      	blx	r2
 800c4a8:	ea36 0620 	bics.w	r6, r6, r0, asr #32
 800c4ac:	bf28      	it	cs
 800c4ae:	f04f 36ff 	movcs.w	r6, #4294967295
 800c4b2:	89a0      	ldrh	r0, [r4, #12]
 800c4b4:	f000 0180 	and.w	r1, r0, #128	; 0x80
 800c4b8:	b20b      	sxth	r3, r1
 800c4ba:	bb13      	cbnz	r3, 800c502 <_fclose_r+0x8a>
 800c4bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c4be:	b141      	cbz	r1, 800c4d2 <_fclose_r+0x5a>
 800c4c0:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800c4c4:	4291      	cmp	r1, r2
 800c4c6:	d002      	beq.n	800c4ce <_fclose_r+0x56>
 800c4c8:	4628      	mov	r0, r5
 800c4ca:	f7fb fe21 	bl	8008110 <_free_r>
 800c4ce:	2000      	movs	r0, #0
 800c4d0:	6320      	str	r0, [r4, #48]	; 0x30
 800c4d2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c4d4:	b121      	cbz	r1, 800c4e0 <_fclose_r+0x68>
 800c4d6:	4628      	mov	r0, r5
 800c4d8:	f7fb fe1a 	bl	8008110 <_free_r>
 800c4dc:	2100      	movs	r1, #0
 800c4de:	6461      	str	r1, [r4, #68]	; 0x44
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	81a3      	strh	r3, [r4, #12]
 800c4e4:	f7fb fdaa 	bl	800803c <__sfp_lock_release>
 800c4e8:	4630      	mov	r0, r6
 800c4ea:	bd70      	pop	{r4, r5, r6, pc}
 800c4ec:	460e      	mov	r6, r1
 800c4ee:	4630      	mov	r0, r6
 800c4f0:	bd70      	pop	{r4, r5, r6, pc}
 800c4f2:	4628      	mov	r0, r5
 800c4f4:	f7fb fd28 	bl	8007f48 <__sinit>
 800c4f8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 800c4fc:	2e00      	cmp	r6, #0
 800c4fe:	d1c9      	bne.n	800c494 <_fclose_r+0x1c>
 800c500:	e7f0      	b.n	800c4e4 <_fclose_r+0x6c>
 800c502:	4628      	mov	r0, r5
 800c504:	6921      	ldr	r1, [r4, #16]
 800c506:	f7fb fe03 	bl	8008110 <_free_r>
 800c50a:	e7d7      	b.n	800c4bc <_fclose_r+0x44>

0800c50c <fclose>:
 800c50c:	f640 3328 	movw	r3, #2856	; 0xb28
 800c510:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c514:	4601      	mov	r1, r0
 800c516:	6818      	ldr	r0, [r3, #0]
 800c518:	f7ff bfae 	b.w	800c478 <_fclose_r>

0800c51c <__sfvwrite_r>:
 800c51c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c520:	6893      	ldr	r3, [r2, #8]
 800c522:	b085      	sub	sp, #20
 800c524:	4690      	mov	r8, r2
 800c526:	4681      	mov	r9, r0
 800c528:	460c      	mov	r4, r1
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d02a      	beq.n	800c584 <__sfvwrite_r+0x68>
 800c52e:	898b      	ldrh	r3, [r1, #12]
 800c530:	f003 0208 	and.w	r2, r3, #8
 800c534:	b210      	sxth	r0, r2
 800c536:	2800      	cmp	r0, #0
 800c538:	d028      	beq.n	800c58c <__sfvwrite_r+0x70>
 800c53a:	6909      	ldr	r1, [r1, #16]
 800c53c:	2900      	cmp	r1, #0
 800c53e:	d025      	beq.n	800c58c <__sfvwrite_r+0x70>
 800c540:	f003 0502 	and.w	r5, r3, #2
 800c544:	b22e      	sxth	r6, r5
 800c546:	f8d8 5000 	ldr.w	r5, [r8]
 800c54a:	2e00      	cmp	r6, #0
 800c54c:	d033      	beq.n	800c5b6 <__sfvwrite_r+0x9a>
 800c54e:	f04f 0a00 	mov.w	sl, #0
 800c552:	4657      	mov	r7, sl
 800c554:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800c558:	bf34      	ite	cc
 800c55a:	463b      	movcc	r3, r7
 800c55c:	f44f 6380 	movcs.w	r3, #1024	; 0x400
 800c560:	4652      	mov	r2, sl
 800c562:	4648      	mov	r0, r9
 800c564:	2f00      	cmp	r7, #0
 800c566:	d021      	beq.n	800c5ac <__sfvwrite_r+0x90>
 800c568:	69e1      	ldr	r1, [r4, #28]
 800c56a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c56c:	47b0      	blx	r6
 800c56e:	2800      	cmp	r0, #0
 800c570:	dd6a      	ble.n	800c648 <__sfvwrite_r+0x12c>
 800c572:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800c576:	1a13      	subs	r3, r2, r0
 800c578:	4482      	add	sl, r0
 800c57a:	1a3f      	subs	r7, r7, r0
 800c57c:	f8c8 3008 	str.w	r3, [r8, #8]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d1e7      	bne.n	800c554 <__sfvwrite_r+0x38>
 800c584:	2000      	movs	r0, #0
 800c586:	b005      	add	sp, #20
 800c588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c58c:	4648      	mov	r0, r9
 800c58e:	4621      	mov	r1, r4
 800c590:	f002 fc38 	bl	800ee04 <__swsetup_r>
 800c594:	89a3      	ldrh	r3, [r4, #12]
 800c596:	2800      	cmp	r0, #0
 800c598:	d0d2      	beq.n	800c540 <__sfvwrite_r+0x24>
 800c59a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c59e:	2309      	movs	r3, #9
 800c5a0:	81a2      	strh	r2, [r4, #12]
 800c5a2:	f04f 30ff 	mov.w	r0, #4294967295
 800c5a6:	f8c9 3000 	str.w	r3, [r9]
 800c5aa:	e7ec      	b.n	800c586 <__sfvwrite_r+0x6a>
 800c5ac:	f8d5 a000 	ldr.w	sl, [r5]
 800c5b0:	686f      	ldr	r7, [r5, #4]
 800c5b2:	3508      	adds	r5, #8
 800c5b4:	e7ce      	b.n	800c554 <__sfvwrite_r+0x38>
 800c5b6:	f013 0a01 	ands.w	sl, r3, #1
 800c5ba:	d14c      	bne.n	800c656 <__sfvwrite_r+0x13a>
 800c5bc:	4656      	mov	r6, sl
 800c5be:	2e00      	cmp	r6, #0
 800c5c0:	d030      	beq.n	800c624 <__sfvwrite_r+0x108>
 800c5c2:	f403 7700 	and.w	r7, r3, #512	; 0x200
 800c5c6:	b238      	sxth	r0, r7
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	68a7      	ldr	r7, [r4, #8]
 800c5cc:	2800      	cmp	r0, #0
 800c5ce:	d07f      	beq.n	800c6d0 <__sfvwrite_r+0x1b4>
 800c5d0:	42be      	cmp	r6, r7
 800c5d2:	46be      	mov	lr, r7
 800c5d4:	f0c0 80ac 	bcc.w	800c730 <__sfvwrite_r+0x214>
 800c5d8:	f401 6090 	and.w	r0, r1, #1152	; 0x480
 800c5dc:	2800      	cmp	r0, #0
 800c5de:	f040 80c8 	bne.w	800c772 <__sfvwrite_r+0x256>
 800c5e2:	6820      	ldr	r0, [r4, #0]
 800c5e4:	9703      	str	r7, [sp, #12]
 800c5e6:	46b3      	mov	fp, r6
 800c5e8:	4637      	mov	r7, r6
 800c5ea:	4651      	mov	r1, sl
 800c5ec:	4672      	mov	r2, lr
 800c5ee:	f8cd e004 	str.w	lr, [sp, #4]
 800c5f2:	f000 f9f1 	bl	800c9d8 <memmove>
 800c5f6:	68a0      	ldr	r0, [r4, #8]
 800c5f8:	f8dd c004 	ldr.w	ip, [sp, #4]
 800c5fc:	6822      	ldr	r2, [r4, #0]
 800c5fe:	9903      	ldr	r1, [sp, #12]
 800c600:	1a43      	subs	r3, r0, r1
 800c602:	eb02 000c 	add.w	r0, r2, ip
 800c606:	60a3      	str	r3, [r4, #8]
 800c608:	6020      	str	r0, [r4, #0]
 800c60a:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800c60e:	1bd7      	subs	r7, r2, r7
 800c610:	44da      	add	sl, fp
 800c612:	ebcb 0606 	rsb	r6, fp, r6
 800c616:	f8c8 7008 	str.w	r7, [r8, #8]
 800c61a:	2f00      	cmp	r7, #0
 800c61c:	d0b2      	beq.n	800c584 <__sfvwrite_r+0x68>
 800c61e:	89a3      	ldrh	r3, [r4, #12]
 800c620:	2e00      	cmp	r6, #0
 800c622:	d1ce      	bne.n	800c5c2 <__sfvwrite_r+0xa6>
 800c624:	f8d5 a000 	ldr.w	sl, [r5]
 800c628:	686e      	ldr	r6, [r5, #4]
 800c62a:	3508      	adds	r5, #8
 800c62c:	e7c7      	b.n	800c5be <__sfvwrite_r+0xa2>
 800c62e:	f001 f9c9 	bl	800d9c4 <_realloc_r>
 800c632:	4601      	mov	r1, r0
 800c634:	2800      	cmp	r0, #0
 800c636:	f040 80c7 	bne.w	800c7c8 <__sfvwrite_r+0x2ac>
 800c63a:	4648      	mov	r0, r9
 800c63c:	6921      	ldr	r1, [r4, #16]
 800c63e:	f7fb fd67 	bl	8008110 <_free_r>
 800c642:	210c      	movs	r1, #12
 800c644:	f8c9 1000 	str.w	r1, [r9]
 800c648:	89a0      	ldrh	r0, [r4, #12]
 800c64a:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 800c64e:	81a1      	strh	r1, [r4, #12]
 800c650:	f04f 30ff 	mov.w	r0, #4294967295
 800c654:	e797      	b.n	800c586 <__sfvwrite_r+0x6a>
 800c656:	46b2      	mov	sl, r6
 800c658:	46b4      	mov	ip, r6
 800c65a:	46b3      	mov	fp, r6
 800c65c:	4637      	mov	r7, r6
 800c65e:	2f00      	cmp	r7, #0
 800c660:	d02f      	beq.n	800c6c2 <__sfvwrite_r+0x1a6>
 800c662:	f1bc 0f00 	cmp.w	ip, #0
 800c666:	d076      	beq.n	800c756 <__sfvwrite_r+0x23a>
 800c668:	6820      	ldr	r0, [r4, #0]
 800c66a:	6922      	ldr	r2, [r4, #16]
 800c66c:	68a1      	ldr	r1, [r4, #8]
 800c66e:	f8d4 e014 	ldr.w	lr, [r4, #20]
 800c672:	45ba      	cmp	sl, r7
 800c674:	bf34      	ite	cc
 800c676:	4653      	movcc	r3, sl
 800c678:	463b      	movcs	r3, r7
 800c67a:	4290      	cmp	r0, r2
 800c67c:	d904      	bls.n	800c688 <__sfvwrite_r+0x16c>
 800c67e:	eb01 060e 	add.w	r6, r1, lr
 800c682:	42b3      	cmp	r3, r6
 800c684:	f300 80ad 	bgt.w	800c7e2 <__sfvwrite_r+0x2c6>
 800c688:	4573      	cmp	r3, lr
 800c68a:	db35      	blt.n	800c6f8 <__sfvwrite_r+0x1dc>
 800c68c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c68e:	69e1      	ldr	r1, [r4, #28]
 800c690:	f8cd c004 	str.w	ip, [sp, #4]
 800c694:	4648      	mov	r0, r9
 800c696:	465a      	mov	r2, fp
 800c698:	4673      	mov	r3, lr
 800c69a:	47b0      	blx	r6
 800c69c:	1e06      	subs	r6, r0, #0
 800c69e:	f8dd c004 	ldr.w	ip, [sp, #4]
 800c6a2:	ddd1      	ble.n	800c648 <__sfvwrite_r+0x12c>
 800c6a4:	ebba 0a06 	subs.w	sl, sl, r6
 800c6a8:	d03a      	beq.n	800c720 <__sfvwrite_r+0x204>
 800c6aa:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800c6ae:	1b8a      	subs	r2, r1, r6
 800c6b0:	44b3      	add	fp, r6
 800c6b2:	1bbf      	subs	r7, r7, r6
 800c6b4:	f8c8 2008 	str.w	r2, [r8, #8]
 800c6b8:	2a00      	cmp	r2, #0
 800c6ba:	f43f af63 	beq.w	800c584 <__sfvwrite_r+0x68>
 800c6be:	2f00      	cmp	r7, #0
 800c6c0:	d1cf      	bne.n	800c662 <__sfvwrite_r+0x146>
 800c6c2:	f8d5 b000 	ldr.w	fp, [r5]
 800c6c6:	686f      	ldr	r7, [r5, #4]
 800c6c8:	f04f 0c00 	mov.w	ip, #0
 800c6cc:	3508      	adds	r5, #8
 800c6ce:	e7c6      	b.n	800c65e <__sfvwrite_r+0x142>
 800c6d0:	6820      	ldr	r0, [r4, #0]
 800c6d2:	6923      	ldr	r3, [r4, #16]
 800c6d4:	4298      	cmp	r0, r3
 800c6d6:	d903      	bls.n	800c6e0 <__sfvwrite_r+0x1c4>
 800c6d8:	42be      	cmp	r6, r7
 800c6da:	46bb      	mov	fp, r7
 800c6dc:	f200 8094 	bhi.w	800c808 <__sfvwrite_r+0x2ec>
 800c6e0:	6963      	ldr	r3, [r4, #20]
 800c6e2:	429e      	cmp	r6, r3
 800c6e4:	d32a      	bcc.n	800c73c <__sfvwrite_r+0x220>
 800c6e6:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800c6e8:	69e1      	ldr	r1, [r4, #28]
 800c6ea:	4648      	mov	r0, r9
 800c6ec:	4652      	mov	r2, sl
 800c6ee:	47b8      	blx	r7
 800c6f0:	1e07      	subs	r7, r0, #0
 800c6f2:	dda9      	ble.n	800c648 <__sfvwrite_r+0x12c>
 800c6f4:	46bb      	mov	fp, r7
 800c6f6:	e788      	b.n	800c60a <__sfvwrite_r+0xee>
 800c6f8:	461a      	mov	r2, r3
 800c6fa:	4659      	mov	r1, fp
 800c6fc:	9302      	str	r3, [sp, #8]
 800c6fe:	f8cd c004 	str.w	ip, [sp, #4]
 800c702:	f000 f969 	bl	800c9d8 <memmove>
 800c706:	9b02      	ldr	r3, [sp, #8]
 800c708:	6826      	ldr	r6, [r4, #0]
 800c70a:	68a0      	ldr	r0, [r4, #8]
 800c70c:	f8dd c004 	ldr.w	ip, [sp, #4]
 800c710:	18f2      	adds	r2, r6, r3
 800c712:	461e      	mov	r6, r3
 800c714:	1ac1      	subs	r1, r0, r3
 800c716:	ebba 0a06 	subs.w	sl, sl, r6
 800c71a:	60a1      	str	r1, [r4, #8]
 800c71c:	6022      	str	r2, [r4, #0]
 800c71e:	d1c4      	bne.n	800c6aa <__sfvwrite_r+0x18e>
 800c720:	4648      	mov	r0, r9
 800c722:	4621      	mov	r1, r4
 800c724:	f7fb fa92 	bl	8007c4c <_fflush_r>
 800c728:	2800      	cmp	r0, #0
 800c72a:	d18d      	bne.n	800c648 <__sfvwrite_r+0x12c>
 800c72c:	46d4      	mov	ip, sl
 800c72e:	e7bc      	b.n	800c6aa <__sfvwrite_r+0x18e>
 800c730:	6820      	ldr	r0, [r4, #0]
 800c732:	9603      	str	r6, [sp, #12]
 800c734:	46b3      	mov	fp, r6
 800c736:	4637      	mov	r7, r6
 800c738:	46b6      	mov	lr, r6
 800c73a:	e756      	b.n	800c5ea <__sfvwrite_r+0xce>
 800c73c:	4651      	mov	r1, sl
 800c73e:	4632      	mov	r2, r6
 800c740:	f000 f94a 	bl	800c9d8 <memmove>
 800c744:	6827      	ldr	r7, [r4, #0]
 800c746:	68a2      	ldr	r2, [r4, #8]
 800c748:	19b9      	adds	r1, r7, r6
 800c74a:	1b90      	subs	r0, r2, r6
 800c74c:	4637      	mov	r7, r6
 800c74e:	60a0      	str	r0, [r4, #8]
 800c750:	6021      	str	r1, [r4, #0]
 800c752:	46b3      	mov	fp, r6
 800c754:	e759      	b.n	800c60a <__sfvwrite_r+0xee>
 800c756:	4658      	mov	r0, fp
 800c758:	210a      	movs	r1, #10
 800c75a:	463a      	mov	r2, r7
 800c75c:	f7fc f956 	bl	8008a0c <memchr>
 800c760:	2800      	cmp	r0, #0
 800c762:	d060      	beq.n	800c826 <__sfvwrite_r+0x30a>
 800c764:	f100 0a01 	add.w	sl, r0, #1
 800c768:	ebcb 0a0a 	rsb	sl, fp, sl
 800c76c:	f04f 0c01 	mov.w	ip, #1
 800c770:	e77a      	b.n	800c668 <__sfvwrite_r+0x14c>
 800c772:	6822      	ldr	r2, [r4, #0]
 800c774:	6967      	ldr	r7, [r4, #20]
 800c776:	6921      	ldr	r1, [r4, #16]
 800c778:	eb07 0047 	add.w	r0, r7, r7, lsl #1
 800c77c:	ebc1 0b02 	rsb	fp, r1, r2
 800c780:	eb00 72d0 	add.w	r2, r0, r0, lsr #31
 800c784:	f10b 0001 	add.w	r0, fp, #1
 800c788:	1057      	asrs	r7, r2, #1
 800c78a:	1980      	adds	r0, r0, r6
 800c78c:	4287      	cmp	r7, r0
 800c78e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c792:	463a      	mov	r2, r7
 800c794:	b21b      	sxth	r3, r3
 800c796:	bf3c      	itt	cc
 800c798:	4607      	movcc	r7, r0
 800c79a:	463a      	movcc	r2, r7
 800c79c:	4648      	mov	r0, r9
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	f43f af45 	beq.w	800c62e <__sfvwrite_r+0x112>
 800c7a4:	4611      	mov	r1, r2
 800c7a6:	f7fb fe83 	bl	80084b0 <_malloc_r>
 800c7aa:	2800      	cmp	r0, #0
 800c7ac:	f43f af49 	beq.w	800c642 <__sfvwrite_r+0x126>
 800c7b0:	6921      	ldr	r1, [r4, #16]
 800c7b2:	9002      	str	r0, [sp, #8]
 800c7b4:	465a      	mov	r2, fp
 800c7b6:	f7fc f9c9 	bl	8008b4c <memcpy>
 800c7ba:	89a2      	ldrh	r2, [r4, #12]
 800c7bc:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 800c7c0:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 800c7c4:	81a1      	strh	r1, [r4, #12]
 800c7c6:	9902      	ldr	r1, [sp, #8]
 800c7c8:	ebcb 0307 	rsb	r3, fp, r7
 800c7cc:	eb01 000b 	add.w	r0, r1, fp
 800c7d0:	6167      	str	r7, [r4, #20]
 800c7d2:	6121      	str	r1, [r4, #16]
 800c7d4:	6020      	str	r0, [r4, #0]
 800c7d6:	9603      	str	r6, [sp, #12]
 800c7d8:	60a3      	str	r3, [r4, #8]
 800c7da:	46b3      	mov	fp, r6
 800c7dc:	4637      	mov	r7, r6
 800c7de:	46b6      	mov	lr, r6
 800c7e0:	e703      	b.n	800c5ea <__sfvwrite_r+0xce>
 800c7e2:	4659      	mov	r1, fp
 800c7e4:	4632      	mov	r2, r6
 800c7e6:	f8cd c004 	str.w	ip, [sp, #4]
 800c7ea:	f000 f8f5 	bl	800c9d8 <memmove>
 800c7ee:	6820      	ldr	r0, [r4, #0]
 800c7f0:	1983      	adds	r3, r0, r6
 800c7f2:	6023      	str	r3, [r4, #0]
 800c7f4:	4648      	mov	r0, r9
 800c7f6:	4621      	mov	r1, r4
 800c7f8:	f7fb fa28 	bl	8007c4c <_fflush_r>
 800c7fc:	f8dd c004 	ldr.w	ip, [sp, #4]
 800c800:	2800      	cmp	r0, #0
 800c802:	f43f af4f 	beq.w	800c6a4 <__sfvwrite_r+0x188>
 800c806:	e71f      	b.n	800c648 <__sfvwrite_r+0x12c>
 800c808:	4651      	mov	r1, sl
 800c80a:	463a      	mov	r2, r7
 800c80c:	f000 f8e4 	bl	800c9d8 <memmove>
 800c810:	6823      	ldr	r3, [r4, #0]
 800c812:	19da      	adds	r2, r3, r7
 800c814:	6022      	str	r2, [r4, #0]
 800c816:	4648      	mov	r0, r9
 800c818:	4621      	mov	r1, r4
 800c81a:	f7fb fa17 	bl	8007c4c <_fflush_r>
 800c81e:	2800      	cmp	r0, #0
 800c820:	f43f aef3 	beq.w	800c60a <__sfvwrite_r+0xee>
 800c824:	e710      	b.n	800c648 <__sfvwrite_r+0x12c>
 800c826:	f107 0a01 	add.w	sl, r7, #1
 800c82a:	f04f 0c01 	mov.w	ip, #1
 800c82e:	e71b      	b.n	800c668 <__sfvwrite_r+0x14c>

0800c830 <_setlocale_r>:
 800c830:	b510      	push	{r4, lr}
 800c832:	4614      	mov	r4, r2
 800c834:	b122      	cbz	r2, 800c840 <_setlocale_r+0x10>
 800c836:	4610      	mov	r0, r2
 800c838:	490a      	ldr	r1, [pc, #40]	; (800c864 <_setlocale_r+0x34>)
 800c83a:	f7fc fc39 	bl	80090b0 <strcmp>
 800c83e:	b908      	cbnz	r0, 800c844 <_setlocale_r+0x14>
 800c840:	4809      	ldr	r0, [pc, #36]	; (800c868 <_setlocale_r+0x38>)
 800c842:	bd10      	pop	{r4, pc}
 800c844:	4620      	mov	r0, r4
 800c846:	4908      	ldr	r1, [pc, #32]	; (800c868 <_setlocale_r+0x38>)
 800c848:	f7fc fc32 	bl	80090b0 <strcmp>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	d0f7      	beq.n	800c840 <_setlocale_r+0x10>
 800c850:	4620      	mov	r0, r4
 800c852:	4906      	ldr	r1, [pc, #24]	; (800c86c <_setlocale_r+0x3c>)
 800c854:	f7fc fc2c 	bl	80090b0 <strcmp>
 800c858:	4b03      	ldr	r3, [pc, #12]	; (800c868 <_setlocale_r+0x38>)
 800c85a:	2800      	cmp	r0, #0
 800c85c:	bf0c      	ite	eq
 800c85e:	4618      	moveq	r0, r3
 800c860:	2000      	movne	r0, #0
 800c862:	bd10      	pop	{r4, pc}
 800c864:	08010248 	.word	0x08010248
 800c868:	080101c8 	.word	0x080101c8
 800c86c:	080101f4 	.word	0x080101f4

0800c870 <__locale_charset>:
 800c870:	f640 7094 	movw	r0, #3988	; 0xf94
 800c874:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800c878:	4770      	bx	lr
 800c87a:	bf00      	nop

0800c87c <__locale_mb_cur_max>:
 800c87c:	f640 73b4 	movw	r3, #4020	; 0xfb4
 800c880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c884:	6818      	ldr	r0, [r3, #0]
 800c886:	4770      	bx	lr

0800c888 <__locale_msgcharset>:
 800c888:	f640 703c 	movw	r0, #3900	; 0xf3c
 800c88c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800c890:	4770      	bx	lr
 800c892:	bf00      	nop

0800c894 <__locale_cjk_lang>:
 800c894:	2000      	movs	r0, #0
 800c896:	4770      	bx	lr

0800c898 <_localeconv_r>:
 800c898:	f640 705c 	movw	r0, #3932	; 0xf5c
 800c89c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800c8a0:	4770      	bx	lr
 800c8a2:	bf00      	nop

0800c8a4 <setlocale>:
 800c8a4:	b410      	push	{r4}
 800c8a6:	f640 3328 	movw	r3, #2856	; 0xb28
 800c8aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c8ae:	4604      	mov	r4, r0
 800c8b0:	6818      	ldr	r0, [r3, #0]
 800c8b2:	460a      	mov	r2, r1
 800c8b4:	4621      	mov	r1, r4
 800c8b6:	bc10      	pop	{r4}
 800c8b8:	f7ff bfba 	b.w	800c830 <_setlocale_r>

0800c8bc <localeconv>:
 800c8bc:	f640 705c 	movw	r0, #3932	; 0xf5c
 800c8c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800c8c4:	4770      	bx	lr
 800c8c6:	bf00      	nop

0800c8c8 <_lseek_r>:
 800c8c8:	b538      	push	{r3, r4, r5, lr}
 800c8ca:	4c08      	ldr	r4, [pc, #32]	; (800c8ec <_lseek_r+0x24>)
 800c8cc:	4605      	mov	r5, r0
 800c8ce:	4608      	mov	r0, r1
 800c8d0:	4611      	mov	r1, r2
 800c8d2:	461a      	mov	r2, r3
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	6023      	str	r3, [r4, #0]
 800c8d8:	f7f7 fcaa 	bl	8004230 <_lseek>
 800c8dc:	1c43      	adds	r3, r0, #1
 800c8de:	d000      	beq.n	800c8e2 <_lseek_r+0x1a>
 800c8e0:	bd38      	pop	{r3, r4, r5, pc}
 800c8e2:	6821      	ldr	r1, [r4, #0]
 800c8e4:	2900      	cmp	r1, #0
 800c8e6:	d0fb      	beq.n	800c8e0 <_lseek_r+0x18>
 800c8e8:	6029      	str	r1, [r5, #0]
 800c8ea:	bd38      	pop	{r3, r4, r5, pc}
 800c8ec:	20001ad4 	.word	0x20001ad4

0800c8f0 <__smakebuf_r>:
 800c8f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8f2:	898b      	ldrh	r3, [r1, #12]
 800c8f4:	f003 0202 	and.w	r2, r3, #2
 800c8f8:	460c      	mov	r4, r1
 800c8fa:	b211      	sxth	r1, r2
 800c8fc:	b091      	sub	sp, #68	; 0x44
 800c8fe:	4605      	mov	r5, r0
 800c900:	2900      	cmp	r1, #0
 800c902:	d138      	bne.n	800c976 <__smakebuf_r+0x86>
 800c904:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c908:	2900      	cmp	r1, #0
 800c90a:	db16      	blt.n	800c93a <__smakebuf_r+0x4a>
 800c90c:	aa01      	add	r2, sp, #4
 800c90e:	f002 fb0b 	bl	800ef28 <_fstat_r>
 800c912:	2800      	cmp	r0, #0
 800c914:	db10      	blt.n	800c938 <__smakebuf_r+0x48>
 800c916:	9b02      	ldr	r3, [sp, #8]
 800c918:	f403 4070 	and.w	r0, r3, #61440	; 0xf000
 800c91c:	f5b0 5600 	subs.w	r6, r0, #8192	; 0x2000
 800c920:	4277      	negs	r7, r6
 800c922:	4177      	adcs	r7, r6
 800c924:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800c928:	d02c      	beq.n	800c984 <__smakebuf_r+0x94>
 800c92a:	89a3      	ldrh	r3, [r4, #12]
 800c92c:	f443 6000 	orr.w	r0, r3, #2048	; 0x800
 800c930:	81a0      	strh	r0, [r4, #12]
 800c932:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800c936:	e00c      	b.n	800c952 <__smakebuf_r+0x62>
 800c938:	89a3      	ldrh	r3, [r4, #12]
 800c93a:	f003 0680 	and.w	r6, r3, #128	; 0x80
 800c93e:	b237      	sxth	r7, r6
 800c940:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800c944:	2f00      	cmp	r7, #0
 800c946:	bf0c      	ite	eq
 800c948:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 800c94c:	2640      	movne	r6, #64	; 0x40
 800c94e:	81a2      	strh	r2, [r4, #12]
 800c950:	2700      	movs	r7, #0
 800c952:	4631      	mov	r1, r6
 800c954:	4628      	mov	r0, r5
 800c956:	f7fb fdab 	bl	80084b0 <_malloc_r>
 800c95a:	89a1      	ldrh	r1, [r4, #12]
 800c95c:	2800      	cmp	r0, #0
 800c95e:	d028      	beq.n	800c9b2 <__smakebuf_r+0xc2>
 800c960:	4a1b      	ldr	r2, [pc, #108]	; (800c9d0 <__smakebuf_r+0xe0>)
 800c962:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 800c966:	63ea      	str	r2, [r5, #60]	; 0x3c
 800c968:	81a3      	strh	r3, [r4, #12]
 800c96a:	6020      	str	r0, [r4, #0]
 800c96c:	6120      	str	r0, [r4, #16]
 800c96e:	6166      	str	r6, [r4, #20]
 800c970:	b99f      	cbnz	r7, 800c99a <__smakebuf_r+0xaa>
 800c972:	b011      	add	sp, #68	; 0x44
 800c974:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c976:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c97a:	2001      	movs	r0, #1
 800c97c:	6022      	str	r2, [r4, #0]
 800c97e:	6122      	str	r2, [r4, #16]
 800c980:	6160      	str	r0, [r4, #20]
 800c982:	e7f6      	b.n	800c972 <__smakebuf_r+0x82>
 800c984:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800c986:	4a13      	ldr	r2, [pc, #76]	; (800c9d4 <__smakebuf_r+0xe4>)
 800c988:	4291      	cmp	r1, r2
 800c98a:	d1ce      	bne.n	800c92a <__smakebuf_r+0x3a>
 800c98c:	89a1      	ldrh	r1, [r4, #12]
 800c98e:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800c992:	4331      	orrs	r1, r6
 800c994:	81a1      	strh	r1, [r4, #12]
 800c996:	64e6      	str	r6, [r4, #76]	; 0x4c
 800c998:	e7db      	b.n	800c952 <__smakebuf_r+0x62>
 800c99a:	4628      	mov	r0, r5
 800c99c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9a0:	f002 fad6 	bl	800ef50 <_isatty_r>
 800c9a4:	2800      	cmp	r0, #0
 800c9a6:	d0e4      	beq.n	800c972 <__smakebuf_r+0x82>
 800c9a8:	89a0      	ldrh	r0, [r4, #12]
 800c9aa:	f040 0101 	orr.w	r1, r0, #1
 800c9ae:	81a1      	strh	r1, [r4, #12]
 800c9b0:	e7df      	b.n	800c972 <__smakebuf_r+0x82>
 800c9b2:	f401 7300 	and.w	r3, r1, #512	; 0x200
 800c9b6:	b21a      	sxth	r2, r3
 800c9b8:	2a00      	cmp	r2, #0
 800c9ba:	d1da      	bne.n	800c972 <__smakebuf_r+0x82>
 800c9bc:	f104 0043 	add.w	r0, r4, #67	; 0x43
 800c9c0:	f041 0102 	orr.w	r1, r1, #2
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	81a1      	strh	r1, [r4, #12]
 800c9c8:	6020      	str	r0, [r4, #0]
 800c9ca:	6120      	str	r0, [r4, #16]
 800c9cc:	6163      	str	r3, [r4, #20]
 800c9ce:	e7d0      	b.n	800c972 <__smakebuf_r+0x82>
 800c9d0:	08007eb1 	.word	0x08007eb1
 800c9d4:	08009085 	.word	0x08009085

0800c9d8 <memmove>:
 800c9d8:	4288      	cmp	r0, r1
 800c9da:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800c9de:	d926      	bls.n	800ca2e <memmove+0x56>
 800c9e0:	188c      	adds	r4, r1, r2
 800c9e2:	42a0      	cmp	r0, r4
 800c9e4:	d223      	bcs.n	800ca2e <memmove+0x56>
 800c9e6:	1883      	adds	r3, r0, r2
 800c9e8:	1e55      	subs	r5, r2, #1
 800c9ea:	b1ea      	cbz	r2, 800ca28 <memmove+0x50>
 800c9ec:	4622      	mov	r2, r4
 800c9ee:	f005 0401 	and.w	r4, r5, #1
 800c9f2:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 800c9f6:	f803 1d01 	strb.w	r1, [r3, #-1]!
 800c9fa:	1e69      	subs	r1, r5, #1
 800c9fc:	b1a5      	cbz	r5, 800ca28 <memmove+0x50>
 800c9fe:	b13c      	cbz	r4, 800ca10 <memmove+0x38>
 800ca00:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800ca04:	3901      	subs	r1, #1
 800ca06:	f1b1 3fff 	cmp.w	r1, #4294967295
 800ca0a:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800ca0e:	d00b      	beq.n	800ca28 <memmove+0x50>
 800ca10:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800ca14:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800ca18:	3902      	subs	r1, #2
 800ca1a:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800ca1e:	f1b1 3fff 	cmp.w	r1, #4294967295
 800ca22:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800ca26:	d1f3      	bne.n	800ca10 <memmove+0x38>
 800ca28:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800ca2c:	4770      	bx	lr
 800ca2e:	2a0f      	cmp	r2, #15
 800ca30:	f240 8096 	bls.w	800cb60 <memmove+0x188>
 800ca34:	ea41 0300 	orr.w	r3, r1, r0
 800ca38:	079b      	lsls	r3, r3, #30
 800ca3a:	f040 8093 	bne.w	800cb64 <memmove+0x18c>
 800ca3e:	680c      	ldr	r4, [r1, #0]
 800ca40:	6004      	str	r4, [r0, #0]
 800ca42:	684d      	ldr	r5, [r1, #4]
 800ca44:	6045      	str	r5, [r0, #4]
 800ca46:	688e      	ldr	r6, [r1, #8]
 800ca48:	f1a2 0310 	sub.w	r3, r2, #16
 800ca4c:	6086      	str	r6, [r0, #8]
 800ca4e:	68cc      	ldr	r4, [r1, #12]
 800ca50:	461d      	mov	r5, r3
 800ca52:	2d0f      	cmp	r5, #15
 800ca54:	60c4      	str	r4, [r0, #12]
 800ca56:	f3c3 1600 	ubfx	r6, r3, #4, #1
 800ca5a:	f101 0410 	add.w	r4, r1, #16
 800ca5e:	f100 0310 	add.w	r3, r0, #16
 800ca62:	d922      	bls.n	800caaa <memmove+0xd2>
 800ca64:	b166      	cbz	r6, 800ca80 <memmove+0xa8>
 800ca66:	6826      	ldr	r6, [r4, #0]
 800ca68:	601e      	str	r6, [r3, #0]
 800ca6a:	6866      	ldr	r6, [r4, #4]
 800ca6c:	605e      	str	r6, [r3, #4]
 800ca6e:	68a6      	ldr	r6, [r4, #8]
 800ca70:	609e      	str	r6, [r3, #8]
 800ca72:	68e6      	ldr	r6, [r4, #12]
 800ca74:	3d10      	subs	r5, #16
 800ca76:	60de      	str	r6, [r3, #12]
 800ca78:	3410      	adds	r4, #16
 800ca7a:	3310      	adds	r3, #16
 800ca7c:	2d0f      	cmp	r5, #15
 800ca7e:	d914      	bls.n	800caaa <memmove+0xd2>
 800ca80:	6826      	ldr	r6, [r4, #0]
 800ca82:	601e      	str	r6, [r3, #0]
 800ca84:	6866      	ldr	r6, [r4, #4]
 800ca86:	605e      	str	r6, [r3, #4]
 800ca88:	68a6      	ldr	r6, [r4, #8]
 800ca8a:	609e      	str	r6, [r3, #8]
 800ca8c:	68e6      	ldr	r6, [r4, #12]
 800ca8e:	60de      	str	r6, [r3, #12]
 800ca90:	6926      	ldr	r6, [r4, #16]
 800ca92:	611e      	str	r6, [r3, #16]
 800ca94:	6966      	ldr	r6, [r4, #20]
 800ca96:	615e      	str	r6, [r3, #20]
 800ca98:	69a6      	ldr	r6, [r4, #24]
 800ca9a:	619e      	str	r6, [r3, #24]
 800ca9c:	69e6      	ldr	r6, [r4, #28]
 800ca9e:	3d20      	subs	r5, #32
 800caa0:	61de      	str	r6, [r3, #28]
 800caa2:	3420      	adds	r4, #32
 800caa4:	3320      	adds	r3, #32
 800caa6:	2d0f      	cmp	r5, #15
 800caa8:	d8ea      	bhi.n	800ca80 <memmove+0xa8>
 800caaa:	f1a2 0310 	sub.w	r3, r2, #16
 800caae:	f023 040f 	bic.w	r4, r3, #15
 800cab2:	f002 030f 	and.w	r3, r2, #15
 800cab6:	3410      	adds	r4, #16
 800cab8:	2b03      	cmp	r3, #3
 800caba:	eb00 0804 	add.w	r8, r0, r4
 800cabe:	4421      	add	r1, r4
 800cac0:	d952      	bls.n	800cb68 <memmove+0x190>
 800cac2:	f1a3 0904 	sub.w	r9, r3, #4
 800cac6:	460b      	mov	r3, r1
 800cac8:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800cacc:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 800cad0:	f853 6b04 	ldr.w	r6, [r3], #4
 800cad4:	ebc1 050c 	rsb	r5, r1, ip
 800cad8:	4644      	mov	r4, r8
 800cada:	f10c 0c04 	add.w	ip, ip, #4
 800cade:	4563      	cmp	r3, ip
 800cae0:	f844 6b04 	str.w	r6, [r4], #4
 800cae4:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800cae8:	d012      	beq.n	800cb10 <memmove+0x138>
 800caea:	b12d      	cbz	r5, 800caf8 <memmove+0x120>
 800caec:	f853 5b04 	ldr.w	r5, [r3], #4
 800caf0:	4563      	cmp	r3, ip
 800caf2:	f844 5b04 	str.w	r5, [r4], #4
 800caf6:	d00b      	beq.n	800cb10 <memmove+0x138>
 800caf8:	461e      	mov	r6, r3
 800cafa:	4625      	mov	r5, r4
 800cafc:	f856 7b04 	ldr.w	r7, [r6], #4
 800cb00:	f845 7b04 	str.w	r7, [r5], #4
 800cb04:	685f      	ldr	r7, [r3, #4]
 800cb06:	1d33      	adds	r3, r6, #4
 800cb08:	6067      	str	r7, [r4, #4]
 800cb0a:	1d2c      	adds	r4, r5, #4
 800cb0c:	4563      	cmp	r3, ip
 800cb0e:	d1f3      	bne.n	800caf8 <memmove+0x120>
 800cb10:	f109 0301 	add.w	r3, r9, #1
 800cb14:	009c      	lsls	r4, r3, #2
 800cb16:	1909      	adds	r1, r1, r4
 800cb18:	f002 0203 	and.w	r2, r2, #3
 800cb1c:	4444      	add	r4, r8
 800cb1e:	2a00      	cmp	r2, #0
 800cb20:	d082      	beq.n	800ca28 <memmove+0x50>
 800cb22:	4623      	mov	r3, r4
 800cb24:	780d      	ldrb	r5, [r1, #0]
 800cb26:	f803 5b01 	strb.w	r5, [r3], #1
 800cb2a:	18a2      	adds	r2, r4, r2
 800cb2c:	43e4      	mvns	r4, r4
 800cb2e:	1914      	adds	r4, r2, r4
 800cb30:	4293      	cmp	r3, r2
 800cb32:	f004 0401 	and.w	r4, r4, #1
 800cb36:	f43f af77 	beq.w	800ca28 <memmove+0x50>
 800cb3a:	b134      	cbz	r4, 800cb4a <memmove+0x172>
 800cb3c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800cb40:	f803 4b01 	strb.w	r4, [r3], #1
 800cb44:	4293      	cmp	r3, r2
 800cb46:	f43f af6f 	beq.w	800ca28 <memmove+0x50>
 800cb4a:	784d      	ldrb	r5, [r1, #1]
 800cb4c:	461c      	mov	r4, r3
 800cb4e:	f804 5b01 	strb.w	r5, [r4], #1
 800cb52:	788d      	ldrb	r5, [r1, #2]
 800cb54:	705d      	strb	r5, [r3, #1]
 800cb56:	1c63      	adds	r3, r4, #1
 800cb58:	3102      	adds	r1, #2
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	d1f5      	bne.n	800cb4a <memmove+0x172>
 800cb5e:	e763      	b.n	800ca28 <memmove+0x50>
 800cb60:	4604      	mov	r4, r0
 800cb62:	e7dc      	b.n	800cb1e <memmove+0x146>
 800cb64:	4604      	mov	r4, r0
 800cb66:	e7dc      	b.n	800cb22 <memmove+0x14a>
 800cb68:	4644      	mov	r4, r8
 800cb6a:	461a      	mov	r2, r3
 800cb6c:	e7d7      	b.n	800cb1e <memmove+0x146>
 800cb6e:	bf00      	nop

0800cb70 <_Balloc>:
 800cb70:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800cb72:	b570      	push	{r4, r5, r6, lr}
 800cb74:	4605      	mov	r5, r0
 800cb76:	460c      	mov	r4, r1
 800cb78:	b14b      	cbz	r3, 800cb8e <_Balloc+0x1e>
 800cb7a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800cb7e:	b180      	cbz	r0, 800cba2 <_Balloc+0x32>
 800cb80:	6801      	ldr	r1, [r0, #0]
 800cb82:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 800cb86:	2300      	movs	r3, #0
 800cb88:	6103      	str	r3, [r0, #16]
 800cb8a:	60c3      	str	r3, [r0, #12]
 800cb8c:	bd70      	pop	{r4, r5, r6, pc}
 800cb8e:	2104      	movs	r1, #4
 800cb90:	2221      	movs	r2, #33	; 0x21
 800cb92:	f002 f999 	bl	800eec8 <_calloc_r>
 800cb96:	4603      	mov	r3, r0
 800cb98:	64e8      	str	r0, [r5, #76]	; 0x4c
 800cb9a:	2800      	cmp	r0, #0
 800cb9c:	d1ed      	bne.n	800cb7a <_Balloc+0xa>
 800cb9e:	2000      	movs	r0, #0
 800cba0:	bd70      	pop	{r4, r5, r6, pc}
 800cba2:	2101      	movs	r1, #1
 800cba4:	fa01 f604 	lsl.w	r6, r1, r4
 800cba8:	1d72      	adds	r2, r6, #5
 800cbaa:	4628      	mov	r0, r5
 800cbac:	0092      	lsls	r2, r2, #2
 800cbae:	f002 f98b 	bl	800eec8 <_calloc_r>
 800cbb2:	2800      	cmp	r0, #0
 800cbb4:	d0f3      	beq.n	800cb9e <_Balloc+0x2e>
 800cbb6:	6044      	str	r4, [r0, #4]
 800cbb8:	6086      	str	r6, [r0, #8]
 800cbba:	e7e4      	b.n	800cb86 <_Balloc+0x16>

0800cbbc <_Bfree>:
 800cbbc:	b131      	cbz	r1, 800cbcc <_Bfree+0x10>
 800cbbe:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800cbc0:	684a      	ldr	r2, [r1, #4]
 800cbc2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800cbc6:	6008      	str	r0, [r1, #0]
 800cbc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800cbcc:	4770      	bx	lr
 800cbce:	bf00      	nop

0800cbd0 <__multadd>:
 800cbd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbd4:	460e      	mov	r6, r1
 800cbd6:	6949      	ldr	r1, [r1, #20]
 800cbd8:	6937      	ldr	r7, [r6, #16]
 800cbda:	b28c      	uxth	r4, r1
 800cbdc:	0c0d      	lsrs	r5, r1, #16
 800cbde:	fb02 3304 	mla	r3, r2, r4, r3
 800cbe2:	fb02 f105 	mul.w	r1, r2, r5
 800cbe6:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 800cbea:	f106 0418 	add.w	r4, r6, #24
 800cbee:	b29b      	uxth	r3, r3
 800cbf0:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 800cbf4:	f844 3c04 	str.w	r3, [r4, #-4]
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	1e79      	subs	r1, r7, #1
 800cbfc:	0c2d      	lsrs	r5, r5, #16
 800cbfe:	429f      	cmp	r7, r3
 800cc00:	4680      	mov	r8, r0
 800cc02:	f001 0001 	and.w	r0, r1, #1
 800cc06:	dd39      	ble.n	800cc7c <__multadd+0xac>
 800cc08:	b198      	cbz	r0, 800cc32 <__multadd+0x62>
 800cc0a:	6824      	ldr	r4, [r4, #0]
 800cc0c:	b2a3      	uxth	r3, r4
 800cc0e:	0c21      	lsrs	r1, r4, #16
 800cc10:	fb02 5503 	mla	r5, r2, r3, r5
 800cc14:	fb02 f101 	mul.w	r1, r2, r1
 800cc18:	b2ab      	uxth	r3, r5
 800cc1a:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 800cc1e:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 800cc22:	f106 041c 	add.w	r4, r6, #28
 800cc26:	2302      	movs	r3, #2
 800cc28:	0c05      	lsrs	r5, r0, #16
 800cc2a:	429f      	cmp	r7, r3
 800cc2c:	f844 1c04 	str.w	r1, [r4, #-4]
 800cc30:	dd24      	ble.n	800cc7c <__multadd+0xac>
 800cc32:	6820      	ldr	r0, [r4, #0]
 800cc34:	b281      	uxth	r1, r0
 800cc36:	0c00      	lsrs	r0, r0, #16
 800cc38:	fb02 5101 	mla	r1, r2, r1, r5
 800cc3c:	fb02 f000 	mul.w	r0, r2, r0
 800cc40:	4625      	mov	r5, r4
 800cc42:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 800cc46:	b289      	uxth	r1, r1
 800cc48:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800cc4c:	f845 1b04 	str.w	r1, [r5], #4
 800cc50:	6864      	ldr	r4, [r4, #4]
 800cc52:	fa1f fc84 	uxth.w	ip, r4
 800cc56:	0c21      	lsrs	r1, r4, #16
 800cc58:	fb02 fc0c 	mul.w	ip, r2, ip
 800cc5c:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 800cc60:	fb02 f101 	mul.w	r1, r2, r1
 800cc64:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 800cc68:	462c      	mov	r4, r5
 800cc6a:	3302      	adds	r3, #2
 800cc6c:	b285      	uxth	r5, r0
 800cc6e:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 800cc72:	0c0d      	lsrs	r5, r1, #16
 800cc74:	429f      	cmp	r7, r3
 800cc76:	f844 0b04 	str.w	r0, [r4], #4
 800cc7a:	dcda      	bgt.n	800cc32 <__multadd+0x62>
 800cc7c:	b13d      	cbz	r5, 800cc8e <__multadd+0xbe>
 800cc7e:	68b2      	ldr	r2, [r6, #8]
 800cc80:	4297      	cmp	r7, r2
 800cc82:	da07      	bge.n	800cc94 <__multadd+0xc4>
 800cc84:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 800cc88:	3701      	adds	r7, #1
 800cc8a:	6155      	str	r5, [r2, #20]
 800cc8c:	6137      	str	r7, [r6, #16]
 800cc8e:	4630      	mov	r0, r6
 800cc90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc94:	6873      	ldr	r3, [r6, #4]
 800cc96:	4640      	mov	r0, r8
 800cc98:	1c59      	adds	r1, r3, #1
 800cc9a:	f7ff ff69 	bl	800cb70 <_Balloc>
 800cc9e:	6931      	ldr	r1, [r6, #16]
 800cca0:	1c8a      	adds	r2, r1, #2
 800cca2:	4604      	mov	r4, r0
 800cca4:	f106 010c 	add.w	r1, r6, #12
 800cca8:	f100 000c 	add.w	r0, r0, #12
 800ccac:	0092      	lsls	r2, r2, #2
 800ccae:	f7fb ff4d 	bl	8008b4c <memcpy>
 800ccb2:	6870      	ldr	r0, [r6, #4]
 800ccb4:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800ccb8:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 800ccbc:	6031      	str	r1, [r6, #0]
 800ccbe:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 800ccc2:	4626      	mov	r6, r4
 800ccc4:	e7de      	b.n	800cc84 <__multadd+0xb4>
 800ccc6:	bf00      	nop

0800ccc8 <__s2b>:
 800ccc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cccc:	f648 6639 	movw	r6, #36409	; 0x8e39
 800ccd0:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 800ccd4:	461f      	mov	r7, r3
 800ccd6:	f103 0308 	add.w	r3, r3, #8
 800ccda:	fb86 4503 	smull	r4, r5, r6, r3
 800ccde:	17dc      	asrs	r4, r3, #31
 800cce0:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 800cce4:	2e01      	cmp	r6, #1
 800cce6:	4605      	mov	r5, r0
 800cce8:	4689      	mov	r9, r1
 800ccea:	4690      	mov	r8, r2
 800ccec:	f340 808a 	ble.w	800ce04 <__s2b+0x13c>
 800ccf0:	2401      	movs	r4, #1
 800ccf2:	2100      	movs	r1, #0
 800ccf4:	0064      	lsls	r4, r4, #1
 800ccf6:	3101      	adds	r1, #1
 800ccf8:	42a6      	cmp	r6, r4
 800ccfa:	dcfb      	bgt.n	800ccf4 <__s2b+0x2c>
 800ccfc:	4628      	mov	r0, r5
 800ccfe:	f7ff ff37 	bl	800cb70 <_Balloc>
 800cd02:	4601      	mov	r1, r0
 800cd04:	980a      	ldr	r0, [sp, #40]	; 0x28
 800cd06:	2201      	movs	r2, #1
 800cd08:	f1b8 0f09 	cmp.w	r8, #9
 800cd0c:	6148      	str	r0, [r1, #20]
 800cd0e:	610a      	str	r2, [r1, #16]
 800cd10:	dd73      	ble.n	800cdfa <__s2b+0x132>
 800cd12:	f109 0609 	add.w	r6, r9, #9
 800cd16:	eb09 0408 	add.w	r4, r9, r8
 800cd1a:	7833      	ldrb	r3, [r6, #0]
 800cd1c:	ea6f 0a06 	mvn.w	sl, r6
 800cd20:	220a      	movs	r2, #10
 800cd22:	eb04 0c0a 	add.w	ip, r4, sl
 800cd26:	3b30      	subs	r3, #48	; 0x30
 800cd28:	4628      	mov	r0, r5
 800cd2a:	eb09 0b02 	add.w	fp, r9, r2
 800cd2e:	f00c 0a01 	and.w	sl, ip, #1
 800cd32:	f7ff ff4d 	bl	800cbd0 <__multadd>
 800cd36:	45a3      	cmp	fp, r4
 800cd38:	4601      	mov	r1, r0
 800cd3a:	d023      	beq.n	800cd84 <__s2b+0xbc>
 800cd3c:	f1ba 0f00 	cmp.w	sl, #0
 800cd40:	d00b      	beq.n	800cd5a <__s2b+0x92>
 800cd42:	f89b 3000 	ldrb.w	r3, [fp]
 800cd46:	220a      	movs	r2, #10
 800cd48:	3b30      	subs	r3, #48	; 0x30
 800cd4a:	4628      	mov	r0, r5
 800cd4c:	f7ff ff40 	bl	800cbd0 <__multadd>
 800cd50:	f109 0b0b 	add.w	fp, r9, #11
 800cd54:	45a3      	cmp	fp, r4
 800cd56:	4601      	mov	r1, r0
 800cd58:	d014      	beq.n	800cd84 <__s2b+0xbc>
 800cd5a:	46d9      	mov	r9, fp
 800cd5c:	220a      	movs	r2, #10
 800cd5e:	f819 3b01 	ldrb.w	r3, [r9], #1
 800cd62:	4628      	mov	r0, r5
 800cd64:	3b30      	subs	r3, #48	; 0x30
 800cd66:	f7ff ff33 	bl	800cbd0 <__multadd>
 800cd6a:	f89b 3001 	ldrb.w	r3, [fp, #1]
 800cd6e:	4601      	mov	r1, r0
 800cd70:	220a      	movs	r2, #10
 800cd72:	3b30      	subs	r3, #48	; 0x30
 800cd74:	4628      	mov	r0, r5
 800cd76:	f7ff ff2b 	bl	800cbd0 <__multadd>
 800cd7a:	f109 0b01 	add.w	fp, r9, #1
 800cd7e:	45a3      	cmp	fp, r4
 800cd80:	4601      	mov	r1, r0
 800cd82:	d1ea      	bne.n	800cd5a <__s2b+0x92>
 800cd84:	eb06 0308 	add.w	r3, r6, r8
 800cd88:	f1a3 0908 	sub.w	r9, r3, #8
 800cd8c:	4547      	cmp	r7, r8
 800cd8e:	dd31      	ble.n	800cdf4 <__s2b+0x12c>
 800cd90:	464c      	mov	r4, r9
 800cd92:	220a      	movs	r2, #10
 800cd94:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cd98:	4628      	mov	r0, r5
 800cd9a:	3b30      	subs	r3, #48	; 0x30
 800cd9c:	f7ff ff18 	bl	800cbd0 <__multadd>
 800cda0:	ebc8 0707 	rsb	r7, r8, r7
 800cda4:	444f      	add	r7, r9
 800cda6:	ea6f 0609 	mvn.w	r6, r9
 800cdaa:	eb07 0906 	add.w	r9, r7, r6
 800cdae:	42bc      	cmp	r4, r7
 800cdb0:	f009 0601 	and.w	r6, r9, #1
 800cdb4:	4601      	mov	r1, r0
 800cdb6:	d01d      	beq.n	800cdf4 <__s2b+0x12c>
 800cdb8:	b14e      	cbz	r6, 800cdce <__s2b+0x106>
 800cdba:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cdbe:	220a      	movs	r2, #10
 800cdc0:	3b30      	subs	r3, #48	; 0x30
 800cdc2:	4628      	mov	r0, r5
 800cdc4:	f7ff ff04 	bl	800cbd0 <__multadd>
 800cdc8:	42bc      	cmp	r4, r7
 800cdca:	4601      	mov	r1, r0
 800cdcc:	d012      	beq.n	800cdf4 <__s2b+0x12c>
 800cdce:	4626      	mov	r6, r4
 800cdd0:	220a      	movs	r2, #10
 800cdd2:	f816 3b01 	ldrb.w	r3, [r6], #1
 800cdd6:	4628      	mov	r0, r5
 800cdd8:	3b30      	subs	r3, #48	; 0x30
 800cdda:	f7ff fef9 	bl	800cbd0 <__multadd>
 800cdde:	7863      	ldrb	r3, [r4, #1]
 800cde0:	4601      	mov	r1, r0
 800cde2:	220a      	movs	r2, #10
 800cde4:	3b30      	subs	r3, #48	; 0x30
 800cde6:	4628      	mov	r0, r5
 800cde8:	f7ff fef2 	bl	800cbd0 <__multadd>
 800cdec:	1c74      	adds	r4, r6, #1
 800cdee:	42bc      	cmp	r4, r7
 800cdf0:	4601      	mov	r1, r0
 800cdf2:	d1ec      	bne.n	800cdce <__s2b+0x106>
 800cdf4:	4608      	mov	r0, r1
 800cdf6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdfa:	f109 090a 	add.w	r9, r9, #10
 800cdfe:	f04f 0809 	mov.w	r8, #9
 800ce02:	e7c3      	b.n	800cd8c <__s2b+0xc4>
 800ce04:	2100      	movs	r1, #0
 800ce06:	e779      	b.n	800ccfc <__s2b+0x34>

0800ce08 <__hi0bits>:
 800ce08:	0c02      	lsrs	r2, r0, #16
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	d116      	bne.n	800ce3c <__hi0bits+0x34>
 800ce0e:	0403      	lsls	r3, r0, #16
 800ce10:	2010      	movs	r0, #16
 800ce12:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ce16:	d101      	bne.n	800ce1c <__hi0bits+0x14>
 800ce18:	3008      	adds	r0, #8
 800ce1a:	021b      	lsls	r3, r3, #8
 800ce1c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ce20:	d101      	bne.n	800ce26 <__hi0bits+0x1e>
 800ce22:	3004      	adds	r0, #4
 800ce24:	011b      	lsls	r3, r3, #4
 800ce26:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ce2a:	d101      	bne.n	800ce30 <__hi0bits+0x28>
 800ce2c:	3002      	adds	r0, #2
 800ce2e:	009b      	lsls	r3, r3, #2
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	db02      	blt.n	800ce3a <__hi0bits+0x32>
 800ce34:	005b      	lsls	r3, r3, #1
 800ce36:	d403      	bmi.n	800ce40 <__hi0bits+0x38>
 800ce38:	2020      	movs	r0, #32
 800ce3a:	4770      	bx	lr
 800ce3c:	2000      	movs	r0, #0
 800ce3e:	e7e8      	b.n	800ce12 <__hi0bits+0xa>
 800ce40:	3001      	adds	r0, #1
 800ce42:	4770      	bx	lr

0800ce44 <__lo0bits>:
 800ce44:	6803      	ldr	r3, [r0, #0]
 800ce46:	4602      	mov	r2, r0
 800ce48:	f013 0007 	ands.w	r0, r3, #7
 800ce4c:	d007      	beq.n	800ce5e <__lo0bits+0x1a>
 800ce4e:	07d9      	lsls	r1, r3, #31
 800ce50:	d41f      	bmi.n	800ce92 <__lo0bits+0x4e>
 800ce52:	0798      	lsls	r0, r3, #30
 800ce54:	d41f      	bmi.n	800ce96 <__lo0bits+0x52>
 800ce56:	0898      	lsrs	r0, r3, #2
 800ce58:	6010      	str	r0, [r2, #0]
 800ce5a:	2002      	movs	r0, #2
 800ce5c:	4770      	bx	lr
 800ce5e:	b299      	uxth	r1, r3
 800ce60:	b909      	cbnz	r1, 800ce66 <__lo0bits+0x22>
 800ce62:	0c1b      	lsrs	r3, r3, #16
 800ce64:	2010      	movs	r0, #16
 800ce66:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ce6a:	d101      	bne.n	800ce70 <__lo0bits+0x2c>
 800ce6c:	3008      	adds	r0, #8
 800ce6e:	0a1b      	lsrs	r3, r3, #8
 800ce70:	0719      	lsls	r1, r3, #28
 800ce72:	d101      	bne.n	800ce78 <__lo0bits+0x34>
 800ce74:	3004      	adds	r0, #4
 800ce76:	091b      	lsrs	r3, r3, #4
 800ce78:	0799      	lsls	r1, r3, #30
 800ce7a:	d101      	bne.n	800ce80 <__lo0bits+0x3c>
 800ce7c:	3002      	adds	r0, #2
 800ce7e:	089b      	lsrs	r3, r3, #2
 800ce80:	07d9      	lsls	r1, r3, #31
 800ce82:	d404      	bmi.n	800ce8e <__lo0bits+0x4a>
 800ce84:	085b      	lsrs	r3, r3, #1
 800ce86:	d101      	bne.n	800ce8c <__lo0bits+0x48>
 800ce88:	2020      	movs	r0, #32
 800ce8a:	4770      	bx	lr
 800ce8c:	3001      	adds	r0, #1
 800ce8e:	6013      	str	r3, [r2, #0]
 800ce90:	4770      	bx	lr
 800ce92:	2000      	movs	r0, #0
 800ce94:	4770      	bx	lr
 800ce96:	0859      	lsrs	r1, r3, #1
 800ce98:	6011      	str	r1, [r2, #0]
 800ce9a:	2001      	movs	r0, #1
 800ce9c:	4770      	bx	lr
 800ce9e:	bf00      	nop

0800cea0 <__i2b>:
 800cea0:	b510      	push	{r4, lr}
 800cea2:	460c      	mov	r4, r1
 800cea4:	2101      	movs	r1, #1
 800cea6:	f7ff fe63 	bl	800cb70 <_Balloc>
 800ceaa:	2201      	movs	r2, #1
 800ceac:	6144      	str	r4, [r0, #20]
 800ceae:	6102      	str	r2, [r0, #16]
 800ceb0:	bd10      	pop	{r4, pc}
 800ceb2:	bf00      	nop

0800ceb4 <__multiply>:
 800ceb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb8:	690c      	ldr	r4, [r1, #16]
 800ceba:	6917      	ldr	r7, [r2, #16]
 800cebc:	42bc      	cmp	r4, r7
 800cebe:	b085      	sub	sp, #20
 800cec0:	460e      	mov	r6, r1
 800cec2:	4690      	mov	r8, r2
 800cec4:	da04      	bge.n	800ced0 <__multiply+0x1c>
 800cec6:	4622      	mov	r2, r4
 800cec8:	4646      	mov	r6, r8
 800ceca:	463c      	mov	r4, r7
 800cecc:	4688      	mov	r8, r1
 800cece:	4617      	mov	r7, r2
 800ced0:	68b3      	ldr	r3, [r6, #8]
 800ced2:	6871      	ldr	r1, [r6, #4]
 800ced4:	19e2      	adds	r2, r4, r7
 800ced6:	429a      	cmp	r2, r3
 800ced8:	bfc8      	it	gt
 800ceda:	3101      	addgt	r1, #1
 800cedc:	9201      	str	r2, [sp, #4]
 800cede:	f7ff fe47 	bl	800cb70 <_Balloc>
 800cee2:	9901      	ldr	r1, [sp, #4]
 800cee4:	9003      	str	r0, [sp, #12]
 800cee6:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800ceea:	3314      	adds	r3, #20
 800ceec:	3014      	adds	r0, #20
 800ceee:	4298      	cmp	r0, r3
 800cef0:	9302      	str	r3, [sp, #8]
 800cef2:	d21a      	bcs.n	800cf2a <__multiply+0x76>
 800cef4:	9902      	ldr	r1, [sp, #8]
 800cef6:	9b03      	ldr	r3, [sp, #12]
 800cef8:	43c2      	mvns	r2, r0
 800cefa:	188a      	adds	r2, r1, r2
 800cefc:	9902      	ldr	r1, [sp, #8]
 800cefe:	3318      	adds	r3, #24
 800cf00:	2500      	movs	r5, #0
 800cf02:	4299      	cmp	r1, r3
 800cf04:	6005      	str	r5, [r0, #0]
 800cf06:	f3c2 0080 	ubfx	r0, r2, #2, #1
 800cf0a:	d90e      	bls.n	800cf2a <__multiply+0x76>
 800cf0c:	b128      	cbz	r0, 800cf1a <__multiply+0x66>
 800cf0e:	601d      	str	r5, [r3, #0]
 800cf10:	9b03      	ldr	r3, [sp, #12]
 800cf12:	9a02      	ldr	r2, [sp, #8]
 800cf14:	331c      	adds	r3, #28
 800cf16:	429a      	cmp	r2, r3
 800cf18:	d907      	bls.n	800cf2a <__multiply+0x76>
 800cf1a:	9802      	ldr	r0, [sp, #8]
 800cf1c:	4619      	mov	r1, r3
 800cf1e:	f841 5b04 	str.w	r5, [r1], #4
 800cf22:	605d      	str	r5, [r3, #4]
 800cf24:	1d0b      	adds	r3, r1, #4
 800cf26:	4298      	cmp	r0, r3
 800cf28:	d8f8      	bhi.n	800cf1c <__multiply+0x68>
 800cf2a:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 800cf2e:	3314      	adds	r3, #20
 800cf30:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800cf34:	f108 0714 	add.w	r7, r8, #20
 800cf38:	3414      	adds	r4, #20
 800cf3a:	429f      	cmp	r7, r3
 800cf3c:	9300      	str	r3, [sp, #0]
 800cf3e:	f106 0c14 	add.w	ip, r6, #20
 800cf42:	f080 80f8 	bcs.w	800d136 <__multiply+0x282>
 800cf46:	9803      	ldr	r0, [sp, #12]
 800cf48:	3018      	adds	r0, #24
 800cf4a:	f857 3b04 	ldr.w	r3, [r7], #4
 800cf4e:	b29a      	uxth	r2, r3
 800cf50:	2a00      	cmp	r2, #0
 800cf52:	d06e      	beq.n	800d032 <__multiply+0x17e>
 800cf54:	4661      	mov	r1, ip
 800cf56:	f850 5c04 	ldr.w	r5, [r0, #-4]
 800cf5a:	f851 6b04 	ldr.w	r6, [r1], #4
 800cf5e:	b2ab      	uxth	r3, r5
 800cf60:	fa1f f886 	uxth.w	r8, r6
 800cf64:	0c2d      	lsrs	r5, r5, #16
 800cf66:	0c36      	lsrs	r6, r6, #16
 800cf68:	fb02 3308 	mla	r3, r2, r8, r3
 800cf6c:	fb02 5606 	mla	r6, r2, r6, r5
 800cf70:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 800cf74:	ea6f 050c 	mvn.w	r5, ip
 800cf78:	b29b      	uxth	r3, r3
 800cf7a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800cf7e:	1965      	adds	r5, r4, r5
 800cf80:	0c36      	lsrs	r6, r6, #16
 800cf82:	428c      	cmp	r4, r1
 800cf84:	f840 3c04 	str.w	r3, [r0, #-4]
 800cf88:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	d94d      	bls.n	800d02c <__multiply+0x178>
 800cf90:	b1cd      	cbz	r5, 800cfc6 <__multiply+0x112>
 800cf92:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800cf96:	6803      	ldr	r3, [r0, #0]
 800cf98:	fa1f f985 	uxth.w	r9, r5
 800cf9c:	fa1f f883 	uxth.w	r8, r3
 800cfa0:	0c2d      	lsrs	r5, r5, #16
 800cfa2:	0c1b      	lsrs	r3, r3, #16
 800cfa4:	fb02 8809 	mla	r8, r2, r9, r8
 800cfa8:	4446      	add	r6, r8
 800cfaa:	fb02 3505 	mla	r5, r2, r5, r3
 800cfae:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	b2b6      	uxth	r6, r6
 800cfb6:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800cfba:	3104      	adds	r1, #4
 800cfbc:	f843 6b04 	str.w	r6, [r3], #4
 800cfc0:	0c2e      	lsrs	r6, r5, #16
 800cfc2:	428c      	cmp	r4, r1
 800cfc4:	d932      	bls.n	800d02c <__multiply+0x178>
 800cfc6:	460d      	mov	r5, r1
 800cfc8:	f8d3 e000 	ldr.w	lr, [r3]
 800cfcc:	f855 9b04 	ldr.w	r9, [r5], #4
 800cfd0:	fa1f fa8e 	uxth.w	sl, lr
 800cfd4:	fa1f fb89 	uxth.w	fp, r9
 800cfd8:	fb02 aa0b 	mla	sl, r2, fp, sl
 800cfdc:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800cfe0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800cfe4:	4456      	add	r6, sl
 800cfe6:	fb02 8e09 	mla	lr, r2, r9, r8
 800cfea:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 800cfee:	4698      	mov	r8, r3
 800cff0:	b2b6      	uxth	r6, r6
 800cff2:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800cff6:	f848 6b04 	str.w	r6, [r8], #4
 800cffa:	684e      	ldr	r6, [r1, #4]
 800cffc:	685b      	ldr	r3, [r3, #4]
 800cffe:	fa1f fa86 	uxth.w	sl, r6
 800d002:	b299      	uxth	r1, r3
 800d004:	0c36      	lsrs	r6, r6, #16
 800d006:	0c1b      	lsrs	r3, r3, #16
 800d008:	fb02 110a 	mla	r1, r2, sl, r1
 800d00c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 800d010:	fb02 3606 	mla	r6, r2, r6, r3
 800d014:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 800d018:	b289      	uxth	r1, r1
 800d01a:	4643      	mov	r3, r8
 800d01c:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 800d020:	1d29      	adds	r1, r5, #4
 800d022:	0c36      	lsrs	r6, r6, #16
 800d024:	428c      	cmp	r4, r1
 800d026:	f843 8b04 	str.w	r8, [r3], #4
 800d02a:	d8cc      	bhi.n	800cfc6 <__multiply+0x112>
 800d02c:	601e      	str	r6, [r3, #0]
 800d02e:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800d032:	0c1a      	lsrs	r2, r3, #16
 800d034:	d07a      	beq.n	800d12c <__multiply+0x278>
 800d036:	f850 6c04 	ldr.w	r6, [r0, #-4]
 800d03a:	f8bc 5000 	ldrh.w	r5, [ip]
 800d03e:	0c31      	lsrs	r1, r6, #16
 800d040:	fb02 1505 	mla	r5, r2, r5, r1
 800d044:	b2b3      	uxth	r3, r6
 800d046:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 800d04a:	46e1      	mov	r9, ip
 800d04c:	4603      	mov	r3, r0
 800d04e:	f840 6c04 	str.w	r6, [r0, #-4]
 800d052:	f859 1b04 	ldr.w	r1, [r9], #4
 800d056:	f853 6b04 	ldr.w	r6, [r3], #4
 800d05a:	0c09      	lsrs	r1, r1, #16
 800d05c:	fa1f fa86 	uxth.w	sl, r6
 800d060:	fb02 a101 	mla	r1, r2, r1, sl
 800d064:	ea6f 0e0c 	mvn.w	lr, ip
 800d068:	eb04 080e 	add.w	r8, r4, lr
 800d06c:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 800d070:	454c      	cmp	r4, r9
 800d072:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 800d076:	4605      	mov	r5, r0
 800d078:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800d07c:	d955      	bls.n	800d12a <__multiply+0x276>
 800d07e:	f1ba 0f00 	cmp.w	sl, #0
 800d082:	d01b      	beq.n	800d0bc <__multiply+0x208>
 800d084:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 800d088:	0c36      	lsrs	r6, r6, #16
 800d08a:	fb02 6505 	mla	r5, r2, r5, r6
 800d08e:	eb05 0e08 	add.w	lr, r5, r8
 800d092:	b289      	uxth	r1, r1
 800d094:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 800d098:	f843 6c04 	str.w	r6, [r3, #-4]
 800d09c:	f859 1b04 	ldr.w	r1, [r9], #4
 800d0a0:	461d      	mov	r5, r3
 800d0a2:	f853 6b04 	ldr.w	r6, [r3], #4
 800d0a6:	0c09      	lsrs	r1, r1, #16
 800d0a8:	fa1f fa86 	uxth.w	sl, r6
 800d0ac:	fb02 a101 	mla	r1, r2, r1, sl
 800d0b0:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 800d0b4:	454c      	cmp	r4, r9
 800d0b6:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800d0ba:	d936      	bls.n	800d12a <__multiply+0x276>
 800d0bc:	f8b9 b000 	ldrh.w	fp, [r9]
 800d0c0:	0c35      	lsrs	r5, r6, #16
 800d0c2:	fb02 5a0b 	mla	sl, r2, fp, r5
 800d0c6:	44c2      	add	sl, r8
 800d0c8:	b289      	uxth	r1, r1
 800d0ca:	461d      	mov	r5, r3
 800d0cc:	464e      	mov	r6, r9
 800d0ce:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d0d2:	f843 1c04 	str.w	r1, [r3, #-4]
 800d0d6:	f856 eb04 	ldr.w	lr, [r6], #4
 800d0da:	f855 1b04 	ldr.w	r1, [r5], #4
 800d0de:	f8d9 8004 	ldr.w	r8, [r9, #4]
 800d0e2:	fa1f fb81 	uxth.w	fp, r1
 800d0e6:	ea4f 491e 	mov.w	r9, lr, lsr #16
 800d0ea:	0c09      	lsrs	r1, r1, #16
 800d0ec:	fb02 be09 	mla	lr, r2, r9, fp
 800d0f0:	fa1f f888 	uxth.w	r8, r8
 800d0f4:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 800d0f8:	fb02 1e08 	mla	lr, r2, r8, r1
 800d0fc:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 800d100:	fa1f f189 	uxth.w	r1, r9
 800d104:	46b1      	mov	r9, r6
 800d106:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 800d10a:	f845 6c04 	str.w	r6, [r5, #-4]
 800d10e:	f859 1b04 	ldr.w	r1, [r9], #4
 800d112:	685e      	ldr	r6, [r3, #4]
 800d114:	0c09      	lsrs	r1, r1, #16
 800d116:	b2b3      	uxth	r3, r6
 800d118:	fb02 3301 	mla	r3, r2, r1, r3
 800d11c:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 800d120:	1d2b      	adds	r3, r5, #4
 800d122:	454c      	cmp	r4, r9
 800d124:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800d128:	d8c8      	bhi.n	800d0bc <__multiply+0x208>
 800d12a:	6029      	str	r1, [r5, #0]
 800d12c:	9a00      	ldr	r2, [sp, #0]
 800d12e:	3004      	adds	r0, #4
 800d130:	42ba      	cmp	r2, r7
 800d132:	f63f af0a 	bhi.w	800cf4a <__multiply+0x96>
 800d136:	9901      	ldr	r1, [sp, #4]
 800d138:	2900      	cmp	r1, #0
 800d13a:	dd1a      	ble.n	800d172 <__multiply+0x2be>
 800d13c:	9b02      	ldr	r3, [sp, #8]
 800d13e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d142:	3b04      	subs	r3, #4
 800d144:	b9a8      	cbnz	r0, 800d172 <__multiply+0x2be>
 800d146:	9901      	ldr	r1, [sp, #4]
 800d148:	1e4a      	subs	r2, r1, #1
 800d14a:	07d0      	lsls	r0, r2, #31
 800d14c:	d517      	bpl.n	800d17e <__multiply+0x2ca>
 800d14e:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800d152:	9201      	str	r2, [sp, #4]
 800d154:	b968      	cbnz	r0, 800d172 <__multiply+0x2be>
 800d156:	9a01      	ldr	r2, [sp, #4]
 800d158:	e008      	b.n	800d16c <__multiply+0x2b8>
 800d15a:	f853 1c04 	ldr.w	r1, [r3, #-4]
 800d15e:	3b04      	subs	r3, #4
 800d160:	b931      	cbnz	r1, 800d170 <__multiply+0x2bc>
 800d162:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d166:	3a01      	subs	r2, #1
 800d168:	3b04      	subs	r3, #4
 800d16a:	b908      	cbnz	r0, 800d170 <__multiply+0x2bc>
 800d16c:	3a01      	subs	r2, #1
 800d16e:	d1f4      	bne.n	800d15a <__multiply+0x2a6>
 800d170:	9201      	str	r2, [sp, #4]
 800d172:	9901      	ldr	r1, [sp, #4]
 800d174:	9803      	ldr	r0, [sp, #12]
 800d176:	6101      	str	r1, [r0, #16]
 800d178:	b005      	add	sp, #20
 800d17a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d17e:	460a      	mov	r2, r1
 800d180:	e7f4      	b.n	800d16c <__multiply+0x2b8>
 800d182:	bf00      	nop

0800d184 <__pow5mult>:
 800d184:	f012 0303 	ands.w	r3, r2, #3
 800d188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d18c:	4614      	mov	r4, r2
 800d18e:	4680      	mov	r8, r0
 800d190:	460f      	mov	r7, r1
 800d192:	d12b      	bne.n	800d1ec <__pow5mult+0x68>
 800d194:	10a4      	asrs	r4, r4, #2
 800d196:	d01b      	beq.n	800d1d0 <__pow5mult+0x4c>
 800d198:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 800d19c:	b92e      	cbnz	r6, 800d1aa <__pow5mult+0x26>
 800d19e:	e02e      	b.n	800d1fe <__pow5mult+0x7a>
 800d1a0:	1064      	asrs	r4, r4, #1
 800d1a2:	d015      	beq.n	800d1d0 <__pow5mult+0x4c>
 800d1a4:	6835      	ldr	r5, [r6, #0]
 800d1a6:	b1b5      	cbz	r5, 800d1d6 <__pow5mult+0x52>
 800d1a8:	462e      	mov	r6, r5
 800d1aa:	07e3      	lsls	r3, r4, #31
 800d1ac:	d5f8      	bpl.n	800d1a0 <__pow5mult+0x1c>
 800d1ae:	4639      	mov	r1, r7
 800d1b0:	4632      	mov	r2, r6
 800d1b2:	4640      	mov	r0, r8
 800d1b4:	f7ff fe7e 	bl	800ceb4 <__multiply>
 800d1b8:	b1b7      	cbz	r7, 800d1e8 <__pow5mult+0x64>
 800d1ba:	687a      	ldr	r2, [r7, #4]
 800d1bc:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800d1c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d1c4:	1064      	asrs	r4, r4, #1
 800d1c6:	6039      	str	r1, [r7, #0]
 800d1c8:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 800d1cc:	4607      	mov	r7, r0
 800d1ce:	d1e9      	bne.n	800d1a4 <__pow5mult+0x20>
 800d1d0:	4638      	mov	r0, r7
 800d1d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1d6:	4631      	mov	r1, r6
 800d1d8:	4632      	mov	r2, r6
 800d1da:	4640      	mov	r0, r8
 800d1dc:	f7ff fe6a 	bl	800ceb4 <__multiply>
 800d1e0:	6030      	str	r0, [r6, #0]
 800d1e2:	6005      	str	r5, [r0, #0]
 800d1e4:	4606      	mov	r6, r0
 800d1e6:	e7e0      	b.n	800d1aa <__pow5mult+0x26>
 800d1e8:	4607      	mov	r7, r0
 800d1ea:	e7d9      	b.n	800d1a0 <__pow5mult+0x1c>
 800d1ec:	1e5d      	subs	r5, r3, #1
 800d1ee:	4a09      	ldr	r2, [pc, #36]	; (800d214 <__pow5mult+0x90>)
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 800d1f6:	f7ff fceb 	bl	800cbd0 <__multadd>
 800d1fa:	4607      	mov	r7, r0
 800d1fc:	e7ca      	b.n	800d194 <__pow5mult+0x10>
 800d1fe:	4640      	mov	r0, r8
 800d200:	f240 2171 	movw	r1, #625	; 0x271
 800d204:	f7ff fe4c 	bl	800cea0 <__i2b>
 800d208:	4606      	mov	r6, r0
 800d20a:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 800d20e:	2000      	movs	r0, #0
 800d210:	6030      	str	r0, [r6, #0]
 800d212:	e7ca      	b.n	800d1aa <__pow5mult+0x26>
 800d214:	08010254 	.word	0x08010254

0800d218 <__lshift>:
 800d218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d21c:	4617      	mov	r7, r2
 800d21e:	690a      	ldr	r2, [r1, #16]
 800d220:	688b      	ldr	r3, [r1, #8]
 800d222:	117e      	asrs	r6, r7, #5
 800d224:	b083      	sub	sp, #12
 800d226:	18b4      	adds	r4, r6, r2
 800d228:	9401      	str	r4, [sp, #4]
 800d22a:	3401      	adds	r4, #1
 800d22c:	429c      	cmp	r4, r3
 800d22e:	460d      	mov	r5, r1
 800d230:	4680      	mov	r8, r0
 800d232:	6849      	ldr	r1, [r1, #4]
 800d234:	dd03      	ble.n	800d23e <__lshift+0x26>
 800d236:	005b      	lsls	r3, r3, #1
 800d238:	3101      	adds	r1, #1
 800d23a:	429c      	cmp	r4, r3
 800d23c:	dcfb      	bgt.n	800d236 <__lshift+0x1e>
 800d23e:	4640      	mov	r0, r8
 800d240:	f7ff fc96 	bl	800cb70 <_Balloc>
 800d244:	2e00      	cmp	r6, #0
 800d246:	f100 0114 	add.w	r1, r0, #20
 800d24a:	dd1f      	ble.n	800d28c <__lshift+0x74>
 800d24c:	2301      	movs	r3, #1
 800d24e:	1e72      	subs	r2, r6, #1
 800d250:	f04f 0c00 	mov.w	ip, #0
 800d254:	42b3      	cmp	r3, r6
 800d256:	f8c1 c000 	str.w	ip, [r1]
 800d25a:	ea02 0103 	and.w	r1, r2, r3
 800d25e:	f100 0218 	add.w	r2, r0, #24
 800d262:	d010      	beq.n	800d286 <__lshift+0x6e>
 800d264:	b131      	cbz	r1, 800d274 <__lshift+0x5c>
 800d266:	2302      	movs	r3, #2
 800d268:	42b3      	cmp	r3, r6
 800d26a:	f8c2 c000 	str.w	ip, [r2]
 800d26e:	f100 021c 	add.w	r2, r0, #28
 800d272:	d008      	beq.n	800d286 <__lshift+0x6e>
 800d274:	4611      	mov	r1, r2
 800d276:	3302      	adds	r3, #2
 800d278:	f841 cb04 	str.w	ip, [r1], #4
 800d27c:	f8c2 c004 	str.w	ip, [r2, #4]
 800d280:	1d0a      	adds	r2, r1, #4
 800d282:	42b3      	cmp	r3, r6
 800d284:	d1f6      	bne.n	800d274 <__lshift+0x5c>
 800d286:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 800d28a:	3114      	adds	r1, #20
 800d28c:	692e      	ldr	r6, [r5, #16]
 800d28e:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800d292:	3614      	adds	r6, #20
 800d294:	f017 071f 	ands.w	r7, r7, #31
 800d298:	f105 0e14 	add.w	lr, r5, #20
 800d29c:	9700      	str	r7, [sp, #0]
 800d29e:	d05b      	beq.n	800d358 <__lshift+0x140>
 800d2a0:	f8de 2000 	ldr.w	r2, [lr]
 800d2a4:	fa02 f207 	lsl.w	r2, r2, r7
 800d2a8:	f105 0318 	add.w	r3, r5, #24
 800d2ac:	f841 2b04 	str.w	r2, [r1], #4
 800d2b0:	ea6f 090e 	mvn.w	r9, lr
 800d2b4:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800d2b8:	eb06 0a09 	add.w	sl, r6, r9
 800d2bc:	f1c7 0e20 	rsb	lr, r7, #32
 800d2c0:	429e      	cmp	r6, r3
 800d2c2:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 800d2c6:	fa22 f90e 	lsr.w	r9, r2, lr
 800d2ca:	d931      	bls.n	800d330 <__lshift+0x118>
 800d2cc:	f1ba 0f00 	cmp.w	sl, #0
 800d2d0:	d00f      	beq.n	800d2f2 <__lshift+0xda>
 800d2d2:	681f      	ldr	r7, [r3, #0]
 800d2d4:	9b00      	ldr	r3, [sp, #0]
 800d2d6:	fa07 f703 	lsl.w	r7, r7, r3
 800d2da:	ea49 0207 	orr.w	r2, r9, r7
 800d2de:	f105 031c 	add.w	r3, r5, #28
 800d2e2:	f841 2b04 	str.w	r2, [r1], #4
 800d2e6:	f853 7c04 	ldr.w	r7, [r3, #-4]
 800d2ea:	429e      	cmp	r6, r3
 800d2ec:	fa27 f90e 	lsr.w	r9, r7, lr
 800d2f0:	d91e      	bls.n	800d330 <__lshift+0x118>
 800d2f2:	681a      	ldr	r2, [r3, #0]
 800d2f4:	f8dd b000 	ldr.w	fp, [sp]
 800d2f8:	460f      	mov	r7, r1
 800d2fa:	fa02 fc0b 	lsl.w	ip, r2, fp
 800d2fe:	ea49 090c 	orr.w	r9, r9, ip
 800d302:	f847 9b04 	str.w	r9, [r7], #4
 800d306:	461a      	mov	r2, r3
 800d308:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800d30c:	f852 3b04 	ldr.w	r3, [r2], #4
 800d310:	fa0a fc0b 	lsl.w	ip, sl, fp
 800d314:	fa23 fb0e 	lsr.w	fp, r3, lr
 800d318:	ea4b 0a0c 	orr.w	sl, fp, ip
 800d31c:	4613      	mov	r3, r2
 800d31e:	f8c1 a004 	str.w	sl, [r1, #4]
 800d322:	f853 9b04 	ldr.w	r9, [r3], #4
 800d326:	1d39      	adds	r1, r7, #4
 800d328:	429e      	cmp	r6, r3
 800d32a:	fa29 f90e 	lsr.w	r9, r9, lr
 800d32e:	d8e0      	bhi.n	800d2f2 <__lshift+0xda>
 800d330:	f8c1 9000 	str.w	r9, [r1]
 800d334:	f1b9 0f00 	cmp.w	r9, #0
 800d338:	d001      	beq.n	800d33e <__lshift+0x126>
 800d33a:	9c01      	ldr	r4, [sp, #4]
 800d33c:	3402      	adds	r4, #2
 800d33e:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800d342:	686a      	ldr	r2, [r5, #4]
 800d344:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d348:	3c01      	subs	r4, #1
 800d34a:	6104      	str	r4, [r0, #16]
 800d34c:	6029      	str	r1, [r5, #0]
 800d34e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d352:	b003      	add	sp, #12
 800d354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d358:	ea6f 030e 	mvn.w	r3, lr
 800d35c:	f8de 7000 	ldr.w	r7, [lr]
 800d360:	f105 0218 	add.w	r2, r5, #24
 800d364:	18f3      	adds	r3, r6, r3
 800d366:	4296      	cmp	r6, r2
 800d368:	f841 7b04 	str.w	r7, [r1], #4
 800d36c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d370:	d9e5      	bls.n	800d33e <__lshift+0x126>
 800d372:	b133      	cbz	r3, 800d382 <__lshift+0x16a>
 800d374:	6813      	ldr	r3, [r2, #0]
 800d376:	f105 021c 	add.w	r2, r5, #28
 800d37a:	4296      	cmp	r6, r2
 800d37c:	f841 3b04 	str.w	r3, [r1], #4
 800d380:	d9dd      	bls.n	800d33e <__lshift+0x126>
 800d382:	4694      	mov	ip, r2
 800d384:	460f      	mov	r7, r1
 800d386:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d38a:	f847 3b04 	str.w	r3, [r7], #4
 800d38e:	6853      	ldr	r3, [r2, #4]
 800d390:	f10c 0204 	add.w	r2, ip, #4
 800d394:	604b      	str	r3, [r1, #4]
 800d396:	1d39      	adds	r1, r7, #4
 800d398:	4296      	cmp	r6, r2
 800d39a:	d8f2      	bhi.n	800d382 <__lshift+0x16a>
 800d39c:	e7cf      	b.n	800d33e <__lshift+0x126>
 800d39e:	bf00      	nop

0800d3a0 <__mcmp>:
 800d3a0:	b4f0      	push	{r4, r5, r6, r7}
 800d3a2:	690b      	ldr	r3, [r1, #16]
 800d3a4:	4605      	mov	r5, r0
 800d3a6:	6900      	ldr	r0, [r0, #16]
 800d3a8:	1ac0      	subs	r0, r0, r3
 800d3aa:	d124      	bne.n	800d3f6 <__mcmp+0x56>
 800d3ac:	1d1a      	adds	r2, r3, #4
 800d3ae:	0094      	lsls	r4, r2, #2
 800d3b0:	192b      	adds	r3, r5, r4
 800d3b2:	1d1e      	adds	r6, r3, #4
 800d3b4:	1909      	adds	r1, r1, r4
 800d3b6:	3514      	adds	r5, #20
 800d3b8:	f856 4c04 	ldr.w	r4, [r6, #-4]
 800d3bc:	680a      	ldr	r2, [r1, #0]
 800d3be:	43ef      	mvns	r7, r5
 800d3c0:	19be      	adds	r6, r7, r6
 800d3c2:	4294      	cmp	r4, r2
 800d3c4:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800d3c8:	d110      	bne.n	800d3ec <__mcmp+0x4c>
 800d3ca:	429d      	cmp	r5, r3
 800d3cc:	d213      	bcs.n	800d3f6 <__mcmp+0x56>
 800d3ce:	b13e      	cbz	r6, 800d3e0 <__mcmp+0x40>
 800d3d0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800d3d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d3d8:	4294      	cmp	r4, r2
 800d3da:	d107      	bne.n	800d3ec <__mcmp+0x4c>
 800d3dc:	429d      	cmp	r5, r3
 800d3de:	d20a      	bcs.n	800d3f6 <__mcmp+0x56>
 800d3e0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800d3e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d3e8:	4294      	cmp	r4, r2
 800d3ea:	d0f1      	beq.n	800d3d0 <__mcmp+0x30>
 800d3ec:	42a2      	cmp	r2, r4
 800d3ee:	bf94      	ite	ls
 800d3f0:	2001      	movls	r0, #1
 800d3f2:	f04f 30ff 	movhi.w	r0, #4294967295
 800d3f6:	bcf0      	pop	{r4, r5, r6, r7}
 800d3f8:	4770      	bx	lr
 800d3fa:	bf00      	nop

0800d3fc <__mdiff>:
 800d3fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d400:	460f      	mov	r7, r1
 800d402:	4605      	mov	r5, r0
 800d404:	4611      	mov	r1, r2
 800d406:	4638      	mov	r0, r7
 800d408:	4693      	mov	fp, r2
 800d40a:	f7ff ffc9 	bl	800d3a0 <__mcmp>
 800d40e:	1e04      	subs	r4, r0, #0
 800d410:	f000 80f1 	beq.w	800d5f6 <__mdiff+0x1fa>
 800d414:	f2c0 80ea 	blt.w	800d5ec <__mdiff+0x1f0>
 800d418:	2400      	movs	r4, #0
 800d41a:	4628      	mov	r0, r5
 800d41c:	6879      	ldr	r1, [r7, #4]
 800d41e:	f7ff fba7 	bl	800cb70 <_Balloc>
 800d422:	f8db 6014 	ldr.w	r6, [fp, #20]
 800d426:	697a      	ldr	r2, [r7, #20]
 800d428:	f8db 5010 	ldr.w	r5, [fp, #16]
 800d42c:	60c4      	str	r4, [r0, #12]
 800d42e:	fa1f fc82 	uxth.w	ip, r2
 800d432:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 800d436:	b2b4      	uxth	r4, r6
 800d438:	ebc4 060c 	rsb	r6, r4, ip
 800d43c:	693b      	ldr	r3, [r7, #16]
 800d43e:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 800d442:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d446:	f10b 0114 	add.w	r1, fp, #20
 800d44a:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 800d44e:	f105 0814 	add.w	r8, r5, #20
 800d452:	43c9      	mvns	r1, r1
 800d454:	b2b4      	uxth	r4, r6
 800d456:	f10b 0618 	add.w	r6, fp, #24
 800d45a:	eb08 0201 	add.w	r2, r8, r1
 800d45e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d462:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 800d466:	f100 0518 	add.w	r5, r0, #24
 800d46a:	45b0      	cmp	r8, r6
 800d46c:	f3c2 0180 	ubfx	r1, r2, #2, #1
 800d470:	6144      	str	r4, [r0, #20]
 800d472:	f109 0914 	add.w	r9, r9, #20
 800d476:	f107 0c18 	add.w	ip, r7, #24
 800d47a:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800d47e:	462a      	mov	r2, r5
 800d480:	d952      	bls.n	800d528 <__mdiff+0x12c>
 800d482:	b1d9      	cbz	r1, 800d4bc <__mdiff+0xc0>
 800d484:	f8dc 2000 	ldr.w	r2, [ip]
 800d488:	6836      	ldr	r6, [r6, #0]
 800d48a:	fa1a fe82 	uxtah	lr, sl, r2
 800d48e:	0c31      	lsrs	r1, r6, #16
 800d490:	b2b4      	uxth	r4, r6
 800d492:	ebc4 060e 	rsb	r6, r4, lr
 800d496:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 800d49a:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 800d49e:	b2b2      	uxth	r2, r6
 800d4a0:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 800d4a4:	f10b 061c 	add.w	r6, fp, #28
 800d4a8:	602c      	str	r4, [r5, #0]
 800d4aa:	45b0      	cmp	r8, r6
 800d4ac:	f100 051c 	add.w	r5, r0, #28
 800d4b0:	f107 0c1c 	add.w	ip, r7, #28
 800d4b4:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800d4b8:	462a      	mov	r2, r5
 800d4ba:	d935      	bls.n	800d528 <__mdiff+0x12c>
 800d4bc:	4662      	mov	r2, ip
 800d4be:	4637      	mov	r7, r6
 800d4c0:	f852 1b04 	ldr.w	r1, [r2], #4
 800d4c4:	f857 4b04 	ldr.w	r4, [r7], #4
 800d4c8:	fa1a fe81 	uxtah	lr, sl, r1
 800d4cc:	fa1f fb84 	uxth.w	fp, r4
 800d4d0:	0c24      	lsrs	r4, r4, #16
 800d4d2:	ebcb 0a0e 	rsb	sl, fp, lr
 800d4d6:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 800d4da:	eb01 442a 	add.w	r4, r1, sl, asr #16
 800d4de:	fa1f fe8a 	uxth.w	lr, sl
 800d4e2:	4629      	mov	r1, r5
 800d4e4:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 800d4e8:	f841 bb04 	str.w	fp, [r1], #4
 800d4ec:	f8dc c004 	ldr.w	ip, [ip, #4]
 800d4f0:	6876      	ldr	r6, [r6, #4]
 800d4f2:	fa1f fa8c 	uxth.w	sl, ip
 800d4f6:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 800d4fa:	fa1f fb86 	uxth.w	fp, r6
 800d4fe:	ea4f 4616 	mov.w	r6, r6, lsr #16
 800d502:	ebcb 0404 	rsb	r4, fp, r4
 800d506:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 800d50a:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 800d50e:	b2a6      	uxth	r6, r4
 800d510:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 800d514:	1d3e      	adds	r6, r7, #4
 800d516:	606c      	str	r4, [r5, #4]
 800d518:	1d0d      	adds	r5, r1, #4
 800d51a:	45b0      	cmp	r8, r6
 800d51c:	f102 0c04 	add.w	ip, r2, #4
 800d520:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800d524:	462a      	mov	r2, r5
 800d526:	d8c9      	bhi.n	800d4bc <__mdiff+0xc0>
 800d528:	45e1      	cmp	r9, ip
 800d52a:	d955      	bls.n	800d5d8 <__mdiff+0x1dc>
 800d52c:	4662      	mov	r2, ip
 800d52e:	ea6f 040c 	mvn.w	r4, ip
 800d532:	f852 1b04 	ldr.w	r1, [r2], #4
 800d536:	fa1a fe81 	uxtah	lr, sl, r1
 800d53a:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800d53e:	eb08 482e 	add.w	r8, r8, lr, asr #16
 800d542:	fa1f fa8e 	uxth.w	sl, lr
 800d546:	4629      	mov	r1, r5
 800d548:	eb09 0604 	add.w	r6, r9, r4
 800d54c:	4591      	cmp	r9, r2
 800d54e:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 800d552:	f841 4b04 	str.w	r4, [r1], #4
 800d556:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800d55a:	ea4f 4828 	mov.w	r8, r8, asr #16
 800d55e:	d933      	bls.n	800d5c8 <__mdiff+0x1cc>
 800d560:	b186      	cbz	r6, 800d584 <__mdiff+0x188>
 800d562:	f852 4b04 	ldr.w	r4, [r2], #4
 800d566:	fa18 fe84 	uxtah	lr, r8, r4
 800d56a:	0c26      	lsrs	r6, r4, #16
 800d56c:	eb06 462e 	add.w	r6, r6, lr, asr #16
 800d570:	fa1f f88e 	uxth.w	r8, lr
 800d574:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 800d578:	4591      	cmp	r9, r2
 800d57a:	f841 4b04 	str.w	r4, [r1], #4
 800d57e:	ea4f 4826 	mov.w	r8, r6, asr #16
 800d582:	d921      	bls.n	800d5c8 <__mdiff+0x1cc>
 800d584:	4617      	mov	r7, r2
 800d586:	460e      	mov	r6, r1
 800d588:	f857 4b04 	ldr.w	r4, [r7], #4
 800d58c:	fa18 fe84 	uxtah	lr, r8, r4
 800d590:	0c24      	lsrs	r4, r4, #16
 800d592:	eb04 442e 	add.w	r4, r4, lr, asr #16
 800d596:	fa1f f88e 	uxth.w	r8, lr
 800d59a:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 800d59e:	f846 eb04 	str.w	lr, [r6], #4
 800d5a2:	6852      	ldr	r2, [r2, #4]
 800d5a4:	fa1f f882 	uxth.w	r8, r2
 800d5a8:	eb08 4424 	add.w	r4, r8, r4, asr #16
 800d5ac:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d5b0:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 800d5b4:	b2a4      	uxth	r4, r4
 800d5b6:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800d5ba:	1d3a      	adds	r2, r7, #4
 800d5bc:	604c      	str	r4, [r1, #4]
 800d5be:	1d31      	adds	r1, r6, #4
 800d5c0:	4591      	cmp	r9, r2
 800d5c2:	ea4f 482e 	mov.w	r8, lr, asr #16
 800d5c6:	d8dd      	bhi.n	800d584 <__mdiff+0x188>
 800d5c8:	ea6f 010c 	mvn.w	r1, ip
 800d5cc:	eb01 0209 	add.w	r2, r1, r9
 800d5d0:	f022 0103 	bic.w	r1, r2, #3
 800d5d4:	1d0a      	adds	r2, r1, #4
 800d5d6:	18aa      	adds	r2, r5, r2
 800d5d8:	3a04      	subs	r2, #4
 800d5da:	b924      	cbnz	r4, 800d5e6 <__mdiff+0x1ea>
 800d5dc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d5e0:	3b01      	subs	r3, #1
 800d5e2:	2900      	cmp	r1, #0
 800d5e4:	d0fa      	beq.n	800d5dc <__mdiff+0x1e0>
 800d5e6:	6103      	str	r3, [r0, #16]
 800d5e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5ec:	463b      	mov	r3, r7
 800d5ee:	2401      	movs	r4, #1
 800d5f0:	465f      	mov	r7, fp
 800d5f2:	469b      	mov	fp, r3
 800d5f4:	e711      	b.n	800d41a <__mdiff+0x1e>
 800d5f6:	4628      	mov	r0, r5
 800d5f8:	4621      	mov	r1, r4
 800d5fa:	f7ff fab9 	bl	800cb70 <_Balloc>
 800d5fe:	2201      	movs	r2, #1
 800d600:	6102      	str	r2, [r0, #16]
 800d602:	6144      	str	r4, [r0, #20]
 800d604:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d608 <__ulp>:
 800d608:	2300      	movs	r3, #0
 800d60a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800d60e:	400b      	ands	r3, r1
 800d610:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 800d614:	2800      	cmp	r0, #0
 800d616:	dd02      	ble.n	800d61e <__ulp+0x16>
 800d618:	4601      	mov	r1, r0
 800d61a:	2000      	movs	r0, #0
 800d61c:	4770      	bx	lr
 800d61e:	4241      	negs	r1, r0
 800d620:	150b      	asrs	r3, r1, #20
 800d622:	2100      	movs	r1, #0
 800d624:	2b13      	cmp	r3, #19
 800d626:	dd0b      	ble.n	800d640 <__ulp+0x38>
 800d628:	2b32      	cmp	r3, #50	; 0x32
 800d62a:	dd02      	ble.n	800d632 <__ulp+0x2a>
 800d62c:	2201      	movs	r2, #1
 800d62e:	4610      	mov	r0, r2
 800d630:	4770      	bx	lr
 800d632:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 800d636:	2301      	movs	r3, #1
 800d638:	fa03 f200 	lsl.w	r2, r3, r0
 800d63c:	4610      	mov	r0, r2
 800d63e:	4770      	bx	lr
 800d640:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d644:	fa41 f103 	asr.w	r1, r1, r3
 800d648:	2000      	movs	r0, #0
 800d64a:	4770      	bx	lr

0800d64c <__b2d>:
 800d64c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d650:	6906      	ldr	r6, [r0, #16]
 800d652:	4688      	mov	r8, r1
 800d654:	1d31      	adds	r1, r6, #4
 800d656:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 800d65a:	4634      	mov	r4, r6
 800d65c:	f100 0714 	add.w	r7, r0, #20
 800d660:	f854 5b04 	ldr.w	r5, [r4], #4
 800d664:	4628      	mov	r0, r5
 800d666:	f7ff fbcf 	bl	800ce08 <__hi0bits>
 800d66a:	f1c0 0320 	rsb	r3, r0, #32
 800d66e:	280a      	cmp	r0, #10
 800d670:	f8c8 3000 	str.w	r3, [r8]
 800d674:	4632      	mov	r2, r6
 800d676:	dc17      	bgt.n	800d6a8 <__b2d+0x5c>
 800d678:	42b7      	cmp	r7, r6
 800d67a:	f1c0 020b 	rsb	r2, r0, #11
 800d67e:	bf38      	it	cc
 800d680:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800d684:	fa25 f302 	lsr.w	r3, r5, r2
 800d688:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d68c:	bf34      	ite	cc
 800d68e:	fa24 f202 	lsrcc.w	r2, r4, r2
 800d692:	2200      	movcs	r2, #0
 800d694:	3015      	adds	r0, #21
 800d696:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 800d69a:	fa05 f500 	lsl.w	r5, r5, r0
 800d69e:	ea42 0005 	orr.w	r0, r2, r5
 800d6a2:	4619      	mov	r1, r3
 800d6a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6a8:	42b7      	cmp	r7, r6
 800d6aa:	d31f      	bcc.n	800d6ec <__b2d+0xa0>
 800d6ac:	2400      	movs	r4, #0
 800d6ae:	f1b0 060b 	subs.w	r6, r0, #11
 800d6b2:	d021      	beq.n	800d6f8 <__b2d+0xac>
 800d6b4:	42ba      	cmp	r2, r7
 800d6b6:	fa05 f506 	lsl.w	r5, r5, r6
 800d6ba:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 800d6be:	bf88      	it	hi
 800d6c0:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 800d6c4:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800d6c8:	fa24 fc01 	lsr.w	ip, r4, r1
 800d6cc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d6d0:	bf88      	it	hi
 800d6d2:	fa22 f101 	lsrhi.w	r1, r2, r1
 800d6d6:	ea45 030c 	orr.w	r3, r5, ip
 800d6da:	bf98      	it	ls
 800d6dc:	2100      	movls	r1, #0
 800d6de:	fa04 f406 	lsl.w	r4, r4, r6
 800d6e2:	ea41 0004 	orr.w	r0, r1, r4
 800d6e6:	4619      	mov	r1, r3
 800d6e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6ec:	1f32      	subs	r2, r6, #4
 800d6ee:	f1b0 060b 	subs.w	r6, r0, #11
 800d6f2:	f854 4c08 	ldr.w	r4, [r4, #-8]
 800d6f6:	d1dd      	bne.n	800d6b4 <__b2d+0x68>
 800d6f8:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800d6fc:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 800d700:	4620      	mov	r0, r4
 800d702:	4619      	mov	r1, r3
 800d704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d708 <__d2b>:
 800d708:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d70c:	b083      	sub	sp, #12
 800d70e:	2101      	movs	r1, #1
 800d710:	461d      	mov	r5, r3
 800d712:	4614      	mov	r4, r2
 800d714:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800d716:	f7ff fa2b 	bl	800cb70 <_Balloc>
 800d71a:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800d71e:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 800d722:	4680      	mov	r8, r0
 800d724:	46a9      	mov	r9, r5
 800d726:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 800d72a:	b10e      	cbz	r6, 800d730 <__d2b+0x28>
 800d72c:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 800d730:	9001      	str	r0, [sp, #4]
 800d732:	2c00      	cmp	r4, #0
 800d734:	d024      	beq.n	800d780 <__d2b+0x78>
 800d736:	aa02      	add	r2, sp, #8
 800d738:	4668      	mov	r0, sp
 800d73a:	f842 4d08 	str.w	r4, [r2, #-8]!
 800d73e:	f7ff fb81 	bl	800ce44 <__lo0bits>
 800d742:	9b01      	ldr	r3, [sp, #4]
 800d744:	2800      	cmp	r0, #0
 800d746:	d131      	bne.n	800d7ac <__d2b+0xa4>
 800d748:	9c00      	ldr	r4, [sp, #0]
 800d74a:	f8c8 4014 	str.w	r4, [r8, #20]
 800d74e:	2b00      	cmp	r3, #0
 800d750:	bf0c      	ite	eq
 800d752:	2401      	moveq	r4, #1
 800d754:	2402      	movne	r4, #2
 800d756:	f8c8 3018 	str.w	r3, [r8, #24]
 800d75a:	f8c8 4010 	str.w	r4, [r8, #16]
 800d75e:	b9de      	cbnz	r6, 800d798 <__d2b+0x90>
 800d760:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 800d764:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800d768:	6910      	ldr	r0, [r2, #16]
 800d76a:	603b      	str	r3, [r7, #0]
 800d76c:	f7ff fb4c 	bl	800ce08 <__hi0bits>
 800d770:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d772:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800d776:	6008      	str	r0, [r1, #0]
 800d778:	4640      	mov	r0, r8
 800d77a:	b003      	add	sp, #12
 800d77c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d780:	a801      	add	r0, sp, #4
 800d782:	f7ff fb5f 	bl	800ce44 <__lo0bits>
 800d786:	9901      	ldr	r1, [sp, #4]
 800d788:	2401      	movs	r4, #1
 800d78a:	f8c8 1014 	str.w	r1, [r8, #20]
 800d78e:	f8c8 4010 	str.w	r4, [r8, #16]
 800d792:	3020      	adds	r0, #32
 800d794:	2e00      	cmp	r6, #0
 800d796:	d0e3      	beq.n	800d760 <__d2b+0x58>
 800d798:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 800d79c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d79e:	eb09 0200 	add.w	r2, r9, r0
 800d7a2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d7a6:	603a      	str	r2, [r7, #0]
 800d7a8:	6018      	str	r0, [r3, #0]
 800d7aa:	e7e5      	b.n	800d778 <__d2b+0x70>
 800d7ac:	f1c0 0120 	rsb	r1, r0, #32
 800d7b0:	9a00      	ldr	r2, [sp, #0]
 800d7b2:	fa03 f401 	lsl.w	r4, r3, r1
 800d7b6:	ea44 0102 	orr.w	r1, r4, r2
 800d7ba:	fa23 f300 	lsr.w	r3, r3, r0
 800d7be:	f8c8 1014 	str.w	r1, [r8, #20]
 800d7c2:	9301      	str	r3, [sp, #4]
 800d7c4:	e7c3      	b.n	800d74e <__d2b+0x46>
 800d7c6:	bf00      	nop

0800d7c8 <__ratio>:
 800d7c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7ca:	b083      	sub	sp, #12
 800d7cc:	460e      	mov	r6, r1
 800d7ce:	4669      	mov	r1, sp
 800d7d0:	4607      	mov	r7, r0
 800d7d2:	f7ff ff3b 	bl	800d64c <__b2d>
 800d7d6:	4604      	mov	r4, r0
 800d7d8:	460d      	mov	r5, r1
 800d7da:	4630      	mov	r0, r6
 800d7dc:	a901      	add	r1, sp, #4
 800d7de:	f7ff ff35 	bl	800d64c <__b2d>
 800d7e2:	4602      	mov	r2, r0
 800d7e4:	460b      	mov	r3, r1
 800d7e6:	e89d 0003 	ldmia.w	sp, {r0, r1}
 800d7ea:	693f      	ldr	r7, [r7, #16]
 800d7ec:	6936      	ldr	r6, [r6, #16]
 800d7ee:	1a41      	subs	r1, r0, r1
 800d7f0:	ebc6 0e07 	rsb	lr, r6, r7
 800d7f4:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 800d7f8:	f1bc 0f00 	cmp.w	ip, #0
 800d7fc:	4616      	mov	r6, r2
 800d7fe:	461f      	mov	r7, r3
 800d800:	dd07      	ble.n	800d812 <__ratio+0x4a>
 800d802:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 800d806:	4620      	mov	r0, r4
 800d808:	4629      	mov	r1, r5
 800d80a:	f001 fe95 	bl	800f538 <__aeabi_ddiv>
 800d80e:	b003      	add	sp, #12
 800d810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d812:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 800d816:	463b      	mov	r3, r7
 800d818:	e7f5      	b.n	800d806 <__ratio+0x3e>
 800d81a:	bf00      	nop

0800d81c <_mprec_log10>:
 800d81c:	2817      	cmp	r0, #23
 800d81e:	b538      	push	{r3, r4, r5, lr}
 800d820:	dd27      	ble.n	800d872 <_mprec_log10+0x56>
 800d822:	2100      	movs	r1, #0
 800d824:	2300      	movs	r3, #0
 800d826:	1e45      	subs	r5, r0, #1
 800d828:	2200      	movs	r2, #0
 800d82a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800d82e:	2000      	movs	r0, #0
 800d830:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800d834:	f001 fd56 	bl	800f2e4 <__aeabi_dmul>
 800d838:	462c      	mov	r4, r5
 800d83a:	4602      	mov	r2, r0
 800d83c:	460b      	mov	r3, r1
 800d83e:	f005 0501 	and.w	r5, r5, #1
 800d842:	b19c      	cbz	r4, 800d86c <_mprec_log10+0x50>
 800d844:	b965      	cbnz	r5, 800d860 <_mprec_log10+0x44>
 800d846:	4619      	mov	r1, r3
 800d848:	2300      	movs	r3, #0
 800d84a:	4610      	mov	r0, r2
 800d84c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800d850:	2200      	movs	r2, #0
 800d852:	f001 fd47 	bl	800f2e4 <__aeabi_dmul>
 800d856:	2300      	movs	r3, #0
 800d858:	3c01      	subs	r4, #1
 800d85a:	2200      	movs	r2, #0
 800d85c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800d860:	f001 fd40 	bl	800f2e4 <__aeabi_dmul>
 800d864:	3c01      	subs	r4, #1
 800d866:	4602      	mov	r2, r0
 800d868:	460b      	mov	r3, r1
 800d86a:	d1ec      	bne.n	800d846 <_mprec_log10+0x2a>
 800d86c:	4610      	mov	r0, r2
 800d86e:	4619      	mov	r1, r3
 800d870:	bd38      	pop	{r3, r4, r5, pc}
 800d872:	4b03      	ldr	r3, [pc, #12]	; (800d880 <_mprec_log10+0x64>)
 800d874:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800d878:	e9d0 2300 	ldrd	r2, r3, [r0]
 800d87c:	e7f6      	b.n	800d86c <_mprec_log10+0x50>
 800d87e:	bf00      	nop
 800d880:	08010260 	.word	0x08010260

0800d884 <__copybits>:
 800d884:	b4f0      	push	{r4, r5, r6, r7}
 800d886:	6916      	ldr	r6, [r2, #16]
 800d888:	4694      	mov	ip, r2
 800d88a:	3901      	subs	r1, #1
 800d88c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d890:	114f      	asrs	r7, r1, #5
 800d892:	f10c 0314 	add.w	r3, ip, #20
 800d896:	3614      	adds	r6, #20
 800d898:	1c7a      	adds	r2, r7, #1
 800d89a:	42b3      	cmp	r3, r6
 800d89c:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 800d8a0:	d227      	bcs.n	800d8f2 <__copybits+0x6e>
 800d8a2:	43da      	mvns	r2, r3
 800d8a4:	f8dc 4014 	ldr.w	r4, [ip, #20]
 800d8a8:	4601      	mov	r1, r0
 800d8aa:	f10c 0318 	add.w	r3, ip, #24
 800d8ae:	18b2      	adds	r2, r6, r2
 800d8b0:	429e      	cmp	r6, r3
 800d8b2:	f841 4b04 	str.w	r4, [r1], #4
 800d8b6:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800d8ba:	d913      	bls.n	800d8e4 <__copybits+0x60>
 800d8bc:	b132      	cbz	r2, 800d8cc <__copybits+0x48>
 800d8be:	681a      	ldr	r2, [r3, #0]
 800d8c0:	f10c 031c 	add.w	r3, ip, #28
 800d8c4:	429e      	cmp	r6, r3
 800d8c6:	f841 2b04 	str.w	r2, [r1], #4
 800d8ca:	d90b      	bls.n	800d8e4 <__copybits+0x60>
 800d8cc:	461d      	mov	r5, r3
 800d8ce:	460c      	mov	r4, r1
 800d8d0:	f855 2b04 	ldr.w	r2, [r5], #4
 800d8d4:	f844 2b04 	str.w	r2, [r4], #4
 800d8d8:	685b      	ldr	r3, [r3, #4]
 800d8da:	604b      	str	r3, [r1, #4]
 800d8dc:	1d2b      	adds	r3, r5, #4
 800d8de:	1d21      	adds	r1, r4, #4
 800d8e0:	429e      	cmp	r6, r3
 800d8e2:	d8f3      	bhi.n	800d8cc <__copybits+0x48>
 800d8e4:	ebcc 0106 	rsb	r1, ip, r6
 800d8e8:	3915      	subs	r1, #21
 800d8ea:	f021 0203 	bic.w	r2, r1, #3
 800d8ee:	1d13      	adds	r3, r2, #4
 800d8f0:	18c0      	adds	r0, r0, r3
 800d8f2:	4287      	cmp	r7, r0
 800d8f4:	d915      	bls.n	800d922 <__copybits+0x9e>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	2100      	movs	r1, #0
 800d8fa:	f843 1b04 	str.w	r1, [r3], #4
 800d8fe:	43c0      	mvns	r0, r0
 800d900:	183a      	adds	r2, r7, r0
 800d902:	429f      	cmp	r7, r3
 800d904:	f3c2 0080 	ubfx	r0, r2, #2, #1
 800d908:	d90b      	bls.n	800d922 <__copybits+0x9e>
 800d90a:	b118      	cbz	r0, 800d914 <__copybits+0x90>
 800d90c:	f843 1b04 	str.w	r1, [r3], #4
 800d910:	429f      	cmp	r7, r3
 800d912:	d906      	bls.n	800d922 <__copybits+0x9e>
 800d914:	461a      	mov	r2, r3
 800d916:	f842 1b04 	str.w	r1, [r2], #4
 800d91a:	6059      	str	r1, [r3, #4]
 800d91c:	1d13      	adds	r3, r2, #4
 800d91e:	429f      	cmp	r7, r3
 800d920:	d8f8      	bhi.n	800d914 <__copybits+0x90>
 800d922:	bcf0      	pop	{r4, r5, r6, r7}
 800d924:	4770      	bx	lr
 800d926:	bf00      	nop

0800d928 <__any_on>:
 800d928:	b430      	push	{r4, r5}
 800d92a:	6904      	ldr	r4, [r0, #16]
 800d92c:	114a      	asrs	r2, r1, #5
 800d92e:	4294      	cmp	r4, r2
 800d930:	f100 0314 	add.w	r3, r0, #20
 800d934:	da22      	bge.n	800d97c <__any_on+0x54>
 800d936:	4622      	mov	r2, r4
 800d938:	3204      	adds	r2, #4
 800d93a:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800d93e:	1d01      	adds	r1, r0, #4
 800d940:	428b      	cmp	r3, r1
 800d942:	d229      	bcs.n	800d998 <__any_on+0x70>
 800d944:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800d948:	b972      	cbnz	r2, 800d968 <__any_on+0x40>
 800d94a:	1ac1      	subs	r1, r0, r3
 800d94c:	1cca      	adds	r2, r1, #3
 800d94e:	0752      	lsls	r2, r2, #29
 800d950:	d40d      	bmi.n	800d96e <__any_on+0x46>
 800d952:	4283      	cmp	r3, r0
 800d954:	d220      	bcs.n	800d998 <__any_on+0x70>
 800d956:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800d95a:	3804      	subs	r0, #4
 800d95c:	b922      	cbnz	r2, 800d968 <__any_on+0x40>
 800d95e:	f850 1c04 	ldr.w	r1, [r0, #-4]
 800d962:	3804      	subs	r0, #4
 800d964:	2900      	cmp	r1, #0
 800d966:	d0f4      	beq.n	800d952 <__any_on+0x2a>
 800d968:	2001      	movs	r0, #1
 800d96a:	bc30      	pop	{r4, r5}
 800d96c:	4770      	bx	lr
 800d96e:	4283      	cmp	r3, r0
 800d970:	d212      	bcs.n	800d998 <__any_on+0x70>
 800d972:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 800d976:	2900      	cmp	r1, #0
 800d978:	d0eb      	beq.n	800d952 <__any_on+0x2a>
 800d97a:	e7f5      	b.n	800d968 <__any_on+0x40>
 800d97c:	dddc      	ble.n	800d938 <__any_on+0x10>
 800d97e:	f011 011f 	ands.w	r1, r1, #31
 800d982:	d0d9      	beq.n	800d938 <__any_on+0x10>
 800d984:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 800d988:	6964      	ldr	r4, [r4, #20]
 800d98a:	fa24 f501 	lsr.w	r5, r4, r1
 800d98e:	fa05 f101 	lsl.w	r1, r5, r1
 800d992:	42a1      	cmp	r1, r4
 800d994:	d1e8      	bne.n	800d968 <__any_on+0x40>
 800d996:	e7cf      	b.n	800d938 <__any_on+0x10>
 800d998:	2000      	movs	r0, #0
 800d99a:	e7e6      	b.n	800d96a <__any_on+0x42>

0800d99c <_read_r>:
 800d99c:	b538      	push	{r3, r4, r5, lr}
 800d99e:	4c08      	ldr	r4, [pc, #32]	; (800d9c0 <_read_r+0x24>)
 800d9a0:	4605      	mov	r5, r0
 800d9a2:	4608      	mov	r0, r1
 800d9a4:	4611      	mov	r1, r2
 800d9a6:	461a      	mov	r2, r3
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	6023      	str	r3, [r4, #0]
 800d9ac:	f7f6 fc4e 	bl	800424c <_read>
 800d9b0:	1c43      	adds	r3, r0, #1
 800d9b2:	d000      	beq.n	800d9b6 <_read_r+0x1a>
 800d9b4:	bd38      	pop	{r3, r4, r5, pc}
 800d9b6:	6821      	ldr	r1, [r4, #0]
 800d9b8:	2900      	cmp	r1, #0
 800d9ba:	d0fb      	beq.n	800d9b4 <_read_r+0x18>
 800d9bc:	6029      	str	r1, [r5, #0]
 800d9be:	bd38      	pop	{r3, r4, r5, pc}
 800d9c0:	20001ad4 	.word	0x20001ad4

0800d9c4 <_realloc_r>:
 800d9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9c8:	460c      	mov	r4, r1
 800d9ca:	b083      	sub	sp, #12
 800d9cc:	4681      	mov	r9, r0
 800d9ce:	4617      	mov	r7, r2
 800d9d0:	2900      	cmp	r1, #0
 800d9d2:	f000 80c5 	beq.w	800db60 <_realloc_r+0x19c>
 800d9d6:	f7fb f9f1 	bl	8008dbc <__malloc_lock>
 800d9da:	f107 050b 	add.w	r5, r7, #11
 800d9de:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d9e2:	2d16      	cmp	r5, #22
 800d9e4:	f1a4 0a08 	sub.w	sl, r4, #8
 800d9e8:	f023 0603 	bic.w	r6, r3, #3
 800d9ec:	d84f      	bhi.n	800da8e <_realloc_r+0xca>
 800d9ee:	2110      	movs	r1, #16
 800d9f0:	460d      	mov	r5, r1
 800d9f2:	42af      	cmp	r7, r5
 800d9f4:	d850      	bhi.n	800da98 <_realloc_r+0xd4>
 800d9f6:	428e      	cmp	r6, r1
 800d9f8:	da53      	bge.n	800daa2 <_realloc_r+0xde>
 800d9fa:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 800dd9c <_realloc_r+0x3d8>
 800d9fe:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800da02:	eb0a 0206 	add.w	r2, sl, r6
 800da06:	4290      	cmp	r0, r2
 800da08:	f000 80b0 	beq.w	800db6c <_realloc_r+0x1a8>
 800da0c:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800da10:	f02e 0801 	bic.w	r8, lr, #1
 800da14:	4490      	add	r8, r2
 800da16:	f8d8 8004 	ldr.w	r8, [r8, #4]
 800da1a:	f018 0f01 	tst.w	r8, #1
 800da1e:	d059      	beq.n	800dad4 <_realloc_r+0x110>
 800da20:	f04f 0e00 	mov.w	lr, #0
 800da24:	4672      	mov	r2, lr
 800da26:	07db      	lsls	r3, r3, #31
 800da28:	d476      	bmi.n	800db18 <_realloc_r+0x154>
 800da2a:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800da2e:	ebc3 0b0a 	rsb	fp, r3, sl
 800da32:	f8db 3004 	ldr.w	r3, [fp, #4]
 800da36:	f023 0303 	bic.w	r3, r3, #3
 800da3a:	199b      	adds	r3, r3, r6
 800da3c:	9301      	str	r3, [sp, #4]
 800da3e:	2a00      	cmp	r2, #0
 800da40:	d067      	beq.n	800db12 <_realloc_r+0x14e>
 800da42:	4282      	cmp	r2, r0
 800da44:	eb0e 0803 	add.w	r8, lr, r3
 800da48:	f000 80f1 	beq.w	800dc2e <_realloc_r+0x26a>
 800da4c:	4588      	cmp	r8, r1
 800da4e:	db60      	blt.n	800db12 <_realloc_r+0x14e>
 800da50:	68d1      	ldr	r1, [r2, #12]
 800da52:	6890      	ldr	r0, [r2, #8]
 800da54:	465f      	mov	r7, fp
 800da56:	60c1      	str	r1, [r0, #12]
 800da58:	6088      	str	r0, [r1, #8]
 800da5a:	f8db 300c 	ldr.w	r3, [fp, #12]
 800da5e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800da62:	1f32      	subs	r2, r6, #4
 800da64:	2a24      	cmp	r2, #36	; 0x24
 800da66:	60cb      	str	r3, [r1, #12]
 800da68:	6099      	str	r1, [r3, #8]
 800da6a:	f200 812a 	bhi.w	800dcc2 <_realloc_r+0x2fe>
 800da6e:	2a13      	cmp	r2, #19
 800da70:	f240 80b9 	bls.w	800dbe6 <_realloc_r+0x222>
 800da74:	6823      	ldr	r3, [r4, #0]
 800da76:	f8cb 3008 	str.w	r3, [fp, #8]
 800da7a:	6861      	ldr	r1, [r4, #4]
 800da7c:	2a1b      	cmp	r2, #27
 800da7e:	f8cb 100c 	str.w	r1, [fp, #12]
 800da82:	f200 8134 	bhi.w	800dcee <_realloc_r+0x32a>
 800da86:	f10b 0010 	add.w	r0, fp, #16
 800da8a:	3408      	adds	r4, #8
 800da8c:	e0ac      	b.n	800dbe8 <_realloc_r+0x224>
 800da8e:	f025 0507 	bic.w	r5, r5, #7
 800da92:	2d00      	cmp	r5, #0
 800da94:	4629      	mov	r1, r5
 800da96:	daac      	bge.n	800d9f2 <_realloc_r+0x2e>
 800da98:	270c      	movs	r7, #12
 800da9a:	f8c9 7000 	str.w	r7, [r9]
 800da9e:	2700      	movs	r7, #0
 800daa0:	e014      	b.n	800dacc <_realloc_r+0x108>
 800daa2:	46b0      	mov	r8, r6
 800daa4:	ebc5 0708 	rsb	r7, r5, r8
 800daa8:	2f0f      	cmp	r7, #15
 800daaa:	d81e      	bhi.n	800daea <_realloc_r+0x126>
 800daac:	f003 0301 	and.w	r3, r3, #1
 800dab0:	eb0a 0108 	add.w	r1, sl, r8
 800dab4:	ea43 0008 	orr.w	r0, r3, r8
 800dab8:	f8ca 0004 	str.w	r0, [sl, #4]
 800dabc:	684a      	ldr	r2, [r1, #4]
 800dabe:	f042 0701 	orr.w	r7, r2, #1
 800dac2:	604f      	str	r7, [r1, #4]
 800dac4:	4648      	mov	r0, r9
 800dac6:	f7fb f97b 	bl	8008dc0 <__malloc_unlock>
 800daca:	4627      	mov	r7, r4
 800dacc:	4638      	mov	r0, r7
 800dace:	b003      	add	sp, #12
 800dad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dad4:	f02e 0e03 	bic.w	lr, lr, #3
 800dad8:	eb0e 0806 	add.w	r8, lr, r6
 800dadc:	4588      	cmp	r8, r1
 800dade:	dba2      	blt.n	800da26 <_realloc_r+0x62>
 800dae0:	68d7      	ldr	r7, [r2, #12]
 800dae2:	6892      	ldr	r2, [r2, #8]
 800dae4:	60d7      	str	r7, [r2, #12]
 800dae6:	60ba      	str	r2, [r7, #8]
 800dae8:	e7dc      	b.n	800daa4 <_realloc_r+0xe0>
 800daea:	eb0a 0105 	add.w	r1, sl, r5
 800daee:	f003 0301 	and.w	r3, r3, #1
 800daf2:	19c8      	adds	r0, r1, r7
 800daf4:	431d      	orrs	r5, r3
 800daf6:	f047 0201 	orr.w	r2, r7, #1
 800dafa:	f8ca 5004 	str.w	r5, [sl, #4]
 800dafe:	604a      	str	r2, [r1, #4]
 800db00:	6847      	ldr	r7, [r0, #4]
 800db02:	f047 0301 	orr.w	r3, r7, #1
 800db06:	6043      	str	r3, [r0, #4]
 800db08:	3108      	adds	r1, #8
 800db0a:	4648      	mov	r0, r9
 800db0c:	f7fa fb00 	bl	8008110 <_free_r>
 800db10:	e7d8      	b.n	800dac4 <_realloc_r+0x100>
 800db12:	9b01      	ldr	r3, [sp, #4]
 800db14:	428b      	cmp	r3, r1
 800db16:	da34      	bge.n	800db82 <_realloc_r+0x1be>
 800db18:	4639      	mov	r1, r7
 800db1a:	4648      	mov	r0, r9
 800db1c:	f7fa fcc8 	bl	80084b0 <_malloc_r>
 800db20:	4607      	mov	r7, r0
 800db22:	b1c8      	cbz	r0, 800db58 <_realloc_r+0x194>
 800db24:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800db28:	f023 0201 	bic.w	r2, r3, #1
 800db2c:	f1a0 0108 	sub.w	r1, r0, #8
 800db30:	4452      	add	r2, sl
 800db32:	4291      	cmp	r1, r2
 800db34:	f000 80be 	beq.w	800dcb4 <_realloc_r+0x2f0>
 800db38:	1f32      	subs	r2, r6, #4
 800db3a:	2a24      	cmp	r2, #36	; 0x24
 800db3c:	d873      	bhi.n	800dc26 <_realloc_r+0x262>
 800db3e:	2a13      	cmp	r2, #19
 800db40:	d846      	bhi.n	800dbd0 <_realloc_r+0x20c>
 800db42:	4623      	mov	r3, r4
 800db44:	6819      	ldr	r1, [r3, #0]
 800db46:	6001      	str	r1, [r0, #0]
 800db48:	685a      	ldr	r2, [r3, #4]
 800db4a:	6042      	str	r2, [r0, #4]
 800db4c:	689b      	ldr	r3, [r3, #8]
 800db4e:	6083      	str	r3, [r0, #8]
 800db50:	4648      	mov	r0, r9
 800db52:	4621      	mov	r1, r4
 800db54:	f7fa fadc 	bl	8008110 <_free_r>
 800db58:	4648      	mov	r0, r9
 800db5a:	f7fb f931 	bl	8008dc0 <__malloc_unlock>
 800db5e:	e7b5      	b.n	800dacc <_realloc_r+0x108>
 800db60:	4611      	mov	r1, r2
 800db62:	b003      	add	sp, #12
 800db64:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db68:	f7fa bca2 	b.w	80084b0 <_malloc_r>
 800db6c:	6842      	ldr	r2, [r0, #4]
 800db6e:	f022 0e03 	bic.w	lr, r2, #3
 800db72:	eb0e 0206 	add.w	r2, lr, r6
 800db76:	f105 0810 	add.w	r8, r5, #16
 800db7a:	4542      	cmp	r2, r8
 800db7c:	da3f      	bge.n	800dbfe <_realloc_r+0x23a>
 800db7e:	4602      	mov	r2, r0
 800db80:	e751      	b.n	800da26 <_realloc_r+0x62>
 800db82:	465f      	mov	r7, fp
 800db84:	f8db 000c 	ldr.w	r0, [fp, #12]
 800db88:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800db8c:	1f32      	subs	r2, r6, #4
 800db8e:	2a24      	cmp	r2, #36	; 0x24
 800db90:	60c8      	str	r0, [r1, #12]
 800db92:	6081      	str	r1, [r0, #8]
 800db94:	f200 80a0 	bhi.w	800dcd8 <_realloc_r+0x314>
 800db98:	2a13      	cmp	r2, #19
 800db9a:	f240 809b 	bls.w	800dcd4 <_realloc_r+0x310>
 800db9e:	6820      	ldr	r0, [r4, #0]
 800dba0:	f8cb 0008 	str.w	r0, [fp, #8]
 800dba4:	6861      	ldr	r1, [r4, #4]
 800dba6:	2a1b      	cmp	r2, #27
 800dba8:	f8cb 100c 	str.w	r1, [fp, #12]
 800dbac:	f200 80b4 	bhi.w	800dd18 <_realloc_r+0x354>
 800dbb0:	f10b 0310 	add.w	r3, fp, #16
 800dbb4:	3408      	adds	r4, #8
 800dbb6:	6820      	ldr	r0, [r4, #0]
 800dbb8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800dbbc:	6018      	str	r0, [r3, #0]
 800dbbe:	6862      	ldr	r2, [r4, #4]
 800dbc0:	605a      	str	r2, [r3, #4]
 800dbc2:	68a4      	ldr	r4, [r4, #8]
 800dbc4:	609c      	str	r4, [r3, #8]
 800dbc6:	f8db 3004 	ldr.w	r3, [fp, #4]
 800dbca:	463c      	mov	r4, r7
 800dbcc:	46da      	mov	sl, fp
 800dbce:	e769      	b.n	800daa4 <_realloc_r+0xe0>
 800dbd0:	6821      	ldr	r1, [r4, #0]
 800dbd2:	6001      	str	r1, [r0, #0]
 800dbd4:	6860      	ldr	r0, [r4, #4]
 800dbd6:	2a1b      	cmp	r2, #27
 800dbd8:	6078      	str	r0, [r7, #4]
 800dbda:	d860      	bhi.n	800dc9e <_realloc_r+0x2da>
 800dbdc:	f107 0008 	add.w	r0, r7, #8
 800dbe0:	f104 0308 	add.w	r3, r4, #8
 800dbe4:	e7ae      	b.n	800db44 <_realloc_r+0x180>
 800dbe6:	4638      	mov	r0, r7
 800dbe8:	6823      	ldr	r3, [r4, #0]
 800dbea:	6003      	str	r3, [r0, #0]
 800dbec:	6862      	ldr	r2, [r4, #4]
 800dbee:	6042      	str	r2, [r0, #4]
 800dbf0:	68a4      	ldr	r4, [r4, #8]
 800dbf2:	6084      	str	r4, [r0, #8]
 800dbf4:	f8db 3004 	ldr.w	r3, [fp, #4]
 800dbf8:	463c      	mov	r4, r7
 800dbfa:	46da      	mov	sl, fp
 800dbfc:	e752      	b.n	800daa4 <_realloc_r+0xe0>
 800dbfe:	eb0a 0705 	add.w	r7, sl, r5
 800dc02:	1b50      	subs	r0, r2, r5
 800dc04:	f040 0201 	orr.w	r2, r0, #1
 800dc08:	607a      	str	r2, [r7, #4]
 800dc0a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800dc0e:	f8cc 7008 	str.w	r7, [ip, #8]
 800dc12:	f001 0301 	and.w	r3, r1, #1
 800dc16:	431d      	orrs	r5, r3
 800dc18:	f844 5c04 	str.w	r5, [r4, #-4]
 800dc1c:	4648      	mov	r0, r9
 800dc1e:	f7fb f8cf 	bl	8008dc0 <__malloc_unlock>
 800dc22:	4627      	mov	r7, r4
 800dc24:	e752      	b.n	800dacc <_realloc_r+0x108>
 800dc26:	4621      	mov	r1, r4
 800dc28:	f7fe fed6 	bl	800c9d8 <memmove>
 800dc2c:	e790      	b.n	800db50 <_realloc_r+0x18c>
 800dc2e:	f105 0010 	add.w	r0, r5, #16
 800dc32:	4580      	cmp	r8, r0
 800dc34:	f6ff af6d 	blt.w	800db12 <_realloc_r+0x14e>
 800dc38:	465f      	mov	r7, fp
 800dc3a:	f8db 000c 	ldr.w	r0, [fp, #12]
 800dc3e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800dc42:	1f32      	subs	r2, r6, #4
 800dc44:	2a24      	cmp	r2, #36	; 0x24
 800dc46:	60c8      	str	r0, [r1, #12]
 800dc48:	6081      	str	r1, [r0, #8]
 800dc4a:	f200 8087 	bhi.w	800dd5c <_realloc_r+0x398>
 800dc4e:	2a13      	cmp	r2, #19
 800dc50:	d978      	bls.n	800dd44 <_realloc_r+0x380>
 800dc52:	6820      	ldr	r0, [r4, #0]
 800dc54:	f8cb 0008 	str.w	r0, [fp, #8]
 800dc58:	6861      	ldr	r1, [r4, #4]
 800dc5a:	2a1b      	cmp	r2, #27
 800dc5c:	f8cb 100c 	str.w	r1, [fp, #12]
 800dc60:	f200 8085 	bhi.w	800dd6e <_realloc_r+0x3aa>
 800dc64:	f10b 0310 	add.w	r3, fp, #16
 800dc68:	3408      	adds	r4, #8
 800dc6a:	6820      	ldr	r0, [r4, #0]
 800dc6c:	6018      	str	r0, [r3, #0]
 800dc6e:	6862      	ldr	r2, [r4, #4]
 800dc70:	605a      	str	r2, [r3, #4]
 800dc72:	68a1      	ldr	r1, [r4, #8]
 800dc74:	6099      	str	r1, [r3, #8]
 800dc76:	eb0b 0305 	add.w	r3, fp, r5
 800dc7a:	ebc5 0008 	rsb	r0, r5, r8
 800dc7e:	f040 0201 	orr.w	r2, r0, #1
 800dc82:	605a      	str	r2, [r3, #4]
 800dc84:	f8db 1004 	ldr.w	r1, [fp, #4]
 800dc88:	f8cc 3008 	str.w	r3, [ip, #8]
 800dc8c:	f001 0301 	and.w	r3, r1, #1
 800dc90:	431d      	orrs	r5, r3
 800dc92:	f8cb 5004 	str.w	r5, [fp, #4]
 800dc96:	4648      	mov	r0, r9
 800dc98:	f7fb f892 	bl	8008dc0 <__malloc_unlock>
 800dc9c:	e716      	b.n	800dacc <_realloc_r+0x108>
 800dc9e:	68a3      	ldr	r3, [r4, #8]
 800dca0:	60bb      	str	r3, [r7, #8]
 800dca2:	68e1      	ldr	r1, [r4, #12]
 800dca4:	2a24      	cmp	r2, #36	; 0x24
 800dca6:	60f9      	str	r1, [r7, #12]
 800dca8:	d02d      	beq.n	800dd06 <_realloc_r+0x342>
 800dcaa:	f107 0010 	add.w	r0, r7, #16
 800dcae:	f104 0310 	add.w	r3, r4, #16
 800dcb2:	e747      	b.n	800db44 <_realloc_r+0x180>
 800dcb4:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800dcb8:	f027 0c03 	bic.w	ip, r7, #3
 800dcbc:	eb0c 0806 	add.w	r8, ip, r6
 800dcc0:	e6f0      	b.n	800daa4 <_realloc_r+0xe0>
 800dcc2:	4621      	mov	r1, r4
 800dcc4:	4638      	mov	r0, r7
 800dcc6:	f7fe fe87 	bl	800c9d8 <memmove>
 800dcca:	463c      	mov	r4, r7
 800dccc:	f8db 3004 	ldr.w	r3, [fp, #4]
 800dcd0:	46da      	mov	sl, fp
 800dcd2:	e6e7      	b.n	800daa4 <_realloc_r+0xe0>
 800dcd4:	463b      	mov	r3, r7
 800dcd6:	e76e      	b.n	800dbb6 <_realloc_r+0x1f2>
 800dcd8:	4621      	mov	r1, r4
 800dcda:	4638      	mov	r0, r7
 800dcdc:	f7fe fe7c 	bl	800c9d8 <memmove>
 800dce0:	463c      	mov	r4, r7
 800dce2:	f8db 3004 	ldr.w	r3, [fp, #4]
 800dce6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800dcea:	46da      	mov	sl, fp
 800dcec:	e6da      	b.n	800daa4 <_realloc_r+0xe0>
 800dcee:	68a0      	ldr	r0, [r4, #8]
 800dcf0:	f8cb 0010 	str.w	r0, [fp, #16]
 800dcf4:	68e3      	ldr	r3, [r4, #12]
 800dcf6:	2a24      	cmp	r2, #36	; 0x24
 800dcf8:	f8cb 3014 	str.w	r3, [fp, #20]
 800dcfc:	d018      	beq.n	800dd30 <_realloc_r+0x36c>
 800dcfe:	f10b 0018 	add.w	r0, fp, #24
 800dd02:	3410      	adds	r4, #16
 800dd04:	e770      	b.n	800dbe8 <_realloc_r+0x224>
 800dd06:	6922      	ldr	r2, [r4, #16]
 800dd08:	613a      	str	r2, [r7, #16]
 800dd0a:	6963      	ldr	r3, [r4, #20]
 800dd0c:	f107 0018 	add.w	r0, r7, #24
 800dd10:	617b      	str	r3, [r7, #20]
 800dd12:	f104 0318 	add.w	r3, r4, #24
 800dd16:	e715      	b.n	800db44 <_realloc_r+0x180>
 800dd18:	68a3      	ldr	r3, [r4, #8]
 800dd1a:	f8cb 3010 	str.w	r3, [fp, #16]
 800dd1e:	68e0      	ldr	r0, [r4, #12]
 800dd20:	2a24      	cmp	r2, #36	; 0x24
 800dd22:	f8cb 0014 	str.w	r0, [fp, #20]
 800dd26:	d00f      	beq.n	800dd48 <_realloc_r+0x384>
 800dd28:	f10b 0318 	add.w	r3, fp, #24
 800dd2c:	3410      	adds	r4, #16
 800dd2e:	e742      	b.n	800dbb6 <_realloc_r+0x1f2>
 800dd30:	6922      	ldr	r2, [r4, #16]
 800dd32:	f8cb 2018 	str.w	r2, [fp, #24]
 800dd36:	6961      	ldr	r1, [r4, #20]
 800dd38:	f10b 0020 	add.w	r0, fp, #32
 800dd3c:	f8cb 101c 	str.w	r1, [fp, #28]
 800dd40:	3418      	adds	r4, #24
 800dd42:	e751      	b.n	800dbe8 <_realloc_r+0x224>
 800dd44:	463b      	mov	r3, r7
 800dd46:	e790      	b.n	800dc6a <_realloc_r+0x2a6>
 800dd48:	6922      	ldr	r2, [r4, #16]
 800dd4a:	f8cb 2018 	str.w	r2, [fp, #24]
 800dd4e:	6961      	ldr	r1, [r4, #20]
 800dd50:	f10b 0320 	add.w	r3, fp, #32
 800dd54:	f8cb 101c 	str.w	r1, [fp, #28]
 800dd58:	3418      	adds	r4, #24
 800dd5a:	e72c      	b.n	800dbb6 <_realloc_r+0x1f2>
 800dd5c:	4638      	mov	r0, r7
 800dd5e:	4621      	mov	r1, r4
 800dd60:	f8cd c000 	str.w	ip, [sp]
 800dd64:	f7fe fe38 	bl	800c9d8 <memmove>
 800dd68:	f8dd c000 	ldr.w	ip, [sp]
 800dd6c:	e783      	b.n	800dc76 <_realloc_r+0x2b2>
 800dd6e:	68a3      	ldr	r3, [r4, #8]
 800dd70:	f8cb 3010 	str.w	r3, [fp, #16]
 800dd74:	68e0      	ldr	r0, [r4, #12]
 800dd76:	2a24      	cmp	r2, #36	; 0x24
 800dd78:	f8cb 0014 	str.w	r0, [fp, #20]
 800dd7c:	d003      	beq.n	800dd86 <_realloc_r+0x3c2>
 800dd7e:	f10b 0318 	add.w	r3, fp, #24
 800dd82:	3410      	adds	r4, #16
 800dd84:	e771      	b.n	800dc6a <_realloc_r+0x2a6>
 800dd86:	6922      	ldr	r2, [r4, #16]
 800dd88:	f8cb 2018 	str.w	r2, [fp, #24]
 800dd8c:	6961      	ldr	r1, [r4, #20]
 800dd8e:	f10b 0320 	add.w	r3, fp, #32
 800dd92:	f8cb 101c 	str.w	r1, [fp, #28]
 800dd96:	3418      	adds	r4, #24
 800dd98:	e767      	b.n	800dc6a <_realloc_r+0x2a6>
 800dd9a:	bf00      	nop
 800dd9c:	20000b2c 	.word	0x20000b2c

0800dda0 <cleanup_glue>:
 800dda0:	b538      	push	{r3, r4, r5, lr}
 800dda2:	460c      	mov	r4, r1
 800dda4:	6809      	ldr	r1, [r1, #0]
 800dda6:	4605      	mov	r5, r0
 800dda8:	b109      	cbz	r1, 800ddae <cleanup_glue+0xe>
 800ddaa:	f7ff fff9 	bl	800dda0 <cleanup_glue>
 800ddae:	4628      	mov	r0, r5
 800ddb0:	4621      	mov	r1, r4
 800ddb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddb6:	f7fa b9ab 	b.w	8008110 <_free_r>
 800ddba:	bf00      	nop

0800ddbc <_reclaim_reent>:
 800ddbc:	4b21      	ldr	r3, [pc, #132]	; (800de44 <_reclaim_reent+0x88>)
 800ddbe:	6819      	ldr	r1, [r3, #0]
 800ddc0:	4288      	cmp	r0, r1
 800ddc2:	b570      	push	{r4, r5, r6, lr}
 800ddc4:	4605      	mov	r5, r0
 800ddc6:	d030      	beq.n	800de2a <_reclaim_reent+0x6e>
 800ddc8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800ddca:	b1a2      	cbz	r2, 800ddf6 <_reclaim_reent+0x3a>
 800ddcc:	2000      	movs	r0, #0
 800ddce:	4606      	mov	r6, r0
 800ddd0:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 800ddd4:	b139      	cbz	r1, 800dde6 <_reclaim_reent+0x2a>
 800ddd6:	680c      	ldr	r4, [r1, #0]
 800ddd8:	4628      	mov	r0, r5
 800ddda:	f7fa f999 	bl	8008110 <_free_r>
 800ddde:	4621      	mov	r1, r4
 800dde0:	2c00      	cmp	r4, #0
 800dde2:	d1f8      	bne.n	800ddd6 <_reclaim_reent+0x1a>
 800dde4:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 800dde6:	3601      	adds	r6, #1
 800dde8:	2e20      	cmp	r6, #32
 800ddea:	4630      	mov	r0, r6
 800ddec:	d1f0      	bne.n	800ddd0 <_reclaim_reent+0x14>
 800ddee:	4628      	mov	r0, r5
 800ddf0:	4611      	mov	r1, r2
 800ddf2:	f7fa f98d 	bl	8008110 <_free_r>
 800ddf6:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800ddf8:	b111      	cbz	r1, 800de00 <_reclaim_reent+0x44>
 800ddfa:	4628      	mov	r0, r5
 800ddfc:	f7fa f988 	bl	8008110 <_free_r>
 800de00:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 800de04:	b151      	cbz	r1, 800de1c <_reclaim_reent+0x60>
 800de06:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 800de0a:	42b1      	cmp	r1, r6
 800de0c:	d006      	beq.n	800de1c <_reclaim_reent+0x60>
 800de0e:	680c      	ldr	r4, [r1, #0]
 800de10:	4628      	mov	r0, r5
 800de12:	f7fa f97d 	bl	8008110 <_free_r>
 800de16:	42a6      	cmp	r6, r4
 800de18:	4621      	mov	r1, r4
 800de1a:	d1f8      	bne.n	800de0e <_reclaim_reent+0x52>
 800de1c:	6d69      	ldr	r1, [r5, #84]	; 0x54
 800de1e:	b111      	cbz	r1, 800de26 <_reclaim_reent+0x6a>
 800de20:	4628      	mov	r0, r5
 800de22:	f7fa f975 	bl	8008110 <_free_r>
 800de26:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800de28:	b903      	cbnz	r3, 800de2c <_reclaim_reent+0x70>
 800de2a:	bd70      	pop	{r4, r5, r6, pc}
 800de2c:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800de2e:	4628      	mov	r0, r5
 800de30:	4788      	blx	r1
 800de32:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 800de36:	2900      	cmp	r1, #0
 800de38:	d0f7      	beq.n	800de2a <_reclaim_reent+0x6e>
 800de3a:	4628      	mov	r0, r5
 800de3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800de40:	f7ff bfae 	b.w	800dda0 <cleanup_glue>
 800de44:	20000b28 	.word	0x20000b28

0800de48 <_wrapup_reent>:
 800de48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de4c:	4680      	mov	r8, r0
 800de4e:	2800      	cmp	r0, #0
 800de50:	d02e      	beq.n	800deb0 <_wrapup_reent+0x68>
 800de52:	f8d8 7148 	ldr.w	r7, [r8, #328]	; 0x148
 800de56:	b317      	cbz	r7, 800de9e <_wrapup_reent+0x56>
 800de58:	687c      	ldr	r4, [r7, #4]
 800de5a:	1e65      	subs	r5, r4, #1
 800de5c:	d41c      	bmi.n	800de98 <_wrapup_reent+0x50>
 800de5e:	3402      	adds	r4, #2
 800de60:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 800de64:	f005 0901 	and.w	r9, r5, #1
 800de68:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 800de6c:	4780      	blx	r0
 800de6e:	1e6e      	subs	r6, r5, #1
 800de70:	b195      	cbz	r5, 800de98 <_wrapup_reent+0x50>
 800de72:	f1b9 0f00 	cmp.w	r9, #0
 800de76:	d005      	beq.n	800de84 <_wrapup_reent+0x3c>
 800de78:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 800de7c:	3e01      	subs	r6, #1
 800de7e:	4788      	blx	r1
 800de80:	1c73      	adds	r3, r6, #1
 800de82:	d009      	beq.n	800de98 <_wrapup_reent+0x50>
 800de84:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 800de88:	4790      	blx	r2
 800de8a:	1e75      	subs	r5, r6, #1
 800de8c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 800de90:	4798      	blx	r3
 800de92:	3e02      	subs	r6, #2
 800de94:	2d00      	cmp	r5, #0
 800de96:	d1f5      	bne.n	800de84 <_wrapup_reent+0x3c>
 800de98:	683f      	ldr	r7, [r7, #0]
 800de9a:	2f00      	cmp	r7, #0
 800de9c:	d1dc      	bne.n	800de58 <_wrapup_reent+0x10>
 800de9e:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 800dea2:	b119      	cbz	r1, 800deac <_wrapup_reent+0x64>
 800dea4:	4640      	mov	r0, r8
 800dea6:	4788      	blx	r1
 800dea8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800deac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800deb0:	4b01      	ldr	r3, [pc, #4]	; (800deb8 <_wrapup_reent+0x70>)
 800deb2:	f8d3 8000 	ldr.w	r8, [r3]
 800deb6:	e7cc      	b.n	800de52 <_wrapup_reent+0xa>
 800deb8:	20000b28 	.word	0x20000b28

0800debc <__fpclassifyd>:
 800debc:	460b      	mov	r3, r1
 800debe:	b161      	cbz	r1, 800deda <__fpclassifyd+0x1e>
 800dec0:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800dec4:	d009      	beq.n	800deda <__fpclassifyd+0x1e>
 800dec6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800deca:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 800dece:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 800ded2:	4291      	cmp	r1, r2
 800ded4:	d805      	bhi.n	800dee2 <__fpclassifyd+0x26>
 800ded6:	2004      	movs	r0, #4
 800ded8:	4770      	bx	lr
 800deda:	2800      	cmp	r0, #0
 800dedc:	d1f3      	bne.n	800dec6 <__fpclassifyd+0xa>
 800dede:	2002      	movs	r0, #2
 800dee0:	4770      	bx	lr
 800dee2:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 800dee6:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 800deea:	4291      	cmp	r1, r2
 800deec:	d9f3      	bls.n	800ded6 <__fpclassifyd+0x1a>
 800deee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800def2:	f2c0 020f 	movt	r2, #15
 800def6:	4293      	cmp	r3, r2
 800def8:	d801      	bhi.n	800defe <__fpclassifyd+0x42>
 800defa:	2003      	movs	r0, #3
 800defc:	4770      	bx	lr
 800defe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800df02:	4291      	cmp	r1, r2
 800df04:	d9f9      	bls.n	800defa <__fpclassifyd+0x3e>
 800df06:	2200      	movs	r2, #0
 800df08:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800df0c:	4293      	cmp	r3, r2
 800df0e:	d004      	beq.n	800df1a <__fpclassifyd+0x5e>
 800df10:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 800df14:	d001      	beq.n	800df1a <__fpclassifyd+0x5e>
 800df16:	2000      	movs	r0, #0
 800df18:	4770      	bx	lr
 800df1a:	f1d0 0001 	rsbs	r0, r0, #1
 800df1e:	bf38      	it	cc
 800df20:	2000      	movcc	r0, #0
 800df22:	4770      	bx	lr

0800df24 <__ssprint_r>:
 800df24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df28:	6894      	ldr	r4, [r2, #8]
 800df2a:	6817      	ldr	r7, [r2, #0]
 800df2c:	b083      	sub	sp, #12
 800df2e:	4692      	mov	sl, r2
 800df30:	4681      	mov	r9, r0
 800df32:	460d      	mov	r5, r1
 800df34:	2c00      	cmp	r4, #0
 800df36:	d06e      	beq.n	800e016 <__ssprint_r+0xf2>
 800df38:	f04f 0b00 	mov.w	fp, #0
 800df3c:	6808      	ldr	r0, [r1, #0]
 800df3e:	688e      	ldr	r6, [r1, #8]
 800df40:	465c      	mov	r4, fp
 800df42:	2c00      	cmp	r4, #0
 800df44:	d047      	beq.n	800dfd6 <__ssprint_r+0xb2>
 800df46:	42b4      	cmp	r4, r6
 800df48:	46b0      	mov	r8, r6
 800df4a:	d349      	bcc.n	800dfe0 <__ssprint_r+0xbc>
 800df4c:	89ab      	ldrh	r3, [r5, #12]
 800df4e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800df52:	d030      	beq.n	800dfb6 <__ssprint_r+0x92>
 800df54:	696e      	ldr	r6, [r5, #20]
 800df56:	6929      	ldr	r1, [r5, #16]
 800df58:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800df5c:	ebc1 0800 	rsb	r8, r1, r0
 800df60:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 800df64:	1c60      	adds	r0, r4, #1
 800df66:	1076      	asrs	r6, r6, #1
 800df68:	4440      	add	r0, r8
 800df6a:	4286      	cmp	r6, r0
 800df6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800df70:	4632      	mov	r2, r6
 800df72:	b21b      	sxth	r3, r3
 800df74:	bf3c      	itt	cc
 800df76:	4606      	movcc	r6, r0
 800df78:	4632      	movcc	r2, r6
 800df7a:	4648      	mov	r0, r9
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d032      	beq.n	800dfe6 <__ssprint_r+0xc2>
 800df80:	4611      	mov	r1, r2
 800df82:	f7fa fa95 	bl	80084b0 <_malloc_r>
 800df86:	2800      	cmp	r0, #0
 800df88:	d036      	beq.n	800dff8 <__ssprint_r+0xd4>
 800df8a:	6929      	ldr	r1, [r5, #16]
 800df8c:	9001      	str	r0, [sp, #4]
 800df8e:	4642      	mov	r2, r8
 800df90:	f7fa fddc 	bl	8008b4c <memcpy>
 800df94:	89aa      	ldrh	r2, [r5, #12]
 800df96:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 800df9a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 800df9e:	81a9      	strh	r1, [r5, #12]
 800dfa0:	9901      	ldr	r1, [sp, #4]
 800dfa2:	ebc8 0306 	rsb	r3, r8, r6
 800dfa6:	eb01 0008 	add.w	r0, r1, r8
 800dfaa:	616e      	str	r6, [r5, #20]
 800dfac:	6129      	str	r1, [r5, #16]
 800dfae:	6028      	str	r0, [r5, #0]
 800dfb0:	4626      	mov	r6, r4
 800dfb2:	60ab      	str	r3, [r5, #8]
 800dfb4:	46a0      	mov	r8, r4
 800dfb6:	4659      	mov	r1, fp
 800dfb8:	4642      	mov	r2, r8
 800dfba:	f7fe fd0d 	bl	800c9d8 <memmove>
 800dfbe:	f8da 1008 	ldr.w	r1, [sl, #8]
 800dfc2:	68aa      	ldr	r2, [r5, #8]
 800dfc4:	6828      	ldr	r0, [r5, #0]
 800dfc6:	1b96      	subs	r6, r2, r6
 800dfc8:	4440      	add	r0, r8
 800dfca:	1b0c      	subs	r4, r1, r4
 800dfcc:	60ae      	str	r6, [r5, #8]
 800dfce:	6028      	str	r0, [r5, #0]
 800dfd0:	f8ca 4008 	str.w	r4, [sl, #8]
 800dfd4:	b1fc      	cbz	r4, 800e016 <__ssprint_r+0xf2>
 800dfd6:	f8d7 b000 	ldr.w	fp, [r7]
 800dfda:	687c      	ldr	r4, [r7, #4]
 800dfdc:	3708      	adds	r7, #8
 800dfde:	e7b0      	b.n	800df42 <__ssprint_r+0x1e>
 800dfe0:	4626      	mov	r6, r4
 800dfe2:	46a0      	mov	r8, r4
 800dfe4:	e7e7      	b.n	800dfb6 <__ssprint_r+0x92>
 800dfe6:	f7ff fced 	bl	800d9c4 <_realloc_r>
 800dfea:	4601      	mov	r1, r0
 800dfec:	2800      	cmp	r0, #0
 800dfee:	d1d8      	bne.n	800dfa2 <__ssprint_r+0x7e>
 800dff0:	4648      	mov	r0, r9
 800dff2:	6929      	ldr	r1, [r5, #16]
 800dff4:	f7fa f88c 	bl	8008110 <_free_r>
 800dff8:	89aa      	ldrh	r2, [r5, #12]
 800dffa:	2100      	movs	r1, #0
 800dffc:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 800e000:	230c      	movs	r3, #12
 800e002:	f8c9 3000 	str.w	r3, [r9]
 800e006:	81a8      	strh	r0, [r5, #12]
 800e008:	f04f 30ff 	mov.w	r0, #4294967295
 800e00c:	f8ca 1008 	str.w	r1, [sl, #8]
 800e010:	f8ca 1004 	str.w	r1, [sl, #4]
 800e014:	e002      	b.n	800e01c <__ssprint_r+0xf8>
 800e016:	f8ca 4004 	str.w	r4, [sl, #4]
 800e01a:	4620      	mov	r0, r4
 800e01c:	b003      	add	sp, #12
 800e01e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e022:	bf00      	nop

0800e024 <_svfiprintf_r>:
 800e024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e028:	b0af      	sub	sp, #188	; 0xbc
 800e02a:	9103      	str	r1, [sp, #12]
 800e02c:	8989      	ldrh	r1, [r1, #12]
 800e02e:	9005      	str	r0, [sp, #20]
 800e030:	f001 0480 	and.w	r4, r1, #128	; 0x80
 800e034:	b221      	sxth	r1, r4
 800e036:	9309      	str	r3, [sp, #36]	; 0x24
 800e038:	b121      	cbz	r1, 800e044 <_svfiprintf_r+0x20>
 800e03a:	9c03      	ldr	r4, [sp, #12]
 800e03c:	6923      	ldr	r3, [r4, #16]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	f000 8690 	beq.w	800ed64 <_svfiprintf_r+0xd40>
 800e044:	2600      	movs	r6, #0
 800e046:	ac1e      	add	r4, sp, #120	; 0x78
 800e048:	4d9f      	ldr	r5, [pc, #636]	; (800e2c8 <_svfiprintf_r+0x2a4>)
 800e04a:	9401      	str	r4, [sp, #4]
 800e04c:	960b      	str	r6, [sp, #44]	; 0x2c
 800e04e:	9411      	str	r4, [sp, #68]	; 0x44
 800e050:	9613      	str	r6, [sp, #76]	; 0x4c
 800e052:	9612      	str	r6, [sp, #72]	; 0x48
 800e054:	4691      	mov	r9, r2
 800e056:	9607      	str	r6, [sp, #28]
 800e058:	f899 2000 	ldrb.w	r2, [r9]
 800e05c:	2a00      	cmp	r2, #0
 800e05e:	f000 8403 	beq.w	800e868 <_svfiprintf_r+0x844>
 800e062:	2a25      	cmp	r2, #37	; 0x25
 800e064:	f000 8400 	beq.w	800e868 <_svfiprintf_r+0x844>
 800e068:	f109 0701 	add.w	r7, r9, #1
 800e06c:	e001      	b.n	800e072 <_svfiprintf_r+0x4e>
 800e06e:	2925      	cmp	r1, #37	; 0x25
 800e070:	d004      	beq.n	800e07c <_svfiprintf_r+0x58>
 800e072:	463e      	mov	r6, r7
 800e074:	3701      	adds	r7, #1
 800e076:	7831      	ldrb	r1, [r6, #0]
 800e078:	2900      	cmp	r1, #0
 800e07a:	d1f8      	bne.n	800e06e <_svfiprintf_r+0x4a>
 800e07c:	ebc9 0706 	rsb	r7, r9, r6
 800e080:	b17f      	cbz	r7, 800e0a2 <_svfiprintf_r+0x7e>
 800e082:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e084:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e086:	f8c4 9000 	str.w	r9, [r4]
 800e08a:	1c51      	adds	r1, r2, #1
 800e08c:	19d8      	adds	r0, r3, r7
 800e08e:	2907      	cmp	r1, #7
 800e090:	6067      	str	r7, [r4, #4]
 800e092:	9013      	str	r0, [sp, #76]	; 0x4c
 800e094:	9112      	str	r1, [sp, #72]	; 0x48
 800e096:	f300 84d7 	bgt.w	800ea48 <_svfiprintf_r+0xa24>
 800e09a:	3408      	adds	r4, #8
 800e09c:	9b07      	ldr	r3, [sp, #28]
 800e09e:	19d8      	adds	r0, r3, r7
 800e0a0:	9007      	str	r0, [sp, #28]
 800e0a2:	7832      	ldrb	r2, [r6, #0]
 800e0a4:	2a00      	cmp	r2, #0
 800e0a6:	f000 8418 	beq.w	800e8da <_svfiprintf_r+0x8b6>
 800e0aa:	2100      	movs	r1, #0
 800e0ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e0b0:	7873      	ldrb	r3, [r6, #1]
 800e0b2:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 800e0b6:	460a      	mov	r2, r1
 800e0b8:	f106 0901 	add.w	r9, r6, #1
 800e0bc:	9002      	str	r0, [sp, #8]
 800e0be:	9108      	str	r1, [sp, #32]
 800e0c0:	4688      	mov	r8, r1
 800e0c2:	f109 0901 	add.w	r9, r9, #1
 800e0c6:	f1a3 0120 	sub.w	r1, r3, #32
 800e0ca:	2958      	cmp	r1, #88	; 0x58
 800e0cc:	f200 81fb 	bhi.w	800e4c6 <_svfiprintf_r+0x4a2>
 800e0d0:	e8df f011 	tbh	[pc, r1, lsl #1]
 800e0d4:	01f901f2 	.word	0x01f901f2
 800e0d8:	01ed01f9 	.word	0x01ed01f9
 800e0dc:	01f901f9 	.word	0x01f901f9
 800e0e0:	01f901f9 	.word	0x01f901f9
 800e0e4:	01f901f9 	.word	0x01f901f9
 800e0e8:	025a00a8 	.word	0x025a00a8
 800e0ec:	00b501f9 	.word	0x00b501f9
 800e0f0:	01f9025e 	.word	0x01f9025e
 800e0f4:	02440255 	.word	0x02440255
 800e0f8:	02440244 	.word	0x02440244
 800e0fc:	02440244 	.word	0x02440244
 800e100:	02440244 	.word	0x02440244
 800e104:	02440244 	.word	0x02440244
 800e108:	01f901f9 	.word	0x01f901f9
 800e10c:	01f901f9 	.word	0x01f901f9
 800e110:	01f901f9 	.word	0x01f901f9
 800e114:	01f901f9 	.word	0x01f901f9
 800e118:	01f901f9 	.word	0x01f901f9
 800e11c:	01f90220 	.word	0x01f90220
 800e120:	01f901f9 	.word	0x01f901f9
 800e124:	01f901f9 	.word	0x01f901f9
 800e128:	01f901f9 	.word	0x01f901f9
 800e12c:	01f901f9 	.word	0x01f901f9
 800e130:	009601f9 	.word	0x009601f9
 800e134:	01f901f9 	.word	0x01f901f9
 800e138:	01f901f9 	.word	0x01f901f9
 800e13c:	005901f9 	.word	0x005901f9
 800e140:	01f901f9 	.word	0x01f901f9
 800e144:	01f901cb 	.word	0x01f901cb
 800e148:	01f901f9 	.word	0x01f901f9
 800e14c:	01f901f9 	.word	0x01f901f9
 800e150:	01f901f9 	.word	0x01f901f9
 800e154:	01f901f9 	.word	0x01f901f9
 800e158:	012901f9 	.word	0x012901f9
 800e15c:	01f90110 	.word	0x01f90110
 800e160:	01f901f9 	.word	0x01f901f9
 800e164:	0110010b 	.word	0x0110010b
 800e168:	01f901f9 	.word	0x01f901f9
 800e16c:	01f900fe 	.word	0x01f900fe
 800e170:	009801b7 	.word	0x009801b7
 800e174:	00e200e7 	.word	0x00e200e7
 800e178:	00ba01f9 	.word	0x00ba01f9
 800e17c:	005b01f9 	.word	0x005b01f9
 800e180:	01f901f9 	.word	0x01f901f9
 800e184:	0208      	.short	0x0208
 800e186:	f048 0810 	orr.w	r8, r8, #16
 800e18a:	f018 0f20 	tst.w	r8, #32
 800e18e:	f000 84f0 	beq.w	800eb72 <_svfiprintf_r+0xb4e>
 800e192:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800e194:	1df2      	adds	r2, r6, #7
 800e196:	f022 0107 	bic.w	r1, r2, #7
 800e19a:	e9d1 6700 	ldrd	r6, r7, [r1]
 800e19e:	f101 0c08 	add.w	ip, r1, #8
 800e1a2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800e1a6:	2301      	movs	r3, #1
 800e1a8:	f04f 0b00 	mov.w	fp, #0
 800e1ac:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 800e1b0:	9a02      	ldr	r2, [sp, #8]
 800e1b2:	2a00      	cmp	r2, #0
 800e1b4:	bfa8      	it	ge
 800e1b6:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 800e1ba:	ea56 0a07 	orrs.w	sl, r6, r7
 800e1be:	f040 8360 	bne.w	800e882 <_svfiprintf_r+0x85e>
 800e1c2:	9902      	ldr	r1, [sp, #8]
 800e1c4:	2900      	cmp	r1, #0
 800e1c6:	f040 835c 	bne.w	800e882 <_svfiprintf_r+0x85e>
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	f040 84cb 	bne.w	800eb66 <_svfiprintf_r+0xb42>
 800e1d0:	f018 0f01 	tst.w	r8, #1
 800e1d4:	f000 8516 	beq.w	800ec04 <_svfiprintf_r+0xbe0>
 800e1d8:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 800e1dc:	2730      	movs	r7, #48	; 0x30
 800e1de:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 800e1e2:	9901      	ldr	r1, [sp, #4]
 800e1e4:	ebca 0201 	rsb	r2, sl, r1
 800e1e8:	9204      	str	r2, [sp, #16]
 800e1ea:	9f04      	ldr	r7, [sp, #16]
 800e1ec:	9b02      	ldr	r3, [sp, #8]
 800e1ee:	429f      	cmp	r7, r3
 800e1f0:	bfb8      	it	lt
 800e1f2:	461f      	movlt	r7, r3
 800e1f4:	f1bb 0f00 	cmp.w	fp, #0
 800e1f8:	f000 80a7 	beq.w	800e34a <_svfiprintf_r+0x326>
 800e1fc:	3701      	adds	r7, #1
 800e1fe:	e0a4      	b.n	800e34a <_svfiprintf_r+0x326>
 800e200:	f048 0810 	orr.w	r8, r8, #16
 800e204:	f018 0320 	ands.w	r3, r8, #32
 800e208:	f000 84d1 	beq.w	800ebae <_svfiprintf_r+0xb8a>
 800e20c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e20e:	1ddf      	adds	r7, r3, #7
 800e210:	f027 0207 	bic.w	r2, r7, #7
 800e214:	f102 0c08 	add.w	ip, r2, #8
 800e218:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800e21c:	e9d2 6700 	ldrd	r6, r7, [r2]
 800e220:	2300      	movs	r3, #0
 800e222:	e7c1      	b.n	800e1a8 <_svfiprintf_r+0x184>
 800e224:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e226:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e228:	6819      	ldr	r1, [r3, #0]
 800e22a:	9108      	str	r1, [sp, #32]
 800e22c:	9b08      	ldr	r3, [sp, #32]
 800e22e:	1d01      	adds	r1, r0, #4
 800e230:	2b00      	cmp	r3, #0
 800e232:	f280 84e2 	bge.w	800ebfa <_svfiprintf_r+0xbd6>
 800e236:	9808      	ldr	r0, [sp, #32]
 800e238:	9109      	str	r1, [sp, #36]	; 0x24
 800e23a:	4243      	negs	r3, r0
 800e23c:	9308      	str	r3, [sp, #32]
 800e23e:	f048 0804 	orr.w	r8, r8, #4
 800e242:	f899 3000 	ldrb.w	r3, [r9]
 800e246:	e73c      	b.n	800e0c2 <_svfiprintf_r+0x9e>
 800e248:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800e24c:	f8db a000 	ldr.w	sl, [fp]
 800e250:	2600      	movs	r6, #0
 800e252:	465f      	mov	r7, fp
 800e254:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 800e258:	1d3b      	adds	r3, r7, #4
 800e25a:	f1ba 0f00 	cmp.w	sl, #0
 800e25e:	f000 8575 	beq.w	800ed4c <_svfiprintf_r+0xd28>
 800e262:	9a02      	ldr	r2, [sp, #8]
 800e264:	2a00      	cmp	r2, #0
 800e266:	4650      	mov	r0, sl
 800e268:	f2c0 853f 	blt.w	800ecea <_svfiprintf_r+0xcc6>
 800e26c:	4631      	mov	r1, r6
 800e26e:	9a02      	ldr	r2, [sp, #8]
 800e270:	9300      	str	r3, [sp, #0]
 800e272:	f7fa fbcb 	bl	8008a0c <memchr>
 800e276:	9900      	ldr	r1, [sp, #0]
 800e278:	2800      	cmp	r0, #0
 800e27a:	f000 859b 	beq.w	800edb4 <_svfiprintf_r+0xd90>
 800e27e:	9a02      	ldr	r2, [sp, #8]
 800e280:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800e284:	9109      	str	r1, [sp, #36]	; 0x24
 800e286:	ebca 0300 	rsb	r3, sl, r0
 800e28a:	4293      	cmp	r3, r2
 800e28c:	9304      	str	r3, [sp, #16]
 800e28e:	f340 8534 	ble.w	800ecfa <_svfiprintf_r+0xcd6>
 800e292:	9204      	str	r2, [sp, #16]
 800e294:	9602      	str	r6, [sp, #8]
 800e296:	e7a8      	b.n	800e1ea <_svfiprintf_r+0x1c6>
 800e298:	f048 0820 	orr.w	r8, r8, #32
 800e29c:	f899 3000 	ldrb.w	r3, [r9]
 800e2a0:	e70f      	b.n	800e0c2 <_svfiprintf_r+0x9e>
 800e2a2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800e2a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e2a6:	6831      	ldr	r1, [r6, #0]
 800e2a8:	460e      	mov	r6, r1
 800e2aa:	4908      	ldr	r1, [pc, #32]	; (800e2cc <_svfiprintf_r+0x2a8>)
 800e2ac:	2730      	movs	r7, #48	; 0x30
 800e2ae:	2378      	movs	r3, #120	; 0x78
 800e2b0:	1d10      	adds	r0, r2, #4
 800e2b2:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 800e2b6:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 800e2ba:	9009      	str	r0, [sp, #36]	; 0x24
 800e2bc:	2700      	movs	r7, #0
 800e2be:	f048 0802 	orr.w	r8, r8, #2
 800e2c2:	910b      	str	r1, [sp, #44]	; 0x2c
 800e2c4:	2302      	movs	r3, #2
 800e2c6:	e76f      	b.n	800e1a8 <_svfiprintf_r+0x184>
 800e2c8:	08010378 	.word	0x08010378
 800e2cc:	080101f8 	.word	0x080101f8
 800e2d0:	f899 3000 	ldrb.w	r3, [r9]
 800e2d4:	4648      	mov	r0, r9
 800e2d6:	2b6c      	cmp	r3, #108	; 0x6c
 800e2d8:	bf03      	ittte	eq
 800e2da:	f109 0901 	addeq.w	r9, r9, #1
 800e2de:	f048 0820 	orreq.w	r8, r8, #32
 800e2e2:	7843      	ldrbeq	r3, [r0, #1]
 800e2e4:	f048 0810 	orrne.w	r8, r8, #16
 800e2e8:	e6eb      	b.n	800e0c2 <_svfiprintf_r+0x9e>
 800e2ea:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 800e2ee:	f899 3000 	ldrb.w	r3, [r9]
 800e2f2:	e6e6      	b.n	800e0c2 <_svfiprintf_r+0x9e>
 800e2f4:	f018 0f20 	tst.w	r8, #32
 800e2f8:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800e2fc:	f000 8112 	beq.w	800e524 <_svfiprintf_r+0x500>
 800e300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e302:	1ddf      	adds	r7, r3, #7
 800e304:	f027 0607 	bic.w	r6, r7, #7
 800e308:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e30c:	3608      	adds	r6, #8
 800e30e:	2a00      	cmp	r2, #0
 800e310:	f173 0100 	sbcs.w	r1, r3, #0
 800e314:	9609      	str	r6, [sp, #36]	; 0x24
 800e316:	461f      	mov	r7, r3
 800e318:	4616      	mov	r6, r2
 800e31a:	f2c0 8116 	blt.w	800e54a <_svfiprintf_r+0x526>
 800e31e:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800e322:	2301      	movs	r3, #1
 800e324:	e744      	b.n	800e1b0 <_svfiprintf_r+0x18c>
 800e326:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800e328:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e32a:	683b      	ldr	r3, [r7, #0]
 800e32c:	2200      	movs	r2, #0
 800e32e:	2701      	movs	r7, #1
 800e330:	1d08      	adds	r0, r1, #4
 800e332:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800e336:	9009      	str	r0, [sp, #36]	; 0x24
 800e338:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800e33c:	9704      	str	r7, [sp, #16]
 800e33e:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800e342:	f04f 0b00 	mov.w	fp, #0
 800e346:	f8cd b008 	str.w	fp, [sp, #8]
 800e34a:	f018 0102 	ands.w	r1, r8, #2
 800e34e:	bf18      	it	ne
 800e350:	3702      	addne	r7, #2
 800e352:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 800e356:	9106      	str	r1, [sp, #24]
 800e358:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800e35c:	f040 815a 	bne.w	800e614 <_svfiprintf_r+0x5f0>
 800e360:	9808      	ldr	r0, [sp, #32]
 800e362:	ebc7 0b00 	rsb	fp, r7, r0
 800e366:	f1bb 0f00 	cmp.w	fp, #0
 800e36a:	f340 8153 	ble.w	800e614 <_svfiprintf_r+0x5f0>
 800e36e:	f1bb 0f10 	cmp.w	fp, #16
 800e372:	f340 8512 	ble.w	800ed9a <_svfiprintf_r+0xd76>
 800e376:	f240 3688 	movw	r6, #904	; 0x388
 800e37a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e37c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800e37e:	4ba2      	ldr	r3, [pc, #648]	; (800e608 <_svfiprintf_r+0x5e4>)
 800e380:	f6c0 0601 	movt	r6, #2049	; 0x801
 800e384:	6026      	str	r6, [r4, #0]
 800e386:	2610      	movs	r6, #16
 800e388:	1991      	adds	r1, r2, r6
 800e38a:	1c42      	adds	r2, r0, #1
 800e38c:	f1ab 0c11 	sub.w	ip, fp, #17
 800e390:	2a07      	cmp	r2, #7
 800e392:	930c      	str	r3, [sp, #48]	; 0x30
 800e394:	6066      	str	r6, [r4, #4]
 800e396:	9113      	str	r1, [sp, #76]	; 0x4c
 800e398:	9212      	str	r2, [sp, #72]	; 0x48
 800e39a:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800e39e:	f300 83c8 	bgt.w	800eb32 <_svfiprintf_r+0xb0e>
 800e3a2:	3408      	adds	r4, #8
 800e3a4:	f1ab 0b10 	sub.w	fp, fp, #16
 800e3a8:	f1bb 0f10 	cmp.w	fp, #16
 800e3ac:	f340 8120 	ble.w	800e5f0 <_svfiprintf_r+0x5cc>
 800e3b0:	b19b      	cbz	r3, 800e3da <_svfiprintf_r+0x3b6>
 800e3b2:	3201      	adds	r2, #1
 800e3b4:	f240 3388 	movw	r3, #904	; 0x388
 800e3b8:	3110      	adds	r1, #16
 800e3ba:	f6c0 0301 	movt	r3, #2049	; 0x801
 800e3be:	2a07      	cmp	r2, #7
 800e3c0:	e884 0048 	stmia.w	r4, {r3, r6}
 800e3c4:	9113      	str	r1, [sp, #76]	; 0x4c
 800e3c6:	9212      	str	r2, [sp, #72]	; 0x48
 800e3c8:	f300 83c1 	bgt.w	800eb4e <_svfiprintf_r+0xb2a>
 800e3cc:	3408      	adds	r4, #8
 800e3ce:	f1ab 0b10 	sub.w	fp, fp, #16
 800e3d2:	f1bb 0f10 	cmp.w	fp, #16
 800e3d6:	f340 810b 	ble.w	800e5f0 <_svfiprintf_r+0x5cc>
 800e3da:	4623      	mov	r3, r4
 800e3dc:	970d      	str	r7, [sp, #52]	; 0x34
 800e3de:	9c03      	ldr	r4, [sp, #12]
 800e3e0:	9f05      	ldr	r7, [sp, #20]
 800e3e2:	e016      	b.n	800e412 <_svfiprintf_r+0x3ee>
 800e3e4:	3308      	adds	r3, #8
 800e3e6:	3201      	adds	r2, #1
 800e3e8:	f240 3088 	movw	r0, #904	; 0x388
 800e3ec:	3110      	adds	r1, #16
 800e3ee:	f6c0 0001 	movt	r0, #2049	; 0x801
 800e3f2:	2a07      	cmp	r2, #7
 800e3f4:	e883 0041 	stmia.w	r3, {r0, r6}
 800e3f8:	9113      	str	r1, [sp, #76]	; 0x4c
 800e3fa:	9212      	str	r2, [sp, #72]	; 0x48
 800e3fc:	f1ab 0b10 	sub.w	fp, fp, #16
 800e400:	f300 80e3 	bgt.w	800e5ca <_svfiprintf_r+0x5a6>
 800e404:	f1ab 0b10 	sub.w	fp, fp, #16
 800e408:	3308      	adds	r3, #8
 800e40a:	f1bb 0f10 	cmp.w	fp, #16
 800e40e:	f340 80ed 	ble.w	800e5ec <_svfiprintf_r+0x5c8>
 800e412:	3201      	adds	r2, #1
 800e414:	f240 3088 	movw	r0, #904	; 0x388
 800e418:	3110      	adds	r1, #16
 800e41a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800e41e:	2a07      	cmp	r2, #7
 800e420:	9113      	str	r1, [sp, #76]	; 0x4c
 800e422:	9212      	str	r2, [sp, #72]	; 0x48
 800e424:	e883 0041 	stmia.w	r3, {r0, r6}
 800e428:	dddc      	ble.n	800e3e4 <_svfiprintf_r+0x3c0>
 800e42a:	4638      	mov	r0, r7
 800e42c:	4621      	mov	r1, r4
 800e42e:	aa11      	add	r2, sp, #68	; 0x44
 800e430:	f7ff fd78 	bl	800df24 <__ssprint_r>
 800e434:	2800      	cmp	r0, #0
 800e436:	f040 8257 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800e43a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e43c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e43e:	ab1e      	add	r3, sp, #120	; 0x78
 800e440:	e7d1      	b.n	800e3e6 <_svfiprintf_r+0x3c2>
 800e442:	f018 0f20 	tst.w	r8, #32
 800e446:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800e44a:	f040 840f 	bne.w	800ec6c <_svfiprintf_r+0xc48>
 800e44e:	f018 0f10 	tst.w	r8, #16
 800e452:	f000 846b 	beq.w	800ed2c <_svfiprintf_r+0xd08>
 800e456:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800e45a:	9e07      	ldr	r6, [sp, #28]
 800e45c:	f8da 3000 	ldr.w	r3, [sl]
 800e460:	4650      	mov	r0, sl
 800e462:	1d01      	adds	r1, r0, #4
 800e464:	9109      	str	r1, [sp, #36]	; 0x24
 800e466:	601e      	str	r6, [r3, #0]
 800e468:	e5f6      	b.n	800e058 <_svfiprintf_r+0x34>
 800e46a:	4e68      	ldr	r6, [pc, #416]	; (800e60c <_svfiprintf_r+0x5e8>)
 800e46c:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800e470:	f018 0f20 	tst.w	r8, #32
 800e474:	960b      	str	r6, [sp, #44]	; 0x2c
 800e476:	d03c      	beq.n	800e4f2 <_svfiprintf_r+0x4ce>
 800e478:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e47a:	1dc7      	adds	r7, r0, #7
 800e47c:	f027 0607 	bic.w	r6, r7, #7
 800e480:	f106 0c08 	add.w	ip, r6, #8
 800e484:	e9d6 6700 	ldrd	r6, r7, [r6]
 800e488:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800e48c:	f018 0f01 	tst.w	r8, #1
 800e490:	f000 8099 	beq.w	800e5c6 <_svfiprintf_r+0x5a2>
 800e494:	ea56 0107 	orrs.w	r1, r6, r7
 800e498:	f000 8095 	beq.w	800e5c6 <_svfiprintf_r+0x5a2>
 800e49c:	2230      	movs	r2, #48	; 0x30
 800e49e:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 800e4a2:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 800e4a6:	f048 0802 	orr.w	r8, r8, #2
 800e4aa:	2302      	movs	r3, #2
 800e4ac:	e67c      	b.n	800e1a8 <_svfiprintf_r+0x184>
 800e4ae:	f048 0801 	orr.w	r8, r8, #1
 800e4b2:	f899 3000 	ldrb.w	r3, [r9]
 800e4b6:	e604      	b.n	800e0c2 <_svfiprintf_r+0x9e>
 800e4b8:	f899 3000 	ldrb.w	r3, [r9]
 800e4bc:	2a00      	cmp	r2, #0
 800e4be:	f47f ae00 	bne.w	800e0c2 <_svfiprintf_r+0x9e>
 800e4c2:	2220      	movs	r2, #32
 800e4c4:	e5fd      	b.n	800e0c2 <_svfiprintf_r+0x9e>
 800e4c6:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	f000 8205 	beq.w	800e8da <_svfiprintf_r+0x8b6>
 800e4d0:	2701      	movs	r7, #1
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800e4d8:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800e4dc:	9704      	str	r7, [sp, #16]
 800e4de:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800e4e2:	e72e      	b.n	800e342 <_svfiprintf_r+0x31e>
 800e4e4:	4e4a      	ldr	r6, [pc, #296]	; (800e610 <_svfiprintf_r+0x5ec>)
 800e4e6:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800e4ea:	f018 0f20 	tst.w	r8, #32
 800e4ee:	960b      	str	r6, [sp, #44]	; 0x2c
 800e4f0:	d1c2      	bne.n	800e478 <_svfiprintf_r+0x454>
 800e4f2:	f018 0f10 	tst.w	r8, #16
 800e4f6:	f040 83b0 	bne.w	800ec5a <_svfiprintf_r+0xc36>
 800e4fa:	f018 0f40 	tst.w	r8, #64	; 0x40
 800e4fe:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800e502:	f000 840a 	beq.w	800ed1a <_svfiprintf_r+0xcf6>
 800e506:	4658      	mov	r0, fp
 800e508:	1d07      	adds	r7, r0, #4
 800e50a:	9709      	str	r7, [sp, #36]	; 0x24
 800e50c:	f8bb 6000 	ldrh.w	r6, [fp]
 800e510:	2700      	movs	r7, #0
 800e512:	e7bb      	b.n	800e48c <_svfiprintf_r+0x468>
 800e514:	f048 0810 	orr.w	r8, r8, #16
 800e518:	f018 0f20 	tst.w	r8, #32
 800e51c:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800e520:	f47f aeee 	bne.w	800e300 <_svfiprintf_r+0x2dc>
 800e524:	f018 0f10 	tst.w	r8, #16
 800e528:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800e52c:	f000 8370 	beq.w	800ec10 <_svfiprintf_r+0xbec>
 800e530:	f8db 6000 	ldr.w	r6, [fp]
 800e534:	17f7      	asrs	r7, r6, #31
 800e536:	4659      	mov	r1, fp
 800e538:	4632      	mov	r2, r6
 800e53a:	463b      	mov	r3, r7
 800e53c:	1d08      	adds	r0, r1, #4
 800e53e:	2a00      	cmp	r2, #0
 800e540:	f173 0100 	sbcs.w	r1, r3, #0
 800e544:	9009      	str	r0, [sp, #36]	; 0x24
 800e546:	f6bf aeea 	bge.w	800e31e <_svfiprintf_r+0x2fa>
 800e54a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 800e54e:	4276      	negs	r6, r6
 800e550:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800e554:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 800e558:	2301      	movs	r3, #1
 800e55a:	e629      	b.n	800e1b0 <_svfiprintf_r+0x18c>
 800e55c:	4648      	mov	r0, r9
 800e55e:	2100      	movs	r1, #0
 800e560:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800e564:	f810 3b01 	ldrb.w	r3, [r0], #1
 800e568:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800e56c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800e570:	2e09      	cmp	r6, #9
 800e572:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 800e576:	4681      	mov	r9, r0
 800e578:	d9f2      	bls.n	800e560 <_svfiprintf_r+0x53c>
 800e57a:	9108      	str	r1, [sp, #32]
 800e57c:	e5a3      	b.n	800e0c6 <_svfiprintf_r+0xa2>
 800e57e:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800e582:	f899 3000 	ldrb.w	r3, [r9]
 800e586:	e59c      	b.n	800e0c2 <_svfiprintf_r+0x9e>
 800e588:	f899 3000 	ldrb.w	r3, [r9]
 800e58c:	222b      	movs	r2, #43	; 0x2b
 800e58e:	e598      	b.n	800e0c2 <_svfiprintf_r+0x9e>
 800e590:	464e      	mov	r6, r9
 800e592:	f816 3b01 	ldrb.w	r3, [r6], #1
 800e596:	2b2a      	cmp	r3, #42	; 0x2a
 800e598:	f000 8414 	beq.w	800edc4 <_svfiprintf_r+0xda0>
 800e59c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e5a0:	2000      	movs	r0, #0
 800e5a2:	2909      	cmp	r1, #9
 800e5a4:	f200 8401 	bhi.w	800edaa <_svfiprintf_r+0xd86>
 800e5a8:	f816 3b01 	ldrb.w	r3, [r6], #1
 800e5ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e5b0:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 800e5b4:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e5b8:	2909      	cmp	r1, #9
 800e5ba:	46b1      	mov	r9, r6
 800e5bc:	d9f4      	bls.n	800e5a8 <_svfiprintf_r+0x584>
 800e5be:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 800e5c2:	9002      	str	r0, [sp, #8]
 800e5c4:	e57f      	b.n	800e0c6 <_svfiprintf_r+0xa2>
 800e5c6:	2302      	movs	r3, #2
 800e5c8:	e5ee      	b.n	800e1a8 <_svfiprintf_r+0x184>
 800e5ca:	4638      	mov	r0, r7
 800e5cc:	4621      	mov	r1, r4
 800e5ce:	aa11      	add	r2, sp, #68	; 0x44
 800e5d0:	f7ff fca8 	bl	800df24 <__ssprint_r>
 800e5d4:	2800      	cmp	r0, #0
 800e5d6:	f040 8187 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800e5da:	f1ab 0b10 	sub.w	fp, fp, #16
 800e5de:	f1bb 0f10 	cmp.w	fp, #16
 800e5e2:	ab1e      	add	r3, sp, #120	; 0x78
 800e5e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e5e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e5e8:	f73f af13 	bgt.w	800e412 <_svfiprintf_r+0x3ee>
 800e5ec:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800e5ee:	461c      	mov	r4, r3
 800e5f0:	3201      	adds	r2, #1
 800e5f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e5f4:	9212      	str	r2, [sp, #72]	; 0x48
 800e5f6:	4459      	add	r1, fp
 800e5f8:	2a07      	cmp	r2, #7
 800e5fa:	e884 0808 	stmia.w	r4, {r3, fp}
 800e5fe:	9113      	str	r1, [sp, #76]	; 0x4c
 800e600:	f300 82c9 	bgt.w	800eb96 <_svfiprintf_r+0xb72>
 800e604:	3408      	adds	r4, #8
 800e606:	e007      	b.n	800e618 <_svfiprintf_r+0x5f4>
 800e608:	08010388 	.word	0x08010388
 800e60c:	080101e4 	.word	0x080101e4
 800e610:	080101f8 	.word	0x080101f8
 800e614:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e616:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e618:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 800e61c:	b160      	cbz	r0, 800e638 <_svfiprintf_r+0x614>
 800e61e:	3201      	adds	r2, #1
 800e620:	3101      	adds	r1, #1
 800e622:	2001      	movs	r0, #1
 800e624:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 800e628:	2a07      	cmp	r2, #7
 800e62a:	6023      	str	r3, [r4, #0]
 800e62c:	6060      	str	r0, [r4, #4]
 800e62e:	9113      	str	r1, [sp, #76]	; 0x4c
 800e630:	9212      	str	r2, [sp, #72]	; 0x48
 800e632:	f300 8266 	bgt.w	800eb02 <_svfiprintf_r+0xade>
 800e636:	3408      	adds	r4, #8
 800e638:	9b06      	ldr	r3, [sp, #24]
 800e63a:	b15b      	cbz	r3, 800e654 <_svfiprintf_r+0x630>
 800e63c:	3201      	adds	r2, #1
 800e63e:	3102      	adds	r1, #2
 800e640:	2302      	movs	r3, #2
 800e642:	a810      	add	r0, sp, #64	; 0x40
 800e644:	2a07      	cmp	r2, #7
 800e646:	6020      	str	r0, [r4, #0]
 800e648:	6063      	str	r3, [r4, #4]
 800e64a:	9113      	str	r1, [sp, #76]	; 0x4c
 800e64c:	9212      	str	r2, [sp, #72]	; 0x48
 800e64e:	f300 8264 	bgt.w	800eb1a <_svfiprintf_r+0xaf6>
 800e652:	3408      	adds	r4, #8
 800e654:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e656:	2e80      	cmp	r6, #128	; 0x80
 800e658:	f000 815a 	beq.w	800e910 <_svfiprintf_r+0x8ec>
 800e65c:	f8dd b008 	ldr.w	fp, [sp, #8]
 800e660:	9e04      	ldr	r6, [sp, #16]
 800e662:	ebc6 060b 	rsb	r6, r6, fp
 800e666:	2e00      	cmp	r6, #0
 800e668:	dd67      	ble.n	800e73a <_svfiprintf_r+0x716>
 800e66a:	2e10      	cmp	r6, #16
 800e66c:	f340 8348 	ble.w	800ed00 <_svfiprintf_r+0xcdc>
 800e670:	f04f 0b10 	mov.w	fp, #16
 800e674:	3201      	adds	r2, #1
 800e676:	4ba4      	ldr	r3, [pc, #656]	; (800e908 <_svfiprintf_r+0x8e4>)
 800e678:	9212      	str	r2, [sp, #72]	; 0x48
 800e67a:	f1a6 0c11 	sub.w	ip, r6, #17
 800e67e:	4459      	add	r1, fp
 800e680:	2a07      	cmp	r2, #7
 800e682:	9302      	str	r3, [sp, #8]
 800e684:	e884 0820 	stmia.w	r4, {r5, fp}
 800e688:	9113      	str	r1, [sp, #76]	; 0x4c
 800e68a:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800e68e:	f300 81c1 	bgt.w	800ea14 <_svfiprintf_r+0x9f0>
 800e692:	3408      	adds	r4, #8
 800e694:	3e10      	subs	r6, #16
 800e696:	2e10      	cmp	r6, #16
 800e698:	dd44      	ble.n	800e724 <_svfiprintf_r+0x700>
 800e69a:	b163      	cbz	r3, 800e6b6 <_svfiprintf_r+0x692>
 800e69c:	3201      	adds	r2, #1
 800e69e:	3110      	adds	r1, #16
 800e6a0:	2a07      	cmp	r2, #7
 800e6a2:	e884 0820 	stmia.w	r4, {r5, fp}
 800e6a6:	9113      	str	r1, [sp, #76]	; 0x4c
 800e6a8:	9212      	str	r2, [sp, #72]	; 0x48
 800e6aa:	f300 81c1 	bgt.w	800ea30 <_svfiprintf_r+0xa0c>
 800e6ae:	3408      	adds	r4, #8
 800e6b0:	3e10      	subs	r6, #16
 800e6b2:	2e10      	cmp	r6, #16
 800e6b4:	dd36      	ble.n	800e724 <_svfiprintf_r+0x700>
 800e6b6:	4620      	mov	r0, r4
 800e6b8:	9706      	str	r7, [sp, #24]
 800e6ba:	9c03      	ldr	r4, [sp, #12]
 800e6bc:	9f05      	ldr	r7, [sp, #20]
 800e6be:	e00d      	b.n	800e6dc <_svfiprintf_r+0x6b8>
 800e6c0:	3008      	adds	r0, #8
 800e6c2:	3201      	adds	r2, #1
 800e6c4:	3110      	adds	r1, #16
 800e6c6:	3e10      	subs	r6, #16
 800e6c8:	2a07      	cmp	r2, #7
 800e6ca:	e880 0820 	stmia.w	r0, {r5, fp}
 800e6ce:	9113      	str	r1, [sp, #76]	; 0x4c
 800e6d0:	9212      	str	r2, [sp, #72]	; 0x48
 800e6d2:	dc17      	bgt.n	800e704 <_svfiprintf_r+0x6e0>
 800e6d4:	3e10      	subs	r6, #16
 800e6d6:	3008      	adds	r0, #8
 800e6d8:	2e10      	cmp	r6, #16
 800e6da:	dd21      	ble.n	800e720 <_svfiprintf_r+0x6fc>
 800e6dc:	3201      	adds	r2, #1
 800e6de:	3110      	adds	r1, #16
 800e6e0:	2a07      	cmp	r2, #7
 800e6e2:	9113      	str	r1, [sp, #76]	; 0x4c
 800e6e4:	9212      	str	r2, [sp, #72]	; 0x48
 800e6e6:	e880 0820 	stmia.w	r0, {r5, fp}
 800e6ea:	dde9      	ble.n	800e6c0 <_svfiprintf_r+0x69c>
 800e6ec:	4638      	mov	r0, r7
 800e6ee:	4621      	mov	r1, r4
 800e6f0:	aa11      	add	r2, sp, #68	; 0x44
 800e6f2:	f7ff fc17 	bl	800df24 <__ssprint_r>
 800e6f6:	2800      	cmp	r0, #0
 800e6f8:	f040 80f6 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800e6fc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e6fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e700:	a81e      	add	r0, sp, #120	; 0x78
 800e702:	e7de      	b.n	800e6c2 <_svfiprintf_r+0x69e>
 800e704:	4638      	mov	r0, r7
 800e706:	4621      	mov	r1, r4
 800e708:	aa11      	add	r2, sp, #68	; 0x44
 800e70a:	f7ff fc0b 	bl	800df24 <__ssprint_r>
 800e70e:	2800      	cmp	r0, #0
 800e710:	f040 80ea 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800e714:	3e10      	subs	r6, #16
 800e716:	2e10      	cmp	r6, #16
 800e718:	a81e      	add	r0, sp, #120	; 0x78
 800e71a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e71c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e71e:	dcdd      	bgt.n	800e6dc <_svfiprintf_r+0x6b8>
 800e720:	9f06      	ldr	r7, [sp, #24]
 800e722:	4604      	mov	r4, r0
 800e724:	3201      	adds	r2, #1
 800e726:	9b02      	ldr	r3, [sp, #8]
 800e728:	9212      	str	r2, [sp, #72]	; 0x48
 800e72a:	1989      	adds	r1, r1, r6
 800e72c:	2a07      	cmp	r2, #7
 800e72e:	e884 0048 	stmia.w	r4, {r3, r6}
 800e732:	9113      	str	r1, [sp, #76]	; 0x4c
 800e734:	f300 8193 	bgt.w	800ea5e <_svfiprintf_r+0xa3a>
 800e738:	3408      	adds	r4, #8
 800e73a:	9b04      	ldr	r3, [sp, #16]
 800e73c:	f8c4 a000 	str.w	sl, [r4]
 800e740:	3201      	adds	r2, #1
 800e742:	18c9      	adds	r1, r1, r3
 800e744:	2a07      	cmp	r2, #7
 800e746:	6063      	str	r3, [r4, #4]
 800e748:	9113      	str	r1, [sp, #76]	; 0x4c
 800e74a:	9212      	str	r2, [sp, #72]	; 0x48
 800e74c:	f300 814e 	bgt.w	800e9ec <_svfiprintf_r+0x9c8>
 800e750:	f104 0208 	add.w	r2, r4, #8
 800e754:	f018 0f04 	tst.w	r8, #4
 800e758:	d074      	beq.n	800e844 <_svfiprintf_r+0x820>
 800e75a:	9e08      	ldr	r6, [sp, #32]
 800e75c:	1bf6      	subs	r6, r6, r7
 800e75e:	2e00      	cmp	r6, #0
 800e760:	dd70      	ble.n	800e844 <_svfiprintf_r+0x820>
 800e762:	2e10      	cmp	r6, #16
 800e764:	dd5a      	ble.n	800e81c <_svfiprintf_r+0x7f8>
 800e766:	9812      	ldr	r0, [sp, #72]	; 0x48
 800e768:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 800e90c <_svfiprintf_r+0x8e8>
 800e76c:	f240 3488 	movw	r4, #904	; 0x388
 800e770:	f6c0 0401 	movt	r4, #2049	; 0x801
 800e774:	1c43      	adds	r3, r0, #1
 800e776:	6014      	str	r4, [r2, #0]
 800e778:	2410      	movs	r4, #16
 800e77a:	f1a6 0811 	sub.w	r8, r6, #17
 800e77e:	1909      	adds	r1, r1, r4
 800e780:	2b07      	cmp	r3, #7
 800e782:	6054      	str	r4, [r2, #4]
 800e784:	9113      	str	r1, [sp, #76]	; 0x4c
 800e786:	9312      	str	r3, [sp, #72]	; 0x48
 800e788:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800e78c:	f300 821e 	bgt.w	800ebcc <_svfiprintf_r+0xba8>
 800e790:	3208      	adds	r2, #8
 800e792:	3e10      	subs	r6, #16
 800e794:	2e10      	cmp	r6, #16
 800e796:	dd44      	ble.n	800e822 <_svfiprintf_r+0x7fe>
 800e798:	f1b8 0f00 	cmp.w	r8, #0
 800e79c:	d010      	beq.n	800e7c0 <_svfiprintf_r+0x79c>
 800e79e:	3301      	adds	r3, #1
 800e7a0:	f240 3088 	movw	r0, #904	; 0x388
 800e7a4:	3110      	adds	r1, #16
 800e7a6:	f6c0 0001 	movt	r0, #2049	; 0x801
 800e7aa:	2b07      	cmp	r3, #7
 800e7ac:	e882 0011 	stmia.w	r2, {r0, r4}
 800e7b0:	9113      	str	r1, [sp, #76]	; 0x4c
 800e7b2:	9312      	str	r3, [sp, #72]	; 0x48
 800e7b4:	f300 8267 	bgt.w	800ec86 <_svfiprintf_r+0xc62>
 800e7b8:	3208      	adds	r2, #8
 800e7ba:	3e10      	subs	r6, #16
 800e7bc:	2e10      	cmp	r6, #16
 800e7be:	dd30      	ble.n	800e822 <_svfiprintf_r+0x7fe>
 800e7c0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e7c4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e7c8:	e011      	b.n	800e7ee <_svfiprintf_r+0x7ca>
 800e7ca:	3208      	adds	r2, #8
 800e7cc:	3301      	adds	r3, #1
 800e7ce:	f240 3088 	movw	r0, #904	; 0x388
 800e7d2:	3110      	adds	r1, #16
 800e7d4:	f6c0 0001 	movt	r0, #2049	; 0x801
 800e7d8:	3e10      	subs	r6, #16
 800e7da:	2b07      	cmp	r3, #7
 800e7dc:	e882 0011 	stmia.w	r2, {r0, r4}
 800e7e0:	9113      	str	r1, [sp, #76]	; 0x4c
 800e7e2:	9312      	str	r3, [sp, #72]	; 0x48
 800e7e4:	dc42      	bgt.n	800e86c <_svfiprintf_r+0x848>
 800e7e6:	3208      	adds	r2, #8
 800e7e8:	3e10      	subs	r6, #16
 800e7ea:	2e10      	cmp	r6, #16
 800e7ec:	dd19      	ble.n	800e822 <_svfiprintf_r+0x7fe>
 800e7ee:	3301      	adds	r3, #1
 800e7f0:	f240 3088 	movw	r0, #904	; 0x388
 800e7f4:	3110      	adds	r1, #16
 800e7f6:	f6c0 0001 	movt	r0, #2049	; 0x801
 800e7fa:	2b07      	cmp	r3, #7
 800e7fc:	e882 0011 	stmia.w	r2, {r0, r4}
 800e800:	9113      	str	r1, [sp, #76]	; 0x4c
 800e802:	9312      	str	r3, [sp, #72]	; 0x48
 800e804:	dde1      	ble.n	800e7ca <_svfiprintf_r+0x7a6>
 800e806:	4640      	mov	r0, r8
 800e808:	4659      	mov	r1, fp
 800e80a:	aa11      	add	r2, sp, #68	; 0x44
 800e80c:	f7ff fb8a 	bl	800df24 <__ssprint_r>
 800e810:	2800      	cmp	r0, #0
 800e812:	d169      	bne.n	800e8e8 <_svfiprintf_r+0x8c4>
 800e814:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e816:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e818:	aa1e      	add	r2, sp, #120	; 0x78
 800e81a:	e7d7      	b.n	800e7cc <_svfiprintf_r+0x7a8>
 800e81c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e81e:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 800e90c <_svfiprintf_r+0x8e8>
 800e822:	1c5c      	adds	r4, r3, #1
 800e824:	1871      	adds	r1, r6, r1
 800e826:	2c07      	cmp	r4, #7
 800e828:	f8c2 a000 	str.w	sl, [r2]
 800e82c:	6056      	str	r6, [r2, #4]
 800e82e:	9113      	str	r1, [sp, #76]	; 0x4c
 800e830:	9412      	str	r4, [sp, #72]	; 0x48
 800e832:	dd07      	ble.n	800e844 <_svfiprintf_r+0x820>
 800e834:	9805      	ldr	r0, [sp, #20]
 800e836:	9903      	ldr	r1, [sp, #12]
 800e838:	aa11      	add	r2, sp, #68	; 0x44
 800e83a:	f7ff fb73 	bl	800df24 <__ssprint_r>
 800e83e:	2800      	cmp	r0, #0
 800e840:	d152      	bne.n	800e8e8 <_svfiprintf_r+0x8c4>
 800e842:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e844:	9a07      	ldr	r2, [sp, #28]
 800e846:	9808      	ldr	r0, [sp, #32]
 800e848:	4287      	cmp	r7, r0
 800e84a:	bfac      	ite	ge
 800e84c:	19d2      	addge	r2, r2, r7
 800e84e:	1812      	addlt	r2, r2, r0
 800e850:	9207      	str	r2, [sp, #28]
 800e852:	2900      	cmp	r1, #0
 800e854:	f040 80d5 	bne.w	800ea02 <_svfiprintf_r+0x9de>
 800e858:	f899 2000 	ldrb.w	r2, [r9]
 800e85c:	2600      	movs	r6, #0
 800e85e:	9612      	str	r6, [sp, #72]	; 0x48
 800e860:	ac1e      	add	r4, sp, #120	; 0x78
 800e862:	2a00      	cmp	r2, #0
 800e864:	f47f abfd 	bne.w	800e062 <_svfiprintf_r+0x3e>
 800e868:	464e      	mov	r6, r9
 800e86a:	e41a      	b.n	800e0a2 <_svfiprintf_r+0x7e>
 800e86c:	4640      	mov	r0, r8
 800e86e:	4659      	mov	r1, fp
 800e870:	aa11      	add	r2, sp, #68	; 0x44
 800e872:	f7ff fb57 	bl	800df24 <__ssprint_r>
 800e876:	2800      	cmp	r0, #0
 800e878:	d136      	bne.n	800e8e8 <_svfiprintf_r+0x8c4>
 800e87a:	aa1e      	add	r2, sp, #120	; 0x78
 800e87c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e87e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e880:	e7b2      	b.n	800e7e8 <_svfiprintf_r+0x7c4>
 800e882:	2b01      	cmp	r3, #1
 800e884:	f000 8117 	beq.w	800eab6 <_svfiprintf_r+0xa92>
 800e888:	2b02      	cmp	r3, #2
 800e88a:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 800e88e:	f000 80f2 	beq.w	800ea76 <_svfiprintf_r+0xa52>
 800e892:	46dc      	mov	ip, fp
 800e894:	f04f 0a07 	mov.w	sl, #7
 800e898:	08f0      	lsrs	r0, r6, #3
 800e89a:	ea06 020a 	and.w	r2, r6, sl
 800e89e:	08fb      	lsrs	r3, r7, #3
 800e8a0:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 800e8a4:	3230      	adds	r2, #48	; 0x30
 800e8a6:	461f      	mov	r7, r3
 800e8a8:	b2d0      	uxtb	r0, r2
 800e8aa:	ea56 0b07 	orrs.w	fp, r6, r7
 800e8ae:	468a      	mov	sl, r1
 800e8b0:	7008      	strb	r0, [r1, #0]
 800e8b2:	f101 31ff 	add.w	r1, r1, #4294967295
 800e8b6:	d1ed      	bne.n	800e894 <_svfiprintf_r+0x870>
 800e8b8:	f018 0f01 	tst.w	r8, #1
 800e8bc:	46e3      	mov	fp, ip
 800e8be:	4657      	mov	r7, sl
 800e8c0:	f43f ac8f 	beq.w	800e1e2 <_svfiprintf_r+0x1be>
 800e8c4:	2830      	cmp	r0, #48	; 0x30
 800e8c6:	f43f ac8c 	beq.w	800e1e2 <_svfiprintf_r+0x1be>
 800e8ca:	9801      	ldr	r0, [sp, #4]
 800e8cc:	2330      	movs	r3, #48	; 0x30
 800e8ce:	f807 3c01 	strb.w	r3, [r7, #-1]
 800e8d2:	1a47      	subs	r7, r0, r1
 800e8d4:	468a      	mov	sl, r1
 800e8d6:	9704      	str	r7, [sp, #16]
 800e8d8:	e487      	b.n	800e1ea <_svfiprintf_r+0x1c6>
 800e8da:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e8dc:	b121      	cbz	r1, 800e8e8 <_svfiprintf_r+0x8c4>
 800e8de:	9805      	ldr	r0, [sp, #20]
 800e8e0:	9903      	ldr	r1, [sp, #12]
 800e8e2:	aa11      	add	r2, sp, #68	; 0x44
 800e8e4:	f7ff fb1e 	bl	800df24 <__ssprint_r>
 800e8e8:	9c03      	ldr	r4, [sp, #12]
 800e8ea:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e8ee:	89a3      	ldrh	r3, [r4, #12]
 800e8f0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800e8f4:	b210      	sxth	r0, r2
 800e8f6:	2800      	cmp	r0, #0
 800e8f8:	bf18      	it	ne
 800e8fa:	f04f 3aff 	movne.w	sl, #4294967295
 800e8fe:	4650      	mov	r0, sl
 800e900:	b02f      	add	sp, #188	; 0xbc
 800e902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e906:	bf00      	nop
 800e908:	08010378 	.word	0x08010378
 800e90c:	08010388 	.word	0x08010388
 800e910:	9808      	ldr	r0, [sp, #32]
 800e912:	1bc6      	subs	r6, r0, r7
 800e914:	2e00      	cmp	r6, #0
 800e916:	f77f aea1 	ble.w	800e65c <_svfiprintf_r+0x638>
 800e91a:	2e10      	cmp	r6, #16
 800e91c:	f340 8242 	ble.w	800eda4 <_svfiprintf_r+0xd80>
 800e920:	f04f 0b10 	mov.w	fp, #16
 800e924:	3201      	adds	r2, #1
 800e926:	48a8      	ldr	r0, [pc, #672]	; (800ebc8 <_svfiprintf_r+0xba4>)
 800e928:	9212      	str	r2, [sp, #72]	; 0x48
 800e92a:	f1a6 0311 	sub.w	r3, r6, #17
 800e92e:	4459      	add	r1, fp
 800e930:	2a07      	cmp	r2, #7
 800e932:	e884 0820 	stmia.w	r4, {r5, fp}
 800e936:	9113      	str	r1, [sp, #76]	; 0x4c
 800e938:	9006      	str	r0, [sp, #24]
 800e93a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800e93e:	f300 81ae 	bgt.w	800ec9e <_svfiprintf_r+0xc7a>
 800e942:	3408      	adds	r4, #8
 800e944:	3e10      	subs	r6, #16
 800e946:	2e10      	cmp	r6, #16
 800e948:	dd44      	ble.n	800e9d4 <_svfiprintf_r+0x9b0>
 800e94a:	b163      	cbz	r3, 800e966 <_svfiprintf_r+0x942>
 800e94c:	3201      	adds	r2, #1
 800e94e:	3110      	adds	r1, #16
 800e950:	2a07      	cmp	r2, #7
 800e952:	e884 0820 	stmia.w	r4, {r5, fp}
 800e956:	9113      	str	r1, [sp, #76]	; 0x4c
 800e958:	9212      	str	r2, [sp, #72]	; 0x48
 800e95a:	f300 81ae 	bgt.w	800ecba <_svfiprintf_r+0xc96>
 800e95e:	3408      	adds	r4, #8
 800e960:	3e10      	subs	r6, #16
 800e962:	2e10      	cmp	r6, #16
 800e964:	dd36      	ble.n	800e9d4 <_svfiprintf_r+0x9b0>
 800e966:	970a      	str	r7, [sp, #40]	; 0x28
 800e968:	4613      	mov	r3, r2
 800e96a:	9f03      	ldr	r7, [sp, #12]
 800e96c:	4622      	mov	r2, r4
 800e96e:	9c05      	ldr	r4, [sp, #20]
 800e970:	e00d      	b.n	800e98e <_svfiprintf_r+0x96a>
 800e972:	3208      	adds	r2, #8
 800e974:	1c43      	adds	r3, r0, #1
 800e976:	3110      	adds	r1, #16
 800e978:	3e10      	subs	r6, #16
 800e97a:	2b07      	cmp	r3, #7
 800e97c:	e882 0820 	stmia.w	r2, {r5, fp}
 800e980:	9113      	str	r1, [sp, #76]	; 0x4c
 800e982:	9312      	str	r3, [sp, #72]	; 0x48
 800e984:	dc16      	bgt.n	800e9b4 <_svfiprintf_r+0x990>
 800e986:	3e10      	subs	r6, #16
 800e988:	3208      	adds	r2, #8
 800e98a:	2e10      	cmp	r6, #16
 800e98c:	dd1f      	ble.n	800e9ce <_svfiprintf_r+0x9aa>
 800e98e:	1c58      	adds	r0, r3, #1
 800e990:	3110      	adds	r1, #16
 800e992:	2807      	cmp	r0, #7
 800e994:	9113      	str	r1, [sp, #76]	; 0x4c
 800e996:	9012      	str	r0, [sp, #72]	; 0x48
 800e998:	e882 0820 	stmia.w	r2, {r5, fp}
 800e99c:	dde9      	ble.n	800e972 <_svfiprintf_r+0x94e>
 800e99e:	4620      	mov	r0, r4
 800e9a0:	4639      	mov	r1, r7
 800e9a2:	aa11      	add	r2, sp, #68	; 0x44
 800e9a4:	f7ff fabe 	bl	800df24 <__ssprint_r>
 800e9a8:	2800      	cmp	r0, #0
 800e9aa:	d19d      	bne.n	800e8e8 <_svfiprintf_r+0x8c4>
 800e9ac:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e9ae:	9812      	ldr	r0, [sp, #72]	; 0x48
 800e9b0:	aa1e      	add	r2, sp, #120	; 0x78
 800e9b2:	e7df      	b.n	800e974 <_svfiprintf_r+0x950>
 800e9b4:	4620      	mov	r0, r4
 800e9b6:	4639      	mov	r1, r7
 800e9b8:	aa11      	add	r2, sp, #68	; 0x44
 800e9ba:	f7ff fab3 	bl	800df24 <__ssprint_r>
 800e9be:	2800      	cmp	r0, #0
 800e9c0:	d192      	bne.n	800e8e8 <_svfiprintf_r+0x8c4>
 800e9c2:	3e10      	subs	r6, #16
 800e9c4:	2e10      	cmp	r6, #16
 800e9c6:	aa1e      	add	r2, sp, #120	; 0x78
 800e9c8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e9ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e9cc:	dcdf      	bgt.n	800e98e <_svfiprintf_r+0x96a>
 800e9ce:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800e9d0:	4614      	mov	r4, r2
 800e9d2:	461a      	mov	r2, r3
 800e9d4:	3201      	adds	r2, #1
 800e9d6:	9b06      	ldr	r3, [sp, #24]
 800e9d8:	9212      	str	r2, [sp, #72]	; 0x48
 800e9da:	1989      	adds	r1, r1, r6
 800e9dc:	2a07      	cmp	r2, #7
 800e9de:	e884 0048 	stmia.w	r4, {r3, r6}
 800e9e2:	9113      	str	r1, [sp, #76]	; 0x4c
 800e9e4:	f300 8175 	bgt.w	800ecd2 <_svfiprintf_r+0xcae>
 800e9e8:	3408      	adds	r4, #8
 800e9ea:	e637      	b.n	800e65c <_svfiprintf_r+0x638>
 800e9ec:	9805      	ldr	r0, [sp, #20]
 800e9ee:	9903      	ldr	r1, [sp, #12]
 800e9f0:	aa11      	add	r2, sp, #68	; 0x44
 800e9f2:	f7ff fa97 	bl	800df24 <__ssprint_r>
 800e9f6:	2800      	cmp	r0, #0
 800e9f8:	f47f af76 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800e9fc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e9fe:	aa1e      	add	r2, sp, #120	; 0x78
 800ea00:	e6a8      	b.n	800e754 <_svfiprintf_r+0x730>
 800ea02:	9805      	ldr	r0, [sp, #20]
 800ea04:	9903      	ldr	r1, [sp, #12]
 800ea06:	aa11      	add	r2, sp, #68	; 0x44
 800ea08:	f7ff fa8c 	bl	800df24 <__ssprint_r>
 800ea0c:	2800      	cmp	r0, #0
 800ea0e:	f43f af23 	beq.w	800e858 <_svfiprintf_r+0x834>
 800ea12:	e769      	b.n	800e8e8 <_svfiprintf_r+0x8c4>
 800ea14:	9805      	ldr	r0, [sp, #20]
 800ea16:	9903      	ldr	r1, [sp, #12]
 800ea18:	9300      	str	r3, [sp, #0]
 800ea1a:	aa11      	add	r2, sp, #68	; 0x44
 800ea1c:	f7ff fa82 	bl	800df24 <__ssprint_r>
 800ea20:	9b00      	ldr	r3, [sp, #0]
 800ea22:	2800      	cmp	r0, #0
 800ea24:	f47f af60 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800ea28:	ac1e      	add	r4, sp, #120	; 0x78
 800ea2a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ea2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ea2e:	e631      	b.n	800e694 <_svfiprintf_r+0x670>
 800ea30:	9805      	ldr	r0, [sp, #20]
 800ea32:	9903      	ldr	r1, [sp, #12]
 800ea34:	aa11      	add	r2, sp, #68	; 0x44
 800ea36:	f7ff fa75 	bl	800df24 <__ssprint_r>
 800ea3a:	2800      	cmp	r0, #0
 800ea3c:	f47f af54 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800ea40:	ac1e      	add	r4, sp, #120	; 0x78
 800ea42:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ea44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ea46:	e633      	b.n	800e6b0 <_svfiprintf_r+0x68c>
 800ea48:	9805      	ldr	r0, [sp, #20]
 800ea4a:	9903      	ldr	r1, [sp, #12]
 800ea4c:	aa11      	add	r2, sp, #68	; 0x44
 800ea4e:	f7ff fa69 	bl	800df24 <__ssprint_r>
 800ea52:	2800      	cmp	r0, #0
 800ea54:	f47f af48 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800ea58:	ac1e      	add	r4, sp, #120	; 0x78
 800ea5a:	f7ff bb1f 	b.w	800e09c <_svfiprintf_r+0x78>
 800ea5e:	9805      	ldr	r0, [sp, #20]
 800ea60:	9903      	ldr	r1, [sp, #12]
 800ea62:	aa11      	add	r2, sp, #68	; 0x44
 800ea64:	f7ff fa5e 	bl	800df24 <__ssprint_r>
 800ea68:	2800      	cmp	r0, #0
 800ea6a:	f47f af3d 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800ea6e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ea70:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ea72:	ac1e      	add	r4, sp, #120	; 0x78
 800ea74:	e661      	b.n	800e73a <_svfiprintf_r+0x716>
 800ea76:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ea78:	f8cd b010 	str.w	fp, [sp, #16]
 800ea7c:	f04f 0b0f 	mov.w	fp, #15
 800ea80:	ea06 020b 	and.w	r2, r6, fp
 800ea84:	1883      	adds	r3, r0, r2
 800ea86:	0936      	lsrs	r6, r6, #4
 800ea88:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 800ea8c:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 800ea90:	468a      	mov	sl, r1
 800ea92:	4616      	mov	r6, r2
 800ea94:	7819      	ldrb	r1, [r3, #0]
 800ea96:	4667      	mov	r7, ip
 800ea98:	ea56 0b07 	orrs.w	fp, r6, r7
 800ea9c:	f88a 1000 	strb.w	r1, [sl]
 800eaa0:	f10a 31ff 	add.w	r1, sl, #4294967295
 800eaa4:	d1ea      	bne.n	800ea7c <_svfiprintf_r+0xa58>
 800eaa6:	9f01      	ldr	r7, [sp, #4]
 800eaa8:	f8dd b010 	ldr.w	fp, [sp, #16]
 800eaac:	ebca 0007 	rsb	r0, sl, r7
 800eab0:	9004      	str	r0, [sp, #16]
 800eab2:	f7ff bb9a 	b.w	800e1ea <_svfiprintf_r+0x1c6>
 800eab6:	2f00      	cmp	r7, #0
 800eab8:	bf08      	it	eq
 800eaba:	2e0a      	cmpeq	r6, #10
 800eabc:	f0c0 8092 	bcc.w	800ebe4 <_svfiprintf_r+0xbc0>
 800eac0:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 800eac4:	9404      	str	r4, [sp, #16]
 800eac6:	461c      	mov	r4, r3
 800eac8:	4630      	mov	r0, r6
 800eaca:	4639      	mov	r1, r7
 800eacc:	220a      	movs	r2, #10
 800eace:	2300      	movs	r3, #0
 800ead0:	f000 feca 	bl	800f868 <__aeabi_uldivmod>
 800ead4:	3230      	adds	r2, #48	; 0x30
 800ead6:	7022      	strb	r2, [r4, #0]
 800ead8:	4630      	mov	r0, r6
 800eada:	4639      	mov	r1, r7
 800eadc:	220a      	movs	r2, #10
 800eade:	2300      	movs	r3, #0
 800eae0:	f000 fec2 	bl	800f868 <__aeabi_uldivmod>
 800eae4:	4606      	mov	r6, r0
 800eae6:	460f      	mov	r7, r1
 800eae8:	ea56 0007 	orrs.w	r0, r6, r7
 800eaec:	46a2      	mov	sl, r4
 800eaee:	f104 34ff 	add.w	r4, r4, #4294967295
 800eaf2:	d1e9      	bne.n	800eac8 <_svfiprintf_r+0xaa4>
 800eaf4:	9a01      	ldr	r2, [sp, #4]
 800eaf6:	9c04      	ldr	r4, [sp, #16]
 800eaf8:	ebca 0102 	rsb	r1, sl, r2
 800eafc:	9104      	str	r1, [sp, #16]
 800eafe:	f7ff bb74 	b.w	800e1ea <_svfiprintf_r+0x1c6>
 800eb02:	9805      	ldr	r0, [sp, #20]
 800eb04:	9903      	ldr	r1, [sp, #12]
 800eb06:	aa11      	add	r2, sp, #68	; 0x44
 800eb08:	f7ff fa0c 	bl	800df24 <__ssprint_r>
 800eb0c:	2800      	cmp	r0, #0
 800eb0e:	f47f aeeb 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800eb12:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800eb14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eb16:	ac1e      	add	r4, sp, #120	; 0x78
 800eb18:	e58e      	b.n	800e638 <_svfiprintf_r+0x614>
 800eb1a:	9805      	ldr	r0, [sp, #20]
 800eb1c:	9903      	ldr	r1, [sp, #12]
 800eb1e:	aa11      	add	r2, sp, #68	; 0x44
 800eb20:	f7ff fa00 	bl	800df24 <__ssprint_r>
 800eb24:	2800      	cmp	r0, #0
 800eb26:	f47f aedf 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800eb2a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800eb2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eb2e:	ac1e      	add	r4, sp, #120	; 0x78
 800eb30:	e590      	b.n	800e654 <_svfiprintf_r+0x630>
 800eb32:	9805      	ldr	r0, [sp, #20]
 800eb34:	9903      	ldr	r1, [sp, #12]
 800eb36:	9300      	str	r3, [sp, #0]
 800eb38:	aa11      	add	r2, sp, #68	; 0x44
 800eb3a:	f7ff f9f3 	bl	800df24 <__ssprint_r>
 800eb3e:	9b00      	ldr	r3, [sp, #0]
 800eb40:	2800      	cmp	r0, #0
 800eb42:	f47f aed1 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800eb46:	ac1e      	add	r4, sp, #120	; 0x78
 800eb48:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800eb4a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eb4c:	e42a      	b.n	800e3a4 <_svfiprintf_r+0x380>
 800eb4e:	9805      	ldr	r0, [sp, #20]
 800eb50:	9903      	ldr	r1, [sp, #12]
 800eb52:	aa11      	add	r2, sp, #68	; 0x44
 800eb54:	f7ff f9e6 	bl	800df24 <__ssprint_r>
 800eb58:	2800      	cmp	r0, #0
 800eb5a:	f47f aec5 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800eb5e:	ac1e      	add	r4, sp, #120	; 0x78
 800eb60:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800eb62:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eb64:	e433      	b.n	800e3ce <_svfiprintf_r+0x3aa>
 800eb66:	9802      	ldr	r0, [sp, #8]
 800eb68:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 800eb6c:	9004      	str	r0, [sp, #16]
 800eb6e:	f7ff bb3c 	b.w	800e1ea <_svfiprintf_r+0x1c6>
 800eb72:	f018 0f10 	tst.w	r8, #16
 800eb76:	d152      	bne.n	800ec1e <_svfiprintf_r+0xbfa>
 800eb78:	f018 0f40 	tst.w	r8, #64	; 0x40
 800eb7c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800eb80:	f000 80c1 	beq.w	800ed06 <_svfiprintf_r+0xce2>
 800eb84:	465a      	mov	r2, fp
 800eb86:	1d11      	adds	r1, r2, #4
 800eb88:	f8bb 6000 	ldrh.w	r6, [fp]
 800eb8c:	9109      	str	r1, [sp, #36]	; 0x24
 800eb8e:	2301      	movs	r3, #1
 800eb90:	2700      	movs	r7, #0
 800eb92:	f7ff bb09 	b.w	800e1a8 <_svfiprintf_r+0x184>
 800eb96:	9805      	ldr	r0, [sp, #20]
 800eb98:	9903      	ldr	r1, [sp, #12]
 800eb9a:	aa11      	add	r2, sp, #68	; 0x44
 800eb9c:	f7ff f9c2 	bl	800df24 <__ssprint_r>
 800eba0:	2800      	cmp	r0, #0
 800eba2:	f47f aea1 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800eba6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800eba8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ebaa:	ac1e      	add	r4, sp, #120	; 0x78
 800ebac:	e534      	b.n	800e618 <_svfiprintf_r+0x5f4>
 800ebae:	f018 0710 	ands.w	r7, r8, #16
 800ebb2:	d040      	beq.n	800ec36 <_svfiprintf_r+0xc12>
 800ebb4:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ebb8:	4651      	mov	r1, sl
 800ebba:	1d08      	adds	r0, r1, #4
 800ebbc:	f8da 6000 	ldr.w	r6, [sl]
 800ebc0:	9009      	str	r0, [sp, #36]	; 0x24
 800ebc2:	2700      	movs	r7, #0
 800ebc4:	f7ff baf0 	b.w	800e1a8 <_svfiprintf_r+0x184>
 800ebc8:	08010378 	.word	0x08010378
 800ebcc:	9805      	ldr	r0, [sp, #20]
 800ebce:	9903      	ldr	r1, [sp, #12]
 800ebd0:	aa11      	add	r2, sp, #68	; 0x44
 800ebd2:	f7ff f9a7 	bl	800df24 <__ssprint_r>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	f47f ae86 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800ebdc:	aa1e      	add	r2, sp, #120	; 0x78
 800ebde:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ebe0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ebe2:	e5d6      	b.n	800e792 <_svfiprintf_r+0x76e>
 800ebe4:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 800ebe8:	3630      	adds	r6, #48	; 0x30
 800ebea:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 800ebee:	9f01      	ldr	r7, [sp, #4]
 800ebf0:	ebca 0007 	rsb	r0, sl, r7
 800ebf4:	9004      	str	r0, [sp, #16]
 800ebf6:	f7ff baf8 	b.w	800e1ea <_svfiprintf_r+0x1c6>
 800ebfa:	f899 3000 	ldrb.w	r3, [r9]
 800ebfe:	9109      	str	r1, [sp, #36]	; 0x24
 800ec00:	f7ff ba5f 	b.w	800e0c2 <_svfiprintf_r+0x9e>
 800ec04:	9b02      	ldr	r3, [sp, #8]
 800ec06:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 800ec0a:	9304      	str	r3, [sp, #16]
 800ec0c:	f7ff baed 	b.w	800e1ea <_svfiprintf_r+0x1c6>
 800ec10:	f018 0f40 	tst.w	r8, #64	; 0x40
 800ec14:	f43f ac8c 	beq.w	800e530 <_svfiprintf_r+0x50c>
 800ec18:	f9bb 6000 	ldrsh.w	r6, [fp]
 800ec1c:	e48a      	b.n	800e534 <_svfiprintf_r+0x510>
 800ec1e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ec22:	f8da 7000 	ldr.w	r7, [sl]
 800ec26:	4650      	mov	r0, sl
 800ec28:	1d03      	adds	r3, r0, #4
 800ec2a:	463e      	mov	r6, r7
 800ec2c:	9309      	str	r3, [sp, #36]	; 0x24
 800ec2e:	2700      	movs	r7, #0
 800ec30:	2301      	movs	r3, #1
 800ec32:	f7ff bab9 	b.w	800e1a8 <_svfiprintf_r+0x184>
 800ec36:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800ec3a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800ec3e:	bf0c      	ite	eq
 800ec40:	f8db 7000 	ldreq.w	r7, [fp]
 800ec44:	f8bb 6000 	ldrhne.w	r6, [fp]
 800ec48:	4658      	mov	r0, fp
 800ec4a:	bf14      	ite	ne
 800ec4c:	463b      	movne	r3, r7
 800ec4e:	463e      	moveq	r6, r7
 800ec50:	1d02      	adds	r2, r0, #4
 800ec52:	2700      	movs	r7, #0
 800ec54:	9209      	str	r2, [sp, #36]	; 0x24
 800ec56:	f7ff baa7 	b.w	800e1a8 <_svfiprintf_r+0x184>
 800ec5a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ec5e:	4652      	mov	r2, sl
 800ec60:	1d11      	adds	r1, r2, #4
 800ec62:	f8da 6000 	ldr.w	r6, [sl]
 800ec66:	9109      	str	r1, [sp, #36]	; 0x24
 800ec68:	2700      	movs	r7, #0
 800ec6a:	e40f      	b.n	800e48c <_svfiprintf_r+0x468>
 800ec6c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800ec70:	9a07      	ldr	r2, [sp, #28]
 800ec72:	f8dc 3000 	ldr.w	r3, [ip]
 800ec76:	4661      	mov	r1, ip
 800ec78:	17d0      	asrs	r0, r2, #31
 800ec7a:	1d0e      	adds	r6, r1, #4
 800ec7c:	601a      	str	r2, [r3, #0]
 800ec7e:	6058      	str	r0, [r3, #4]
 800ec80:	9609      	str	r6, [sp, #36]	; 0x24
 800ec82:	f7ff b9e9 	b.w	800e058 <_svfiprintf_r+0x34>
 800ec86:	9805      	ldr	r0, [sp, #20]
 800ec88:	9903      	ldr	r1, [sp, #12]
 800ec8a:	aa11      	add	r2, sp, #68	; 0x44
 800ec8c:	f7ff f94a 	bl	800df24 <__ssprint_r>
 800ec90:	2800      	cmp	r0, #0
 800ec92:	f47f ae29 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800ec96:	aa1e      	add	r2, sp, #120	; 0x78
 800ec98:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ec9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ec9c:	e58d      	b.n	800e7ba <_svfiprintf_r+0x796>
 800ec9e:	9805      	ldr	r0, [sp, #20]
 800eca0:	9903      	ldr	r1, [sp, #12]
 800eca2:	9300      	str	r3, [sp, #0]
 800eca4:	aa11      	add	r2, sp, #68	; 0x44
 800eca6:	f7ff f93d 	bl	800df24 <__ssprint_r>
 800ecaa:	9b00      	ldr	r3, [sp, #0]
 800ecac:	2800      	cmp	r0, #0
 800ecae:	f47f ae1b 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800ecb2:	ac1e      	add	r4, sp, #120	; 0x78
 800ecb4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ecb6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ecb8:	e644      	b.n	800e944 <_svfiprintf_r+0x920>
 800ecba:	9805      	ldr	r0, [sp, #20]
 800ecbc:	9903      	ldr	r1, [sp, #12]
 800ecbe:	aa11      	add	r2, sp, #68	; 0x44
 800ecc0:	f7ff f930 	bl	800df24 <__ssprint_r>
 800ecc4:	2800      	cmp	r0, #0
 800ecc6:	f47f ae0f 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800ecca:	ac1e      	add	r4, sp, #120	; 0x78
 800eccc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ecce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ecd0:	e646      	b.n	800e960 <_svfiprintf_r+0x93c>
 800ecd2:	9805      	ldr	r0, [sp, #20]
 800ecd4:	9903      	ldr	r1, [sp, #12]
 800ecd6:	aa11      	add	r2, sp, #68	; 0x44
 800ecd8:	f7ff f924 	bl	800df24 <__ssprint_r>
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	f47f ae03 	bne.w	800e8e8 <_svfiprintf_r+0x8c4>
 800ece2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ece4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ece6:	ac1e      	add	r4, sp, #120	; 0x78
 800ece8:	e4b8      	b.n	800e65c <_svfiprintf_r+0x638>
 800ecea:	9300      	str	r3, [sp, #0]
 800ecec:	f7fa face 	bl	800928c <strlen>
 800ecf0:	9004      	str	r0, [sp, #16]
 800ecf2:	9800      	ldr	r0, [sp, #0]
 800ecf4:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800ecf8:	9009      	str	r0, [sp, #36]	; 0x24
 800ecfa:	9602      	str	r6, [sp, #8]
 800ecfc:	f7ff ba75 	b.w	800e1ea <_svfiprintf_r+0x1c6>
 800ed00:	483d      	ldr	r0, [pc, #244]	; (800edf8 <_svfiprintf_r+0xdd4>)
 800ed02:	9002      	str	r0, [sp, #8]
 800ed04:	e50e      	b.n	800e724 <_svfiprintf_r+0x700>
 800ed06:	f8db 1000 	ldr.w	r1, [fp]
 800ed0a:	4658      	mov	r0, fp
 800ed0c:	1d03      	adds	r3, r0, #4
 800ed0e:	9309      	str	r3, [sp, #36]	; 0x24
 800ed10:	460e      	mov	r6, r1
 800ed12:	2700      	movs	r7, #0
 800ed14:	2301      	movs	r3, #1
 800ed16:	f7ff ba47 	b.w	800e1a8 <_svfiprintf_r+0x184>
 800ed1a:	f8db 7000 	ldr.w	r7, [fp]
 800ed1e:	465a      	mov	r2, fp
 800ed20:	1d11      	adds	r1, r2, #4
 800ed22:	463e      	mov	r6, r7
 800ed24:	9109      	str	r1, [sp, #36]	; 0x24
 800ed26:	2700      	movs	r7, #0
 800ed28:	f7ff bbb0 	b.w	800e48c <_svfiprintf_r+0x468>
 800ed2c:	f018 0f40 	tst.w	r8, #64	; 0x40
 800ed30:	d028      	beq.n	800ed84 <_svfiprintf_r+0xd60>
 800ed32:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ed36:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800ed3a:	f8da 1000 	ldr.w	r1, [sl]
 800ed3e:	4656      	mov	r6, sl
 800ed40:	1d32      	adds	r2, r6, #4
 800ed42:	9209      	str	r2, [sp, #36]	; 0x24
 800ed44:	f8a1 c000 	strh.w	ip, [r1]
 800ed48:	f7ff b986 	b.w	800e058 <_svfiprintf_r+0x34>
 800ed4c:	9802      	ldr	r0, [sp, #8]
 800ed4e:	9309      	str	r3, [sp, #36]	; 0x24
 800ed50:	2806      	cmp	r0, #6
 800ed52:	bf28      	it	cs
 800ed54:	2006      	movcs	r0, #6
 800ed56:	9004      	str	r0, [sp, #16]
 800ed58:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 800ed5c:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 800ee00 <_svfiprintf_r+0xddc>
 800ed60:	f7ff baef 	b.w	800e342 <_svfiprintf_r+0x31e>
 800ed64:	2140      	movs	r1, #64	; 0x40
 800ed66:	9200      	str	r2, [sp, #0]
 800ed68:	f7f9 fba2 	bl	80084b0 <_malloc_r>
 800ed6c:	9a00      	ldr	r2, [sp, #0]
 800ed6e:	6020      	str	r0, [r4, #0]
 800ed70:	6120      	str	r0, [r4, #16]
 800ed72:	2800      	cmp	r0, #0
 800ed74:	d037      	beq.n	800ede6 <_svfiprintf_r+0xdc2>
 800ed76:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ed7a:	2040      	movs	r0, #64	; 0x40
 800ed7c:	f8cb 0014 	str.w	r0, [fp, #20]
 800ed80:	f7ff b960 	b.w	800e044 <_svfiprintf_r+0x20>
 800ed84:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800ed88:	9b07      	ldr	r3, [sp, #28]
 800ed8a:	f8db 6000 	ldr.w	r6, [fp]
 800ed8e:	465a      	mov	r2, fp
 800ed90:	1d10      	adds	r0, r2, #4
 800ed92:	9009      	str	r0, [sp, #36]	; 0x24
 800ed94:	6033      	str	r3, [r6, #0]
 800ed96:	f7ff b95f 	b.w	800e058 <_svfiprintf_r+0x34>
 800ed9a:	4b18      	ldr	r3, [pc, #96]	; (800edfc <_svfiprintf_r+0xdd8>)
 800ed9c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ed9e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eda0:	930c      	str	r3, [sp, #48]	; 0x30
 800eda2:	e425      	b.n	800e5f0 <_svfiprintf_r+0x5cc>
 800eda4:	4b14      	ldr	r3, [pc, #80]	; (800edf8 <_svfiprintf_r+0xdd4>)
 800eda6:	9306      	str	r3, [sp, #24]
 800eda8:	e614      	b.n	800e9d4 <_svfiprintf_r+0x9b0>
 800edaa:	2000      	movs	r0, #0
 800edac:	46b1      	mov	r9, r6
 800edae:	9002      	str	r0, [sp, #8]
 800edb0:	f7ff b989 	b.w	800e0c6 <_svfiprintf_r+0xa2>
 800edb4:	9f02      	ldr	r7, [sp, #8]
 800edb6:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800edba:	9109      	str	r1, [sp, #36]	; 0x24
 800edbc:	9704      	str	r7, [sp, #16]
 800edbe:	9002      	str	r0, [sp, #8]
 800edc0:	f7ff ba13 	b.w	800e1ea <_svfiprintf_r+0x1c6>
 800edc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edc6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800edc8:	6818      	ldr	r0, [r3, #0]
 800edca:	f899 3001 	ldrb.w	r3, [r9, #1]
 800edce:	9002      	str	r0, [sp, #8]
 800edd0:	3104      	adds	r1, #4
 800edd2:	2800      	cmp	r0, #0
 800edd4:	9109      	str	r1, [sp, #36]	; 0x24
 800edd6:	46b1      	mov	r9, r6
 800edd8:	f6bf a973 	bge.w	800e0c2 <_svfiprintf_r+0x9e>
 800eddc:	f04f 30ff 	mov.w	r0, #4294967295
 800ede0:	9002      	str	r0, [sp, #8]
 800ede2:	f7ff b96e 	b.w	800e0c2 <_svfiprintf_r+0x9e>
 800ede6:	f8dd a014 	ldr.w	sl, [sp, #20]
 800edea:	210c      	movs	r1, #12
 800edec:	f8ca 1000 	str.w	r1, [sl]
 800edf0:	f04f 30ff 	mov.w	r0, #4294967295
 800edf4:	e584      	b.n	800e900 <_svfiprintf_r+0x8dc>
 800edf6:	bf00      	nop
 800edf8:	08010378 	.word	0x08010378
 800edfc:	08010388 	.word	0x08010388
 800ee00:	0801020c 	.word	0x0801020c

0800ee04 <__swsetup_r>:
 800ee04:	b538      	push	{r3, r4, r5, lr}
 800ee06:	4b2f      	ldr	r3, [pc, #188]	; (800eec4 <__swsetup_r+0xc0>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	4605      	mov	r5, r0
 800ee0c:	460c      	mov	r4, r1
 800ee0e:	b113      	cbz	r3, 800ee16 <__swsetup_r+0x12>
 800ee10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ee12:	2a00      	cmp	r2, #0
 800ee14:	d03d      	beq.n	800ee92 <__swsetup_r+0x8e>
 800ee16:	89a3      	ldrh	r3, [r4, #12]
 800ee18:	f003 0008 	and.w	r0, r3, #8
 800ee1c:	b202      	sxth	r2, r0
 800ee1e:	4619      	mov	r1, r3
 800ee20:	b16a      	cbz	r2, 800ee3e <__swsetup_r+0x3a>
 800ee22:	6922      	ldr	r2, [r4, #16]
 800ee24:	b1ca      	cbz	r2, 800ee5a <__swsetup_r+0x56>
 800ee26:	f013 0101 	ands.w	r1, r3, #1
 800ee2a:	d122      	bne.n	800ee72 <__swsetup_r+0x6e>
 800ee2c:	f003 0002 	and.w	r0, r3, #2
 800ee30:	b203      	sxth	r3, r0
 800ee32:	b903      	cbnz	r3, 800ee36 <__swsetup_r+0x32>
 800ee34:	6961      	ldr	r1, [r4, #20]
 800ee36:	60a1      	str	r1, [r4, #8]
 800ee38:	b312      	cbz	r2, 800ee80 <__swsetup_r+0x7c>
 800ee3a:	2000      	movs	r0, #0
 800ee3c:	bd38      	pop	{r3, r4, r5, pc}
 800ee3e:	f003 0010 	and.w	r0, r3, #16
 800ee42:	b202      	sxth	r2, r0
 800ee44:	b312      	cbz	r2, 800ee8c <__swsetup_r+0x88>
 800ee46:	f001 0104 	and.w	r1, r1, #4
 800ee4a:	b208      	sxth	r0, r1
 800ee4c:	bb28      	cbnz	r0, 800ee9a <__swsetup_r+0x96>
 800ee4e:	6922      	ldr	r2, [r4, #16]
 800ee50:	f043 0308 	orr.w	r3, r3, #8
 800ee54:	81a3      	strh	r3, [r4, #12]
 800ee56:	2a00      	cmp	r2, #0
 800ee58:	d1e5      	bne.n	800ee26 <__swsetup_r+0x22>
 800ee5a:	f403 7020 	and.w	r0, r3, #640	; 0x280
 800ee5e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800ee62:	d0e0      	beq.n	800ee26 <__swsetup_r+0x22>
 800ee64:	4628      	mov	r0, r5
 800ee66:	4621      	mov	r1, r4
 800ee68:	f7fd fd42 	bl	800c8f0 <__smakebuf_r>
 800ee6c:	89a3      	ldrh	r3, [r4, #12]
 800ee6e:	6922      	ldr	r2, [r4, #16]
 800ee70:	e7d9      	b.n	800ee26 <__swsetup_r+0x22>
 800ee72:	6960      	ldr	r0, [r4, #20]
 800ee74:	2100      	movs	r1, #0
 800ee76:	4243      	negs	r3, r0
 800ee78:	60a1      	str	r1, [r4, #8]
 800ee7a:	61a3      	str	r3, [r4, #24]
 800ee7c:	2a00      	cmp	r2, #0
 800ee7e:	d1dc      	bne.n	800ee3a <__swsetup_r+0x36>
 800ee80:	89a2      	ldrh	r2, [r4, #12]
 800ee82:	f002 0080 	and.w	r0, r2, #128	; 0x80
 800ee86:	b203      	sxth	r3, r0
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d0d6      	beq.n	800ee3a <__swsetup_r+0x36>
 800ee8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee90:	bd38      	pop	{r3, r4, r5, pc}
 800ee92:	4618      	mov	r0, r3
 800ee94:	f7f9 f858 	bl	8007f48 <__sinit>
 800ee98:	e7bd      	b.n	800ee16 <__swsetup_r+0x12>
 800ee9a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ee9c:	b149      	cbz	r1, 800eeb2 <__swsetup_r+0xae>
 800ee9e:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800eea2:	4291      	cmp	r1, r2
 800eea4:	d003      	beq.n	800eeae <__swsetup_r+0xaa>
 800eea6:	4628      	mov	r0, r5
 800eea8:	f7f9 f932 	bl	8008110 <_free_r>
 800eeac:	89a3      	ldrh	r3, [r4, #12]
 800eeae:	2100      	movs	r1, #0
 800eeb0:	6321      	str	r1, [r4, #48]	; 0x30
 800eeb2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800eeb6:	6922      	ldr	r2, [r4, #16]
 800eeb8:	0418      	lsls	r0, r3, #16
 800eeba:	2100      	movs	r1, #0
 800eebc:	0c03      	lsrs	r3, r0, #16
 800eebe:	6061      	str	r1, [r4, #4]
 800eec0:	6022      	str	r2, [r4, #0]
 800eec2:	e7c5      	b.n	800ee50 <__swsetup_r+0x4c>
 800eec4:	20000b28 	.word	0x20000b28

0800eec8 <_calloc_r>:
 800eec8:	b510      	push	{r4, lr}
 800eeca:	fb01 f102 	mul.w	r1, r1, r2
 800eece:	f7f9 faef 	bl	80084b0 <_malloc_r>
 800eed2:	4604      	mov	r4, r0
 800eed4:	b168      	cbz	r0, 800eef2 <_calloc_r+0x2a>
 800eed6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800eeda:	f022 0103 	bic.w	r1, r2, #3
 800eede:	1f0a      	subs	r2, r1, #4
 800eee0:	2a24      	cmp	r2, #36	; 0x24
 800eee2:	d818      	bhi.n	800ef16 <_calloc_r+0x4e>
 800eee4:	2a13      	cmp	r2, #19
 800eee6:	d806      	bhi.n	800eef6 <_calloc_r+0x2e>
 800eee8:	4603      	mov	r3, r0
 800eeea:	2000      	movs	r0, #0
 800eeec:	6018      	str	r0, [r3, #0]
 800eeee:	6058      	str	r0, [r3, #4]
 800eef0:	6098      	str	r0, [r3, #8]
 800eef2:	4620      	mov	r0, r4
 800eef4:	bd10      	pop	{r4, pc}
 800eef6:	2300      	movs	r3, #0
 800eef8:	2a1b      	cmp	r2, #27
 800eefa:	6003      	str	r3, [r0, #0]
 800eefc:	6043      	str	r3, [r0, #4]
 800eefe:	d90f      	bls.n	800ef20 <_calloc_r+0x58>
 800ef00:	2a24      	cmp	r2, #36	; 0x24
 800ef02:	6083      	str	r3, [r0, #8]
 800ef04:	60c3      	str	r3, [r0, #12]
 800ef06:	bf05      	ittet	eq
 800ef08:	6103      	streq	r3, [r0, #16]
 800ef0a:	6143      	streq	r3, [r0, #20]
 800ef0c:	f100 0310 	addne.w	r3, r0, #16
 800ef10:	f100 0318 	addeq.w	r3, r0, #24
 800ef14:	e7e9      	b.n	800eeea <_calloc_r+0x22>
 800ef16:	2100      	movs	r1, #0
 800ef18:	f7f9 feba 	bl	8008c90 <memset>
 800ef1c:	4620      	mov	r0, r4
 800ef1e:	bd10      	pop	{r4, pc}
 800ef20:	f100 0308 	add.w	r3, r0, #8
 800ef24:	e7e1      	b.n	800eeea <_calloc_r+0x22>
 800ef26:	bf00      	nop

0800ef28 <_fstat_r>:
 800ef28:	b538      	push	{r3, r4, r5, lr}
 800ef2a:	4c08      	ldr	r4, [pc, #32]	; (800ef4c <_fstat_r+0x24>)
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	4605      	mov	r5, r0
 800ef30:	4608      	mov	r0, r1
 800ef32:	4611      	mov	r1, r2
 800ef34:	6023      	str	r3, [r4, #0]
 800ef36:	f7f5 f9ad 	bl	8004294 <_fstat>
 800ef3a:	1c43      	adds	r3, r0, #1
 800ef3c:	d000      	beq.n	800ef40 <_fstat_r+0x18>
 800ef3e:	bd38      	pop	{r3, r4, r5, pc}
 800ef40:	6821      	ldr	r1, [r4, #0]
 800ef42:	2900      	cmp	r1, #0
 800ef44:	d0fb      	beq.n	800ef3e <_fstat_r+0x16>
 800ef46:	6029      	str	r1, [r5, #0]
 800ef48:	bd38      	pop	{r3, r4, r5, pc}
 800ef4a:	bf00      	nop
 800ef4c:	20001ad4 	.word	0x20001ad4

0800ef50 <_isatty_r>:
 800ef50:	b538      	push	{r3, r4, r5, lr}
 800ef52:	4c07      	ldr	r4, [pc, #28]	; (800ef70 <_isatty_r+0x20>)
 800ef54:	2300      	movs	r3, #0
 800ef56:	4605      	mov	r5, r0
 800ef58:	4608      	mov	r0, r1
 800ef5a:	6023      	str	r3, [r4, #0]
 800ef5c:	f7f5 fa60 	bl	8004420 <_isatty>
 800ef60:	1c43      	adds	r3, r0, #1
 800ef62:	d000      	beq.n	800ef66 <_isatty_r+0x16>
 800ef64:	bd38      	pop	{r3, r4, r5, pc}
 800ef66:	6821      	ldr	r1, [r4, #0]
 800ef68:	2900      	cmp	r1, #0
 800ef6a:	d0fb      	beq.n	800ef64 <_isatty_r+0x14>
 800ef6c:	6029      	str	r1, [r5, #0]
 800ef6e:	bd38      	pop	{r3, r4, r5, pc}
 800ef70:	20001ad4 	.word	0x20001ad4

0800ef74 <__aeabi_drsub>:
 800ef74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800ef78:	e002      	b.n	800ef80 <__adddf3>
 800ef7a:	bf00      	nop

0800ef7c <__aeabi_dsub>:
 800ef7c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800ef80 <__adddf3>:
 800ef80:	b530      	push	{r4, r5, lr}
 800ef82:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800ef86:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800ef8a:	ea94 0f05 	teq	r4, r5
 800ef8e:	bf08      	it	eq
 800ef90:	ea90 0f02 	teqeq	r0, r2
 800ef94:	bf1f      	itttt	ne
 800ef96:	ea54 0c00 	orrsne.w	ip, r4, r0
 800ef9a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800ef9e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800efa2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800efa6:	f000 80e2 	beq.w	800f16e <__adddf3+0x1ee>
 800efaa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800efae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800efb2:	bfb8      	it	lt
 800efb4:	426d      	neglt	r5, r5
 800efb6:	dd0c      	ble.n	800efd2 <__adddf3+0x52>
 800efb8:	442c      	add	r4, r5
 800efba:	ea80 0202 	eor.w	r2, r0, r2
 800efbe:	ea81 0303 	eor.w	r3, r1, r3
 800efc2:	ea82 0000 	eor.w	r0, r2, r0
 800efc6:	ea83 0101 	eor.w	r1, r3, r1
 800efca:	ea80 0202 	eor.w	r2, r0, r2
 800efce:	ea81 0303 	eor.w	r3, r1, r3
 800efd2:	2d36      	cmp	r5, #54	; 0x36
 800efd4:	bf88      	it	hi
 800efd6:	bd30      	pophi	{r4, r5, pc}
 800efd8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800efdc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800efe0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800efe4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800efe8:	d002      	beq.n	800eff0 <__adddf3+0x70>
 800efea:	4240      	negs	r0, r0
 800efec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800eff0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800eff4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800eff8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800effc:	d002      	beq.n	800f004 <__adddf3+0x84>
 800effe:	4252      	negs	r2, r2
 800f000:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800f004:	ea94 0f05 	teq	r4, r5
 800f008:	f000 80a7 	beq.w	800f15a <__adddf3+0x1da>
 800f00c:	f1a4 0401 	sub.w	r4, r4, #1
 800f010:	f1d5 0e20 	rsbs	lr, r5, #32
 800f014:	db0d      	blt.n	800f032 <__adddf3+0xb2>
 800f016:	fa02 fc0e 	lsl.w	ip, r2, lr
 800f01a:	fa22 f205 	lsr.w	r2, r2, r5
 800f01e:	1880      	adds	r0, r0, r2
 800f020:	f141 0100 	adc.w	r1, r1, #0
 800f024:	fa03 f20e 	lsl.w	r2, r3, lr
 800f028:	1880      	adds	r0, r0, r2
 800f02a:	fa43 f305 	asr.w	r3, r3, r5
 800f02e:	4159      	adcs	r1, r3
 800f030:	e00e      	b.n	800f050 <__adddf3+0xd0>
 800f032:	f1a5 0520 	sub.w	r5, r5, #32
 800f036:	f10e 0e20 	add.w	lr, lr, #32
 800f03a:	2a01      	cmp	r2, #1
 800f03c:	fa03 fc0e 	lsl.w	ip, r3, lr
 800f040:	bf28      	it	cs
 800f042:	f04c 0c02 	orrcs.w	ip, ip, #2
 800f046:	fa43 f305 	asr.w	r3, r3, r5
 800f04a:	18c0      	adds	r0, r0, r3
 800f04c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800f050:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800f054:	d507      	bpl.n	800f066 <__adddf3+0xe6>
 800f056:	f04f 0e00 	mov.w	lr, #0
 800f05a:	f1dc 0c00 	rsbs	ip, ip, #0
 800f05e:	eb7e 0000 	sbcs.w	r0, lr, r0
 800f062:	eb6e 0101 	sbc.w	r1, lr, r1
 800f066:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800f06a:	d31b      	bcc.n	800f0a4 <__adddf3+0x124>
 800f06c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800f070:	d30c      	bcc.n	800f08c <__adddf3+0x10c>
 800f072:	0849      	lsrs	r1, r1, #1
 800f074:	ea5f 0030 	movs.w	r0, r0, rrx
 800f078:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800f07c:	f104 0401 	add.w	r4, r4, #1
 800f080:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800f084:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800f088:	f080 809a 	bcs.w	800f1c0 <__adddf3+0x240>
 800f08c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800f090:	bf08      	it	eq
 800f092:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800f096:	f150 0000 	adcs.w	r0, r0, #0
 800f09a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800f09e:	ea41 0105 	orr.w	r1, r1, r5
 800f0a2:	bd30      	pop	{r4, r5, pc}
 800f0a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800f0a8:	4140      	adcs	r0, r0
 800f0aa:	eb41 0101 	adc.w	r1, r1, r1
 800f0ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800f0b2:	f1a4 0401 	sub.w	r4, r4, #1
 800f0b6:	d1e9      	bne.n	800f08c <__adddf3+0x10c>
 800f0b8:	f091 0f00 	teq	r1, #0
 800f0bc:	bf04      	itt	eq
 800f0be:	4601      	moveq	r1, r0
 800f0c0:	2000      	moveq	r0, #0
 800f0c2:	fab1 f381 	clz	r3, r1
 800f0c6:	bf08      	it	eq
 800f0c8:	3320      	addeq	r3, #32
 800f0ca:	f1a3 030b 	sub.w	r3, r3, #11
 800f0ce:	f1b3 0220 	subs.w	r2, r3, #32
 800f0d2:	da0c      	bge.n	800f0ee <__adddf3+0x16e>
 800f0d4:	320c      	adds	r2, #12
 800f0d6:	dd08      	ble.n	800f0ea <__adddf3+0x16a>
 800f0d8:	f102 0c14 	add.w	ip, r2, #20
 800f0dc:	f1c2 020c 	rsb	r2, r2, #12
 800f0e0:	fa01 f00c 	lsl.w	r0, r1, ip
 800f0e4:	fa21 f102 	lsr.w	r1, r1, r2
 800f0e8:	e00c      	b.n	800f104 <__adddf3+0x184>
 800f0ea:	f102 0214 	add.w	r2, r2, #20
 800f0ee:	bfd8      	it	le
 800f0f0:	f1c2 0c20 	rsble	ip, r2, #32
 800f0f4:	fa01 f102 	lsl.w	r1, r1, r2
 800f0f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 800f0fc:	bfdc      	itt	le
 800f0fe:	ea41 010c 	orrle.w	r1, r1, ip
 800f102:	4090      	lslle	r0, r2
 800f104:	1ae4      	subs	r4, r4, r3
 800f106:	bfa2      	ittt	ge
 800f108:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800f10c:	4329      	orrge	r1, r5
 800f10e:	bd30      	popge	{r4, r5, pc}
 800f110:	ea6f 0404 	mvn.w	r4, r4
 800f114:	3c1f      	subs	r4, #31
 800f116:	da1c      	bge.n	800f152 <__adddf3+0x1d2>
 800f118:	340c      	adds	r4, #12
 800f11a:	dc0e      	bgt.n	800f13a <__adddf3+0x1ba>
 800f11c:	f104 0414 	add.w	r4, r4, #20
 800f120:	f1c4 0220 	rsb	r2, r4, #32
 800f124:	fa20 f004 	lsr.w	r0, r0, r4
 800f128:	fa01 f302 	lsl.w	r3, r1, r2
 800f12c:	ea40 0003 	orr.w	r0, r0, r3
 800f130:	fa21 f304 	lsr.w	r3, r1, r4
 800f134:	ea45 0103 	orr.w	r1, r5, r3
 800f138:	bd30      	pop	{r4, r5, pc}
 800f13a:	f1c4 040c 	rsb	r4, r4, #12
 800f13e:	f1c4 0220 	rsb	r2, r4, #32
 800f142:	fa20 f002 	lsr.w	r0, r0, r2
 800f146:	fa01 f304 	lsl.w	r3, r1, r4
 800f14a:	ea40 0003 	orr.w	r0, r0, r3
 800f14e:	4629      	mov	r1, r5
 800f150:	bd30      	pop	{r4, r5, pc}
 800f152:	fa21 f004 	lsr.w	r0, r1, r4
 800f156:	4629      	mov	r1, r5
 800f158:	bd30      	pop	{r4, r5, pc}
 800f15a:	f094 0f00 	teq	r4, #0
 800f15e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800f162:	bf06      	itte	eq
 800f164:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800f168:	3401      	addeq	r4, #1
 800f16a:	3d01      	subne	r5, #1
 800f16c:	e74e      	b.n	800f00c <__adddf3+0x8c>
 800f16e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800f172:	bf18      	it	ne
 800f174:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800f178:	d029      	beq.n	800f1ce <__adddf3+0x24e>
 800f17a:	ea94 0f05 	teq	r4, r5
 800f17e:	bf08      	it	eq
 800f180:	ea90 0f02 	teqeq	r0, r2
 800f184:	d005      	beq.n	800f192 <__adddf3+0x212>
 800f186:	ea54 0c00 	orrs.w	ip, r4, r0
 800f18a:	bf04      	itt	eq
 800f18c:	4619      	moveq	r1, r3
 800f18e:	4610      	moveq	r0, r2
 800f190:	bd30      	pop	{r4, r5, pc}
 800f192:	ea91 0f03 	teq	r1, r3
 800f196:	bf1e      	ittt	ne
 800f198:	2100      	movne	r1, #0
 800f19a:	2000      	movne	r0, #0
 800f19c:	bd30      	popne	{r4, r5, pc}
 800f19e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800f1a2:	d105      	bne.n	800f1b0 <__adddf3+0x230>
 800f1a4:	0040      	lsls	r0, r0, #1
 800f1a6:	4149      	adcs	r1, r1
 800f1a8:	bf28      	it	cs
 800f1aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800f1ae:	bd30      	pop	{r4, r5, pc}
 800f1b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800f1b4:	bf3c      	itt	cc
 800f1b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800f1ba:	bd30      	popcc	{r4, r5, pc}
 800f1bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800f1c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800f1c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f1c8:	f04f 0000 	mov.w	r0, #0
 800f1cc:	bd30      	pop	{r4, r5, pc}
 800f1ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800f1d2:	bf1a      	itte	ne
 800f1d4:	4619      	movne	r1, r3
 800f1d6:	4610      	movne	r0, r2
 800f1d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800f1dc:	bf1c      	itt	ne
 800f1de:	460b      	movne	r3, r1
 800f1e0:	4602      	movne	r2, r0
 800f1e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800f1e6:	bf06      	itte	eq
 800f1e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800f1ec:	ea91 0f03 	teqeq	r1, r3
 800f1f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800f1f4:	bd30      	pop	{r4, r5, pc}
 800f1f6:	bf00      	nop

0800f1f8 <__aeabi_ui2d>:
 800f1f8:	f090 0f00 	teq	r0, #0
 800f1fc:	bf04      	itt	eq
 800f1fe:	2100      	moveq	r1, #0
 800f200:	4770      	bxeq	lr
 800f202:	b530      	push	{r4, r5, lr}
 800f204:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800f208:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800f20c:	f04f 0500 	mov.w	r5, #0
 800f210:	f04f 0100 	mov.w	r1, #0
 800f214:	e750      	b.n	800f0b8 <__adddf3+0x138>
 800f216:	bf00      	nop

0800f218 <__aeabi_i2d>:
 800f218:	f090 0f00 	teq	r0, #0
 800f21c:	bf04      	itt	eq
 800f21e:	2100      	moveq	r1, #0
 800f220:	4770      	bxeq	lr
 800f222:	b530      	push	{r4, r5, lr}
 800f224:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800f228:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800f22c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800f230:	bf48      	it	mi
 800f232:	4240      	negmi	r0, r0
 800f234:	f04f 0100 	mov.w	r1, #0
 800f238:	e73e      	b.n	800f0b8 <__adddf3+0x138>
 800f23a:	bf00      	nop

0800f23c <__aeabi_f2d>:
 800f23c:	0042      	lsls	r2, r0, #1
 800f23e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800f242:	ea4f 0131 	mov.w	r1, r1, rrx
 800f246:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800f24a:	bf1f      	itttt	ne
 800f24c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800f250:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800f254:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800f258:	4770      	bxne	lr
 800f25a:	f092 0f00 	teq	r2, #0
 800f25e:	bf14      	ite	ne
 800f260:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800f264:	4770      	bxeq	lr
 800f266:	b530      	push	{r4, r5, lr}
 800f268:	f44f 7460 	mov.w	r4, #896	; 0x380
 800f26c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800f270:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f274:	e720      	b.n	800f0b8 <__adddf3+0x138>
 800f276:	bf00      	nop

0800f278 <__aeabi_ul2d>:
 800f278:	ea50 0201 	orrs.w	r2, r0, r1
 800f27c:	bf08      	it	eq
 800f27e:	4770      	bxeq	lr
 800f280:	b530      	push	{r4, r5, lr}
 800f282:	f04f 0500 	mov.w	r5, #0
 800f286:	e00a      	b.n	800f29e <__aeabi_l2d+0x16>

0800f288 <__aeabi_l2d>:
 800f288:	ea50 0201 	orrs.w	r2, r0, r1
 800f28c:	bf08      	it	eq
 800f28e:	4770      	bxeq	lr
 800f290:	b530      	push	{r4, r5, lr}
 800f292:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800f296:	d502      	bpl.n	800f29e <__aeabi_l2d+0x16>
 800f298:	4240      	negs	r0, r0
 800f29a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800f29e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800f2a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800f2a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800f2aa:	f43f aedc 	beq.w	800f066 <__adddf3+0xe6>
 800f2ae:	f04f 0203 	mov.w	r2, #3
 800f2b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800f2b6:	bf18      	it	ne
 800f2b8:	3203      	addne	r2, #3
 800f2ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800f2be:	bf18      	it	ne
 800f2c0:	3203      	addne	r2, #3
 800f2c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800f2c6:	f1c2 0320 	rsb	r3, r2, #32
 800f2ca:	fa00 fc03 	lsl.w	ip, r0, r3
 800f2ce:	fa20 f002 	lsr.w	r0, r0, r2
 800f2d2:	fa01 fe03 	lsl.w	lr, r1, r3
 800f2d6:	ea40 000e 	orr.w	r0, r0, lr
 800f2da:	fa21 f102 	lsr.w	r1, r1, r2
 800f2de:	4414      	add	r4, r2
 800f2e0:	e6c1      	b.n	800f066 <__adddf3+0xe6>
 800f2e2:	bf00      	nop

0800f2e4 <__aeabi_dmul>:
 800f2e4:	b570      	push	{r4, r5, r6, lr}
 800f2e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800f2ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800f2ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800f2f2:	bf1d      	ittte	ne
 800f2f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800f2f8:	ea94 0f0c 	teqne	r4, ip
 800f2fc:	ea95 0f0c 	teqne	r5, ip
 800f300:	f000 f8de 	bleq	800f4c0 <__aeabi_dmul+0x1dc>
 800f304:	442c      	add	r4, r5
 800f306:	ea81 0603 	eor.w	r6, r1, r3
 800f30a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800f30e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800f312:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800f316:	bf18      	it	ne
 800f318:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800f31c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800f320:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f324:	d038      	beq.n	800f398 <__aeabi_dmul+0xb4>
 800f326:	fba0 ce02 	umull	ip, lr, r0, r2
 800f32a:	f04f 0500 	mov.w	r5, #0
 800f32e:	fbe1 e502 	umlal	lr, r5, r1, r2
 800f332:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800f336:	fbe0 e503 	umlal	lr, r5, r0, r3
 800f33a:	f04f 0600 	mov.w	r6, #0
 800f33e:	fbe1 5603 	umlal	r5, r6, r1, r3
 800f342:	f09c 0f00 	teq	ip, #0
 800f346:	bf18      	it	ne
 800f348:	f04e 0e01 	orrne.w	lr, lr, #1
 800f34c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800f350:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800f354:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800f358:	d204      	bcs.n	800f364 <__aeabi_dmul+0x80>
 800f35a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800f35e:	416d      	adcs	r5, r5
 800f360:	eb46 0606 	adc.w	r6, r6, r6
 800f364:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800f368:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800f36c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800f370:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800f374:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800f378:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800f37c:	bf88      	it	hi
 800f37e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800f382:	d81e      	bhi.n	800f3c2 <__aeabi_dmul+0xde>
 800f384:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800f388:	bf08      	it	eq
 800f38a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800f38e:	f150 0000 	adcs.w	r0, r0, #0
 800f392:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800f396:	bd70      	pop	{r4, r5, r6, pc}
 800f398:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800f39c:	ea46 0101 	orr.w	r1, r6, r1
 800f3a0:	ea40 0002 	orr.w	r0, r0, r2
 800f3a4:	ea81 0103 	eor.w	r1, r1, r3
 800f3a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800f3ac:	bfc2      	ittt	gt
 800f3ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 800f3b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800f3b6:	bd70      	popgt	{r4, r5, r6, pc}
 800f3b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800f3bc:	f04f 0e00 	mov.w	lr, #0
 800f3c0:	3c01      	subs	r4, #1
 800f3c2:	f300 80ab 	bgt.w	800f51c <__aeabi_dmul+0x238>
 800f3c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800f3ca:	bfde      	ittt	le
 800f3cc:	2000      	movle	r0, #0
 800f3ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800f3d2:	bd70      	pople	{r4, r5, r6, pc}
 800f3d4:	f1c4 0400 	rsb	r4, r4, #0
 800f3d8:	3c20      	subs	r4, #32
 800f3da:	da35      	bge.n	800f448 <__aeabi_dmul+0x164>
 800f3dc:	340c      	adds	r4, #12
 800f3de:	dc1b      	bgt.n	800f418 <__aeabi_dmul+0x134>
 800f3e0:	f104 0414 	add.w	r4, r4, #20
 800f3e4:	f1c4 0520 	rsb	r5, r4, #32
 800f3e8:	fa00 f305 	lsl.w	r3, r0, r5
 800f3ec:	fa20 f004 	lsr.w	r0, r0, r4
 800f3f0:	fa01 f205 	lsl.w	r2, r1, r5
 800f3f4:	ea40 0002 	orr.w	r0, r0, r2
 800f3f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800f3fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800f404:	fa21 f604 	lsr.w	r6, r1, r4
 800f408:	eb42 0106 	adc.w	r1, r2, r6
 800f40c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800f410:	bf08      	it	eq
 800f412:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800f416:	bd70      	pop	{r4, r5, r6, pc}
 800f418:	f1c4 040c 	rsb	r4, r4, #12
 800f41c:	f1c4 0520 	rsb	r5, r4, #32
 800f420:	fa00 f304 	lsl.w	r3, r0, r4
 800f424:	fa20 f005 	lsr.w	r0, r0, r5
 800f428:	fa01 f204 	lsl.w	r2, r1, r4
 800f42c:	ea40 0002 	orr.w	r0, r0, r2
 800f430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800f434:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800f438:	f141 0100 	adc.w	r1, r1, #0
 800f43c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800f440:	bf08      	it	eq
 800f442:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800f446:	bd70      	pop	{r4, r5, r6, pc}
 800f448:	f1c4 0520 	rsb	r5, r4, #32
 800f44c:	fa00 f205 	lsl.w	r2, r0, r5
 800f450:	ea4e 0e02 	orr.w	lr, lr, r2
 800f454:	fa20 f304 	lsr.w	r3, r0, r4
 800f458:	fa01 f205 	lsl.w	r2, r1, r5
 800f45c:	ea43 0302 	orr.w	r3, r3, r2
 800f460:	fa21 f004 	lsr.w	r0, r1, r4
 800f464:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800f468:	fa21 f204 	lsr.w	r2, r1, r4
 800f46c:	ea20 0002 	bic.w	r0, r0, r2
 800f470:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800f474:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800f478:	bf08      	it	eq
 800f47a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800f47e:	bd70      	pop	{r4, r5, r6, pc}
 800f480:	f094 0f00 	teq	r4, #0
 800f484:	d10f      	bne.n	800f4a6 <__aeabi_dmul+0x1c2>
 800f486:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800f48a:	0040      	lsls	r0, r0, #1
 800f48c:	eb41 0101 	adc.w	r1, r1, r1
 800f490:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800f494:	bf08      	it	eq
 800f496:	3c01      	subeq	r4, #1
 800f498:	d0f7      	beq.n	800f48a <__aeabi_dmul+0x1a6>
 800f49a:	ea41 0106 	orr.w	r1, r1, r6
 800f49e:	f095 0f00 	teq	r5, #0
 800f4a2:	bf18      	it	ne
 800f4a4:	4770      	bxne	lr
 800f4a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800f4aa:	0052      	lsls	r2, r2, #1
 800f4ac:	eb43 0303 	adc.w	r3, r3, r3
 800f4b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800f4b4:	bf08      	it	eq
 800f4b6:	3d01      	subeq	r5, #1
 800f4b8:	d0f7      	beq.n	800f4aa <__aeabi_dmul+0x1c6>
 800f4ba:	ea43 0306 	orr.w	r3, r3, r6
 800f4be:	4770      	bx	lr
 800f4c0:	ea94 0f0c 	teq	r4, ip
 800f4c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800f4c8:	bf18      	it	ne
 800f4ca:	ea95 0f0c 	teqne	r5, ip
 800f4ce:	d00c      	beq.n	800f4ea <__aeabi_dmul+0x206>
 800f4d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800f4d4:	bf18      	it	ne
 800f4d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800f4da:	d1d1      	bne.n	800f480 <__aeabi_dmul+0x19c>
 800f4dc:	ea81 0103 	eor.w	r1, r1, r3
 800f4e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800f4e4:	f04f 0000 	mov.w	r0, #0
 800f4e8:	bd70      	pop	{r4, r5, r6, pc}
 800f4ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800f4ee:	bf06      	itte	eq
 800f4f0:	4610      	moveq	r0, r2
 800f4f2:	4619      	moveq	r1, r3
 800f4f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800f4f8:	d019      	beq.n	800f52e <__aeabi_dmul+0x24a>
 800f4fa:	ea94 0f0c 	teq	r4, ip
 800f4fe:	d102      	bne.n	800f506 <__aeabi_dmul+0x222>
 800f500:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800f504:	d113      	bne.n	800f52e <__aeabi_dmul+0x24a>
 800f506:	ea95 0f0c 	teq	r5, ip
 800f50a:	d105      	bne.n	800f518 <__aeabi_dmul+0x234>
 800f50c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800f510:	bf1c      	itt	ne
 800f512:	4610      	movne	r0, r2
 800f514:	4619      	movne	r1, r3
 800f516:	d10a      	bne.n	800f52e <__aeabi_dmul+0x24a>
 800f518:	ea81 0103 	eor.w	r1, r1, r3
 800f51c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800f520:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800f524:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f528:	f04f 0000 	mov.w	r0, #0
 800f52c:	bd70      	pop	{r4, r5, r6, pc}
 800f52e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800f532:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800f536:	bd70      	pop	{r4, r5, r6, pc}

0800f538 <__aeabi_ddiv>:
 800f538:	b570      	push	{r4, r5, r6, lr}
 800f53a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800f53e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800f542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800f546:	bf1d      	ittte	ne
 800f548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800f54c:	ea94 0f0c 	teqne	r4, ip
 800f550:	ea95 0f0c 	teqne	r5, ip
 800f554:	f000 f8a7 	bleq	800f6a6 <__aeabi_ddiv+0x16e>
 800f558:	eba4 0405 	sub.w	r4, r4, r5
 800f55c:	ea81 0e03 	eor.w	lr, r1, r3
 800f560:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800f564:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800f568:	f000 8088 	beq.w	800f67c <__aeabi_ddiv+0x144>
 800f56c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800f570:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800f574:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800f578:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800f57c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800f580:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800f584:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800f588:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800f58c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800f590:	429d      	cmp	r5, r3
 800f592:	bf08      	it	eq
 800f594:	4296      	cmpeq	r6, r2
 800f596:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800f59a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800f59e:	d202      	bcs.n	800f5a6 <__aeabi_ddiv+0x6e>
 800f5a0:	085b      	lsrs	r3, r3, #1
 800f5a2:	ea4f 0232 	mov.w	r2, r2, rrx
 800f5a6:	1ab6      	subs	r6, r6, r2
 800f5a8:	eb65 0503 	sbc.w	r5, r5, r3
 800f5ac:	085b      	lsrs	r3, r3, #1
 800f5ae:	ea4f 0232 	mov.w	r2, r2, rrx
 800f5b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800f5b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800f5ba:	ebb6 0e02 	subs.w	lr, r6, r2
 800f5be:	eb75 0e03 	sbcs.w	lr, r5, r3
 800f5c2:	bf22      	ittt	cs
 800f5c4:	1ab6      	subcs	r6, r6, r2
 800f5c6:	4675      	movcs	r5, lr
 800f5c8:	ea40 000c 	orrcs.w	r0, r0, ip
 800f5cc:	085b      	lsrs	r3, r3, #1
 800f5ce:	ea4f 0232 	mov.w	r2, r2, rrx
 800f5d2:	ebb6 0e02 	subs.w	lr, r6, r2
 800f5d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800f5da:	bf22      	ittt	cs
 800f5dc:	1ab6      	subcs	r6, r6, r2
 800f5de:	4675      	movcs	r5, lr
 800f5e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800f5e4:	085b      	lsrs	r3, r3, #1
 800f5e6:	ea4f 0232 	mov.w	r2, r2, rrx
 800f5ea:	ebb6 0e02 	subs.w	lr, r6, r2
 800f5ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 800f5f2:	bf22      	ittt	cs
 800f5f4:	1ab6      	subcs	r6, r6, r2
 800f5f6:	4675      	movcs	r5, lr
 800f5f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800f5fc:	085b      	lsrs	r3, r3, #1
 800f5fe:	ea4f 0232 	mov.w	r2, r2, rrx
 800f602:	ebb6 0e02 	subs.w	lr, r6, r2
 800f606:	eb75 0e03 	sbcs.w	lr, r5, r3
 800f60a:	bf22      	ittt	cs
 800f60c:	1ab6      	subcs	r6, r6, r2
 800f60e:	4675      	movcs	r5, lr
 800f610:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800f614:	ea55 0e06 	orrs.w	lr, r5, r6
 800f618:	d018      	beq.n	800f64c <__aeabi_ddiv+0x114>
 800f61a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800f61e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800f622:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800f626:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800f62a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800f62e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800f632:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800f636:	d1c0      	bne.n	800f5ba <__aeabi_ddiv+0x82>
 800f638:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800f63c:	d10b      	bne.n	800f656 <__aeabi_ddiv+0x11e>
 800f63e:	ea41 0100 	orr.w	r1, r1, r0
 800f642:	f04f 0000 	mov.w	r0, #0
 800f646:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800f64a:	e7b6      	b.n	800f5ba <__aeabi_ddiv+0x82>
 800f64c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800f650:	bf04      	itt	eq
 800f652:	4301      	orreq	r1, r0
 800f654:	2000      	moveq	r0, #0
 800f656:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800f65a:	bf88      	it	hi
 800f65c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800f660:	f63f aeaf 	bhi.w	800f3c2 <__aeabi_dmul+0xde>
 800f664:	ebb5 0c03 	subs.w	ip, r5, r3
 800f668:	bf04      	itt	eq
 800f66a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800f66e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800f672:	f150 0000 	adcs.w	r0, r0, #0
 800f676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800f67a:	bd70      	pop	{r4, r5, r6, pc}
 800f67c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800f680:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800f684:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800f688:	bfc2      	ittt	gt
 800f68a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800f68e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800f692:	bd70      	popgt	{r4, r5, r6, pc}
 800f694:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800f698:	f04f 0e00 	mov.w	lr, #0
 800f69c:	3c01      	subs	r4, #1
 800f69e:	e690      	b.n	800f3c2 <__aeabi_dmul+0xde>
 800f6a0:	ea45 0e06 	orr.w	lr, r5, r6
 800f6a4:	e68d      	b.n	800f3c2 <__aeabi_dmul+0xde>
 800f6a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800f6aa:	ea94 0f0c 	teq	r4, ip
 800f6ae:	bf08      	it	eq
 800f6b0:	ea95 0f0c 	teqeq	r5, ip
 800f6b4:	f43f af3b 	beq.w	800f52e <__aeabi_dmul+0x24a>
 800f6b8:	ea94 0f0c 	teq	r4, ip
 800f6bc:	d10a      	bne.n	800f6d4 <__aeabi_ddiv+0x19c>
 800f6be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800f6c2:	f47f af34 	bne.w	800f52e <__aeabi_dmul+0x24a>
 800f6c6:	ea95 0f0c 	teq	r5, ip
 800f6ca:	f47f af25 	bne.w	800f518 <__aeabi_dmul+0x234>
 800f6ce:	4610      	mov	r0, r2
 800f6d0:	4619      	mov	r1, r3
 800f6d2:	e72c      	b.n	800f52e <__aeabi_dmul+0x24a>
 800f6d4:	ea95 0f0c 	teq	r5, ip
 800f6d8:	d106      	bne.n	800f6e8 <__aeabi_ddiv+0x1b0>
 800f6da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800f6de:	f43f aefd 	beq.w	800f4dc <__aeabi_dmul+0x1f8>
 800f6e2:	4610      	mov	r0, r2
 800f6e4:	4619      	mov	r1, r3
 800f6e6:	e722      	b.n	800f52e <__aeabi_dmul+0x24a>
 800f6e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800f6ec:	bf18      	it	ne
 800f6ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800f6f2:	f47f aec5 	bne.w	800f480 <__aeabi_dmul+0x19c>
 800f6f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800f6fa:	f47f af0d 	bne.w	800f518 <__aeabi_dmul+0x234>
 800f6fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800f702:	f47f aeeb 	bne.w	800f4dc <__aeabi_dmul+0x1f8>
 800f706:	e712      	b.n	800f52e <__aeabi_dmul+0x24a>

0800f708 <__gedf2>:
 800f708:	f04f 3cff 	mov.w	ip, #4294967295
 800f70c:	e006      	b.n	800f71c <__cmpdf2+0x4>
 800f70e:	bf00      	nop

0800f710 <__ledf2>:
 800f710:	f04f 0c01 	mov.w	ip, #1
 800f714:	e002      	b.n	800f71c <__cmpdf2+0x4>
 800f716:	bf00      	nop

0800f718 <__cmpdf2>:
 800f718:	f04f 0c01 	mov.w	ip, #1
 800f71c:	f84d cd04 	str.w	ip, [sp, #-4]!
 800f720:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800f724:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800f728:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800f72c:	bf18      	it	ne
 800f72e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800f732:	d01b      	beq.n	800f76c <__cmpdf2+0x54>
 800f734:	b001      	add	sp, #4
 800f736:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800f73a:	bf0c      	ite	eq
 800f73c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800f740:	ea91 0f03 	teqne	r1, r3
 800f744:	bf02      	ittt	eq
 800f746:	ea90 0f02 	teqeq	r0, r2
 800f74a:	2000      	moveq	r0, #0
 800f74c:	4770      	bxeq	lr
 800f74e:	f110 0f00 	cmn.w	r0, #0
 800f752:	ea91 0f03 	teq	r1, r3
 800f756:	bf58      	it	pl
 800f758:	4299      	cmppl	r1, r3
 800f75a:	bf08      	it	eq
 800f75c:	4290      	cmpeq	r0, r2
 800f75e:	bf2c      	ite	cs
 800f760:	17d8      	asrcs	r0, r3, #31
 800f762:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800f766:	f040 0001 	orr.w	r0, r0, #1
 800f76a:	4770      	bx	lr
 800f76c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800f770:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800f774:	d102      	bne.n	800f77c <__cmpdf2+0x64>
 800f776:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800f77a:	d107      	bne.n	800f78c <__cmpdf2+0x74>
 800f77c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800f780:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800f784:	d1d6      	bne.n	800f734 <__cmpdf2+0x1c>
 800f786:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800f78a:	d0d3      	beq.n	800f734 <__cmpdf2+0x1c>
 800f78c:	f85d 0b04 	ldr.w	r0, [sp], #4
 800f790:	4770      	bx	lr
 800f792:	bf00      	nop

0800f794 <__aeabi_cdrcmple>:
 800f794:	4684      	mov	ip, r0
 800f796:	4610      	mov	r0, r2
 800f798:	4662      	mov	r2, ip
 800f79a:	468c      	mov	ip, r1
 800f79c:	4619      	mov	r1, r3
 800f79e:	4663      	mov	r3, ip
 800f7a0:	e000      	b.n	800f7a4 <__aeabi_cdcmpeq>
 800f7a2:	bf00      	nop

0800f7a4 <__aeabi_cdcmpeq>:
 800f7a4:	b501      	push	{r0, lr}
 800f7a6:	f7ff ffb7 	bl	800f718 <__cmpdf2>
 800f7aa:	2800      	cmp	r0, #0
 800f7ac:	bf48      	it	mi
 800f7ae:	f110 0f00 	cmnmi.w	r0, #0
 800f7b2:	bd01      	pop	{r0, pc}

0800f7b4 <__aeabi_dcmpeq>:
 800f7b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f7b8:	f7ff fff4 	bl	800f7a4 <__aeabi_cdcmpeq>
 800f7bc:	bf0c      	ite	eq
 800f7be:	2001      	moveq	r0, #1
 800f7c0:	2000      	movne	r0, #0
 800f7c2:	f85d fb08 	ldr.w	pc, [sp], #8
 800f7c6:	bf00      	nop

0800f7c8 <__aeabi_dcmplt>:
 800f7c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f7cc:	f7ff ffea 	bl	800f7a4 <__aeabi_cdcmpeq>
 800f7d0:	bf34      	ite	cc
 800f7d2:	2001      	movcc	r0, #1
 800f7d4:	2000      	movcs	r0, #0
 800f7d6:	f85d fb08 	ldr.w	pc, [sp], #8
 800f7da:	bf00      	nop

0800f7dc <__aeabi_dcmple>:
 800f7dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f7e0:	f7ff ffe0 	bl	800f7a4 <__aeabi_cdcmpeq>
 800f7e4:	bf94      	ite	ls
 800f7e6:	2001      	movls	r0, #1
 800f7e8:	2000      	movhi	r0, #0
 800f7ea:	f85d fb08 	ldr.w	pc, [sp], #8
 800f7ee:	bf00      	nop

0800f7f0 <__aeabi_dcmpge>:
 800f7f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f7f4:	f7ff ffce 	bl	800f794 <__aeabi_cdrcmple>
 800f7f8:	bf94      	ite	ls
 800f7fa:	2001      	movls	r0, #1
 800f7fc:	2000      	movhi	r0, #0
 800f7fe:	f85d fb08 	ldr.w	pc, [sp], #8
 800f802:	bf00      	nop

0800f804 <__aeabi_dcmpgt>:
 800f804:	f84d ed08 	str.w	lr, [sp, #-8]!
 800f808:	f7ff ffc4 	bl	800f794 <__aeabi_cdrcmple>
 800f80c:	bf34      	ite	cc
 800f80e:	2001      	movcc	r0, #1
 800f810:	2000      	movcs	r0, #0
 800f812:	f85d fb08 	ldr.w	pc, [sp], #8
 800f816:	bf00      	nop

0800f818 <__aeabi_d2iz>:
 800f818:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800f81c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800f820:	d215      	bcs.n	800f84e <__aeabi_d2iz+0x36>
 800f822:	d511      	bpl.n	800f848 <__aeabi_d2iz+0x30>
 800f824:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800f828:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800f82c:	d912      	bls.n	800f854 <__aeabi_d2iz+0x3c>
 800f82e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800f832:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800f836:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800f83a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800f83e:	fa23 f002 	lsr.w	r0, r3, r2
 800f842:	bf18      	it	ne
 800f844:	4240      	negne	r0, r0
 800f846:	4770      	bx	lr
 800f848:	f04f 0000 	mov.w	r0, #0
 800f84c:	4770      	bx	lr
 800f84e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800f852:	d105      	bne.n	800f860 <__aeabi_d2iz+0x48>
 800f854:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800f858:	bf08      	it	eq
 800f85a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800f85e:	4770      	bx	lr
 800f860:	f04f 0000 	mov.w	r0, #0
 800f864:	4770      	bx	lr
 800f866:	bf00      	nop

0800f868 <__aeabi_uldivmod>:
 800f868:	b94b      	cbnz	r3, 800f87e <__aeabi_uldivmod+0x16>
 800f86a:	b942      	cbnz	r2, 800f87e <__aeabi_uldivmod+0x16>
 800f86c:	2900      	cmp	r1, #0
 800f86e:	bf08      	it	eq
 800f870:	2800      	cmpeq	r0, #0
 800f872:	d002      	beq.n	800f87a <__aeabi_uldivmod+0x12>
 800f874:	f04f 31ff 	mov.w	r1, #4294967295
 800f878:	4608      	mov	r0, r1
 800f87a:	f000 b837 	b.w	800f8ec <__aeabi_idiv0>
 800f87e:	b082      	sub	sp, #8
 800f880:	46ec      	mov	ip, sp
 800f882:	e92d 5000 	stmdb	sp!, {ip, lr}
 800f886:	f000 f81b 	bl	800f8c0 <__gnu_uldivmod_helper>
 800f88a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f88e:	b002      	add	sp, #8
 800f890:	bc0c      	pop	{r2, r3}
 800f892:	4770      	bx	lr

0800f894 <__gnu_ldivmod_helper>:
 800f894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f896:	4616      	mov	r6, r2
 800f898:	4604      	mov	r4, r0
 800f89a:	460d      	mov	r5, r1
 800f89c:	461f      	mov	r7, r3
 800f89e:	f000 f827 	bl	800f8f0 <__divdi3>
 800f8a2:	fb06 f301 	mul.w	r3, r6, r1
 800f8a6:	fb00 3707 	mla	r7, r0, r7, r3
 800f8aa:	fba6 2300 	umull	r2, r3, r6, r0
 800f8ae:	18fb      	adds	r3, r7, r3
 800f8b0:	1aa2      	subs	r2, r4, r2
 800f8b2:	eb65 0303 	sbc.w	r3, r5, r3
 800f8b6:	9c06      	ldr	r4, [sp, #24]
 800f8b8:	e9c4 2300 	strd	r2, r3, [r4]
 800f8bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8be:	bf00      	nop

0800f8c0 <__gnu_uldivmod_helper>:
 800f8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8c2:	4616      	mov	r6, r2
 800f8c4:	4604      	mov	r4, r0
 800f8c6:	460d      	mov	r5, r1
 800f8c8:	461f      	mov	r7, r3
 800f8ca:	f000 f96f 	bl	800fbac <__udivdi3>
 800f8ce:	fb00 f707 	mul.w	r7, r0, r7
 800f8d2:	fba0 2306 	umull	r2, r3, r0, r6
 800f8d6:	fb06 7701 	mla	r7, r6, r1, r7
 800f8da:	18fb      	adds	r3, r7, r3
 800f8dc:	1aa2      	subs	r2, r4, r2
 800f8de:	eb65 0303 	sbc.w	r3, r5, r3
 800f8e2:	9c06      	ldr	r4, [sp, #24]
 800f8e4:	e9c4 2300 	strd	r2, r3, [r4]
 800f8e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8ea:	bf00      	nop

0800f8ec <__aeabi_idiv0>:
 800f8ec:	4770      	bx	lr
 800f8ee:	bf00      	nop

0800f8f0 <__divdi3>:
 800f8f0:	2900      	cmp	r1, #0
 800f8f2:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800f8f6:	461d      	mov	r5, r3
 800f8f8:	f2c0 809d 	blt.w	800fa36 <__divdi3+0x146>
 800f8fc:	2400      	movs	r4, #0
 800f8fe:	2d00      	cmp	r5, #0
 800f900:	f2c0 8094 	blt.w	800fa2c <__divdi3+0x13c>
 800f904:	4680      	mov	r8, r0
 800f906:	460f      	mov	r7, r1
 800f908:	4694      	mov	ip, r2
 800f90a:	461e      	mov	r6, r3
 800f90c:	bbe3      	cbnz	r3, 800f988 <__divdi3+0x98>
 800f90e:	428a      	cmp	r2, r1
 800f910:	d955      	bls.n	800f9be <__divdi3+0xce>
 800f912:	fab2 f782 	clz	r7, r2
 800f916:	b147      	cbz	r7, 800f92a <__divdi3+0x3a>
 800f918:	f1c7 0520 	rsb	r5, r7, #32
 800f91c:	fa20 f605 	lsr.w	r6, r0, r5
 800f920:	fa01 f107 	lsl.w	r1, r1, r7
 800f924:	40ba      	lsls	r2, r7
 800f926:	4331      	orrs	r1, r6
 800f928:	40b8      	lsls	r0, r7
 800f92a:	0c17      	lsrs	r7, r2, #16
 800f92c:	fbb1 f6f7 	udiv	r6, r1, r7
 800f930:	0c03      	lsrs	r3, r0, #16
 800f932:	fa1f fc82 	uxth.w	ip, r2
 800f936:	fb07 1116 	mls	r1, r7, r6, r1
 800f93a:	fb0c f506 	mul.w	r5, ip, r6
 800f93e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800f942:	429d      	cmp	r5, r3
 800f944:	d908      	bls.n	800f958 <__divdi3+0x68>
 800f946:	1e71      	subs	r1, r6, #1
 800f948:	189b      	adds	r3, r3, r2
 800f94a:	f080 8113 	bcs.w	800fb74 <__divdi3+0x284>
 800f94e:	429d      	cmp	r5, r3
 800f950:	f240 8110 	bls.w	800fb74 <__divdi3+0x284>
 800f954:	3e02      	subs	r6, #2
 800f956:	189b      	adds	r3, r3, r2
 800f958:	1b59      	subs	r1, r3, r5
 800f95a:	fbb1 f5f7 	udiv	r5, r1, r7
 800f95e:	fb07 1315 	mls	r3, r7, r5, r1
 800f962:	b280      	uxth	r0, r0
 800f964:	fb0c fc05 	mul.w	ip, ip, r5
 800f968:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 800f96c:	458c      	cmp	ip, r1
 800f96e:	d907      	bls.n	800f980 <__divdi3+0x90>
 800f970:	1e6b      	subs	r3, r5, #1
 800f972:	188a      	adds	r2, r1, r2
 800f974:	f080 8100 	bcs.w	800fb78 <__divdi3+0x288>
 800f978:	4594      	cmp	ip, r2
 800f97a:	f240 80fd 	bls.w	800fb78 <__divdi3+0x288>
 800f97e:	3d02      	subs	r5, #2
 800f980:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 800f984:	2500      	movs	r5, #0
 800f986:	e003      	b.n	800f990 <__divdi3+0xa0>
 800f988:	428b      	cmp	r3, r1
 800f98a:	d90c      	bls.n	800f9a6 <__divdi3+0xb6>
 800f98c:	2500      	movs	r5, #0
 800f98e:	4629      	mov	r1, r5
 800f990:	460a      	mov	r2, r1
 800f992:	462b      	mov	r3, r5
 800f994:	b114      	cbz	r4, 800f99c <__divdi3+0xac>
 800f996:	4252      	negs	r2, r2
 800f998:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800f99c:	4610      	mov	r0, r2
 800f99e:	4619      	mov	r1, r3
 800f9a0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800f9a4:	4770      	bx	lr
 800f9a6:	fab3 f583 	clz	r5, r3
 800f9aa:	2d00      	cmp	r5, #0
 800f9ac:	f040 8087 	bne.w	800fabe <__divdi3+0x1ce>
 800f9b0:	428b      	cmp	r3, r1
 800f9b2:	d301      	bcc.n	800f9b8 <__divdi3+0xc8>
 800f9b4:	4282      	cmp	r2, r0
 800f9b6:	d8ea      	bhi.n	800f98e <__divdi3+0x9e>
 800f9b8:	2500      	movs	r5, #0
 800f9ba:	2101      	movs	r1, #1
 800f9bc:	e7e8      	b.n	800f990 <__divdi3+0xa0>
 800f9be:	b912      	cbnz	r2, 800f9c6 <__divdi3+0xd6>
 800f9c0:	2601      	movs	r6, #1
 800f9c2:	fbb6 f2f2 	udiv	r2, r6, r2
 800f9c6:	fab2 f682 	clz	r6, r2
 800f9ca:	2e00      	cmp	r6, #0
 800f9cc:	d139      	bne.n	800fa42 <__divdi3+0x152>
 800f9ce:	1a8e      	subs	r6, r1, r2
 800f9d0:	0c13      	lsrs	r3, r2, #16
 800f9d2:	fa1f fc82 	uxth.w	ip, r2
 800f9d6:	2501      	movs	r5, #1
 800f9d8:	fbb6 f7f3 	udiv	r7, r6, r3
 800f9dc:	fb03 6117 	mls	r1, r3, r7, r6
 800f9e0:	ea4f 4910 	mov.w	r9, r0, lsr #16
 800f9e4:	fb0c f807 	mul.w	r8, ip, r7
 800f9e8:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 800f9ec:	45b0      	cmp	r8, r6
 800f9ee:	d906      	bls.n	800f9fe <__divdi3+0x10e>
 800f9f0:	1e79      	subs	r1, r7, #1
 800f9f2:	18b6      	adds	r6, r6, r2
 800f9f4:	d202      	bcs.n	800f9fc <__divdi3+0x10c>
 800f9f6:	45b0      	cmp	r8, r6
 800f9f8:	f200 80d3 	bhi.w	800fba2 <__divdi3+0x2b2>
 800f9fc:	460f      	mov	r7, r1
 800f9fe:	ebc8 0606 	rsb	r6, r8, r6
 800fa02:	fbb6 f1f3 	udiv	r1, r6, r3
 800fa06:	fb03 6311 	mls	r3, r3, r1, r6
 800fa0a:	b280      	uxth	r0, r0
 800fa0c:	fb0c fc01 	mul.w	ip, ip, r1
 800fa10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800fa14:	459c      	cmp	ip, r3
 800fa16:	d906      	bls.n	800fa26 <__divdi3+0x136>
 800fa18:	1e4e      	subs	r6, r1, #1
 800fa1a:	189a      	adds	r2, r3, r2
 800fa1c:	d202      	bcs.n	800fa24 <__divdi3+0x134>
 800fa1e:	4594      	cmp	ip, r2
 800fa20:	f200 80c2 	bhi.w	800fba8 <__divdi3+0x2b8>
 800fa24:	4631      	mov	r1, r6
 800fa26:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800fa2a:	e7b1      	b.n	800f990 <__divdi3+0xa0>
 800fa2c:	43e4      	mvns	r4, r4
 800fa2e:	4252      	negs	r2, r2
 800fa30:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800fa34:	e766      	b.n	800f904 <__divdi3+0x14>
 800fa36:	4240      	negs	r0, r0
 800fa38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800fa3c:	f04f 34ff 	mov.w	r4, #4294967295
 800fa40:	e75d      	b.n	800f8fe <__divdi3+0xe>
 800fa42:	40b2      	lsls	r2, r6
 800fa44:	f1c6 0920 	rsb	r9, r6, #32
 800fa48:	fa21 f709 	lsr.w	r7, r1, r9
 800fa4c:	fa20 f509 	lsr.w	r5, r0, r9
 800fa50:	0c13      	lsrs	r3, r2, #16
 800fa52:	fa01 f106 	lsl.w	r1, r1, r6
 800fa56:	fbb7 f8f3 	udiv	r8, r7, r3
 800fa5a:	ea45 0901 	orr.w	r9, r5, r1
 800fa5e:	fa1f fc82 	uxth.w	ip, r2
 800fa62:	fb03 7718 	mls	r7, r3, r8, r7
 800fa66:	ea4f 4119 	mov.w	r1, r9, lsr #16
 800fa6a:	fb0c f508 	mul.w	r5, ip, r8
 800fa6e:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 800fa72:	40b0      	lsls	r0, r6
 800fa74:	42bd      	cmp	r5, r7
 800fa76:	d90a      	bls.n	800fa8e <__divdi3+0x19e>
 800fa78:	18bf      	adds	r7, r7, r2
 800fa7a:	f108 36ff 	add.w	r6, r8, #4294967295
 800fa7e:	f080 808e 	bcs.w	800fb9e <__divdi3+0x2ae>
 800fa82:	42bd      	cmp	r5, r7
 800fa84:	f240 808b 	bls.w	800fb9e <__divdi3+0x2ae>
 800fa88:	f1a8 0802 	sub.w	r8, r8, #2
 800fa8c:	18bf      	adds	r7, r7, r2
 800fa8e:	1b79      	subs	r1, r7, r5
 800fa90:	fbb1 f5f3 	udiv	r5, r1, r3
 800fa94:	fb03 1715 	mls	r7, r3, r5, r1
 800fa98:	fa1f f989 	uxth.w	r9, r9
 800fa9c:	fb0c f605 	mul.w	r6, ip, r5
 800faa0:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 800faa4:	428e      	cmp	r6, r1
 800faa6:	d906      	bls.n	800fab6 <__divdi3+0x1c6>
 800faa8:	1e6f      	subs	r7, r5, #1
 800faaa:	1889      	adds	r1, r1, r2
 800faac:	d271      	bcs.n	800fb92 <__divdi3+0x2a2>
 800faae:	428e      	cmp	r6, r1
 800fab0:	d96f      	bls.n	800fb92 <__divdi3+0x2a2>
 800fab2:	3d02      	subs	r5, #2
 800fab4:	1889      	adds	r1, r1, r2
 800fab6:	1b8e      	subs	r6, r1, r6
 800fab8:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 800fabc:	e78c      	b.n	800f9d8 <__divdi3+0xe8>
 800fabe:	f1c5 0120 	rsb	r1, r5, #32
 800fac2:	fa22 f301 	lsr.w	r3, r2, r1
 800fac6:	fa06 f605 	lsl.w	r6, r6, r5
 800faca:	431e      	orrs	r6, r3
 800facc:	fa27 f201 	lsr.w	r2, r7, r1
 800fad0:	ea4f 4916 	mov.w	r9, r6, lsr #16
 800fad4:	fa07 f705 	lsl.w	r7, r7, r5
 800fad8:	fa20 f101 	lsr.w	r1, r0, r1
 800fadc:	fbb2 f8f9 	udiv	r8, r2, r9
 800fae0:	430f      	orrs	r7, r1
 800fae2:	0c3b      	lsrs	r3, r7, #16
 800fae4:	fa1f fa86 	uxth.w	sl, r6
 800fae8:	fb09 2218 	mls	r2, r9, r8, r2
 800faec:	fb0a fb08 	mul.w	fp, sl, r8
 800faf0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800faf4:	4593      	cmp	fp, r2
 800faf6:	fa0c fc05 	lsl.w	ip, ip, r5
 800fafa:	d908      	bls.n	800fb0e <__divdi3+0x21e>
 800fafc:	1992      	adds	r2, r2, r6
 800fafe:	f108 31ff 	add.w	r1, r8, #4294967295
 800fb02:	d24a      	bcs.n	800fb9a <__divdi3+0x2aa>
 800fb04:	4593      	cmp	fp, r2
 800fb06:	d948      	bls.n	800fb9a <__divdi3+0x2aa>
 800fb08:	f1a8 0802 	sub.w	r8, r8, #2
 800fb0c:	1992      	adds	r2, r2, r6
 800fb0e:	ebcb 0302 	rsb	r3, fp, r2
 800fb12:	fbb3 f1f9 	udiv	r1, r3, r9
 800fb16:	fb09 3211 	mls	r2, r9, r1, r3
 800fb1a:	b2bf      	uxth	r7, r7
 800fb1c:	fb0a fa01 	mul.w	sl, sl, r1
 800fb20:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 800fb24:	459a      	cmp	sl, r3
 800fb26:	d906      	bls.n	800fb36 <__divdi3+0x246>
 800fb28:	1e4a      	subs	r2, r1, #1
 800fb2a:	199b      	adds	r3, r3, r6
 800fb2c:	d233      	bcs.n	800fb96 <__divdi3+0x2a6>
 800fb2e:	459a      	cmp	sl, r3
 800fb30:	d931      	bls.n	800fb96 <__divdi3+0x2a6>
 800fb32:	3902      	subs	r1, #2
 800fb34:	199b      	adds	r3, r3, r6
 800fb36:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800fb3a:	0c0f      	lsrs	r7, r1, #16
 800fb3c:	fa1f f88c 	uxth.w	r8, ip
 800fb40:	fb08 f607 	mul.w	r6, r8, r7
 800fb44:	b28a      	uxth	r2, r1
 800fb46:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800fb4a:	fb08 f802 	mul.w	r8, r8, r2
 800fb4e:	fb0c 6202 	mla	r2, ip, r2, r6
 800fb52:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800fb56:	fb0c fc07 	mul.w	ip, ip, r7
 800fb5a:	4296      	cmp	r6, r2
 800fb5c:	bf88      	it	hi
 800fb5e:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 800fb62:	ebca 0303 	rsb	r3, sl, r3
 800fb66:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 800fb6a:	4563      	cmp	r3, ip
 800fb6c:	d30e      	bcc.n	800fb8c <__divdi3+0x29c>
 800fb6e:	d005      	beq.n	800fb7c <__divdi3+0x28c>
 800fb70:	2500      	movs	r5, #0
 800fb72:	e70d      	b.n	800f990 <__divdi3+0xa0>
 800fb74:	460e      	mov	r6, r1
 800fb76:	e6ef      	b.n	800f958 <__divdi3+0x68>
 800fb78:	461d      	mov	r5, r3
 800fb7a:	e701      	b.n	800f980 <__divdi3+0x90>
 800fb7c:	fa1f f888 	uxth.w	r8, r8
 800fb80:	fa00 f005 	lsl.w	r0, r0, r5
 800fb84:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 800fb88:	42a8      	cmp	r0, r5
 800fb8a:	d2f1      	bcs.n	800fb70 <__divdi3+0x280>
 800fb8c:	3901      	subs	r1, #1
 800fb8e:	2500      	movs	r5, #0
 800fb90:	e6fe      	b.n	800f990 <__divdi3+0xa0>
 800fb92:	463d      	mov	r5, r7
 800fb94:	e78f      	b.n	800fab6 <__divdi3+0x1c6>
 800fb96:	4611      	mov	r1, r2
 800fb98:	e7cd      	b.n	800fb36 <__divdi3+0x246>
 800fb9a:	4688      	mov	r8, r1
 800fb9c:	e7b7      	b.n	800fb0e <__divdi3+0x21e>
 800fb9e:	46b0      	mov	r8, r6
 800fba0:	e775      	b.n	800fa8e <__divdi3+0x19e>
 800fba2:	3f02      	subs	r7, #2
 800fba4:	18b6      	adds	r6, r6, r2
 800fba6:	e72a      	b.n	800f9fe <__divdi3+0x10e>
 800fba8:	3902      	subs	r1, #2
 800fbaa:	e73c      	b.n	800fa26 <__divdi3+0x136>

0800fbac <__udivdi3>:
 800fbac:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800fbb0:	4614      	mov	r4, r2
 800fbb2:	4605      	mov	r5, r0
 800fbb4:	460e      	mov	r6, r1
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d13d      	bne.n	800fc36 <__udivdi3+0x8a>
 800fbba:	428a      	cmp	r2, r1
 800fbbc:	d949      	bls.n	800fc52 <__udivdi3+0xa6>
 800fbbe:	fab2 f782 	clz	r7, r2
 800fbc2:	b147      	cbz	r7, 800fbd6 <__udivdi3+0x2a>
 800fbc4:	f1c7 0120 	rsb	r1, r7, #32
 800fbc8:	fa20 f201 	lsr.w	r2, r0, r1
 800fbcc:	fa06 f607 	lsl.w	r6, r6, r7
 800fbd0:	40bc      	lsls	r4, r7
 800fbd2:	4316      	orrs	r6, r2
 800fbd4:	40bd      	lsls	r5, r7
 800fbd6:	0c22      	lsrs	r2, r4, #16
 800fbd8:	fbb6 f0f2 	udiv	r0, r6, r2
 800fbdc:	0c2f      	lsrs	r7, r5, #16
 800fbde:	b2a1      	uxth	r1, r4
 800fbe0:	fb02 6610 	mls	r6, r2, r0, r6
 800fbe4:	fb01 f300 	mul.w	r3, r1, r0
 800fbe8:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 800fbec:	42b3      	cmp	r3, r6
 800fbee:	d908      	bls.n	800fc02 <__udivdi3+0x56>
 800fbf0:	1e47      	subs	r7, r0, #1
 800fbf2:	1936      	adds	r6, r6, r4
 800fbf4:	f080 80f8 	bcs.w	800fde8 <__udivdi3+0x23c>
 800fbf8:	42b3      	cmp	r3, r6
 800fbfa:	f240 80f5 	bls.w	800fde8 <__udivdi3+0x23c>
 800fbfe:	3802      	subs	r0, #2
 800fc00:	1936      	adds	r6, r6, r4
 800fc02:	1af6      	subs	r6, r6, r3
 800fc04:	fbb6 f3f2 	udiv	r3, r6, r2
 800fc08:	fb02 6213 	mls	r2, r2, r3, r6
 800fc0c:	b2ad      	uxth	r5, r5
 800fc0e:	fb01 f103 	mul.w	r1, r1, r3
 800fc12:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 800fc16:	4291      	cmp	r1, r2
 800fc18:	d907      	bls.n	800fc2a <__udivdi3+0x7e>
 800fc1a:	1e5e      	subs	r6, r3, #1
 800fc1c:	1912      	adds	r2, r2, r4
 800fc1e:	f080 80e5 	bcs.w	800fdec <__udivdi3+0x240>
 800fc22:	4291      	cmp	r1, r2
 800fc24:	f240 80e2 	bls.w	800fdec <__udivdi3+0x240>
 800fc28:	3b02      	subs	r3, #2
 800fc2a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800fc2e:	2100      	movs	r1, #0
 800fc30:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800fc34:	4770      	bx	lr
 800fc36:	428b      	cmp	r3, r1
 800fc38:	d843      	bhi.n	800fcc2 <__udivdi3+0x116>
 800fc3a:	fab3 f483 	clz	r4, r3
 800fc3e:	2c00      	cmp	r4, #0
 800fc40:	d142      	bne.n	800fcc8 <__udivdi3+0x11c>
 800fc42:	428b      	cmp	r3, r1
 800fc44:	d302      	bcc.n	800fc4c <__udivdi3+0xa0>
 800fc46:	4282      	cmp	r2, r0
 800fc48:	f200 80df 	bhi.w	800fe0a <__udivdi3+0x25e>
 800fc4c:	2100      	movs	r1, #0
 800fc4e:	2001      	movs	r0, #1
 800fc50:	e7ee      	b.n	800fc30 <__udivdi3+0x84>
 800fc52:	b912      	cbnz	r2, 800fc5a <__udivdi3+0xae>
 800fc54:	2701      	movs	r7, #1
 800fc56:	fbb7 f4f2 	udiv	r4, r7, r2
 800fc5a:	fab4 f284 	clz	r2, r4
 800fc5e:	2a00      	cmp	r2, #0
 800fc60:	f040 8088 	bne.w	800fd74 <__udivdi3+0x1c8>
 800fc64:	1b0a      	subs	r2, r1, r4
 800fc66:	0c23      	lsrs	r3, r4, #16
 800fc68:	b2a7      	uxth	r7, r4
 800fc6a:	2101      	movs	r1, #1
 800fc6c:	fbb2 f6f3 	udiv	r6, r2, r3
 800fc70:	fb03 2216 	mls	r2, r3, r6, r2
 800fc74:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 800fc78:	fb07 f006 	mul.w	r0, r7, r6
 800fc7c:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 800fc80:	4290      	cmp	r0, r2
 800fc82:	d907      	bls.n	800fc94 <__udivdi3+0xe8>
 800fc84:	1912      	adds	r2, r2, r4
 800fc86:	f106 3cff 	add.w	ip, r6, #4294967295
 800fc8a:	d202      	bcs.n	800fc92 <__udivdi3+0xe6>
 800fc8c:	4290      	cmp	r0, r2
 800fc8e:	f200 80ce 	bhi.w	800fe2e <__udivdi3+0x282>
 800fc92:	4666      	mov	r6, ip
 800fc94:	1a12      	subs	r2, r2, r0
 800fc96:	fbb2 f0f3 	udiv	r0, r2, r3
 800fc9a:	fb03 2310 	mls	r3, r3, r0, r2
 800fc9e:	b2ad      	uxth	r5, r5
 800fca0:	fb07 f700 	mul.w	r7, r7, r0
 800fca4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800fca8:	429f      	cmp	r7, r3
 800fcaa:	d907      	bls.n	800fcbc <__udivdi3+0x110>
 800fcac:	1e42      	subs	r2, r0, #1
 800fcae:	191b      	adds	r3, r3, r4
 800fcb0:	f080 809e 	bcs.w	800fdf0 <__udivdi3+0x244>
 800fcb4:	429f      	cmp	r7, r3
 800fcb6:	f240 809b 	bls.w	800fdf0 <__udivdi3+0x244>
 800fcba:	3802      	subs	r0, #2
 800fcbc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800fcc0:	e7b6      	b.n	800fc30 <__udivdi3+0x84>
 800fcc2:	2100      	movs	r1, #0
 800fcc4:	4608      	mov	r0, r1
 800fcc6:	e7b3      	b.n	800fc30 <__udivdi3+0x84>
 800fcc8:	f1c4 0620 	rsb	r6, r4, #32
 800fccc:	fa22 f506 	lsr.w	r5, r2, r6
 800fcd0:	fa03 f304 	lsl.w	r3, r3, r4
 800fcd4:	432b      	orrs	r3, r5
 800fcd6:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800fcda:	fa21 f506 	lsr.w	r5, r1, r6
 800fcde:	fa01 f104 	lsl.w	r1, r1, r4
 800fce2:	fa20 f606 	lsr.w	r6, r0, r6
 800fce6:	fbb5 f7fc 	udiv	r7, r5, ip
 800fcea:	ea46 0a01 	orr.w	sl, r6, r1
 800fcee:	fa1f f883 	uxth.w	r8, r3
 800fcf2:	fb0c 5517 	mls	r5, ip, r7, r5
 800fcf6:	ea4f 411a 	mov.w	r1, sl, lsr #16
 800fcfa:	fb08 f907 	mul.w	r9, r8, r7
 800fcfe:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800fd02:	45a9      	cmp	r9, r5
 800fd04:	fa02 f204 	lsl.w	r2, r2, r4
 800fd08:	d903      	bls.n	800fd12 <__udivdi3+0x166>
 800fd0a:	1e7e      	subs	r6, r7, #1
 800fd0c:	18ed      	adds	r5, r5, r3
 800fd0e:	d37f      	bcc.n	800fe10 <__udivdi3+0x264>
 800fd10:	4637      	mov	r7, r6
 800fd12:	ebc9 0105 	rsb	r1, r9, r5
 800fd16:	fbb1 f6fc 	udiv	r6, r1, ip
 800fd1a:	fb0c 1516 	mls	r5, ip, r6, r1
 800fd1e:	fa1f fa8a 	uxth.w	sl, sl
 800fd22:	fb08 f806 	mul.w	r8, r8, r6
 800fd26:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 800fd2a:	4588      	cmp	r8, r1
 800fd2c:	d903      	bls.n	800fd36 <__udivdi3+0x18a>
 800fd2e:	1e75      	subs	r5, r6, #1
 800fd30:	18c9      	adds	r1, r1, r3
 800fd32:	d373      	bcc.n	800fe1c <__udivdi3+0x270>
 800fd34:	462e      	mov	r6, r5
 800fd36:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 800fd3a:	0c37      	lsrs	r7, r6, #16
 800fd3c:	fa1f fc82 	uxth.w	ip, r2
 800fd40:	fb0c f507 	mul.w	r5, ip, r7
 800fd44:	0c12      	lsrs	r2, r2, #16
 800fd46:	b2b3      	uxth	r3, r6
 800fd48:	fb0c fc03 	mul.w	ip, ip, r3
 800fd4c:	fb02 5303 	mla	r3, r2, r3, r5
 800fd50:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 800fd54:	fb02 f207 	mul.w	r2, r2, r7
 800fd58:	429d      	cmp	r5, r3
 800fd5a:	bf88      	it	hi
 800fd5c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 800fd60:	ebc8 0101 	rsb	r1, r8, r1
 800fd64:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fd68:	4291      	cmp	r1, r2
 800fd6a:	d34b      	bcc.n	800fe04 <__udivdi3+0x258>
 800fd6c:	d042      	beq.n	800fdf4 <__udivdi3+0x248>
 800fd6e:	4630      	mov	r0, r6
 800fd70:	2100      	movs	r1, #0
 800fd72:	e75d      	b.n	800fc30 <__udivdi3+0x84>
 800fd74:	4094      	lsls	r4, r2
 800fd76:	f1c2 0520 	rsb	r5, r2, #32
 800fd7a:	fa21 f605 	lsr.w	r6, r1, r5
 800fd7e:	0c23      	lsrs	r3, r4, #16
 800fd80:	fa20 f705 	lsr.w	r7, r0, r5
 800fd84:	fa01 f102 	lsl.w	r1, r1, r2
 800fd88:	fbb6 fcf3 	udiv	ip, r6, r3
 800fd8c:	4339      	orrs	r1, r7
 800fd8e:	0c0d      	lsrs	r5, r1, #16
 800fd90:	b2a7      	uxth	r7, r4
 800fd92:	fb03 661c 	mls	r6, r3, ip, r6
 800fd96:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800fd9a:	fb07 f80c 	mul.w	r8, r7, ip
 800fd9e:	45b0      	cmp	r8, r6
 800fda0:	fa00 f502 	lsl.w	r5, r0, r2
 800fda4:	d908      	bls.n	800fdb8 <__udivdi3+0x20c>
 800fda6:	1936      	adds	r6, r6, r4
 800fda8:	f10c 30ff 	add.w	r0, ip, #4294967295
 800fdac:	d23d      	bcs.n	800fe2a <__udivdi3+0x27e>
 800fdae:	45b0      	cmp	r8, r6
 800fdb0:	d93b      	bls.n	800fe2a <__udivdi3+0x27e>
 800fdb2:	f1ac 0c02 	sub.w	ip, ip, #2
 800fdb6:	1936      	adds	r6, r6, r4
 800fdb8:	ebc8 0206 	rsb	r2, r8, r6
 800fdbc:	fbb2 f0f3 	udiv	r0, r2, r3
 800fdc0:	fb03 2610 	mls	r6, r3, r0, r2
 800fdc4:	b28a      	uxth	r2, r1
 800fdc6:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800fdca:	fb07 f100 	mul.w	r1, r7, r0
 800fdce:	4291      	cmp	r1, r2
 800fdd0:	d906      	bls.n	800fde0 <__udivdi3+0x234>
 800fdd2:	1e46      	subs	r6, r0, #1
 800fdd4:	1912      	adds	r2, r2, r4
 800fdd6:	d226      	bcs.n	800fe26 <__udivdi3+0x27a>
 800fdd8:	4291      	cmp	r1, r2
 800fdda:	d924      	bls.n	800fe26 <__udivdi3+0x27a>
 800fddc:	3802      	subs	r0, #2
 800fdde:	1912      	adds	r2, r2, r4
 800fde0:	1a52      	subs	r2, r2, r1
 800fde2:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 800fde6:	e741      	b.n	800fc6c <__udivdi3+0xc0>
 800fde8:	4638      	mov	r0, r7
 800fdea:	e70a      	b.n	800fc02 <__udivdi3+0x56>
 800fdec:	4633      	mov	r3, r6
 800fdee:	e71c      	b.n	800fc2a <__udivdi3+0x7e>
 800fdf0:	4610      	mov	r0, r2
 800fdf2:	e763      	b.n	800fcbc <__udivdi3+0x110>
 800fdf4:	fa1f fc8c 	uxth.w	ip, ip
 800fdf8:	fa00 f004 	lsl.w	r0, r0, r4
 800fdfc:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 800fe00:	4298      	cmp	r0, r3
 800fe02:	d2b4      	bcs.n	800fd6e <__udivdi3+0x1c2>
 800fe04:	1e70      	subs	r0, r6, #1
 800fe06:	2100      	movs	r1, #0
 800fe08:	e712      	b.n	800fc30 <__udivdi3+0x84>
 800fe0a:	4621      	mov	r1, r4
 800fe0c:	4620      	mov	r0, r4
 800fe0e:	e70f      	b.n	800fc30 <__udivdi3+0x84>
 800fe10:	45a9      	cmp	r9, r5
 800fe12:	f67f af7d 	bls.w	800fd10 <__udivdi3+0x164>
 800fe16:	3f02      	subs	r7, #2
 800fe18:	18ed      	adds	r5, r5, r3
 800fe1a:	e77a      	b.n	800fd12 <__udivdi3+0x166>
 800fe1c:	4588      	cmp	r8, r1
 800fe1e:	d989      	bls.n	800fd34 <__udivdi3+0x188>
 800fe20:	3e02      	subs	r6, #2
 800fe22:	18c9      	adds	r1, r1, r3
 800fe24:	e787      	b.n	800fd36 <__udivdi3+0x18a>
 800fe26:	4630      	mov	r0, r6
 800fe28:	e7da      	b.n	800fde0 <__udivdi3+0x234>
 800fe2a:	4684      	mov	ip, r0
 800fe2c:	e7c4      	b.n	800fdb8 <__udivdi3+0x20c>
 800fe2e:	3e02      	subs	r6, #2
 800fe30:	1912      	adds	r2, r2, r4
 800fe32:	e72f      	b.n	800fc94 <__udivdi3+0xe8>
