# RTL-Design

This repository contains RTL practice problems with testbenches.
Check out [yuri-panchul-system-verilog-homework](https://github.com/yuri-panchul/systemverilog-homework/tree/main) for system verilog practice questions.
