Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit top_sum_serie
    Number of input ports   : 4
    Number of output ports  : 5
    Number of bidir ports   : 0
    Number of instances     : 123
    Number of nets          : 134

No design errors found in circuit top_sum_serie

WriteBLIF ended normally.
