INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/impl/timing/timer_sim_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sim_1/new/timer_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_sim
