-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity needwun is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    SEQA_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SEQA_ce0 : OUT STD_LOGIC;
    SEQA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    SEQB_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    SEQB_ce0 : OUT STD_LOGIC;
    SEQB_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    alignedA_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedA_ce0 : OUT STD_LOGIC;
    alignedA_we0 : OUT STD_LOGIC;
    alignedA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedA_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedA_ce1 : OUT STD_LOGIC;
    alignedA_we1 : OUT STD_LOGIC;
    alignedA_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedB_ce0 : OUT STD_LOGIC;
    alignedB_we0 : OUT STD_LOGIC;
    alignedB_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedB_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    alignedB_ce1 : OUT STD_LOGIC;
    alignedB_we1 : OUT STD_LOGIC;
    alignedB_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    M_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_ce0 : OUT STD_LOGIC;
    M_we0 : OUT STD_LOGIC;
    M_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_ce1 : OUT STD_LOGIC;
    M_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ptr_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    ptr_ce0 : OUT STD_LOGIC;
    ptr_we0 : OUT STD_LOGIC;
    ptr_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ptr_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of needwun is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "needwun_needwun,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.503750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=826,HLS_SYN_LUT=1828,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_204 : STD_LOGIC_VECTOR (10 downto 0) := "01000000100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal b_idx_reg_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln28_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_21_fu_298_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_21_reg_408 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal M_load_reg_418 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl2_fu_319_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl2_reg_423 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal SEQB_load_reg_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln39_1_fu_333_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln39_1_reg_433 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln39_2_fu_344_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln39_2_reg_438 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln83_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln83_reg_446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_needwun_Pipeline_init_row_fu_134_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_134_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_134_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_134_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_134_M_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_needwun_Pipeline_init_row_fu_134_M_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_134_M_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_row_fu_134_M_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_needwun_Pipeline_init_col_fu_140_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_140_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_140_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_140_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_140_M_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_needwun_Pipeline_init_col_fu_140_M_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_140_M_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_init_col_fu_140_M_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_SEQA_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_SEQA_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_SEQB_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_SEQB_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_ptr_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_ptr_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_alignedA_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_alignedA_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_alignedA_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_alignedA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_alignedA_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_alignedA_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_alignedA_we1 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_alignedA_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_alignedB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_alignedB_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_alignedB_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_alignedB_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_alignedB_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_alignedB_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_alignedB_we1 : STD_LOGIC;
    signal grp_needwun_Pipeline_trace_fu_146_alignedB_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_b_str_idx_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_needwun_Pipeline_trace_fu_146_b_str_idx_2_out_ap_vld : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_SEQA_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_161_SEQA_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_M_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_161_M_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_M_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_M_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_161_M_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_161_M_ce1 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_ptr_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_161_ptr_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_ptr_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_fill_in_fu_161_ptr_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_a_fu_178_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_178_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_178_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_178_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_178_alignedA_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_a_fu_178_alignedA_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_178_alignedA_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_a_fu_178_alignedA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_b_fu_185_ap_start : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_185_ap_done : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_185_ap_idle : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_185_ap_ready : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_185_alignedB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_pad_b_fu_185_alignedB_ce0 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_185_alignedB_we0 : STD_LOGIC;
    signal grp_needwun_Pipeline_pad_b_fu_185_alignedB_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_needwun_Pipeline_init_row_fu_134_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_needwun_Pipeline_init_col_fu_140_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_needwun_Pipeline_trace_fu_146_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal b_str_idx_2_loc_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_needwun_Pipeline_fill_in_fu_161_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_needwun_Pipeline_pad_a_fu_178_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_needwun_Pipeline_pad_b_fu_185_ap_start_reg : STD_LOGIC := '0';
    signal p_cast14_fu_274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast13_fu_304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b_idx_1_fu_96 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln28_fu_279_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_fu_100 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln28_1_fu_214_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_19_fu_220_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl4_fu_224_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_fu_236_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl5_cast_fu_244_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_248_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_cast_fu_254_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl4_cast_fu_232_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_20_fu_258_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_4_fu_264_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln28_fu_295_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_312_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln39_fu_327_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal b_idx_1_cast19_fu_309_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln29_fu_340_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_fu_356_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component needwun_needwun_Pipeline_init_row IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        M_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_ce0 : OUT STD_LOGIC;
        M_we0 : OUT STD_LOGIC;
        M_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component needwun_needwun_Pipeline_init_col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        M_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_ce0 : OUT STD_LOGIC;
        M_we0 : OUT STD_LOGIC;
        M_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component needwun_needwun_Pipeline_trace IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        SEQA_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SEQA_ce0 : OUT STD_LOGIC;
        SEQA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        SEQB_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SEQB_ce0 : OUT STD_LOGIC;
        SEQB_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ptr_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ptr_ce0 : OUT STD_LOGIC;
        ptr_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        alignedA_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedA_ce0 : OUT STD_LOGIC;
        alignedA_we0 : OUT STD_LOGIC;
        alignedA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedA_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedA_ce1 : OUT STD_LOGIC;
        alignedA_we1 : OUT STD_LOGIC;
        alignedA_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_ce0 : OUT STD_LOGIC;
        alignedB_we0 : OUT STD_LOGIC;
        alignedB_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_ce1 : OUT STD_LOGIC;
        alignedB_we1 : OUT STD_LOGIC;
        alignedB_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        b_str_idx_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        b_str_idx_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component needwun_needwun_Pipeline_fill_in IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        M_load : IN STD_LOGIC_VECTOR (31 downto 0);
        SEQA_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SEQA_ce0 : OUT STD_LOGIC;
        SEQA_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        SEQB_load : IN STD_LOGIC_VECTOR (7 downto 0);
        add_ln39_3 : IN STD_LOGIC_VECTOR (14 downto 0);
        M_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_ce0 : OUT STD_LOGIC;
        M_we0 : OUT STD_LOGIC;
        M_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_ce1 : OUT STD_LOGIC;
        M_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln29 : IN STD_LOGIC_VECTOR (13 downto 0);
        zext_ln28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_shl2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ptr_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        ptr_ce0 : OUT STD_LOGIC;
        ptr_we0 : OUT STD_LOGIC;
        ptr_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component needwun_needwun_Pipeline_pad_a IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln1 : IN STD_LOGIC_VECTOR (31 downto 0);
        alignedA_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedA_ce0 : OUT STD_LOGIC;
        alignedA_we0 : OUT STD_LOGIC;
        alignedA_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component needwun_needwun_Pipeline_pad_b IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln1 : IN STD_LOGIC_VECTOR (31 downto 0);
        alignedB_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alignedB_ce0 : OUT STD_LOGIC;
        alignedB_we0 : OUT STD_LOGIC;
        alignedB_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_needwun_Pipeline_init_row_fu_134 : component needwun_needwun_Pipeline_init_row
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_init_row_fu_134_ap_start,
        ap_done => grp_needwun_Pipeline_init_row_fu_134_ap_done,
        ap_idle => grp_needwun_Pipeline_init_row_fu_134_ap_idle,
        ap_ready => grp_needwun_Pipeline_init_row_fu_134_ap_ready,
        M_address0 => grp_needwun_Pipeline_init_row_fu_134_M_address0,
        M_ce0 => grp_needwun_Pipeline_init_row_fu_134_M_ce0,
        M_we0 => grp_needwun_Pipeline_init_row_fu_134_M_we0,
        M_d0 => grp_needwun_Pipeline_init_row_fu_134_M_d0);

    grp_needwun_Pipeline_init_col_fu_140 : component needwun_needwun_Pipeline_init_col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_init_col_fu_140_ap_start,
        ap_done => grp_needwun_Pipeline_init_col_fu_140_ap_done,
        ap_idle => grp_needwun_Pipeline_init_col_fu_140_ap_idle,
        ap_ready => grp_needwun_Pipeline_init_col_fu_140_ap_ready,
        M_address0 => grp_needwun_Pipeline_init_col_fu_140_M_address0,
        M_ce0 => grp_needwun_Pipeline_init_col_fu_140_M_ce0,
        M_we0 => grp_needwun_Pipeline_init_col_fu_140_M_we0,
        M_d0 => grp_needwun_Pipeline_init_col_fu_140_M_d0);

    grp_needwun_Pipeline_trace_fu_146 : component needwun_needwun_Pipeline_trace
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_trace_fu_146_ap_start,
        ap_done => grp_needwun_Pipeline_trace_fu_146_ap_done,
        ap_idle => grp_needwun_Pipeline_trace_fu_146_ap_idle,
        ap_ready => grp_needwun_Pipeline_trace_fu_146_ap_ready,
        SEQA_address0 => grp_needwun_Pipeline_trace_fu_146_SEQA_address0,
        SEQA_ce0 => grp_needwun_Pipeline_trace_fu_146_SEQA_ce0,
        SEQA_q0 => SEQA_q0,
        SEQB_address0 => grp_needwun_Pipeline_trace_fu_146_SEQB_address0,
        SEQB_ce0 => grp_needwun_Pipeline_trace_fu_146_SEQB_ce0,
        SEQB_q0 => SEQB_q0,
        ptr_address0 => grp_needwun_Pipeline_trace_fu_146_ptr_address0,
        ptr_ce0 => grp_needwun_Pipeline_trace_fu_146_ptr_ce0,
        ptr_q0 => ptr_q0,
        alignedA_address0 => grp_needwun_Pipeline_trace_fu_146_alignedA_address0,
        alignedA_ce0 => grp_needwun_Pipeline_trace_fu_146_alignedA_ce0,
        alignedA_we0 => grp_needwun_Pipeline_trace_fu_146_alignedA_we0,
        alignedA_d0 => grp_needwun_Pipeline_trace_fu_146_alignedA_d0,
        alignedA_address1 => grp_needwun_Pipeline_trace_fu_146_alignedA_address1,
        alignedA_ce1 => grp_needwun_Pipeline_trace_fu_146_alignedA_ce1,
        alignedA_we1 => grp_needwun_Pipeline_trace_fu_146_alignedA_we1,
        alignedA_d1 => grp_needwun_Pipeline_trace_fu_146_alignedA_d1,
        alignedB_address0 => grp_needwun_Pipeline_trace_fu_146_alignedB_address0,
        alignedB_ce0 => grp_needwun_Pipeline_trace_fu_146_alignedB_ce0,
        alignedB_we0 => grp_needwun_Pipeline_trace_fu_146_alignedB_we0,
        alignedB_d0 => grp_needwun_Pipeline_trace_fu_146_alignedB_d0,
        alignedB_address1 => grp_needwun_Pipeline_trace_fu_146_alignedB_address1,
        alignedB_ce1 => grp_needwun_Pipeline_trace_fu_146_alignedB_ce1,
        alignedB_we1 => grp_needwun_Pipeline_trace_fu_146_alignedB_we1,
        alignedB_d1 => grp_needwun_Pipeline_trace_fu_146_alignedB_d1,
        b_str_idx_2_out => grp_needwun_Pipeline_trace_fu_146_b_str_idx_2_out,
        b_str_idx_2_out_ap_vld => grp_needwun_Pipeline_trace_fu_146_b_str_idx_2_out_ap_vld);

    grp_needwun_Pipeline_fill_in_fu_161 : component needwun_needwun_Pipeline_fill_in
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_fill_in_fu_161_ap_start,
        ap_done => grp_needwun_Pipeline_fill_in_fu_161_ap_done,
        ap_idle => grp_needwun_Pipeline_fill_in_fu_161_ap_idle,
        ap_ready => grp_needwun_Pipeline_fill_in_fu_161_ap_ready,
        M_load => M_load_reg_418,
        SEQA_address0 => grp_needwun_Pipeline_fill_in_fu_161_SEQA_address0,
        SEQA_ce0 => grp_needwun_Pipeline_fill_in_fu_161_SEQA_ce0,
        SEQA_q0 => SEQA_q0,
        SEQB_load => SEQB_load_reg_428,
        add_ln39_3 => add_ln39_2_reg_438,
        M_address0 => grp_needwun_Pipeline_fill_in_fu_161_M_address0,
        M_ce0 => grp_needwun_Pipeline_fill_in_fu_161_M_ce0,
        M_we0 => grp_needwun_Pipeline_fill_in_fu_161_M_we0,
        M_d0 => grp_needwun_Pipeline_fill_in_fu_161_M_d0,
        M_q0 => M_q0,
        M_address1 => grp_needwun_Pipeline_fill_in_fu_161_M_address1,
        M_ce1 => grp_needwun_Pipeline_fill_in_fu_161_M_ce1,
        M_q1 => M_q1,
        zext_ln29 => add_ln39_1_reg_433,
        zext_ln28 => b_idx_reg_392,
        p_shl2 => p_shl2_reg_423,
        ptr_address0 => grp_needwun_Pipeline_fill_in_fu_161_ptr_address0,
        ptr_ce0 => grp_needwun_Pipeline_fill_in_fu_161_ptr_ce0,
        ptr_we0 => grp_needwun_Pipeline_fill_in_fu_161_ptr_we0,
        ptr_d0 => grp_needwun_Pipeline_fill_in_fu_161_ptr_d0);

    grp_needwun_Pipeline_pad_a_fu_178 : component needwun_needwun_Pipeline_pad_a
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_pad_a_fu_178_ap_start,
        ap_done => grp_needwun_Pipeline_pad_a_fu_178_ap_done,
        ap_idle => grp_needwun_Pipeline_pad_a_fu_178_ap_idle,
        ap_ready => grp_needwun_Pipeline_pad_a_fu_178_ap_ready,
        trunc_ln1 => b_str_idx_2_loc_fu_104,
        alignedA_address0 => grp_needwun_Pipeline_pad_a_fu_178_alignedA_address0,
        alignedA_ce0 => grp_needwun_Pipeline_pad_a_fu_178_alignedA_ce0,
        alignedA_we0 => grp_needwun_Pipeline_pad_a_fu_178_alignedA_we0,
        alignedA_d0 => grp_needwun_Pipeline_pad_a_fu_178_alignedA_d0);

    grp_needwun_Pipeline_pad_b_fu_185 : component needwun_needwun_Pipeline_pad_b
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_needwun_Pipeline_pad_b_fu_185_ap_start,
        ap_done => grp_needwun_Pipeline_pad_b_fu_185_ap_done,
        ap_idle => grp_needwun_Pipeline_pad_b_fu_185_ap_idle,
        ap_ready => grp_needwun_Pipeline_pad_b_fu_185_ap_ready,
        trunc_ln1 => b_str_idx_2_loc_fu_104,
        alignedB_address0 => grp_needwun_Pipeline_pad_b_fu_185_alignedB_address0,
        alignedB_ce0 => grp_needwun_Pipeline_pad_b_fu_185_alignedB_ce0,
        alignedB_we0 => grp_needwun_Pipeline_pad_b_fu_185_alignedB_we0,
        alignedB_d0 => grp_needwun_Pipeline_pad_b_fu_185_alignedB_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_fill_in_fu_161_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_fill_in_fu_161_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_needwun_Pipeline_fill_in_fu_161_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_fill_in_fu_161_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_fill_in_fu_161_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_init_col_fu_140_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_init_col_fu_140_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_needwun_Pipeline_init_col_fu_140_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_init_col_fu_140_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_init_col_fu_140_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_init_row_fu_134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_init_row_fu_134_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_needwun_Pipeline_init_row_fu_134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_init_row_fu_134_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_init_row_fu_134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_pad_a_fu_178_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_pad_a_fu_178_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln83_fu_366_p2 = ap_const_lv1_1))) then 
                    grp_needwun_Pipeline_pad_a_fu_178_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_pad_a_fu_178_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_pad_a_fu_178_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_pad_b_fu_185_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_pad_b_fu_185_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln83_fu_366_p2 = ap_const_lv1_1))) then 
                    grp_needwun_Pipeline_pad_b_fu_185_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_pad_b_fu_185_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_pad_b_fu_185_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_needwun_Pipeline_trace_fu_146_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_needwun_Pipeline_trace_fu_146_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln28_fu_208_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_needwun_Pipeline_trace_fu_146_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_needwun_Pipeline_trace_fu_146_ap_ready = ap_const_logic_1)) then 
                    grp_needwun_Pipeline_trace_fu_146_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    b_idx_1_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                b_idx_1_fu_96 <= ap_const_lv8_1;
            elsif (((icmp_ln28_fu_208_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                b_idx_1_fu_96 <= add_ln28_fu_279_p2;
            end if; 
        end if;
    end process;

    indvar_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_fu_100 <= ap_const_lv8_0;
            elsif (((icmp_ln28_fu_208_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                indvar_fu_100 <= add_ln28_1_fu_214_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                M_load_reg_418 <= M_q0;
                empty_21_reg_408 <= empty_21_fu_298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                SEQB_load_reg_428 <= SEQB_q0;
                add_ln39_1_reg_433 <= add_ln39_1_fu_333_p2;
                add_ln39_2_reg_438 <= add_ln39_2_fu_344_p2;
                    p_shl2_reg_423(14 downto 7) <= p_shl2_fu_319_p3(14 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                b_idx_reg_392 <= b_idx_1_fu_96;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_needwun_Pipeline_trace_fu_146_b_str_idx_2_out_ap_vld = ap_const_logic_1))) then
                b_str_idx_2_loc_fu_104 <= grp_needwun_Pipeline_trace_fu_146_b_str_idx_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                icmp_ln83_reg_446 <= icmp_ln83_fu_366_p2;
            end if;
        end if;
    end process;
    p_shl2_reg_423(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln28_fu_208_p2, grp_needwun_Pipeline_init_row_fu_134_ap_done, grp_needwun_Pipeline_init_col_fu_140_ap_done, grp_needwun_Pipeline_trace_fu_146_ap_done, grp_needwun_Pipeline_fill_in_fu_161_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_needwun_Pipeline_init_row_fu_134_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_needwun_Pipeline_init_col_fu_140_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln28_fu_208_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_needwun_Pipeline_fill_in_fu_161_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_needwun_Pipeline_trace_fu_146_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;

    M_address0_assign_proc : process(ap_CS_fsm_state5, grp_needwun_Pipeline_init_row_fu_134_M_address0, grp_needwun_Pipeline_init_col_fu_140_M_address0, grp_needwun_Pipeline_fill_in_fu_161_M_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, p_cast14_fu_274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_address0 <= p_cast14_fu_274_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            M_address0 <= grp_needwun_Pipeline_fill_in_fu_161_M_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_address0 <= grp_needwun_Pipeline_init_col_fu_140_M_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_address0 <= grp_needwun_Pipeline_init_row_fu_134_M_address0;
        else 
            M_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_address1 <= grp_needwun_Pipeline_fill_in_fu_161_M_address1;

    M_ce0_assign_proc : process(ap_CS_fsm_state5, grp_needwun_Pipeline_init_row_fu_134_M_ce0, grp_needwun_Pipeline_init_col_fu_140_M_ce0, grp_needwun_Pipeline_fill_in_fu_161_M_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            M_ce0 <= grp_needwun_Pipeline_fill_in_fu_161_M_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_ce0 <= grp_needwun_Pipeline_init_col_fu_140_M_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_ce0 <= grp_needwun_Pipeline_init_row_fu_134_M_ce0;
        else 
            M_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    M_ce1_assign_proc : process(grp_needwun_Pipeline_fill_in_fu_161_M_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            M_ce1 <= grp_needwun_Pipeline_fill_in_fu_161_M_ce1;
        else 
            M_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    M_d0_assign_proc : process(grp_needwun_Pipeline_init_row_fu_134_M_d0, grp_needwun_Pipeline_init_col_fu_140_M_d0, grp_needwun_Pipeline_fill_in_fu_161_M_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            M_d0 <= grp_needwun_Pipeline_fill_in_fu_161_M_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_d0 <= grp_needwun_Pipeline_init_col_fu_140_M_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_d0 <= grp_needwun_Pipeline_init_row_fu_134_M_d0;
        else 
            M_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_we0_assign_proc : process(grp_needwun_Pipeline_init_row_fu_134_M_we0, grp_needwun_Pipeline_init_col_fu_140_M_we0, grp_needwun_Pipeline_fill_in_fu_161_M_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            M_we0 <= grp_needwun_Pipeline_fill_in_fu_161_M_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_we0 <= grp_needwun_Pipeline_init_col_fu_140_M_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_we0 <= grp_needwun_Pipeline_init_row_fu_134_M_we0;
        else 
            M_we0 <= ap_const_logic_0;
        end if; 
    end process;


    SEQA_address0_assign_proc : process(grp_needwun_Pipeline_trace_fu_146_SEQA_address0, grp_needwun_Pipeline_fill_in_fu_161_SEQA_address0, ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            SEQA_address0 <= grp_needwun_Pipeline_fill_in_fu_161_SEQA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SEQA_address0 <= grp_needwun_Pipeline_trace_fu_146_SEQA_address0;
        else 
            SEQA_address0 <= "XXXXXXX";
        end if; 
    end process;


    SEQA_ce0_assign_proc : process(grp_needwun_Pipeline_trace_fu_146_SEQA_ce0, grp_needwun_Pipeline_fill_in_fu_161_SEQA_ce0, ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            SEQA_ce0 <= grp_needwun_Pipeline_fill_in_fu_161_SEQA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SEQA_ce0 <= grp_needwun_Pipeline_trace_fu_146_SEQA_ce0;
        else 
            SEQA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SEQB_address0_assign_proc : process(ap_CS_fsm_state6, grp_needwun_Pipeline_trace_fu_146_SEQB_address0, ap_CS_fsm_state9, p_cast13_fu_304_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            SEQB_address0 <= p_cast13_fu_304_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SEQB_address0 <= grp_needwun_Pipeline_trace_fu_146_SEQB_address0;
        else 
            SEQB_address0 <= "XXXXXXX";
        end if; 
    end process;


    SEQB_ce0_assign_proc : process(ap_CS_fsm_state6, grp_needwun_Pipeline_trace_fu_146_SEQB_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            SEQB_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            SEQB_ce0 <= grp_needwun_Pipeline_trace_fu_146_SEQB_ce0;
        else 
            SEQB_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln28_1_fu_214_p2 <= std_logic_vector(unsigned(indvar_fu_100) + unsigned(ap_const_lv8_1));
    add_ln28_fu_279_p2 <= std_logic_vector(unsigned(b_idx_1_fu_96) + unsigned(ap_const_lv8_1));
    add_ln39_1_fu_333_p2 <= std_logic_vector(unsigned(add_ln39_fu_327_p2) + unsigned(b_idx_1_cast19_fu_309_p1));
    add_ln39_2_fu_344_p2 <= std_logic_vector(unsigned(zext_ln29_fu_340_p1) + unsigned(ap_const_lv15_7FFF));
    add_ln39_fu_327_p2 <= std_logic_vector(unsigned(tmp_3_fu_312_p3) + unsigned(ap_const_lv14_3FFF));

    alignedA_address0_assign_proc : process(icmp_ln83_reg_446, grp_needwun_Pipeline_trace_fu_146_alignedA_address0, grp_needwun_Pipeline_pad_a_fu_178_alignedA_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln83_reg_446 = ap_const_lv1_1))) then 
            alignedA_address0 <= grp_needwun_Pipeline_pad_a_fu_178_alignedA_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedA_address0 <= grp_needwun_Pipeline_trace_fu_146_alignedA_address0;
        else 
            alignedA_address0 <= "XXXXXXXX";
        end if; 
    end process;

    alignedA_address1 <= grp_needwun_Pipeline_trace_fu_146_alignedA_address1;

    alignedA_ce0_assign_proc : process(icmp_ln83_reg_446, grp_needwun_Pipeline_trace_fu_146_alignedA_ce0, grp_needwun_Pipeline_pad_a_fu_178_alignedA_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln83_reg_446 = ap_const_lv1_1))) then 
            alignedA_ce0 <= grp_needwun_Pipeline_pad_a_fu_178_alignedA_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedA_ce0 <= grp_needwun_Pipeline_trace_fu_146_alignedA_ce0;
        else 
            alignedA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alignedA_ce1_assign_proc : process(grp_needwun_Pipeline_trace_fu_146_alignedA_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedA_ce1 <= grp_needwun_Pipeline_trace_fu_146_alignedA_ce1;
        else 
            alignedA_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    alignedA_d0_assign_proc : process(icmp_ln83_reg_446, grp_needwun_Pipeline_trace_fu_146_alignedA_d0, grp_needwun_Pipeline_pad_a_fu_178_alignedA_d0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln83_reg_446 = ap_const_lv1_1))) then 
            alignedA_d0 <= grp_needwun_Pipeline_pad_a_fu_178_alignedA_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedA_d0 <= grp_needwun_Pipeline_trace_fu_146_alignedA_d0;
        else 
            alignedA_d0 <= "XXXXXXXX";
        end if; 
    end process;

    alignedA_d1 <= grp_needwun_Pipeline_trace_fu_146_alignedA_d1;

    alignedA_we0_assign_proc : process(icmp_ln83_reg_446, grp_needwun_Pipeline_trace_fu_146_alignedA_we0, grp_needwun_Pipeline_pad_a_fu_178_alignedA_we0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln83_reg_446 = ap_const_lv1_1))) then 
            alignedA_we0 <= grp_needwun_Pipeline_pad_a_fu_178_alignedA_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedA_we0 <= grp_needwun_Pipeline_trace_fu_146_alignedA_we0;
        else 
            alignedA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alignedA_we1_assign_proc : process(grp_needwun_Pipeline_trace_fu_146_alignedA_we1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedA_we1 <= grp_needwun_Pipeline_trace_fu_146_alignedA_we1;
        else 
            alignedA_we1 <= ap_const_logic_0;
        end if; 
    end process;


    alignedB_address0_assign_proc : process(icmp_ln83_reg_446, grp_needwun_Pipeline_trace_fu_146_alignedB_address0, grp_needwun_Pipeline_pad_b_fu_185_alignedB_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln83_reg_446 = ap_const_lv1_1))) then 
            alignedB_address0 <= grp_needwun_Pipeline_pad_b_fu_185_alignedB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedB_address0 <= grp_needwun_Pipeline_trace_fu_146_alignedB_address0;
        else 
            alignedB_address0 <= "XXXXXXXX";
        end if; 
    end process;

    alignedB_address1 <= grp_needwun_Pipeline_trace_fu_146_alignedB_address1;

    alignedB_ce0_assign_proc : process(icmp_ln83_reg_446, grp_needwun_Pipeline_trace_fu_146_alignedB_ce0, grp_needwun_Pipeline_pad_b_fu_185_alignedB_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln83_reg_446 = ap_const_lv1_1))) then 
            alignedB_ce0 <= grp_needwun_Pipeline_pad_b_fu_185_alignedB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedB_ce0 <= grp_needwun_Pipeline_trace_fu_146_alignedB_ce0;
        else 
            alignedB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alignedB_ce1_assign_proc : process(grp_needwun_Pipeline_trace_fu_146_alignedB_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedB_ce1 <= grp_needwun_Pipeline_trace_fu_146_alignedB_ce1;
        else 
            alignedB_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    alignedB_d0_assign_proc : process(icmp_ln83_reg_446, grp_needwun_Pipeline_trace_fu_146_alignedB_d0, grp_needwun_Pipeline_pad_b_fu_185_alignedB_d0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln83_reg_446 = ap_const_lv1_1))) then 
            alignedB_d0 <= grp_needwun_Pipeline_pad_b_fu_185_alignedB_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedB_d0 <= grp_needwun_Pipeline_trace_fu_146_alignedB_d0;
        else 
            alignedB_d0 <= "XXXXXXXX";
        end if; 
    end process;

    alignedB_d1 <= grp_needwun_Pipeline_trace_fu_146_alignedB_d1;

    alignedB_we0_assign_proc : process(icmp_ln83_reg_446, grp_needwun_Pipeline_trace_fu_146_alignedB_we0, grp_needwun_Pipeline_pad_b_fu_185_alignedB_we0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln83_reg_446 = ap_const_lv1_1))) then 
            alignedB_we0 <= grp_needwun_Pipeline_pad_b_fu_185_alignedB_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedB_we0 <= grp_needwun_Pipeline_trace_fu_146_alignedB_we0;
        else 
            alignedB_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alignedB_we1_assign_proc : process(grp_needwun_Pipeline_trace_fu_146_alignedB_we1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            alignedB_we1 <= grp_needwun_Pipeline_trace_fu_146_alignedB_we1;
        else 
            alignedB_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(ap_block_state11_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state11_on_subcall_done)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_needwun_Pipeline_init_row_fu_134_ap_done)
    begin
        if ((grp_needwun_Pipeline_init_row_fu_134_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_needwun_Pipeline_init_col_fu_140_ap_done)
    begin
        if ((grp_needwun_Pipeline_init_col_fu_140_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_needwun_Pipeline_fill_in_fu_161_ap_done)
    begin
        if ((grp_needwun_Pipeline_fill_in_fu_161_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(grp_needwun_Pipeline_trace_fu_146_ap_done)
    begin
        if ((grp_needwun_Pipeline_trace_fu_146_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state11_on_subcall_done_assign_proc : process(icmp_ln83_reg_446, grp_needwun_Pipeline_pad_a_fu_178_ap_done, grp_needwun_Pipeline_pad_b_fu_185_ap_done)
    begin
                ap_block_state11_on_subcall_done <= (((grp_needwun_Pipeline_pad_b_fu_185_ap_done = ap_const_logic_0) and (icmp_ln83_reg_446 = ap_const_lv1_1)) or ((grp_needwun_Pipeline_pad_a_fu_178_ap_done = ap_const_logic_0) and (icmp_ln83_reg_446 = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_idx_1_cast19_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_idx_reg_392),14));
    empty_19_fu_220_p1 <= indvar_fu_100(7 - 1 downto 0);
    empty_20_fu_258_p2 <= std_logic_vector(unsigned(tmp_cast_fu_254_p1) + unsigned(p_shl4_cast_fu_232_p1));
    empty_21_fu_298_p2 <= std_logic_vector(unsigned(trunc_ln28_fu_295_p1) + unsigned(ap_const_lv7_7F));
    grp_needwun_Pipeline_fill_in_fu_161_ap_start <= grp_needwun_Pipeline_fill_in_fu_161_ap_start_reg;
    grp_needwun_Pipeline_init_col_fu_140_ap_start <= grp_needwun_Pipeline_init_col_fu_140_ap_start_reg;
    grp_needwun_Pipeline_init_row_fu_134_ap_start <= grp_needwun_Pipeline_init_row_fu_134_ap_start_reg;
    grp_needwun_Pipeline_pad_a_fu_178_ap_start <= grp_needwun_Pipeline_pad_a_fu_178_ap_start_reg;
    grp_needwun_Pipeline_pad_b_fu_185_ap_start <= grp_needwun_Pipeline_pad_b_fu_185_ap_start_reg;
    grp_needwun_Pipeline_trace_fu_146_ap_start <= grp_needwun_Pipeline_trace_fu_146_ap_start_reg;
    icmp_ln28_fu_208_p2 <= "1" when (b_idx_1_fu_96 = ap_const_lv8_81) else "0";
    icmp_ln83_fu_366_p2 <= "1" when (signed(tmp_1_fu_356_p4) < signed(ap_const_lv24_1)) else "0";
    p_cast13_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_21_fu_298_p2),64));
    p_cast14_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_264_p4),64));
    p_shl2_fu_319_p3 <= (b_idx_reg_392 & ap_const_lv7_0);
    p_shl4_cast_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_224_p3),17));
    p_shl4_fu_224_p3 <= (empty_19_fu_220_p1 & ap_const_lv9_0);
    p_shl5_cast_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_236_p3),11));
    p_shl5_fu_236_p3 <= (empty_19_fu_220_p1 & ap_const_lv2_0);

    ptr_address0_assign_proc : process(grp_needwun_Pipeline_trace_fu_146_ptr_address0, grp_needwun_Pipeline_fill_in_fu_161_ptr_address0, ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ptr_address0 <= grp_needwun_Pipeline_fill_in_fu_161_ptr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ptr_address0 <= grp_needwun_Pipeline_trace_fu_146_ptr_address0;
        else 
            ptr_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ptr_ce0_assign_proc : process(grp_needwun_Pipeline_trace_fu_146_ptr_ce0, grp_needwun_Pipeline_fill_in_fu_161_ptr_ce0, ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ptr_ce0 <= grp_needwun_Pipeline_fill_in_fu_161_ptr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ptr_ce0 <= grp_needwun_Pipeline_trace_fu_146_ptr_ce0;
        else 
            ptr_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ptr_d0 <= grp_needwun_Pipeline_fill_in_fu_161_ptr_d0;

    ptr_we0_assign_proc : process(grp_needwun_Pipeline_fill_in_fu_161_ptr_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ptr_we0 <= grp_needwun_Pipeline_fill_in_fu_161_ptr_we0;
        else 
            ptr_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_356_p4 <= b_str_idx_2_loc_fu_104(31 downto 8);
    tmp_3_fu_312_p3 <= (empty_21_reg_408 & ap_const_lv7_0);
    tmp_4_fu_264_p4 <= empty_20_fu_258_p2(16 downto 2);
    tmp_cast_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_248_p2),17));
    tmp_fu_248_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_244_p1) + unsigned(ap_const_lv11_204));
    trunc_ln28_fu_295_p1 <= b_idx_reg_392(7 - 1 downto 0);
    zext_ln29_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln39_1_fu_333_p2),15));
end behav;
