Analysis & Synthesis report for niosAudio
Thu May 23 22:55:13 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu May 23 22:55:13 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; niosAudio                                   ;
; Top-level Entity Name              ; niosAudio                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; niosAudio          ; niosAudio          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 23 22:54:46 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off niosAudio -c niosAudio
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "InterfaceAvalon.qsys"
Info (12250): 2019.05.23.22:54:59 Progress: Loading niosAudio/InterfaceAvalon.qsys
Info (12250): 2019.05.23.22:54:59 Progress: Reading input file
Info (12250): 2019.05.23.22:54:59 Progress: Adding audioProcessor_0 [audioProcessor 1.0]
Info (12250): 2019.05.23.22:55:00 Progress: Parameterizing module audioProcessor_0
Info (12250): 2019.05.23.22:55:00 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2019.05.23.22:55:00 Progress: Parameterizing module clk_0
Info (12250): 2019.05.23.22:55:00 Progress: Adding clk_1 [clock_source 17.1]
Info (12250): 2019.05.23.22:55:00 Progress: Parameterizing module clk_1
Info (12250): 2019.05.23.22:55:00 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Info (12250): 2019.05.23.22:55:00 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2019.05.23.22:55:00 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Info (12250): 2019.05.23.22:55:00 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.05.23.22:55:00 Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 17.1]
Info (12250): 2019.05.23.22:55:00 Progress: Parameterizing module onchip_memory2_1
Info (12250): 2019.05.23.22:55:00 Progress: Building connections
Info (12250): 2019.05.23.22:55:00 Progress: Parameterizing connections
Info (12250): 2019.05.23.22:55:00 Progress: Validating
Info (12250): 2019.05.23.22:55:01 Progress: Done reading input file
Warning (12251): InterfaceAvalon.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info (12250): InterfaceAvalon: Generating InterfaceAvalon "InterfaceAvalon" for QUARTUS_SYNTH
Info (12250): AudioProcessor_0: "InterfaceAvalon" instantiated audioProcessor "audioProcessor_0"
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'InterfaceAvalon_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=InterfaceAvalon_nios2_qsys_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0003_nios2_qsys_0_gen//InterfaceAvalon_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:05 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:05 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:06 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:06 (*)   Creating plain-text RTL
Info (12250): Nios2_qsys_0: # 2019.05.23 22:55:08 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'InterfaceAvalon_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "InterfaceAvalon" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'InterfaceAvalon_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=InterfaceAvalon_onchip_memory2_0 --dir=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0004_onchip_memory2_0_gen//InterfaceAvalon_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'InterfaceAvalon_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "InterfaceAvalon" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Onchip_memory2_1: Starting RTL generation for module 'InterfaceAvalon_onchip_memory2_1'
Info (12250): Onchip_memory2_1:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=InterfaceAvalon_onchip_memory2_1 --dir=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0005_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/aluno/AppData/Local/Temp/alt8040_6102571817833346490.dir/0005_onchip_memory2_1_gen//InterfaceAvalon_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_1: Done RTL generation for module 'InterfaceAvalon_onchip_memory2_1'
Info (12250): Onchip_memory2_1: "InterfaceAvalon" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "InterfaceAvalon" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "InterfaceAvalon" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "InterfaceAvalon" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info (12250): AudioProcessor_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audioProcessor_0_avalon_slave_0_translator"
Info (12250): Nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info (12250): AudioProcessor_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audioProcessor_0_avalon_slave_0_agent"
Info (12250): AudioProcessor_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "audioProcessor_0_avalon_slave_0_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/Lab4/niosAudio/db/ip/InterfaceAvalon/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Lab4/niosAudio/db/ip/InterfaceAvalon/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Lab4/niosAudio/db/ip/InterfaceAvalon/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): InterfaceAvalon: Done "InterfaceAvalon" with 26 modules, 44 files
Info (12249): Finished elaborating Platform Designer system entity "InterfaceAvalon.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/interfaceavalon.v
    Info (12023): Found entity 1: InterfaceAvalon File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/InterfaceAvalon.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_irq_mapper.sv
    Info (12023): Found entity 1: InterfaceAvalon_irq_mapper File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0.v
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_avalon_st_adapter File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_rsp_mux_001 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_rsp_mux File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_rsp_demux File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_cmd_mux_001 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_cmd_mux File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_cmd_demux_001 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_cmd_demux File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_router_003_default_decode File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: InterfaceAvalon_mm_interconnect_0_router_003 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_router_002_default_decode File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: InterfaceAvalon_mm_interconnect_0_router_002 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_router_001_default_decode File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: InterfaceAvalon_mm_interconnect_0_router_001 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: InterfaceAvalon_mm_interconnect_0_router_default_decode File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: InterfaceAvalon_mm_interconnect_0_router File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_onchip_memory2_1.v
    Info (12023): Found entity 1: InterfaceAvalon_onchip_memory2_1 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_onchip_memory2_0.v
    Info (12023): Found entity 1: InterfaceAvalon_onchip_memory2_0 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_0.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0.v
    Info (12023): Found entity 1: InterfaceAvalon_nios2_qsys_0_register_bank_a_module File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: InterfaceAvalon_nios2_qsys_0_register_bank_b_module File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 87
    Info (12023): Found entity 3: InterfaceAvalon_nios2_qsys_0_nios2_oci_debug File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 153
    Info (12023): Found entity 4: InterfaceAvalon_nios2_qsys_0_ociram_sp_ram_module File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 295
    Info (12023): Found entity 5: InterfaceAvalon_nios2_qsys_0_nios2_ocimem File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 359
    Info (12023): Found entity 6: InterfaceAvalon_nios2_qsys_0_nios2_avalon_reg File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 543
    Info (12023): Found entity 7: InterfaceAvalon_nios2_qsys_0_nios2_oci_break File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 636
    Info (12023): Found entity 8: InterfaceAvalon_nios2_qsys_0_nios2_oci_xbrk File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 931
    Info (12023): Found entity 9: InterfaceAvalon_nios2_qsys_0_nios2_oci_dbrk File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 1138
    Info (12023): Found entity 10: InterfaceAvalon_nios2_qsys_0_nios2_oci_itrace File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 1325
    Info (12023): Found entity 11: InterfaceAvalon_nios2_qsys_0_nios2_oci_td_mode File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 1649
    Info (12023): Found entity 12: InterfaceAvalon_nios2_qsys_0_nios2_oci_dtrace File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 1717
    Info (12023): Found entity 13: InterfaceAvalon_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 1812
    Info (12023): Found entity 14: InterfaceAvalon_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 1884
    Info (12023): Found entity 15: InterfaceAvalon_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 1927
    Info (12023): Found entity 16: InterfaceAvalon_nios2_qsys_0_nios2_oci_fifo File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 1974
    Info (12023): Found entity 17: InterfaceAvalon_nios2_qsys_0_nios2_oci_pib File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 2476
    Info (12023): Found entity 18: InterfaceAvalon_nios2_qsys_0_nios2_oci_im File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 2545
    Info (12023): Found entity 19: InterfaceAvalon_nios2_qsys_0_nios2_performance_monitors File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 2662
    Info (12023): Found entity 20: InterfaceAvalon_nios2_qsys_0_nios2_oci File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 2679
    Info (12023): Found entity 21: InterfaceAvalon_nios2_qsys_0 File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v Line: 3188
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: InterfaceAvalon_nios2_qsys_0_jtag_debug_module_sysclk File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: InterfaceAvalon_nios2_qsys_0_jtag_debug_module_tck File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: InterfaceAvalon_nios2_qsys_0_jtag_debug_module_wrapper File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: InterfaceAvalon_nios2_qsys_0_oci_test_bench File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/interfaceavalon_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: InterfaceAvalon_nios2_qsys_0_test_bench File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/audioprocessor.v
    Info (12023): Found entity 1: audioProcessor File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/audioprocessor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/codecinterface.v
    Info (12023): Found entity 1: codecInterface File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/codecInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/memocontroller.v
    Info (12023): Found entity 1: memoController File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/memoController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interfaceavalon/synthesis/submodules/rommemory.v
    Info (12023): Found entity 1: romMemory File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/romMemory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file niosaudio.bdf
    Info (12023): Found entity 1: niosAudio
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/interfaceavalon.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/InterfaceAvalon.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/interfaceavalon.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_irq_mapper.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_irq_mapper.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux_001.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_demux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_demux_001.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux_001.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_cmd_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_cmd_mux_001.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_001.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_001.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_002.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_003.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_router_003.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_router_003.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_demux.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux_001.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_mm_interconnect_0_rsp_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_mm_interconnect_0_rsp_mux_001.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_sysclk.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_sysclk.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_tck.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_tck.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_wrapper.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_jtag_debug_module_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_jtag_debug_module_wrapper.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_oci_test_bench.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_oci_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_oci_test_bench.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_test_bench.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_nios2_qsys_0_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_nios2_qsys_0_test_bench.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_0.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_0.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_1.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/InterfaceAvalon_onchip_memory2_1.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/interfaceavalon_onchip_memory2_1.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_avalon_sc_fifo.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_arbitrator.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_master_agent.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_master_translator.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_slave_agent.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_merlin_slave_translator.sv
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_reset_controller.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/altera_reset_synchronizer.v
Error (10228): Verilog HDL error at audioprocessor.v(1): module "audioProcessor" cannot be declared more than once File: C:/Lab4/niosAudio/db/ip/interfaceavalon/submodules/audioprocessor.v Line: 1
Info (10499): HDL info at audioprocessor.v(1): see declaration for object "audioProcessor" File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/audioprocessor.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/audioprocessor.v
Error (10228): Verilog HDL error at codecinterface.v(1): module "codecInterface" cannot be declared more than once File: C:/Lab4/niosAudio/db/ip/interfaceavalon/submodules/codecinterface.v Line: 1
Info (10499): HDL info at codecInterface.v(1): see declaration for object "codecInterface" File: C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/codecInterface.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/codecinterface.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/memocontroller.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/memoController.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/memocontroller.v
Info (15248): File "c:/lab4/niosaudio/db/ip/interfaceavalon/submodules/rommemory.v" is a duplicate of already analyzed file "C:/Lab4/niosAudio/InterfaceAvalon/synthesis/submodules/romMemory.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/interfaceavalon/submodules/rommemory.v
Info (144001): Generated suppressed messages file C:/Lab4/niosAudio/output_files/niosAudio.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 4733 megabytes
    Error: Processing ended: Thu May 23 22:55:13 2019
    Error: Elapsed time: 00:00:27
    Error: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Lab4/niosAudio/output_files/niosAudio.map.smsg.


