Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 18:15:01 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (44.54,11.66)     n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0389      1.0500    0.0870      0.0870 r    (44.79,11.66)     n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0091
  U304/I (INVD1BWP16P90CPD)                                                                               0.0389      1.0700    0.0010      0.0880 r    (48.67,15.12)
  U304/ZN (INVD1BWP16P90CPD)                                                                              0.0366      1.0500    0.0375      0.1256 f    (48.74,15.13)
  n396 (net)                                                                           8      0.0074
  U256/A2 (NR2D1BWP16P90CPD)                                                                              0.0365      1.0700    0.0001      0.1256 f    (48.76,14.54)
  U256/ZN (NR2D1BWP16P90CPD)                                                                              0.0219      1.0500    0.0246      0.1503 r    (48.88,14.54)
  n222 (net)                                                                           3      0.0026
  U257/B1 (IND2D1BWP16P90CPDULVT)                                                                         0.0219      1.0700    0.0002      0.1505 r    (48.84,12.82)
  U257/ZN (IND2D1BWP16P90CPDULVT)                                                                         0.0600      1.0500    0.0422      0.1927 f    (48.86,12.82)
  n220 (net)                                                                           7      0.0104
  U262/A1 (INR2D1BWP16P90CPD)                                                                             0.0602      1.0700    0.0005      0.1932 f    (50.61,15.09)
  U262/ZN (INR2D1BWP16P90CPD)                                                                             0.0129      1.0500    0.0278      0.2209 f    (50.75,15.12)
  n139 (net)                                                                           2      0.0017
  U305/A1 (INR3D1BWP16P90CPD)                                                                             0.0129      1.0700    0.0002      0.2211 f    (53.59,15.06)
  U305/ZN (INR3D1BWP16P90CPD)                                                                             0.0106      1.0500    0.0173      0.2384 f    (53.78,15.12)
  n141 (net)                                                                           1      0.0009
  U276/B (IAO21D1BWP16P90CPD)                                                                             0.0106      1.0700    0.0001      0.2385 f    (53.77,13.46)
  U276/ZN (IAO21D1BWP16P90CPD)                                                                            0.0236      1.0500    0.0198      0.2583 r    (53.76,13.40)
  n145 (net)                                                                           3      0.0025
  U547/I (INVD1BWP16P90CPD)                                                                               0.0236      1.0700    0.0001      0.2584 r    (54.52,13.39)
  U547/ZN (INVD1BWP16P90CPD)                                                                              0.0109      1.0500    0.0144      0.2728 f    (54.59,13.39)
  n458 (net)                                                                           2      0.0014
  U285/B1 (INR2D1BWP16P90CPD)                                                                             0.0109      1.0700    0.0001      0.2729 f    (54.96,12.82)
  U285/ZN (INR2D1BWP16P90CPD)                                                                             0.0113      1.0500    0.0119      0.2848 r    (54.98,12.82)
  n455 (net)                                                                           1      0.0009
  U280/A2 (AOI22D1BWP16P90CPDULVT)                                                                        0.0113      1.0700    0.0001      0.2849 r    (55.21,13.87)
  U280/ZN (AOI22D1BWP16P90CPDULVT)                                                                        0.0173      1.0500    0.0102      0.2951 f    (55.08,13.95)
  n454 (net)                                                                           1      0.0010
  U284/A1 (ND2D1BWP16P90CPDULVT)                                                                          0.0173      1.0700    0.0001      0.2952 f    (55.60,12.19)
  U284/ZN (ND2D1BWP16P90CPDULVT)                                                                          0.0070      1.0500    0.0056      0.3008 r    (55.63,12.24)
  n472 (net)                                                                           1      0.0009
  U281/B1 (INR2D1BWP16P90CPDULVT)                                                                         0.0070      1.0700    0.0001      0.3009 r    (56.85,11.09)
  U281/ZN (INR2D1BWP16P90CPDULVT)                                                                         0.0065      1.0500    0.0064      0.3072 f    (56.87,11.09)
  n255 (net)                                                                           1      0.0011
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)                                                     0.0065      1.0700    0.0001      0.3073 f    (58.39,12.21)     n
  data arrival time                                                                                                                         0.3073

  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (ideal)                                                                                                   0.0000      0.6000
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.6000 f    (60.51,12.24)     n
  clock uncertainty                                                                                                            -0.0300      0.5700
  duty cycle clock jitter                                                                                                      -0.0090      0.5610
  library setup time                                                                                                  1.0000   -0.0117      0.5493
  data required time                                                                                                                        0.5493
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5493
  data arrival time                                                                                                                        -0.3073
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2420



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0056      1.0500    0.0013      0.5013 r    (61.75,13.65)
  tdi (net)                                                                            1      0.0012
  FTB_1__39/I (BUFFSKND1BWP16P90CPDILVT)                                                                  0.0056      1.0700    0.0001      0.5014 r    (58.85,13.39)     s
  FTB_1__39/Z (BUFFSKND1BWP16P90CPDILVT)                                                                  0.0425      1.0500    0.0308      0.5321 r    (59.00,13.39)     s
  aps_rename_1_ (net)                                                                  7      0.0110
  ZINV_112_inst_44/I (INVD1BWP16P90CPDULVT)                                                               0.0424      1.0700    0.0005      0.5326 r    (57.94,12.24)
  ZINV_112_inst_44/ZN (INVD1BWP16P90CPDULVT)                                                              0.0299      1.0500    0.0280      0.5606 f    (58.01,12.23)
  ZINV_112_0 (net)                                                                     1      0.0083
  ZINV_103_f_inst_43/I (CKND12BWP16P90CPDULVT)                                                            0.0299      1.0700    0.0009      0.5615 f    (59.11,11.09)
  ZINV_103_f_inst_43/ZN (CKND12BWP16P90CPDULVT)                                                           0.0272      1.0500    0.0217      0.5832 r    (59.10,11.09)
  dbg_dat_si[0] (net)                                                                  1      0.1005
  dbg_dat_si[0] (out)                                                                                     0.0292      1.0700    0.0099      0.5930 r    (61.75,12.45)
  data arrival time                                                                                                                         0.5930

  clock clock (rise edge)                                                                                                       1.2000      1.2000
  clock network delay (ideal)                                                                                                   0.0000      1.2000
  clock uncertainty                                                                                                            -0.0300      1.1700
  cycle clock jitter                                                                                                           -0.0070      1.1630
  output external delay                                                                                                        -0.5000      0.6630
  data required time                                                                                                                        0.6630
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6630
  data arrival time                                                                                                                        -0.5930
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0700



  Startpoint: dbg_datf_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_datf_so[0] (in)                                                                                     0.0059      1.0500    0.0016      0.5016 r    (61.75,14.13)
  dbg_datf_so[0] (net)                                                                 1      0.0015
  U280/A1 (AOI22D1BWP16P90CPDULVT)                                                                        0.0059      1.0700    0.0002      0.5018 r    (55.05,13.98)
  U280/ZN (AOI22D1BWP16P90CPDULVT)                                                                        0.0173      1.0500    0.0088      0.5106 f    (55.08,13.95)
  n454 (net)                                                                           1      0.0010
  U284/A1 (ND2D1BWP16P90CPDULVT)                                                                          0.0173      1.0700    0.0001      0.5107 f    (55.60,12.19)
  U284/ZN (ND2D1BWP16P90CPDULVT)                                                                          0.0070      1.0500    0.0056      0.5163 r    (55.63,12.24)
  n472 (net)                                                                           1      0.0009
  U281/B1 (INR2D1BWP16P90CPDULVT)                                                                         0.0070      1.0700    0.0001      0.5164 r    (56.85,11.09)
  U281/ZN (INR2D1BWP16P90CPDULVT)                                                                         0.0065      1.0500    0.0064      0.5227 f    (56.87,11.09)
  n255 (net)                                                                           1      0.0011
  i_img2_jtag_tap_tdo_reg/D (DFNSNQD4BWP16P90CPDULVT)                                                     0.0065      1.0700    0.0001      0.5228 f    (58.39,12.21)     n
  data arrival time                                                                                                                         0.5228

  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (ideal)                                                                                                   0.0000      0.6000
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.6000 f    (60.51,12.24)     n
  clock uncertainty                                                                                                            -0.0300      0.5700
  duty cycle clock jitter                                                                                                      -0.0090      0.5610
  library setup time                                                                                                  1.0000   -0.0117      0.5493
  data required time                                                                                                                        0.5493
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5493
  data arrival time                                                                                                                        -0.5228
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0265



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.6000      0.6000
  clock network delay (ideal)                                                                                                   0.0000      0.6000

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0400      1.0700    0.0000      0.6000 f    (58.53,14.54)     n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                              0.0072      1.0500    0.0398      0.6398 r    (58.11,14.54)     n
  n406 (net)                                                                           1      0.0051
  ZINV_18_inst_42/I (INVSKND8BWP16P90CPDULVT)                                                             0.0072      1.0700    0.0005      0.6403 r    (59.59,14.54)
  ZINV_18_inst_42/ZN (INVSKND8BWP16P90CPDULVT)                                                            0.0051      1.0500    0.0052      0.6455 f    (59.82,14.54)
  ZINV_18_0 (net)                                                                      1      0.0094
  ZINV_9_f_inst_41/I (CKND14BWP16P90CPDULVT)                                                              0.0051      1.0700    0.0007      0.6462 f    (59.92,13.97)
  ZINV_9_f_inst_41/ZN (CKND14BWP16P90CPDULVT)                                                             0.0204      1.0500    0.0142      0.6604 r    (59.91,13.97)
  tdo_enable (net)                                                                     1      0.1003
  tdo_enable (out)                                                                                        0.0225      1.0700    0.0088      0.6692 r    (61.75,13.41)
  data arrival time                                                                                                                         0.6692

  clock clock (rise edge)                                                                                                       1.2000      1.2000
  clock network delay (ideal)                                                                                                   0.0000      1.2000
  clock uncertainty                                                                                                            -0.0300      1.1700
  duty cycle clock jitter                                                                                                      -0.0090      1.1610
  output external delay                                                                                                        -0.5000      0.6610
  data required time                                                                                                                        0.6610
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6610
  data arrival time                                                                                                                        -0.6692
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0082


1
