$date
	Sun Oct 23 06:52:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#970781
b101 !
1"
#970782
b101 &
b101 %
1$
#970783
0"
#970786
b10000 &
b10000 %
#970790
b1000 &
b1000 %
#970794
b100 &
b100 %
#970798
b10 &
b10 %
#970802
b1 &
b1 %
1#
#970806
b0 &
0#
b0 %
0$
#1975694
b1 &
b1 %
1$
b1 !
1"
#1975695
0"
#1975698
1#
#1975702
b0 &
0#
b0 %
0$
#2968654
b11000 &
b11000 %
1$
b11000 !
1"
#2968655
0"
#2968658
b1100 &
b1100 %
#2968662
b110 &
b110 %
#2968666
b11 &
b11 %
#2968670
b1010 &
b1010 %
#2968674
b101 &
b101 %
#2968678
b10000 &
b10000 %
#2968682
b1000 &
b1000 %
#2968686
b100 &
b100 %
#2968690
b10 &
b10 %
#2968694
b1 &
1#
b1 %
#2968698
b0 &
b0 %
0#
0$
#4500012
