# Reading pref.tcl
# do W2Lab_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ce1911/lab/02_synchronous/MYMUX4TO1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:20 on Mar 16,2022
# vcom -reportprogress 300 -93 -work work C:/ce1911/lab/02_synchronous/MYMUX4TO1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MYMUX4TO1
# -- Compiling architecture DATAFLOW of MYMUX4TO1
# End time: 10:22:20 on Mar 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ce1911/lab/02_synchronous/shift_reg_4bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:20 on Mar 16,2022
# vcom -reportprogress 300 -93 -work work C:/ce1911/lab/02_synchronous/shift_reg_4bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg_4bit
# -- Compiling architecture bdf_type of shift_reg_4bit
# End time: 10:22:20 on Mar 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/ce1911/lab/02_synchronous/shift_reg_4bit_tb.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:20 on Mar 16,2022
# vcom -reportprogress 300 -93 -work work C:/ce1911/lab/02_synchronous/shift_reg_4bit_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg_4bit_tb
# -- Compiling architecture testbench of shift_reg_4bit_tb
# End time: 10:22:21 on Mar 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  shift_reg_4bit_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" shift_reg_4bit_tb 
# Start time: 10:22:21 on Mar 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_reg_4bit_tb(testbench)
# Loading work.shift_reg_4bit(bdf_type)
# Loading work.mymux4to1(dataflow)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# End time: 10:25:11 on Mar 16,2022, Elapsed time: 0:02:50
# Errors: 0, Warnings: 0
