/*
 * Copyright (C) 2022 CNPEM (cnpem.br)
 * Author: Ã‰rico Nogueira <erico.rolim@lnls.br>
 *
 * Released according to the GNU GPL, version 3 or any later version.
 */

#ifndef ACQ_H
#define ACQ_H

#include <chrono>
#include <string>
#include <vector>

#include <pciDriver/lib/PciDevice.h>

#include "decoders.h"

enum class acq_status {
    success,
    timeout,
};

class LnlsBpmAcqCoreController {
    const struct pcie_bars *bars;
    size_t addr;
    unsigned sample_size, alignment;
    /* current channel variables */
    unsigned channel_atom_width, channel_num_atoms;

    struct acq_core regs{};

    void get_internal_values();
    bool acquisition_ready();

  public:
    LnlsBpmAcqCoreController(const struct pcie_bars *bars, size_t addr):
        bars(bars), addr(addr)
    {
    }

    pciDriver::PciDevice *device = nullptr;

    unsigned channel = 0;
    unsigned pre_samples = 4;
    unsigned post_samples = 16;
    unsigned number_shots = 1;
    std::string trigger_type = "immediate";
    unsigned data_trigger_threshold = 0;
    bool data_trigger_polarity_neg = true;
    unsigned data_trigger_sel = 0;
    unsigned data_trigger_filt = 1;
    unsigned data_trigger_channel = 0;
    unsigned trigger_delay = 0;

    void encode_config();
    void write_config();
    void start_acquisition();
    void wait_for_acquisition();
    [[nodiscard]]
    acq_status wait_for_acquisition(std::chrono::milliseconds wait_time);

    std::vector<uint32_t> result_unsigned();
    std::vector<int32_t> result_signed();
};

#endif
