<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/gfx_v9_4.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - gfx_v9_4.c<span style="font-size: 80%;"> (source / <a href="gfx_v9_4.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">188</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2020 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/kernel.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;amdgpu_gfx.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;soc15.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;soc15d.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;amdgpu_atomfirmware.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;amdgpu_pm.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;gc/gc_9_4_1_offset.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;gc/gc_9_4_1_sh_mask.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;soc15_common.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;gfx_v9_4.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : static const struct soc15_reg_entry gfx_v9_4_edc_counter_regs[] = {</a>
<a name="41"><span class="lineNum">      41 </span>            :         /* CPC */</a>
<a name="42"><span class="lineNum">      42 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmCPC_EDC_SCRATCH_CNT), 0, 1, 1 },</a>
<a name="43"><span class="lineNum">      43 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmCPC_EDC_UCODE_CNT), 0, 1, 1 },</a>
<a name="44"><span class="lineNum">      44 </span>            :         /* DC */</a>
<a name="45"><span class="lineNum">      45 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmDC_EDC_STATE_CNT), 0, 1, 1 },</a>
<a name="46"><span class="lineNum">      46 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmDC_EDC_CSINVOC_CNT), 0, 1, 1 },</a>
<a name="47"><span class="lineNum">      47 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmDC_EDC_RESTORE_CNT), 0, 1, 1 },</a>
<a name="48"><span class="lineNum">      48 </span>            :         /* CPF */</a>
<a name="49"><span class="lineNum">      49 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_ROQ_CNT), 0, 1, 1 },</a>
<a name="50"><span class="lineNum">      50 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_TAG_CNT), 0, 1, 1 },</a>
<a name="51"><span class="lineNum">      51 </span>            :         /* GDS */</a>
<a name="52"><span class="lineNum">      52 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_CNT), 0, 1, 1 },</a>
<a name="53"><span class="lineNum">      53 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_GRBM_CNT), 0, 1, 1 },</a>
<a name="54"><span class="lineNum">      54 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_DED), 0, 1, 1 },</a>
<a name="55"><span class="lineNum">      55 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PHY_CNT), 0, 1, 1 },</a>
<a name="56"><span class="lineNum">      56 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT), 0, 1, 1 },</a>
<a name="57"><span class="lineNum">      57 </span>            :         /* SPI */</a>
<a name="58"><span class="lineNum">      58 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT), 0, 4, 1 },</a>
<a name="59"><span class="lineNum">      59 </span>            :         /* SQ */</a>
<a name="60"><span class="lineNum">      60 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT), 0, 8, 16 },</a>
<a name="61"><span class="lineNum">      61 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_DED_CNT), 0, 8, 16 },</a>
<a name="62"><span class="lineNum">      62 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_INFO), 0, 8, 16 },</a>
<a name="63"><span class="lineNum">      63 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_SEC_CNT), 0, 8, 16 },</a>
<a name="64"><span class="lineNum">      64 </span>            :         /* SQC */</a>
<a name="65"><span class="lineNum">      65 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT), 0, 4, 6 },</a>
<a name="66"><span class="lineNum">      66 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2), 0, 4, 6 },</a>
<a name="67"><span class="lineNum">      67 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3), 0, 4, 6 },</a>
<a name="68"><span class="lineNum">      68 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_PARITY_CNT3), 0, 4, 6 },</a>
<a name="69"><span class="lineNum">      69 </span>            :         /* TA */</a>
<a name="70"><span class="lineNum">      70 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT), 0, 4, 16 },</a>
<a name="71"><span class="lineNum">      71 </span>            :         /* TCA */</a>
<a name="72"><span class="lineNum">      72 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmTCA_EDC_CNT), 0, 1, 2 },</a>
<a name="73"><span class="lineNum">      73 </span>            :         /* TCC */</a>
<a name="74"><span class="lineNum">      74 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT), 0, 1, 16 },</a>
<a name="75"><span class="lineNum">      75 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2), 0, 1, 16 },</a>
<a name="76"><span class="lineNum">      76 </span>            :         /* TCI */</a>
<a name="77"><span class="lineNum">      77 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmTCI_EDC_CNT), 0, 1, 72 },</a>
<a name="78"><span class="lineNum">      78 </span>            :         /* TCP */</a>
<a name="79"><span class="lineNum">      79 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW), 0, 4, 16 },</a>
<a name="80"><span class="lineNum">      80 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmTCP_ATC_EDC_GATCL1_CNT), 0, 4, 16 },</a>
<a name="81"><span class="lineNum">      81 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT), 0, 4, 16 },</a>
<a name="82"><span class="lineNum">      82 </span>            :         /* TD */</a>
<a name="83"><span class="lineNum">      83 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmTD_EDC_CNT), 0, 4, 16 },</a>
<a name="84"><span class="lineNum">      84 </span>            :         /* GCEA */</a>
<a name="85"><span class="lineNum">      85 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT), 0, 1, 32 },</a>
<a name="86"><span class="lineNum">      86 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2), 0, 1, 32 },</a>
<a name="87"><span class="lineNum">      87 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3), 0, 1, 32 },</a>
<a name="88"><span class="lineNum">      88 </span>            :         /* RLC */</a>
<a name="89"><span class="lineNum">      89 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT), 0, 1, 1 },</a>
<a name="90"><span class="lineNum">      90 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT2), 0, 1, 1 },</a>
<a name="91"><span class="lineNum">      91 </span>            : };</a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 : static void gfx_v9_4_select_se_sh(struct amdgpu_device *adev, u32 se_num,</span></a>
<a name="94"><span class="lineNum">      94 </span>            :                                   u32 sh_num, u32 instance)</a>
<a name="95"><span class="lineNum">      95 </span>            : {</a>
<a name="96"><span class="lineNum">      96 </span>            :         u32 data;</a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :         if (instance == 0xffffffff)</span></a>
<a name="99"><span class="lineNum">      99 </span>            :                 data = REG_SET_FIELD(0, GRBM_GFX_INDEX,</a>
<a name="100"><span class="lineNum">     100 </span>            :                                      INSTANCE_BROADCAST_WRITES, 1);</a>
<a name="101"><span class="lineNum">     101 </span>            :         else</a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_INDEX,</span></a>
<a name="103"><span class="lineNum">     103 </span>            :                                      instance);</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :         if (se_num == 0xffffffff)</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES,</span></a>
<a name="107"><span class="lineNum">     107 </span>            :                                      1);</a>
<a name="108"><span class="lineNum">     108 </span>            :         else</a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_INDEX, se_num);</span></a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :         if (sh_num == 0xffffffff)</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_BROADCAST_WRITES,</span></a>
<a name="113"><span class="lineNum">     113 </span>            :                                      1);</a>
<a name="114"><span class="lineNum">     114 </span>            :         else</a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_INDEX, sh_num);</span></a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC_SHADOW(GC, 0, mmGRBM_GFX_INDEX, data);</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 : }</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            : static const struct soc15_ras_field_entry gfx_v9_4_ras_fields[] = {</a>
<a name="121"><span class="lineNum">     121 </span>            :         /* CPC */</a>
<a name="122"><span class="lineNum">     122 </span>            :         { &quot;CPC_SCRATCH&quot;, SOC15_REG_ENTRY(GC, 0, mmCPC_EDC_SCRATCH_CNT),</a>
<a name="123"><span class="lineNum">     123 </span>            :           SOC15_REG_FIELD(CPC_EDC_SCRATCH_CNT, SEC_COUNT),</a>
<a name="124"><span class="lineNum">     124 </span>            :           SOC15_REG_FIELD(CPC_EDC_SCRATCH_CNT, DED_COUNT) },</a>
<a name="125"><span class="lineNum">     125 </span>            :         { &quot;CPC_UCODE&quot;, SOC15_REG_ENTRY(GC, 0, mmCPC_EDC_UCODE_CNT),</a>
<a name="126"><span class="lineNum">     126 </span>            :           SOC15_REG_FIELD(CPC_EDC_UCODE_CNT, SEC_COUNT),</a>
<a name="127"><span class="lineNum">     127 </span>            :           SOC15_REG_FIELD(CPC_EDC_UCODE_CNT, DED_COUNT) },</a>
<a name="128"><span class="lineNum">     128 </span>            :         { &quot;CPC_DC_STATE_RAM_ME1&quot;, SOC15_REG_ENTRY(GC, 0, mmDC_EDC_STATE_CNT),</a>
<a name="129"><span class="lineNum">     129 </span>            :           SOC15_REG_FIELD(DC_EDC_STATE_CNT, SEC_COUNT_ME1),</a>
<a name="130"><span class="lineNum">     130 </span>            :           SOC15_REG_FIELD(DC_EDC_STATE_CNT, DED_COUNT_ME1) },</a>
<a name="131"><span class="lineNum">     131 </span>            :         { &quot;CPC_DC_CSINVOC_RAM_ME1&quot;,</a>
<a name="132"><span class="lineNum">     132 </span>            :           SOC15_REG_ENTRY(GC, 0, mmDC_EDC_CSINVOC_CNT),</a>
<a name="133"><span class="lineNum">     133 </span>            :           SOC15_REG_FIELD(DC_EDC_CSINVOC_CNT, SEC_COUNT_ME1),</a>
<a name="134"><span class="lineNum">     134 </span>            :           SOC15_REG_FIELD(DC_EDC_CSINVOC_CNT, DED_COUNT_ME1) },</a>
<a name="135"><span class="lineNum">     135 </span>            :         { &quot;CPC_DC_RESTORE_RAM_ME1&quot;,</a>
<a name="136"><span class="lineNum">     136 </span>            :           SOC15_REG_ENTRY(GC, 0, mmDC_EDC_RESTORE_CNT),</a>
<a name="137"><span class="lineNum">     137 </span>            :           SOC15_REG_FIELD(DC_EDC_RESTORE_CNT, SEC_COUNT_ME1),</a>
<a name="138"><span class="lineNum">     138 </span>            :           SOC15_REG_FIELD(DC_EDC_RESTORE_CNT, DED_COUNT_ME1) },</a>
<a name="139"><span class="lineNum">     139 </span>            :         { &quot;CPC_DC_CSINVOC_RAM1_ME1&quot;,</a>
<a name="140"><span class="lineNum">     140 </span>            :           SOC15_REG_ENTRY(GC, 0, mmDC_EDC_CSINVOC_CNT),</a>
<a name="141"><span class="lineNum">     141 </span>            :           SOC15_REG_FIELD(DC_EDC_CSINVOC_CNT, SEC_COUNT1_ME1),</a>
<a name="142"><span class="lineNum">     142 </span>            :           SOC15_REG_FIELD(DC_EDC_CSINVOC_CNT, DED_COUNT1_ME1) },</a>
<a name="143"><span class="lineNum">     143 </span>            :         { &quot;CPC_DC_RESTORE_RAM1_ME1&quot;,</a>
<a name="144"><span class="lineNum">     144 </span>            :           SOC15_REG_ENTRY(GC, 0, mmDC_EDC_RESTORE_CNT),</a>
<a name="145"><span class="lineNum">     145 </span>            :           SOC15_REG_FIELD(DC_EDC_RESTORE_CNT, SEC_COUNT1_ME1),</a>
<a name="146"><span class="lineNum">     146 </span>            :           SOC15_REG_FIELD(DC_EDC_RESTORE_CNT, DED_COUNT1_ME1) },</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :         /* CPF */</a>
<a name="149"><span class="lineNum">     149 </span>            :         { &quot;CPF_ROQ_ME2&quot;, SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_ROQ_CNT),</a>
<a name="150"><span class="lineNum">     150 </span>            :           SOC15_REG_FIELD(CPF_EDC_ROQ_CNT, SEC_COUNT_ME2),</a>
<a name="151"><span class="lineNum">     151 </span>            :           SOC15_REG_FIELD(CPF_EDC_ROQ_CNT, DED_COUNT_ME2) },</a>
<a name="152"><span class="lineNum">     152 </span>            :         { &quot;CPF_ROQ_ME1&quot;, SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_ROQ_CNT),</a>
<a name="153"><span class="lineNum">     153 </span>            :           SOC15_REG_FIELD(CPF_EDC_ROQ_CNT, SEC_COUNT_ME1),</a>
<a name="154"><span class="lineNum">     154 </span>            :           SOC15_REG_FIELD(CPF_EDC_ROQ_CNT, DED_COUNT_ME1) },</a>
<a name="155"><span class="lineNum">     155 </span>            :         { &quot;CPF_TCIU_TAG&quot;, SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_TAG_CNT),</a>
<a name="156"><span class="lineNum">     156 </span>            :           SOC15_REG_FIELD(CPF_EDC_TAG_CNT, SEC_COUNT),</a>
<a name="157"><span class="lineNum">     157 </span>            :           SOC15_REG_FIELD(CPF_EDC_TAG_CNT, DED_COUNT) },</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            :         /* GDS */</a>
<a name="160"><span class="lineNum">     160 </span>            :         { &quot;GDS_GRBM&quot;, SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_GRBM_CNT),</a>
<a name="161"><span class="lineNum">     161 </span>            :           SOC15_REG_FIELD(GDS_EDC_GRBM_CNT, SEC),</a>
<a name="162"><span class="lineNum">     162 </span>            :           SOC15_REG_FIELD(GDS_EDC_GRBM_CNT, DED) },</a>
<a name="163"><span class="lineNum">     163 </span>            :         { &quot;GDS_MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_CNT),</a>
<a name="164"><span class="lineNum">     164 </span>            :           SOC15_REG_FIELD(GDS_EDC_CNT, GDS_MEM_SEC),</a>
<a name="165"><span class="lineNum">     165 </span>            :           SOC15_REG_FIELD(GDS_EDC_CNT, GDS_MEM_DED) },</a>
<a name="166"><span class="lineNum">     166 </span>            :         { &quot;GDS_PHY_CMD_RAM_MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PHY_CNT),</a>
<a name="167"><span class="lineNum">     167 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, PHY_CMD_RAM_MEM_SEC),</a>
<a name="168"><span class="lineNum">     168 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, PHY_CMD_RAM_MEM_DED) },</a>
<a name="169"><span class="lineNum">     169 </span>            :         { &quot;GDS_PHY_DATA_RAM_MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PHY_CNT),</a>
<a name="170"><span class="lineNum">     170 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, PHY_DATA_RAM_MEM_SEC),</a>
<a name="171"><span class="lineNum">     171 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, PHY_DATA_RAM_MEM_DED) },</a>
<a name="172"><span class="lineNum">     172 </span>            :         { &quot;GDS_ME0_CS_PIPE_MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PHY_CNT),</a>
<a name="173"><span class="lineNum">     173 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, ME0_CS_PIPE_MEM_SEC),</a>
<a name="174"><span class="lineNum">     174 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, ME0_CS_PIPE_MEM_DED) },</a>
<a name="175"><span class="lineNum">     175 </span>            :         { &quot;GDS_ME1_PIPE0_PIPE_MEM&quot;,</a>
<a name="176"><span class="lineNum">     176 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT),</a>
<a name="177"><span class="lineNum">     177 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE0_PIPE_MEM_SEC),</a>
<a name="178"><span class="lineNum">     178 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE0_PIPE_MEM_DED) },</a>
<a name="179"><span class="lineNum">     179 </span>            :         { &quot;GDS_ME1_PIPE1_PIPE_MEM&quot;,</a>
<a name="180"><span class="lineNum">     180 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT),</a>
<a name="181"><span class="lineNum">     181 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE1_PIPE_MEM_SEC),</a>
<a name="182"><span class="lineNum">     182 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE1_PIPE_MEM_DED) },</a>
<a name="183"><span class="lineNum">     183 </span>            :         { &quot;GDS_ME1_PIPE2_PIPE_MEM&quot;,</a>
<a name="184"><span class="lineNum">     184 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT),</a>
<a name="185"><span class="lineNum">     185 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE2_PIPE_MEM_SEC),</a>
<a name="186"><span class="lineNum">     186 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE2_PIPE_MEM_DED) },</a>
<a name="187"><span class="lineNum">     187 </span>            :         { &quot;GDS_ME1_PIPE3_PIPE_MEM&quot;,</a>
<a name="188"><span class="lineNum">     188 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT),</a>
<a name="189"><span class="lineNum">     189 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE3_PIPE_MEM_SEC),</a>
<a name="190"><span class="lineNum">     190 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE3_PIPE_MEM_DED) },</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            :         /* SPI */</a>
<a name="193"><span class="lineNum">     193 </span>            :         { &quot;SPI_SR_MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),</a>
<a name="194"><span class="lineNum">     194 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_SR_MEM_SEC_COUNT),</a>
<a name="195"><span class="lineNum">     195 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_SR_MEM_DED_COUNT) },</a>
<a name="196"><span class="lineNum">     196 </span>            :         { &quot;SPI_GDS_EXPREQ&quot;, SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),</a>
<a name="197"><span class="lineNum">     197 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_GDS_EXPREQ_SEC_COUNT),</a>
<a name="198"><span class="lineNum">     198 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_GDS_EXPREQ_DED_COUNT) },</a>
<a name="199"><span class="lineNum">     199 </span>            :         { &quot;SPI_WB_GRANT_30&quot;, SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),</a>
<a name="200"><span class="lineNum">     200 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_WB_GRANT_30_SEC_COUNT),</a>
<a name="201"><span class="lineNum">     201 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_WB_GRANT_30_DED_COUNT) },</a>
<a name="202"><span class="lineNum">     202 </span>            :         { &quot;SPI_WB_GRANT_61&quot;, SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),</a>
<a name="203"><span class="lineNum">     203 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_WB_GRANT_61_SEC_COUNT),</a>
<a name="204"><span class="lineNum">     204 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_WB_GRANT_61_DED_COUNT) },</a>
<a name="205"><span class="lineNum">     205 </span>            :         { &quot;SPI_LIFE_CNT&quot;, SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),</a>
<a name="206"><span class="lineNum">     206 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_LIFE_CNT_SEC_COUNT),</a>
<a name="207"><span class="lineNum">     207 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_LIFE_CNT_DED_COUNT) },</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            :         /* SQ */</a>
<a name="210"><span class="lineNum">     210 </span>            :         { &quot;SQ_SGPR&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="211"><span class="lineNum">     211 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, SGPR_SEC_COUNT),</a>
<a name="212"><span class="lineNum">     212 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, SGPR_DED_COUNT) },</a>
<a name="213"><span class="lineNum">     213 </span>            :         { &quot;SQ_LDS_D&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="214"><span class="lineNum">     214 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, LDS_D_SEC_COUNT),</a>
<a name="215"><span class="lineNum">     215 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, LDS_D_DED_COUNT) },</a>
<a name="216"><span class="lineNum">     216 </span>            :         { &quot;SQ_LDS_I&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="217"><span class="lineNum">     217 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, LDS_I_SEC_COUNT),</a>
<a name="218"><span class="lineNum">     218 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, LDS_I_DED_COUNT) },</a>
<a name="219"><span class="lineNum">     219 </span>            :         { &quot;SQ_VGPR0&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="220"><span class="lineNum">     220 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR0_SEC_COUNT),</a>
<a name="221"><span class="lineNum">     221 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR0_DED_COUNT) },</a>
<a name="222"><span class="lineNum">     222 </span>            :         { &quot;SQ_VGPR1&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="223"><span class="lineNum">     223 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR1_SEC_COUNT),</a>
<a name="224"><span class="lineNum">     224 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR1_DED_COUNT) },</a>
<a name="225"><span class="lineNum">     225 </span>            :         { &quot;SQ_VGPR2&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="226"><span class="lineNum">     226 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR2_SEC_COUNT),</a>
<a name="227"><span class="lineNum">     227 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR2_DED_COUNT) },</a>
<a name="228"><span class="lineNum">     228 </span>            :         { &quot;SQ_VGPR3&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="229"><span class="lineNum">     229 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR3_SEC_COUNT),</a>
<a name="230"><span class="lineNum">     230 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR3_DED_COUNT) },</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            :         /* SQC */</a>
<a name="233"><span class="lineNum">     233 </span>            :         { &quot;SQC_INST_UTCL1_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="234"><span class="lineNum">     234 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_UTCL1_LFIFO_SEC_COUNT),</a>
<a name="235"><span class="lineNum">     235 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_UTCL1_LFIFO_DED_COUNT) },</a>
<a name="236"><span class="lineNum">     236 </span>            :         { &quot;SQC_DATA_CU0_WRITE_DATA_BUF&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="237"><span class="lineNum">     237 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU0_WRITE_DATA_BUF_SEC_COUNT),</a>
<a name="238"><span class="lineNum">     238 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU0_WRITE_DATA_BUF_DED_COUNT) },</a>
<a name="239"><span class="lineNum">     239 </span>            :         { &quot;SQC_DATA_CU0_UTCL1_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="240"><span class="lineNum">     240 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU0_UTCL1_LFIFO_SEC_COUNT),</a>
<a name="241"><span class="lineNum">     241 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU0_UTCL1_LFIFO_DED_COUNT) },</a>
<a name="242"><span class="lineNum">     242 </span>            :         { &quot;SQC_DATA_CU1_WRITE_DATA_BUF&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="243"><span class="lineNum">     243 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU1_WRITE_DATA_BUF_SEC_COUNT),</a>
<a name="244"><span class="lineNum">     244 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU1_WRITE_DATA_BUF_DED_COUNT) },</a>
<a name="245"><span class="lineNum">     245 </span>            :         { &quot;SQC_DATA_CU1_UTCL1_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="246"><span class="lineNum">     246 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU1_UTCL1_LFIFO_SEC_COUNT),</a>
<a name="247"><span class="lineNum">     247 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU1_UTCL1_LFIFO_DED_COUNT) },</a>
<a name="248"><span class="lineNum">     248 </span>            :         { &quot;SQC_DATA_CU2_WRITE_DATA_BUF&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="249"><span class="lineNum">     249 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU2_WRITE_DATA_BUF_SEC_COUNT),</a>
<a name="250"><span class="lineNum">     250 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU2_WRITE_DATA_BUF_DED_COUNT) },</a>
<a name="251"><span class="lineNum">     251 </span>            :         { &quot;SQC_DATA_CU2_UTCL1_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="252"><span class="lineNum">     252 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU2_UTCL1_LFIFO_SEC_COUNT),</a>
<a name="253"><span class="lineNum">     253 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU2_UTCL1_LFIFO_DED_COUNT) },</a>
<a name="254"><span class="lineNum">     254 </span>            :         { &quot;SQC_INST_BANKA_TAG_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="255"><span class="lineNum">     255 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_TAG_RAM_SEC_COUNT),</a>
<a name="256"><span class="lineNum">     256 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_TAG_RAM_DED_COUNT) },</a>
<a name="257"><span class="lineNum">     257 </span>            :         { &quot;SQC_INST_BANKA_UTCL1_MISS_FIFO&quot;,</a>
<a name="258"><span class="lineNum">     258 </span>            :           SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_PARITY_CNT3),</a>
<a name="259"><span class="lineNum">     259 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3,</a>
<a name="260"><span class="lineNum">     260 </span>            :                           INST_BANKA_UTCL1_MISS_FIFO_SEC_COUNT),</a>
<a name="261"><span class="lineNum">     261 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3,</a>
<a name="262"><span class="lineNum">     262 </span>            :                           INST_BANKA_UTCL1_MISS_FIFO_DED_COUNT) },</a>
<a name="263"><span class="lineNum">     263 </span>            :         { &quot;SQC_INST_BANKA_MISS_FIFO&quot;,</a>
<a name="264"><span class="lineNum">     264 </span>            :           SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_PARITY_CNT3),</a>
<a name="265"><span class="lineNum">     265 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3, INST_BANKA_MISS_FIFO_SEC_COUNT),</a>
<a name="266"><span class="lineNum">     266 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3,</a>
<a name="267"><span class="lineNum">     267 </span>            :                           INST_BANKA_MISS_FIFO_DED_COUNT) },</a>
<a name="268"><span class="lineNum">     268 </span>            :         { &quot;SQC_INST_BANKA_BANK_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="269"><span class="lineNum">     269 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_BANK_RAM_SEC_COUNT),</a>
<a name="270"><span class="lineNum">     270 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_BANK_RAM_DED_COUNT) },</a>
<a name="271"><span class="lineNum">     271 </span>            :         { &quot;SQC_DATA_BANKA_TAG_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="272"><span class="lineNum">     272 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_TAG_RAM_SEC_COUNT),</a>
<a name="273"><span class="lineNum">     273 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_TAG_RAM_DED_COUNT) },</a>
<a name="274"><span class="lineNum">     274 </span>            :         { &quot;SQC_DATA_BANKA_HIT_FIFO&quot;,</a>
<a name="275"><span class="lineNum">     275 </span>            :           SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_PARITY_CNT3),</a>
<a name="276"><span class="lineNum">     276 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3, DATA_BANKA_HIT_FIFO_SEC_COUNT),</a>
<a name="277"><span class="lineNum">     277 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3, DATA_BANKA_HIT_FIFO_DED_COUNT) },</a>
<a name="278"><span class="lineNum">     278 </span>            :         { &quot;SQC_DATA_BANKA_MISS_FIFO&quot;,</a>
<a name="279"><span class="lineNum">     279 </span>            :           SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_PARITY_CNT3),</a>
<a name="280"><span class="lineNum">     280 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3, DATA_BANKA_MISS_FIFO_SEC_COUNT),</a>
<a name="281"><span class="lineNum">     281 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3,</a>
<a name="282"><span class="lineNum">     282 </span>            :                           DATA_BANKA_MISS_FIFO_DED_COUNT) },</a>
<a name="283"><span class="lineNum">     283 </span>            :         { &quot;SQC_DATA_BANKA_BANK_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="284"><span class="lineNum">     284 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_BANK_RAM_SEC_COUNT),</a>
<a name="285"><span class="lineNum">     285 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_BANK_RAM_DED_COUNT) },</a>
<a name="286"><span class="lineNum">     286 </span>            :         { &quot;SQC_INST_BANKB_TAG_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="287"><span class="lineNum">     287 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_TAG_RAM_SEC_COUNT),</a>
<a name="288"><span class="lineNum">     288 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_TAG_RAM_DED_COUNT) },</a>
<a name="289"><span class="lineNum">     289 </span>            :         { &quot;SQC_INST_BANKB_UTCL1_MISS_FIFO&quot;,</a>
<a name="290"><span class="lineNum">     290 </span>            :           SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_PARITY_CNT3),</a>
<a name="291"><span class="lineNum">     291 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3,</a>
<a name="292"><span class="lineNum">     292 </span>            :                           INST_BANKB_UTCL1_MISS_FIFO_SEC_COUNT),</a>
<a name="293"><span class="lineNum">     293 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3,</a>
<a name="294"><span class="lineNum">     294 </span>            :                           INST_BANKB_UTCL1_MISS_FIFO_DED_COUNT) },</a>
<a name="295"><span class="lineNum">     295 </span>            :         { &quot;SQC_INST_BANKB_MISS_FIFO&quot;,</a>
<a name="296"><span class="lineNum">     296 </span>            :           SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_PARITY_CNT3),</a>
<a name="297"><span class="lineNum">     297 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3, INST_BANKB_MISS_FIFO_SEC_COUNT),</a>
<a name="298"><span class="lineNum">     298 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3,</a>
<a name="299"><span class="lineNum">     299 </span>            :                           INST_BANKB_MISS_FIFO_DED_COUNT) },</a>
<a name="300"><span class="lineNum">     300 </span>            :         { &quot;SQC_INST_BANKB_BANK_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="301"><span class="lineNum">     301 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_BANK_RAM_SEC_COUNT),</a>
<a name="302"><span class="lineNum">     302 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_BANK_RAM_DED_COUNT) },</a>
<a name="303"><span class="lineNum">     303 </span>            :         { &quot;SQC_DATA_BANKB_TAG_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="304"><span class="lineNum">     304 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_TAG_RAM_SEC_COUNT),</a>
<a name="305"><span class="lineNum">     305 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_TAG_RAM_DED_COUNT) },</a>
<a name="306"><span class="lineNum">     306 </span>            :         { &quot;SQC_DATA_BANKB_HIT_FIFO&quot;,</a>
<a name="307"><span class="lineNum">     307 </span>            :           SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_PARITY_CNT3),</a>
<a name="308"><span class="lineNum">     308 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3, DATA_BANKB_HIT_FIFO_SEC_COUNT),</a>
<a name="309"><span class="lineNum">     309 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3, DATA_BANKB_HIT_FIFO_DED_COUNT) },</a>
<a name="310"><span class="lineNum">     310 </span>            :         { &quot;SQC_DATA_BANKB_MISS_FIFO&quot;,</a>
<a name="311"><span class="lineNum">     311 </span>            :           SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_PARITY_CNT3),</a>
<a name="312"><span class="lineNum">     312 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3, DATA_BANKB_MISS_FIFO_SEC_COUNT),</a>
<a name="313"><span class="lineNum">     313 </span>            :           SOC15_REG_FIELD(SQC_EDC_PARITY_CNT3,</a>
<a name="314"><span class="lineNum">     314 </span>            :                           DATA_BANKB_MISS_FIFO_DED_COUNT) },</a>
<a name="315"><span class="lineNum">     315 </span>            :         { &quot;SQC_DATA_BANKB_BANK_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="316"><span class="lineNum">     316 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_BANK_RAM_SEC_COUNT),</a>
<a name="317"><span class="lineNum">     317 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_BANK_RAM_DED_COUNT) },</a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span>            :         /* TA */</a>
<a name="320"><span class="lineNum">     320 </span>            :         { &quot;TA_FS_DFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="321"><span class="lineNum">     321 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_DFIFO_SEC_COUNT),</a>
<a name="322"><span class="lineNum">     322 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_DFIFO_DED_COUNT) },</a>
<a name="323"><span class="lineNum">     323 </span>            :         { &quot;TA_FS_AFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="324"><span class="lineNum">     324 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_AFIFO_SEC_COUNT),</a>
<a name="325"><span class="lineNum">     325 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_AFIFO_DED_COUNT) },</a>
<a name="326"><span class="lineNum">     326 </span>            :         { &quot;TA_FL_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="327"><span class="lineNum">     327 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FL_LFIFO_SEC_COUNT),</a>
<a name="328"><span class="lineNum">     328 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FL_LFIFO_DED_COUNT) },</a>
<a name="329"><span class="lineNum">     329 </span>            :         { &quot;TA_FX_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="330"><span class="lineNum">     330 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FX_LFIFO_SEC_COUNT),</a>
<a name="331"><span class="lineNum">     331 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FX_LFIFO_DED_COUNT) },</a>
<a name="332"><span class="lineNum">     332 </span>            :         { &quot;TA_FS_CFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="333"><span class="lineNum">     333 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_CFIFO_SEC_COUNT),</a>
<a name="334"><span class="lineNum">     334 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_CFIFO_DED_COUNT) },</a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span>            :         /* TCA */</a>
<a name="337"><span class="lineNum">     337 </span>            :         { &quot;TCA_HOLE_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCA_EDC_CNT),</a>
<a name="338"><span class="lineNum">     338 </span>            :           SOC15_REG_FIELD(TCA_EDC_CNT, HOLE_FIFO_SEC_COUNT),</a>
<a name="339"><span class="lineNum">     339 </span>            :           SOC15_REG_FIELD(TCA_EDC_CNT, HOLE_FIFO_DED_COUNT) },</a>
<a name="340"><span class="lineNum">     340 </span>            :         { &quot;TCA_REQ_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCA_EDC_CNT),</a>
<a name="341"><span class="lineNum">     341 </span>            :           SOC15_REG_FIELD(TCA_EDC_CNT, REQ_FIFO_SEC_COUNT),</a>
<a name="342"><span class="lineNum">     342 </span>            :           SOC15_REG_FIELD(TCA_EDC_CNT, REQ_FIFO_DED_COUNT) },</a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span>            :         /* TCC */</a>
<a name="345"><span class="lineNum">     345 </span>            :         { &quot;TCC_CACHE_DATA&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="346"><span class="lineNum">     346 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, CACHE_DATA_SEC_COUNT),</a>
<a name="347"><span class="lineNum">     347 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, CACHE_DATA_DED_COUNT) },</a>
<a name="348"><span class="lineNum">     348 </span>            :         { &quot;TCC_CACHE_DIRTY&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="349"><span class="lineNum">     349 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, CACHE_DIRTY_SEC_COUNT),</a>
<a name="350"><span class="lineNum">     350 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, CACHE_DIRTY_DED_COUNT) },</a>
<a name="351"><span class="lineNum">     351 </span>            :         { &quot;TCC_HIGH_RATE_TAG&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="352"><span class="lineNum">     352 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, HIGH_RATE_TAG_SEC_COUNT),</a>
<a name="353"><span class="lineNum">     353 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, HIGH_RATE_TAG_DED_COUNT) },</a>
<a name="354"><span class="lineNum">     354 </span>            :         { &quot;TCC_LOW_RATE_TAG&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="355"><span class="lineNum">     355 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, LOW_RATE_TAG_SEC_COUNT),</a>
<a name="356"><span class="lineNum">     356 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, LOW_RATE_TAG_DED_COUNT) },</a>
<a name="357"><span class="lineNum">     357 </span>            :         { &quot;TCC_IN_USE_DEC&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="358"><span class="lineNum">     358 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, IN_USE_DEC_SEC_COUNT),</a>
<a name="359"><span class="lineNum">     359 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, IN_USE_DEC_DED_COUNT) },</a>
<a name="360"><span class="lineNum">     360 </span>            :         { &quot;TCC_IN_USE_TRANSFER&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="361"><span class="lineNum">     361 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, IN_USE_TRANSFER_SEC_COUNT),</a>
<a name="362"><span class="lineNum">     362 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, IN_USE_TRANSFER_DED_COUNT) },</a>
<a name="363"><span class="lineNum">     363 </span>            :         { &quot;TCC_RETURN_DATA&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="364"><span class="lineNum">     364 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, RETURN_DATA_SEC_COUNT),</a>
<a name="365"><span class="lineNum">     365 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, RETURN_DATA_DED_COUNT) },</a>
<a name="366"><span class="lineNum">     366 </span>            :         { &quot;TCC_RETURN_CONTROL&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="367"><span class="lineNum">     367 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, RETURN_CONTROL_SEC_COUNT),</a>
<a name="368"><span class="lineNum">     368 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, RETURN_CONTROL_DED_COUNT) },</a>
<a name="369"><span class="lineNum">     369 </span>            :         { &quot;TCC_UC_ATOMIC_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="370"><span class="lineNum">     370 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, UC_ATOMIC_FIFO_SEC_COUNT),</a>
<a name="371"><span class="lineNum">     371 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, UC_ATOMIC_FIFO_DED_COUNT) },</a>
<a name="372"><span class="lineNum">     372 </span>            :         { &quot;TCC_WRITE_RETURN&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="373"><span class="lineNum">     373 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, WRITE_RETURN_SEC_COUNT),</a>
<a name="374"><span class="lineNum">     374 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, WRITE_RETURN_DED_COUNT) },</a>
<a name="375"><span class="lineNum">     375 </span>            :         { &quot;TCC_WRITE_CACHE_READ&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="376"><span class="lineNum">     376 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, WRITE_CACHE_READ_SEC_COUNT),</a>
<a name="377"><span class="lineNum">     377 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, WRITE_CACHE_READ_DED_COUNT) },</a>
<a name="378"><span class="lineNum">     378 </span>            :         { &quot;TCC_SRC_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="379"><span class="lineNum">     379 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, SRC_FIFO_SEC_COUNT),</a>
<a name="380"><span class="lineNum">     380 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, SRC_FIFO_DED_COUNT) },</a>
<a name="381"><span class="lineNum">     381 </span>            :         { &quot;TCC_CACHE_TAG_PROBE_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="382"><span class="lineNum">     382 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, CACHE_TAG_PROBE_FIFO_SEC_COUNT),</a>
<a name="383"><span class="lineNum">     383 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, CACHE_TAG_PROBE_FIFO_DED_COUNT) },</a>
<a name="384"><span class="lineNum">     384 </span>            :         { &quot;TCC_LATENCY_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="385"><span class="lineNum">     385 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, LATENCY_FIFO_SEC_COUNT),</a>
<a name="386"><span class="lineNum">     386 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, LATENCY_FIFO_DED_COUNT) },</a>
<a name="387"><span class="lineNum">     387 </span>            :         { &quot;TCC_LATENCY_FIFO_NEXT_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="388"><span class="lineNum">     388 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, LATENCY_FIFO_NEXT_RAM_SEC_COUNT),</a>
<a name="389"><span class="lineNum">     389 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, LATENCY_FIFO_NEXT_RAM_DED_COUNT) },</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span>            :         /* TCI */</a>
<a name="392"><span class="lineNum">     392 </span>            :         { &quot;TCI_WRITE_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCI_EDC_CNT),</a>
<a name="393"><span class="lineNum">     393 </span>            :           SOC15_REG_FIELD(TCI_EDC_CNT, WRITE_RAM_SEC_COUNT),</a>
<a name="394"><span class="lineNum">     394 </span>            :           SOC15_REG_FIELD(TCI_EDC_CNT, WRITE_RAM_DED_COUNT) },</a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span>            :         /* TCP */</a>
<a name="397"><span class="lineNum">     397 </span>            :         { &quot;TCP_CACHE_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="398"><span class="lineNum">     398 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, CACHE_RAM_SEC_COUNT),</a>
<a name="399"><span class="lineNum">     399 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, CACHE_RAM_DED_COUNT) },</a>
<a name="400"><span class="lineNum">     400 </span>            :         { &quot;TCP_LFIFO_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="401"><span class="lineNum">     401 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, LFIFO_RAM_SEC_COUNT),</a>
<a name="402"><span class="lineNum">     402 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, LFIFO_RAM_DED_COUNT) },</a>
<a name="403"><span class="lineNum">     403 </span>            :         { &quot;TCP_CMD_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="404"><span class="lineNum">     404 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, CMD_FIFO_SEC_COUNT),</a>
<a name="405"><span class="lineNum">     405 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, CMD_FIFO_DED_COUNT) },</a>
<a name="406"><span class="lineNum">     406 </span>            :         { &quot;TCP_VM_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="407"><span class="lineNum">     407 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, VM_FIFO_SEC_COUNT),</a>
<a name="408"><span class="lineNum">     408 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, VM_FIFO_DED_COUNT) },</a>
<a name="409"><span class="lineNum">     409 </span>            :         { &quot;TCP_DB_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="410"><span class="lineNum">     410 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, DB_RAM_SED_COUNT), 0, 0 },</a>
<a name="411"><span class="lineNum">     411 </span>            :         { &quot;TCP_UTCL1_LFIFO0&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="412"><span class="lineNum">     412 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, UTCL1_LFIFO0_SEC_COUNT),</a>
<a name="413"><span class="lineNum">     413 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, UTCL1_LFIFO0_DED_COUNT) },</a>
<a name="414"><span class="lineNum">     414 </span>            :         { &quot;TCP_UTCL1_LFIFO1&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="415"><span class="lineNum">     415 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, UTCL1_LFIFO1_SEC_COUNT),</a>
<a name="416"><span class="lineNum">     416 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, UTCL1_LFIFO1_DED_COUNT) },</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span>            :         /* TD */</a>
<a name="419"><span class="lineNum">     419 </span>            :         { &quot;TD_SS_FIFO_LO&quot;, SOC15_REG_ENTRY(GC, 0, mmTD_EDC_CNT),</a>
<a name="420"><span class="lineNum">     420 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, SS_FIFO_LO_SEC_COUNT),</a>
<a name="421"><span class="lineNum">     421 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, SS_FIFO_LO_DED_COUNT) },</a>
<a name="422"><span class="lineNum">     422 </span>            :         { &quot;TD_SS_FIFO_HI&quot;, SOC15_REG_ENTRY(GC, 0, mmTD_EDC_CNT),</a>
<a name="423"><span class="lineNum">     423 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, SS_FIFO_HI_SEC_COUNT),</a>
<a name="424"><span class="lineNum">     424 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, SS_FIFO_HI_DED_COUNT) },</a>
<a name="425"><span class="lineNum">     425 </span>            :         { &quot;TD_CS_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTD_EDC_CNT),</a>
<a name="426"><span class="lineNum">     426 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, CS_FIFO_SEC_COUNT),</a>
<a name="427"><span class="lineNum">     427 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, CS_FIFO_DED_COUNT) },</a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span>            :         /* EA */</a>
<a name="430"><span class="lineNum">     430 </span>            :         { &quot;EA_DRAMRD_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="431"><span class="lineNum">     431 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMRD_CMDMEM_SEC_COUNT),</a>
<a name="432"><span class="lineNum">     432 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMRD_CMDMEM_DED_COUNT) },</a>
<a name="433"><span class="lineNum">     433 </span>            :         { &quot;EA_DRAMWR_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="434"><span class="lineNum">     434 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_CMDMEM_SEC_COUNT),</a>
<a name="435"><span class="lineNum">     435 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_CMDMEM_DED_COUNT) },</a>
<a name="436"><span class="lineNum">     436 </span>            :         { &quot;EA_DRAMWR_DATAMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="437"><span class="lineNum">     437 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_DATAMEM_SEC_COUNT),</a>
<a name="438"><span class="lineNum">     438 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_DATAMEM_DED_COUNT) },</a>
<a name="439"><span class="lineNum">     439 </span>            :         { &quot;EA_RRET_TAGMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="440"><span class="lineNum">     440 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, RRET_TAGMEM_SEC_COUNT),</a>
<a name="441"><span class="lineNum">     441 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, RRET_TAGMEM_DED_COUNT) },</a>
<a name="442"><span class="lineNum">     442 </span>            :         { &quot;EA_WRET_TAGMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="443"><span class="lineNum">     443 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, WRET_TAGMEM_SEC_COUNT),</a>
<a name="444"><span class="lineNum">     444 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, WRET_TAGMEM_DED_COUNT) },</a>
<a name="445"><span class="lineNum">     445 </span>            :         { &quot;EA_GMIRD_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="446"><span class="lineNum">     446 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIRD_CMDMEM_SEC_COUNT),</a>
<a name="447"><span class="lineNum">     447 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIRD_CMDMEM_DED_COUNT) },</a>
<a name="448"><span class="lineNum">     448 </span>            :         { &quot;EA_GMIWR_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="449"><span class="lineNum">     449 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_CMDMEM_SEC_COUNT),</a>
<a name="450"><span class="lineNum">     450 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_CMDMEM_DED_COUNT) },</a>
<a name="451"><span class="lineNum">     451 </span>            :         { &quot;EA_GMIWR_DATAMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="452"><span class="lineNum">     452 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_DATAMEM_SEC_COUNT),</a>
<a name="453"><span class="lineNum">     453 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_DATAMEM_DED_COUNT) },</a>
<a name="454"><span class="lineNum">     454 </span>            :         { &quot;EA_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="455"><span class="lineNum">     455 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMRD_PAGEMEM_SED_COUNT), 0, 0 },</a>
<a name="456"><span class="lineNum">     456 </span>            :         { &quot;EA_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3), 0, 0,</a>
<a name="457"><span class="lineNum">     457 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, DRAMRD_PAGEMEM_DED_COUNT) },</a>
<a name="458"><span class="lineNum">     458 </span>            :         { &quot;EA_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="459"><span class="lineNum">     459 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_PAGEMEM_SED_COUNT), 0, 0 },</a>
<a name="460"><span class="lineNum">     460 </span>            :         { &quot;EA_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3), 0, 0,</a>
<a name="461"><span class="lineNum">     461 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, DRAMWR_PAGEMEM_DED_COUNT) },</a>
<a name="462"><span class="lineNum">     462 </span>            :         { &quot;EA_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="463"><span class="lineNum">     463 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, IORD_CMDMEM_SED_COUNT), 0, 0 },</a>
<a name="464"><span class="lineNum">     464 </span>            :         { &quot;EA_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3), 0, 0,</a>
<a name="465"><span class="lineNum">     465 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, IORD_CMDMEM_DED_COUNT) },</a>
<a name="466"><span class="lineNum">     466 </span>            :         { &quot;EA_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="467"><span class="lineNum">     467 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, IOWR_CMDMEM_SED_COUNT), 0, 0 },</a>
<a name="468"><span class="lineNum">     468 </span>            :         { &quot;EA_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3), 0, 0,</a>
<a name="469"><span class="lineNum">     469 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, IOWR_CMDMEM_DED_COUNT) },</a>
<a name="470"><span class="lineNum">     470 </span>            :         { &quot;EA_IOWR_DATAMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="471"><span class="lineNum">     471 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, IOWR_DATAMEM_SED_COUNT), 0, 0 },</a>
<a name="472"><span class="lineNum">     472 </span>            :         { &quot;EA_IOWR_DATAMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3), 0, 0,</a>
<a name="473"><span class="lineNum">     473 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, IOWR_DATAMEM_DED_COUNT) },</a>
<a name="474"><span class="lineNum">     474 </span>            :         { &quot;EA_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="475"><span class="lineNum">     475 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIRD_PAGEMEM_SED_COUNT), 0, 0 },</a>
<a name="476"><span class="lineNum">     476 </span>            :         { &quot;EA_GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3), 0, 0,</a>
<a name="477"><span class="lineNum">     477 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, GMIRD_PAGEMEM_DED_COUNT) },</a>
<a name="478"><span class="lineNum">     478 </span>            :         { &quot;EA_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="479"><span class="lineNum">     479 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_PAGEMEM_SED_COUNT), 0, 0 },</a>
<a name="480"><span class="lineNum">     480 </span>            :         { &quot;EA_GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3), 0, 0,</a>
<a name="481"><span class="lineNum">     481 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, GMIWR_PAGEMEM_DED_COUNT) },</a>
<a name="482"><span class="lineNum">     482 </span>            :         { &quot;EA_MAM_D0MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="483"><span class="lineNum">     483 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D0MEM_SED_COUNT),</a>
<a name="484"><span class="lineNum">     484 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D0MEM_DED_COUNT) },</a>
<a name="485"><span class="lineNum">     485 </span>            :         { &quot;EA_MAM_D1MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="486"><span class="lineNum">     486 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D1MEM_SED_COUNT),</a>
<a name="487"><span class="lineNum">     487 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D1MEM_DED_COUNT) },</a>
<a name="488"><span class="lineNum">     488 </span>            :         { &quot;EA_MAM_D2MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="489"><span class="lineNum">     489 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D2MEM_SED_COUNT),</a>
<a name="490"><span class="lineNum">     490 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D2MEM_DED_COUNT) },</a>
<a name="491"><span class="lineNum">     491 </span>            :         { &quot;EA_MAM_D3MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="492"><span class="lineNum">     492 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D3MEM_SED_COUNT),</a>
<a name="493"><span class="lineNum">     493 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D3MEM_DED_COUNT) },</a>
<a name="494"><span class="lineNum">     494 </span>            :         { &quot;EA_MAM_A0MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3),</a>
<a name="495"><span class="lineNum">     495 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, MAM_A0MEM_SEC_COUNT),</a>
<a name="496"><span class="lineNum">     496 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, MAM_A0MEM_DED_COUNT) },</a>
<a name="497"><span class="lineNum">     497 </span>            :         { &quot;EA_MAM_A1MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3),</a>
<a name="498"><span class="lineNum">     498 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, MAM_A1MEM_SEC_COUNT),</a>
<a name="499"><span class="lineNum">     499 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, MAM_A1MEM_DED_COUNT) },</a>
<a name="500"><span class="lineNum">     500 </span>            :         { &quot;EA_MAM_A2MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3),</a>
<a name="501"><span class="lineNum">     501 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, MAM_A2MEM_SEC_COUNT),</a>
<a name="502"><span class="lineNum">     502 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, MAM_A2MEM_DED_COUNT) },</a>
<a name="503"><span class="lineNum">     503 </span>            :         { &quot;EA_MAM_A3MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3),</a>
<a name="504"><span class="lineNum">     504 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, MAM_A3MEM_SEC_COUNT),</a>
<a name="505"><span class="lineNum">     505 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, MAM_A3MEM_DED_COUNT) },</a>
<a name="506"><span class="lineNum">     506 </span>            :         { &quot;EA_MAM_AFMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="507"><span class="lineNum">     507 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, MAM_AFMEM_SEC_COUNT), 0, 0 },</a>
<a name="508"><span class="lineNum">     508 </span>            :         { &quot;EA_MAM_AFMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT3), 0, 0,</a>
<a name="509"><span class="lineNum">     509 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT3, MAM_AFMEM_DED_COUNT) },</a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span>            :         /* RLC */</a>
<a name="512"><span class="lineNum">     512 </span>            :         { &quot;RLCG_INSTR_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT),</a>
<a name="513"><span class="lineNum">     513 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLCG_INSTR_RAM_SEC_COUNT),</a>
<a name="514"><span class="lineNum">     514 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLCG_INSTR_RAM_DED_COUNT) },</a>
<a name="515"><span class="lineNum">     515 </span>            :         { &quot;RLCG_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT),</a>
<a name="516"><span class="lineNum">     516 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLCG_SCRATCH_RAM_SEC_COUNT),</a>
<a name="517"><span class="lineNum">     517 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLCG_SCRATCH_RAM_DED_COUNT) },</a>
<a name="518"><span class="lineNum">     518 </span>            :         { &quot;RLCV_INSTR_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT),</a>
<a name="519"><span class="lineNum">     519 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLCV_INSTR_RAM_SEC_COUNT),</a>
<a name="520"><span class="lineNum">     520 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLCV_INSTR_RAM_DED_COUNT) },</a>
<a name="521"><span class="lineNum">     521 </span>            :         { &quot;RLCV_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT),</a>
<a name="522"><span class="lineNum">     522 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLCV_SCRATCH_RAM_SEC_COUNT),</a>
<a name="523"><span class="lineNum">     523 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLCV_SCRATCH_RAM_DED_COUNT) },</a>
<a name="524"><span class="lineNum">     524 </span>            :         { &quot;RLC_TCTAG_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT),</a>
<a name="525"><span class="lineNum">     525 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLC_TCTAG_RAM_SEC_COUNT),</a>
<a name="526"><span class="lineNum">     526 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLC_TCTAG_RAM_DED_COUNT) },</a>
<a name="527"><span class="lineNum">     527 </span>            :         { &quot;RLC_SPM_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT),</a>
<a name="528"><span class="lineNum">     528 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLC_SPM_SCRATCH_RAM_SEC_COUNT),</a>
<a name="529"><span class="lineNum">     529 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLC_SPM_SCRATCH_RAM_DED_COUNT) },</a>
<a name="530"><span class="lineNum">     530 </span>            :         { &quot;RLC_SRM_DATA_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT),</a>
<a name="531"><span class="lineNum">     531 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLC_SRM_DATA_RAM_SEC_COUNT),</a>
<a name="532"><span class="lineNum">     532 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLC_SRM_DATA_RAM_DED_COUNT) },</a>
<a name="533"><span class="lineNum">     533 </span>            :         { &quot;RLC_SRM_ADDR_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT),</a>
<a name="534"><span class="lineNum">     534 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLC_SRM_ADDR_RAM_SEC_COUNT),</a>
<a name="535"><span class="lineNum">     535 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT, RLC_SRM_ADDR_RAM_DED_COUNT) },</a>
<a name="536"><span class="lineNum">     536 </span>            :         { &quot;RLC_SPM_SE0_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT2),</a>
<a name="537"><span class="lineNum">     537 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE0_SCRATCH_RAM_SEC_COUNT),</a>
<a name="538"><span class="lineNum">     538 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE0_SCRATCH_RAM_DED_COUNT) },</a>
<a name="539"><span class="lineNum">     539 </span>            :         { &quot;RLC_SPM_SE1_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT2),</a>
<a name="540"><span class="lineNum">     540 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE1_SCRATCH_RAM_SEC_COUNT),</a>
<a name="541"><span class="lineNum">     541 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE1_SCRATCH_RAM_DED_COUNT) },</a>
<a name="542"><span class="lineNum">     542 </span>            :         { &quot;RLC_SPM_SE2_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT2),</a>
<a name="543"><span class="lineNum">     543 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE2_SCRATCH_RAM_SEC_COUNT),</a>
<a name="544"><span class="lineNum">     544 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE2_SCRATCH_RAM_DED_COUNT) },</a>
<a name="545"><span class="lineNum">     545 </span>            :         { &quot;RLC_SPM_SE3_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT2),</a>
<a name="546"><span class="lineNum">     546 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE3_SCRATCH_RAM_SEC_COUNT),</a>
<a name="547"><span class="lineNum">     547 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE3_SCRATCH_RAM_DED_COUNT) },</a>
<a name="548"><span class="lineNum">     548 </span>            :         { &quot;RLC_SPM_SE4_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT2),</a>
<a name="549"><span class="lineNum">     549 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE4_SCRATCH_RAM_SEC_COUNT),</a>
<a name="550"><span class="lineNum">     550 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE4_SCRATCH_RAM_DED_COUNT) },</a>
<a name="551"><span class="lineNum">     551 </span>            :         { &quot;RLC_SPM_SE5_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT2),</a>
<a name="552"><span class="lineNum">     552 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE5_SCRATCH_RAM_SEC_COUNT),</a>
<a name="553"><span class="lineNum">     553 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE5_SCRATCH_RAM_DED_COUNT) },</a>
<a name="554"><span class="lineNum">     554 </span>            :         { &quot;RLC_SPM_SE6_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT2),</a>
<a name="555"><span class="lineNum">     555 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE6_SCRATCH_RAM_SEC_COUNT),</a>
<a name="556"><span class="lineNum">     556 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE6_SCRATCH_RAM_DED_COUNT) },</a>
<a name="557"><span class="lineNum">     557 </span>            :         { &quot;RLC_SPM_SE7_SCRATCH_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmRLC_EDC_CNT2),</a>
<a name="558"><span class="lineNum">     558 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE7_SCRATCH_RAM_SEC_COUNT),</a>
<a name="559"><span class="lineNum">     559 </span>            :           SOC15_REG_FIELD(RLC_EDC_CNT2, RLC_SPM_SE7_SCRATCH_RAM_DED_COUNT) },</a>
<a name="560"><span class="lineNum">     560 </span>            : };</a>
<a name="561"><span class="lineNum">     561 </span>            : </a>
<a name="562"><span class="lineNum">     562 </span>            : static const char * const vml2_mems[] = {</a>
<a name="563"><span class="lineNum">     563 </span>            :         &quot;UTC_VML2_BANK_CACHE_0_BIGK_MEM0&quot;,</a>
<a name="564"><span class="lineNum">     564 </span>            :         &quot;UTC_VML2_BANK_CACHE_0_BIGK_MEM1&quot;,</a>
<a name="565"><span class="lineNum">     565 </span>            :         &quot;UTC_VML2_BANK_CACHE_0_4K_MEM0&quot;,</a>
<a name="566"><span class="lineNum">     566 </span>            :         &quot;UTC_VML2_BANK_CACHE_0_4K_MEM1&quot;,</a>
<a name="567"><span class="lineNum">     567 </span>            :         &quot;UTC_VML2_BANK_CACHE_1_BIGK_MEM0&quot;,</a>
<a name="568"><span class="lineNum">     568 </span>            :         &quot;UTC_VML2_BANK_CACHE_1_BIGK_MEM1&quot;,</a>
<a name="569"><span class="lineNum">     569 </span>            :         &quot;UTC_VML2_BANK_CACHE_1_4K_MEM0&quot;,</a>
<a name="570"><span class="lineNum">     570 </span>            :         &quot;UTC_VML2_BANK_CACHE_1_4K_MEM1&quot;,</a>
<a name="571"><span class="lineNum">     571 </span>            :         &quot;UTC_VML2_BANK_CACHE_2_BIGK_MEM0&quot;,</a>
<a name="572"><span class="lineNum">     572 </span>            :         &quot;UTC_VML2_BANK_CACHE_2_BIGK_MEM1&quot;,</a>
<a name="573"><span class="lineNum">     573 </span>            :         &quot;UTC_VML2_BANK_CACHE_2_4K_MEM0&quot;,</a>
<a name="574"><span class="lineNum">     574 </span>            :         &quot;UTC_VML2_BANK_CACHE_2_4K_MEM1&quot;,</a>
<a name="575"><span class="lineNum">     575 </span>            :         &quot;UTC_VML2_BANK_CACHE_3_BIGK_MEM0&quot;,</a>
<a name="576"><span class="lineNum">     576 </span>            :         &quot;UTC_VML2_BANK_CACHE_3_BIGK_MEM1&quot;,</a>
<a name="577"><span class="lineNum">     577 </span>            :         &quot;UTC_VML2_BANK_CACHE_3_4K_MEM0&quot;,</a>
<a name="578"><span class="lineNum">     578 </span>            :         &quot;UTC_VML2_BANK_CACHE_3_4K_MEM1&quot;,</a>
<a name="579"><span class="lineNum">     579 </span>            :         &quot;UTC_VML2_IFIFO_GROUP0&quot;,</a>
<a name="580"><span class="lineNum">     580 </span>            :         &quot;UTC_VML2_IFIFO_GROUP1&quot;,</a>
<a name="581"><span class="lineNum">     581 </span>            :         &quot;UTC_VML2_IFIFO_GROUP2&quot;,</a>
<a name="582"><span class="lineNum">     582 </span>            :         &quot;UTC_VML2_IFIFO_GROUP3&quot;,</a>
<a name="583"><span class="lineNum">     583 </span>            :         &quot;UTC_VML2_IFIFO_GROUP4&quot;,</a>
<a name="584"><span class="lineNum">     584 </span>            :         &quot;UTC_VML2_IFIFO_GROUP5&quot;,</a>
<a name="585"><span class="lineNum">     585 </span>            :         &quot;UTC_VML2_IFIFO_GROUP6&quot;,</a>
<a name="586"><span class="lineNum">     586 </span>            :         &quot;UTC_VML2_IFIFO_GROUP7&quot;,</a>
<a name="587"><span class="lineNum">     587 </span>            :         &quot;UTC_VML2_IFIFO_GROUP8&quot;,</a>
<a name="588"><span class="lineNum">     588 </span>            :         &quot;UTC_VML2_IFIFO_GROUP9&quot;,</a>
<a name="589"><span class="lineNum">     589 </span>            :         &quot;UTC_VML2_IFIFO_GROUP10&quot;,</a>
<a name="590"><span class="lineNum">     590 </span>            :         &quot;UTC_VML2_IFIFO_GROUP11&quot;,</a>
<a name="591"><span class="lineNum">     591 </span>            :         &quot;UTC_VML2_IFIFO_GROUP12&quot;,</a>
<a name="592"><span class="lineNum">     592 </span>            :         &quot;UTC_VML2_IFIFO_GROUP13&quot;,</a>
<a name="593"><span class="lineNum">     593 </span>            :         &quot;UTC_VML2_IFIFO_GROUP14&quot;,</a>
<a name="594"><span class="lineNum">     594 </span>            :         &quot;UTC_VML2_IFIFO_GROUP15&quot;,</a>
<a name="595"><span class="lineNum">     595 </span>            :         &quot;UTC_VML2_IFIFO_GROUP16&quot;,</a>
<a name="596"><span class="lineNum">     596 </span>            :         &quot;UTC_VML2_IFIFO_GROUP17&quot;,</a>
<a name="597"><span class="lineNum">     597 </span>            :         &quot;UTC_VML2_IFIFO_GROUP18&quot;,</a>
<a name="598"><span class="lineNum">     598 </span>            :         &quot;UTC_VML2_IFIFO_GROUP19&quot;,</a>
<a name="599"><span class="lineNum">     599 </span>            :         &quot;UTC_VML2_IFIFO_GROUP20&quot;,</a>
<a name="600"><span class="lineNum">     600 </span>            :         &quot;UTC_VML2_IFIFO_GROUP21&quot;,</a>
<a name="601"><span class="lineNum">     601 </span>            :         &quot;UTC_VML2_IFIFO_GROUP22&quot;,</a>
<a name="602"><span class="lineNum">     602 </span>            :         &quot;UTC_VML2_IFIFO_GROUP23&quot;,</a>
<a name="603"><span class="lineNum">     603 </span>            :         &quot;UTC_VML2_IFIFO_GROUP24&quot;,</a>
<a name="604"><span class="lineNum">     604 </span>            : };</a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span>            : static const char * const vml2_walker_mems[] = {</a>
<a name="607"><span class="lineNum">     607 </span>            :         &quot;UTC_VML2_CACHE_PDE0_MEM0&quot;,</a>
<a name="608"><span class="lineNum">     608 </span>            :         &quot;UTC_VML2_CACHE_PDE0_MEM1&quot;,</a>
<a name="609"><span class="lineNum">     609 </span>            :         &quot;UTC_VML2_CACHE_PDE1_MEM0&quot;,</a>
<a name="610"><span class="lineNum">     610 </span>            :         &quot;UTC_VML2_CACHE_PDE1_MEM1&quot;,</a>
<a name="611"><span class="lineNum">     611 </span>            :         &quot;UTC_VML2_CACHE_PDE2_MEM0&quot;,</a>
<a name="612"><span class="lineNum">     612 </span>            :         &quot;UTC_VML2_CACHE_PDE2_MEM1&quot;,</a>
<a name="613"><span class="lineNum">     613 </span>            :         &quot;UTC_VML2_RDIF_ARADDRS&quot;,</a>
<a name="614"><span class="lineNum">     614 </span>            :         &quot;UTC_VML2_RDIF_LOG_FIFO&quot;,</a>
<a name="615"><span class="lineNum">     615 </span>            :         &quot;UTC_VML2_QUEUE_REQ&quot;,</a>
<a name="616"><span class="lineNum">     616 </span>            :         &quot;UTC_VML2_QUEUE_RET&quot;,</a>
<a name="617"><span class="lineNum">     617 </span>            : };</a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span>            : static const char * const utcl2_router_mems[] = {</a>
<a name="620"><span class="lineNum">     620 </span>            :         &quot;UTCL2_ROUTER_GROUP0_VML2_REQ_FIFO0&quot;,</a>
<a name="621"><span class="lineNum">     621 </span>            :         &quot;UTCL2_ROUTER_GROUP1_VML2_REQ_FIFO1&quot;,</a>
<a name="622"><span class="lineNum">     622 </span>            :         &quot;UTCL2_ROUTER_GROUP2_VML2_REQ_FIFO2&quot;,</a>
<a name="623"><span class="lineNum">     623 </span>            :         &quot;UTCL2_ROUTER_GROUP3_VML2_REQ_FIFO3&quot;,</a>
<a name="624"><span class="lineNum">     624 </span>            :         &quot;UTCL2_ROUTER_GROUP4_VML2_REQ_FIFO4&quot;,</a>
<a name="625"><span class="lineNum">     625 </span>            :         &quot;UTCL2_ROUTER_GROUP5_VML2_REQ_FIFO5&quot;,</a>
<a name="626"><span class="lineNum">     626 </span>            :         &quot;UTCL2_ROUTER_GROUP6_VML2_REQ_FIFO6&quot;,</a>
<a name="627"><span class="lineNum">     627 </span>            :         &quot;UTCL2_ROUTER_GROUP7_VML2_REQ_FIFO7&quot;,</a>
<a name="628"><span class="lineNum">     628 </span>            :         &quot;UTCL2_ROUTER_GROUP8_VML2_REQ_FIFO8&quot;,</a>
<a name="629"><span class="lineNum">     629 </span>            :         &quot;UTCL2_ROUTER_GROUP9_VML2_REQ_FIFO9&quot;,</a>
<a name="630"><span class="lineNum">     630 </span>            :         &quot;UTCL2_ROUTER_GROUP10_VML2_REQ_FIFO10&quot;,</a>
<a name="631"><span class="lineNum">     631 </span>            :         &quot;UTCL2_ROUTER_GROUP11_VML2_REQ_FIFO11&quot;,</a>
<a name="632"><span class="lineNum">     632 </span>            :         &quot;UTCL2_ROUTER_GROUP12_VML2_REQ_FIFO12&quot;,</a>
<a name="633"><span class="lineNum">     633 </span>            :         &quot;UTCL2_ROUTER_GROUP13_VML2_REQ_FIFO13&quot;,</a>
<a name="634"><span class="lineNum">     634 </span>            :         &quot;UTCL2_ROUTER_GROUP14_VML2_REQ_FIFO14&quot;,</a>
<a name="635"><span class="lineNum">     635 </span>            :         &quot;UTCL2_ROUTER_GROUP15_VML2_REQ_FIFO15&quot;,</a>
<a name="636"><span class="lineNum">     636 </span>            :         &quot;UTCL2_ROUTER_GROUP16_VML2_REQ_FIFO16&quot;,</a>
<a name="637"><span class="lineNum">     637 </span>            :         &quot;UTCL2_ROUTER_GROUP17_VML2_REQ_FIFO17&quot;,</a>
<a name="638"><span class="lineNum">     638 </span>            :         &quot;UTCL2_ROUTER_GROUP18_VML2_REQ_FIFO18&quot;,</a>
<a name="639"><span class="lineNum">     639 </span>            :         &quot;UTCL2_ROUTER_GROUP19_VML2_REQ_FIFO19&quot;,</a>
<a name="640"><span class="lineNum">     640 </span>            :         &quot;UTCL2_ROUTER_GROUP20_VML2_REQ_FIFO20&quot;,</a>
<a name="641"><span class="lineNum">     641 </span>            :         &quot;UTCL2_ROUTER_GROUP21_VML2_REQ_FIFO21&quot;,</a>
<a name="642"><span class="lineNum">     642 </span>            :         &quot;UTCL2_ROUTER_GROUP22_VML2_REQ_FIFO22&quot;,</a>
<a name="643"><span class="lineNum">     643 </span>            :         &quot;UTCL2_ROUTER_GROUP23_VML2_REQ_FIFO23&quot;,</a>
<a name="644"><span class="lineNum">     644 </span>            :         &quot;UTCL2_ROUTER_GROUP24_VML2_REQ_FIFO24&quot;,</a>
<a name="645"><span class="lineNum">     645 </span>            : };</a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span>            : static const char * const atc_l2_cache_2m_mems[] = {</a>
<a name="648"><span class="lineNum">     648 </span>            :         &quot;UTC_ATCL2_CACHE_2M_BANK0_WAY0_MEM&quot;,</a>
<a name="649"><span class="lineNum">     649 </span>            :         &quot;UTC_ATCL2_CACHE_2M_BANK0_WAY1_MEM&quot;,</a>
<a name="650"><span class="lineNum">     650 </span>            :         &quot;UTC_ATCL2_CACHE_2M_BANK1_WAY0_MEM&quot;,</a>
<a name="651"><span class="lineNum">     651 </span>            :         &quot;UTC_ATCL2_CACHE_2M_BANK1_WAY1_MEM&quot;,</a>
<a name="652"><span class="lineNum">     652 </span>            : };</a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span>            : static const char * const atc_l2_cache_4k_mems[] = {</a>
<a name="655"><span class="lineNum">     655 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM0&quot;,</a>
<a name="656"><span class="lineNum">     656 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM1&quot;,</a>
<a name="657"><span class="lineNum">     657 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM2&quot;,</a>
<a name="658"><span class="lineNum">     658 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM3&quot;,</a>
<a name="659"><span class="lineNum">     659 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM4&quot;,</a>
<a name="660"><span class="lineNum">     660 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM5&quot;,</a>
<a name="661"><span class="lineNum">     661 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM6&quot;,</a>
<a name="662"><span class="lineNum">     662 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM7&quot;,</a>
<a name="663"><span class="lineNum">     663 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM0&quot;,</a>
<a name="664"><span class="lineNum">     664 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM1&quot;,</a>
<a name="665"><span class="lineNum">     665 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM2&quot;,</a>
<a name="666"><span class="lineNum">     666 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM3&quot;,</a>
<a name="667"><span class="lineNum">     667 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM4&quot;,</a>
<a name="668"><span class="lineNum">     668 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM5&quot;,</a>
<a name="669"><span class="lineNum">     669 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM6&quot;,</a>
<a name="670"><span class="lineNum">     670 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM7&quot;,</a>
<a name="671"><span class="lineNum">     671 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM0&quot;,</a>
<a name="672"><span class="lineNum">     672 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM1&quot;,</a>
<a name="673"><span class="lineNum">     673 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM2&quot;,</a>
<a name="674"><span class="lineNum">     674 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM3&quot;,</a>
<a name="675"><span class="lineNum">     675 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM4&quot;,</a>
<a name="676"><span class="lineNum">     676 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM5&quot;,</a>
<a name="677"><span class="lineNum">     677 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM6&quot;,</a>
<a name="678"><span class="lineNum">     678 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM7&quot;,</a>
<a name="679"><span class="lineNum">     679 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM0&quot;,</a>
<a name="680"><span class="lineNum">     680 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM1&quot;,</a>
<a name="681"><span class="lineNum">     681 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM2&quot;,</a>
<a name="682"><span class="lineNum">     682 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM3&quot;,</a>
<a name="683"><span class="lineNum">     683 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM4&quot;,</a>
<a name="684"><span class="lineNum">     684 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM5&quot;,</a>
<a name="685"><span class="lineNum">     685 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM6&quot;,</a>
<a name="686"><span class="lineNum">     686 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM7&quot;,</a>
<a name="687"><span class="lineNum">     687 </span>            : };</a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 : static int gfx_v9_4_query_utc_edc_status(struct amdgpu_device *adev,</span></a>
<a name="690"><span class="lineNum">     690 </span>            :                                          struct ras_err_data *err_data)</a>
<a name="691"><span class="lineNum">     691 </span>            : {</a>
<a name="692"><span class="lineNum">     692 </span>            :         uint32_t i, data;</a>
<a name="693"><span class="lineNum">     693 </span>            :         uint32_t sec_count, ded_count;</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_MEM_ECC_INDEX, 255);</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_MEM_ECC_CNTL, 0);</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_INDEX, 255);</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_CNTL, 0);</span></a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_INDEX, 255);</span></a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_CNTL, 0);</span></a>
<a name="701"><span class="lineNum">     701 </span>            : </a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_INDEX, 255);</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_CNTL, 0);</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_INDEX, 255);</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_CNTL, 0);</span></a>
<a name="706"><span class="lineNum">     706 </span>            : </a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(vml2_mems); i++) {</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmVML2_MEM_ECC_INDEX, i);</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmVML2_MEM_ECC_CNTL);</span></a>
<a name="710"><span class="lineNum">     710 </span>            : </a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 sec_count = REG_GET_FIELD(data, VML2_MEM_ECC_CNTL, SEC_COUNT);</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 if (sec_count) {</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="714"><span class="lineNum">     714 </span>            :                                  &quot;Instance[%d]: SubBlock %s, SEC %d\n&quot;, i,</a>
<a name="715"><span class="lineNum">     715 </span>            :                                  vml2_mems[i], sec_count);</a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :                         err_data-&gt;ce_count += sec_count;</span></a>
<a name="717"><span class="lineNum">     717 </span>            :                 }</a>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :                 ded_count = REG_GET_FIELD(data, VML2_MEM_ECC_CNTL, DED_COUNT);</span></a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 if (ded_count) {</span></a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="722"><span class="lineNum">     722 </span>            :                                  &quot;Instance[%d]: SubBlock %s, DED %d\n&quot;, i,</a>
<a name="723"><span class="lineNum">     723 </span>            :                                  vml2_mems[i], ded_count);</a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :                         err_data-&gt;ue_count += ded_count;</span></a>
<a name="725"><span class="lineNum">     725 </span>            :                 }</a>
<a name="726"><span class="lineNum">     726 </span>            :         }</a>
<a name="727"><span class="lineNum">     727 </span>            : </a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(vml2_walker_mems); i++) {</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_INDEX, i);</span></a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_CNTL);</span></a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 sec_count = REG_GET_FIELD(data, VML2_WALKER_MEM_ECC_CNTL,</span></a>
<a name="733"><span class="lineNum">     733 </span>            :                                           SEC_COUNT);</a>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 :                 if (sec_count) {</span></a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="736"><span class="lineNum">     736 </span>            :                                  &quot;Instance[%d]: SubBlock %s, SEC %d\n&quot;, i,</a>
<a name="737"><span class="lineNum">     737 </span>            :                                  vml2_walker_mems[i], sec_count);</a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :                         err_data-&gt;ce_count += sec_count;</span></a>
<a name="739"><span class="lineNum">     739 </span>            :                 }</a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 ded_count = REG_GET_FIELD(data, VML2_WALKER_MEM_ECC_CNTL,</span></a>
<a name="742"><span class="lineNum">     742 </span>            :                                           DED_COUNT);</a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 if (ded_count) {</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="745"><span class="lineNum">     745 </span>            :                                  &quot;Instance[%d]: SubBlock %s, DED %d\n&quot;, i,</a>
<a name="746"><span class="lineNum">     746 </span>            :                                  vml2_walker_mems[i], ded_count);</a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :                         err_data-&gt;ue_count += ded_count;</span></a>
<a name="748"><span class="lineNum">     748 </span>            :                 }</a>
<a name="749"><span class="lineNum">     749 </span>            :         }</a>
<a name="750"><span class="lineNum">     750 </span>            : </a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(utcl2_router_mems); i++) {</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_INDEX, i);</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_CNTL);</span></a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 sec_count = REG_GET_FIELD(data, UTCL2_MEM_ECC_CNTL, SEC_COUNT);</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 if (sec_count) {</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="758"><span class="lineNum">     758 </span>            :                                  &quot;Instance[%d]: SubBlock %s, SEC %d\n&quot;, i,</a>
<a name="759"><span class="lineNum">     759 </span>            :                                  utcl2_router_mems[i], sec_count);</a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :                         err_data-&gt;ce_count += sec_count;</span></a>
<a name="761"><span class="lineNum">     761 </span>            :                 }</a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 ded_count = REG_GET_FIELD(data, UTCL2_MEM_ECC_CNTL, DED_COUNT);</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 if (ded_count) {</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="766"><span class="lineNum">     766 </span>            :                                  &quot;Instance[%d]: SubBlock %s, DED %d\n&quot;, i,</a>
<a name="767"><span class="lineNum">     767 </span>            :                                  utcl2_router_mems[i], ded_count);</a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :                         err_data-&gt;ue_count += ded_count;</span></a>
<a name="769"><span class="lineNum">     769 </span>            :                 }</a>
<a name="770"><span class="lineNum">     770 </span>            :         }</a>
<a name="771"><span class="lineNum">     771 </span>            : </a>
<a name="772"><span class="lineNum">     772 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(atc_l2_cache_2m_mems); i++) {</span></a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_INDEX, i);</span></a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_CNTL);</span></a>
<a name="775"><span class="lineNum">     775 </span>            : </a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 sec_count = REG_GET_FIELD(data, ATC_L2_CACHE_2M_DSM_CNTL,</span></a>
<a name="777"><span class="lineNum">     777 </span>            :                                           SEC_COUNT);</a>
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 :                 if (sec_count) {</span></a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="780"><span class="lineNum">     780 </span>            :                                  &quot;Instance[%d]: SubBlock %s, SEC %d\n&quot;, i,</a>
<a name="781"><span class="lineNum">     781 </span>            :                                  atc_l2_cache_2m_mems[i], sec_count);</a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :                         err_data-&gt;ce_count += sec_count;</span></a>
<a name="783"><span class="lineNum">     783 </span>            :                 }</a>
<a name="784"><span class="lineNum">     784 </span>            : </a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :                 ded_count = REG_GET_FIELD(data, ATC_L2_CACHE_2M_DSM_CNTL,</span></a>
<a name="786"><span class="lineNum">     786 </span>            :                                           DED_COUNT);</a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :                 if (ded_count) {</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="789"><span class="lineNum">     789 </span>            :                                  &quot;Instance[%d]: SubBlock %s, DED %d\n&quot;, i,</a>
<a name="790"><span class="lineNum">     790 </span>            :                                  atc_l2_cache_2m_mems[i], ded_count);</a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :                         err_data-&gt;ue_count += ded_count;</span></a>
<a name="792"><span class="lineNum">     792 </span>            :                 }</a>
<a name="793"><span class="lineNum">     793 </span>            :         }</a>
<a name="794"><span class="lineNum">     794 </span>            : </a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(atc_l2_cache_4k_mems); i++) {</span></a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_INDEX, i);</span></a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_CNTL);</span></a>
<a name="798"><span class="lineNum">     798 </span>            : </a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 :                 sec_count = REG_GET_FIELD(data, ATC_L2_CACHE_4K_DSM_CNTL,</span></a>
<a name="800"><span class="lineNum">     800 </span>            :                                           SEC_COUNT);</a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :                 if (sec_count) {</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="803"><span class="lineNum">     803 </span>            :                                  &quot;Instance[%d]: SubBlock %s, SEC %d\n&quot;, i,</a>
<a name="804"><span class="lineNum">     804 </span>            :                                  atc_l2_cache_4k_mems[i], sec_count);</a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :                         err_data-&gt;ce_count += sec_count;</span></a>
<a name="806"><span class="lineNum">     806 </span>            :                 }</a>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :                 ded_count = REG_GET_FIELD(data, ATC_L2_CACHE_4K_DSM_CNTL,</span></a>
<a name="809"><span class="lineNum">     809 </span>            :                                           DED_COUNT);</a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 :                 if (ded_count) {</span></a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="812"><span class="lineNum">     812 </span>            :                                  &quot;Instance[%d]: SubBlock %s, DED %d\n&quot;, i,</a>
<a name="813"><span class="lineNum">     813 </span>            :                                  atc_l2_cache_4k_mems[i], ded_count);</a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :                         err_data-&gt;ue_count += ded_count;</span></a>
<a name="815"><span class="lineNum">     815 </span>            :                 }</a>
<a name="816"><span class="lineNum">     816 </span>            :         }</a>
<a name="817"><span class="lineNum">     817 </span>            : </a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_MEM_ECC_INDEX, 255);</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_INDEX, 255);</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_INDEX, 255);</span></a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_INDEX, 255);</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_INDEX, 255);</span></a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="825"><span class="lineNum">     825 </span>            : }</a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 : static int gfx_v9_4_ras_error_count(struct amdgpu_device *adev,</span></a>
<a name="828"><span class="lineNum">     828 </span>            :                                     const struct soc15_reg_entry *reg,</a>
<a name="829"><span class="lineNum">     829 </span>            :                                     uint32_t se_id, uint32_t inst_id,</a>
<a name="830"><span class="lineNum">     830 </span>            :                                     uint32_t value, uint32_t *sec_count,</a>
<a name="831"><span class="lineNum">     831 </span>            :                                     uint32_t *ded_count)</a>
<a name="832"><span class="lineNum">     832 </span>            : {</a>
<a name="833"><span class="lineNum">     833 </span>            :         uint32_t i;</a>
<a name="834"><span class="lineNum">     834 </span>            :         uint32_t sec_cnt, ded_cnt;</a>
<a name="835"><span class="lineNum">     835 </span>            : </a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(gfx_v9_4_ras_fields); i++) {</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :                 if (gfx_v9_4_ras_fields[i].reg_offset != reg-&gt;reg_offset ||</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :                     gfx_v9_4_ras_fields[i].seg != reg-&gt;seg ||</span></a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :                     gfx_v9_4_ras_fields[i].inst != reg-&gt;inst)</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="841"><span class="lineNum">     841 </span>            : </a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 sec_cnt = (value &amp; gfx_v9_4_ras_fields[i].sec_count_mask) &gt;&gt;</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :                           gfx_v9_4_ras_fields[i].sec_count_shift;</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :                 if (sec_cnt) {</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="846"><span class="lineNum">     846 </span>            :                                  &quot;GFX SubBlock %s, Instance[%d][%d], SEC %d\n&quot;,</a>
<a name="847"><span class="lineNum">     847 </span>            :                                  gfx_v9_4_ras_fields[i].name, se_id, inst_id,</a>
<a name="848"><span class="lineNum">     848 </span>            :                                  sec_cnt);</a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :                         *sec_count += sec_cnt;</span></a>
<a name="850"><span class="lineNum">     850 </span>            :                 }</a>
<a name="851"><span class="lineNum">     851 </span>            : </a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 ded_cnt = (value &amp; gfx_v9_4_ras_fields[i].ded_count_mask) &gt;&gt;</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :                           gfx_v9_4_ras_fields[i].ded_count_shift;</span></a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :                 if (ded_cnt) {</span></a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev,</span></a>
<a name="856"><span class="lineNum">     856 </span>            :                                  &quot;GFX SubBlock %s, Instance[%d][%d], DED %d\n&quot;,</a>
<a name="857"><span class="lineNum">     857 </span>            :                                  gfx_v9_4_ras_fields[i].name, se_id, inst_id,</a>
<a name="858"><span class="lineNum">     858 </span>            :                                  ded_cnt);</a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :                         *ded_count += ded_cnt;</span></a>
<a name="860"><span class="lineNum">     860 </span>            :                 }</a>
<a name="861"><span class="lineNum">     861 </span>            :         }</a>
<a name="862"><span class="lineNum">     862 </span>            : </a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="864"><span class="lineNum">     864 </span>            : }</a>
<a name="865"><span class="lineNum">     865 </span>            : </a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 : static void gfx_v9_4_query_ras_error_count(struct amdgpu_device *adev,</span></a>
<a name="867"><span class="lineNum">     867 </span>            :                                           void *ras_error_status)</a>
<a name="868"><span class="lineNum">     868 </span>            : {</a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :         struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :         uint32_t sec_count = 0, ded_count = 0;</span></a>
<a name="871"><span class="lineNum">     871 </span>            :         uint32_t i, j, k;</a>
<a name="872"><span class="lineNum">     872 </span>            :         uint32_t reg_value;</a>
<a name="873"><span class="lineNum">     873 </span>            : </a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="876"><span class="lineNum">     876 </span>            : </a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 :         err_data-&gt;ue_count = 0;</span></a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 :         err_data-&gt;ce_count = 0;</span></a>
<a name="879"><span class="lineNum">     879 </span>            : </a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="881"><span class="lineNum">     881 </span>            : </a>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(gfx_v9_4_edc_counter_regs); i++) {</span></a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; gfx_v9_4_edc_counter_regs[i].se_num; j++) {</span></a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; gfx_v9_4_edc_counter_regs[i].instance;</span></a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :                              k++) {</span></a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :                                 gfx_v9_4_select_se_sh(adev, j, 0, k);</span></a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :                                 reg_value = RREG32(SOC15_REG_ENTRY_OFFSET(</span></a>
<a name="888"><span class="lineNum">     888 </span>            :                                         gfx_v9_4_edc_counter_regs[i]));</a>
<a name="889"><span class="lineNum">     889 </span><span class="lineNoCov">          0 :                                 if (reg_value)</span></a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :                                         gfx_v9_4_ras_error_count(adev,</span></a>
<a name="891"><span class="lineNum">     891 </span>            :                                                 &amp;gfx_v9_4_edc_counter_regs[i],</a>
<a name="892"><span class="lineNum">     892 </span>            :                                                 j, k, reg_value, &amp;sec_count,</a>
<a name="893"><span class="lineNum">     893 </span>            :                                                 &amp;ded_count);</a>
<a name="894"><span class="lineNum">     894 </span>            :                         }</a>
<a name="895"><span class="lineNum">     895 </span>            :                 }</a>
<a name="896"><span class="lineNum">     896 </span>            :         }</a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :         err_data-&gt;ce_count += sec_count;</span></a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 :         err_data-&gt;ue_count += ded_count;</span></a>
<a name="900"><span class="lineNum">     900 </span>            : </a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :         gfx_v9_4_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="903"><span class="lineNum">     903 </span>            : </a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :         gfx_v9_4_query_utc_edc_status(adev, err_data);</span></a>
<a name="905"><span class="lineNum">     905 </span>            : </a>
<a name="906"><span class="lineNum">     906 </span>            : }</a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 : static void gfx_v9_4_reset_ras_error_count(struct amdgpu_device *adev)</span></a>
<a name="909"><span class="lineNum">     909 </span>            : {</a>
<a name="910"><span class="lineNum">     910 </span>            :         int i, j, k;</a>
<a name="911"><span class="lineNum">     911 </span>            : </a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="913"><span class="lineNum">     913 </span>            :                 return;</a>
<a name="914"><span class="lineNum">     914 </span>            : </a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(gfx_v9_4_edc_counter_regs); i++) {</span></a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; gfx_v9_4_edc_counter_regs[i].se_num; j++) {</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; gfx_v9_4_edc_counter_regs[i].instance;</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :                              k++) {</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :                                 gfx_v9_4_select_se_sh(adev, j, 0x0, k);</span></a>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 :                                 RREG32(SOC15_REG_ENTRY_OFFSET(</span></a>
<a name="922"><span class="lineNum">     922 </span>            :                                         gfx_v9_4_edc_counter_regs[i]));</a>
<a name="923"><span class="lineNum">     923 </span>            :                         }</a>
<a name="924"><span class="lineNum">     924 </span>            :                 }</a>
<a name="925"><span class="lineNum">     925 </span>            :         }</a>
<a name="926"><span class="lineNum">     926 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, 0xe0000000);</span></a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="928"><span class="lineNum">     928 </span>            : </a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_MEM_ECC_INDEX, 255);</span></a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_MEM_ECC_CNTL, 0);</span></a>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_INDEX, 255);</span></a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_CNTL, 0);</span></a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_INDEX, 255);</span></a>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_CNTL, 0);</span></a>
<a name="935"><span class="lineNum">     935 </span>            : </a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_INDEX, 255);</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_CNTL, 0);</span></a>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_INDEX, 255);</span></a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_CNTL, 0);</span></a>
<a name="940"><span class="lineNum">     940 </span>            : </a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(vml2_mems); i++) {</span></a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmVML2_MEM_ECC_INDEX, i);</span></a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(GC, 0, mmVML2_MEM_ECC_CNTL);</span></a>
<a name="944"><span class="lineNum">     944 </span>            :         }</a>
<a name="945"><span class="lineNum">     945 </span>            : </a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(vml2_walker_mems); i++) {</span></a>
<a name="947"><span class="lineNum">     947 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_INDEX, i);</span></a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_CNTL);</span></a>
<a name="949"><span class="lineNum">     949 </span>            :         }</a>
<a name="950"><span class="lineNum">     950 </span>            : </a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(utcl2_router_mems); i++) {</span></a>
<a name="952"><span class="lineNum">     952 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_INDEX, i);</span></a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_CNTL);</span></a>
<a name="954"><span class="lineNum">     954 </span>            :         }</a>
<a name="955"><span class="lineNum">     955 </span>            : </a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(atc_l2_cache_2m_mems); i++) {</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_INDEX, i);</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_CNTL);</span></a>
<a name="959"><span class="lineNum">     959 </span>            :         }</a>
<a name="960"><span class="lineNum">     960 </span>            : </a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(atc_l2_cache_4k_mems); i++) {</span></a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_INDEX, i);</span></a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_CNTL);</span></a>
<a name="964"><span class="lineNum">     964 </span>            :         }</a>
<a name="965"><span class="lineNum">     965 </span>            : </a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_MEM_ECC_INDEX, 255);</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVML2_WALKER_MEM_ECC_INDEX, 255);</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_INDEX, 255);</span></a>
<a name="969"><span class="lineNum">     969 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_DSM_INDEX, 255);</span></a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_DSM_INDEX, 255);</span></a>
<a name="971"><span class="lineNum">     971 </span>            : }</a>
<a name="972"><span class="lineNum">     972 </span>            : </a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 : static int gfx_v9_4_ras_error_inject(struct amdgpu_device *adev,</span></a>
<a name="974"><span class="lineNum">     974 </span>            :                                      void *inject_if)</a>
<a name="975"><span class="lineNum">     975 </span>            : {</a>
<a name="976"><span class="lineNum">     976 </span><span class="lineNoCov">          0 :         struct ras_inject_if *info = (struct ras_inject_if *)inject_if;</span></a>
<a name="977"><span class="lineNum">     977 </span>            :         int ret;</a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 :         struct ta_ras_trigger_error_input block_info = { 0 };</span></a>
<a name="979"><span class="lineNum">     979 </span>            : </a>
<a name="980"><span class="lineNum">     980 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="981"><span class="lineNum">     981 </span>            :                 return -EINVAL;</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span><span class="lineNoCov">          0 :         block_info.block_id = amdgpu_ras_block_to_ta(info-&gt;head.block);</span></a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 :         block_info.sub_block_index = info-&gt;head.sub_block_index;</span></a>
<a name="985"><span class="lineNum">     985 </span><span class="lineNoCov">          0 :         block_info.inject_error_type = amdgpu_ras_error_to_ta(info-&gt;head.type);</span></a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :         block_info.address = info-&gt;address;</span></a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 :         block_info.value = info-&gt;value;</span></a>
<a name="988"><span class="lineNum">     988 </span>            : </a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="990"><span class="lineNum">     990 </span><span class="lineNoCov">          0 :         ret = psp_ras_trigger_error(&amp;adev-&gt;psp, &amp;block_info);</span></a>
<a name="991"><span class="lineNum">     991 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="992"><span class="lineNum">     992 </span>            : </a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="994"><span class="lineNum">     994 </span>            : }</a>
<a name="995"><span class="lineNum">     995 </span>            : </a>
<a name="996"><span class="lineNum">     996 </span>            : static const struct soc15_reg_entry gfx_v9_4_ea_err_status_regs =</a>
<a name="997"><span class="lineNum">     997 </span>            :         { SOC15_REG_ENTRY(GC, 0, mmGCEA_ERR_STATUS), 0, 1, 32 };</a>
<a name="998"><span class="lineNum">     998 </span>            : </a>
<a name="999"><span class="lineNum">     999 </span><span class="lineNoCov">          0 : static void gfx_v9_4_query_ras_error_status(struct amdgpu_device *adev)</span></a>
<a name="1000"><span class="lineNum">    1000 </span>            : {</a>
<a name="1001"><span class="lineNum">    1001 </span>            :         uint32_t i, j;</a>
<a name="1002"><span class="lineNum">    1002 </span>            :         uint32_t reg_value;</a>
<a name="1003"><span class="lineNum">    1003 </span>            : </a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="1005"><span class="lineNum">    1005 </span>            :                 return;</a>
<a name="1006"><span class="lineNum">    1006 </span>            : </a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="1008"><span class="lineNum">    1008 </span>            : </a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; gfx_v9_4_ea_err_status_regs.se_num; i++) {</span></a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; gfx_v9_4_ea_err_status_regs.instance;</span></a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                      j++) {</span></a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 :                         gfx_v9_4_select_se_sh(adev, i, 0, j);</span></a>
<a name="1013"><span class="lineNum">    1013 </span><span class="lineNoCov">          0 :                         reg_value = RREG32(SOC15_REG_ENTRY_OFFSET(</span></a>
<a name="1014"><span class="lineNum">    1014 </span>            :                                 gfx_v9_4_ea_err_status_regs));</a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                         if (REG_GET_FIELD(reg_value, GCEA_ERR_STATUS, SDP_RDRSP_STATUS) ||</span></a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineNoCov">          0 :                             REG_GET_FIELD(reg_value, GCEA_ERR_STATUS, SDP_WRRSP_STATUS) ||</span></a>
<a name="1017"><span class="lineNum">    1017 </span>            :                             REG_GET_FIELD(reg_value, GCEA_ERR_STATUS, SDP_RDRSP_DATAPARITY_ERROR)) {</a>
<a name="1018"><span class="lineNum">    1018 </span>            :                                 /* SDP read/write error/parity error in FUE_IS_FATAL mode</a>
<a name="1019"><span class="lineNum">    1019 </span>            :                                  * can cause system fatal error in arcturas. Harvest the error</a>
<a name="1020"><span class="lineNum">    1020 </span>            :                                  * status before GPU reset */</a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                                 dev_warn(adev-&gt;dev, &quot;GCEA err detected at instance: %d, status: 0x%x!\n&quot;,</span></a>
<a name="1022"><span class="lineNum">    1022 </span>            :                                                 j, reg_value);</a>
<a name="1023"><span class="lineNum">    1023 </span>            :                         }</a>
<a name="1024"><span class="lineNum">    1024 </span>            :                 }</a>
<a name="1025"><span class="lineNum">    1025 </span>            :         }</a>
<a name="1026"><span class="lineNum">    1026 </span>            : </a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         gfx_v9_4_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="1029"><span class="lineNum">    1029 </span>            : }</a>
<a name="1030"><span class="lineNum">    1030 </span>            : </a>
<a name="1031"><span class="lineNum">    1031 </span>            : </a>
<a name="1032"><span class="lineNum">    1032 </span>            : const struct amdgpu_ras_block_hw_ops  gfx_v9_4_ras_ops = {</a>
<a name="1033"><span class="lineNum">    1033 </span>            :         .ras_error_inject = &amp;gfx_v9_4_ras_error_inject,</a>
<a name="1034"><span class="lineNum">    1034 </span>            :         .query_ras_error_count = &amp;gfx_v9_4_query_ras_error_count,</a>
<a name="1035"><span class="lineNum">    1035 </span>            :         .reset_ras_error_count = &amp;gfx_v9_4_reset_ras_error_count,</a>
<a name="1036"><span class="lineNum">    1036 </span>            :         .query_ras_error_status = &amp;gfx_v9_4_query_ras_error_status,</a>
<a name="1037"><span class="lineNum">    1037 </span>            : };</a>
<a name="1038"><span class="lineNum">    1038 </span>            : </a>
<a name="1039"><span class="lineNum">    1039 </span>            : struct amdgpu_gfx_ras gfx_v9_4_ras = {</a>
<a name="1040"><span class="lineNum">    1040 </span>            :         .ras_block = {</a>
<a name="1041"><span class="lineNum">    1041 </span>            :                 .hw_ops = &amp;gfx_v9_4_ras_ops,</a>
<a name="1042"><span class="lineNum">    1042 </span>            :         },</a>
<a name="1043"><span class="lineNum">    1043 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
