<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/tests/generated/yosys_hana
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
defines: 
time_elapsed: 0.034s
ram usage: 10592 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpvihnkxr_/run.sh
+ cat /tmpfs/tmp/tmpvihnkxr_/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/yosys_hana  <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v</a>
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/yosys_hana  <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpvihnkxr_/scr.ys

-- Executing script file `/tmpfs/tmp/tmpvihnkxr_/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\f1_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v:5</a>.1-6.14 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f2_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v:15</a>.1-20.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f3_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v:29</a>.1-33.13 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f4_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v:42</a>.1-46.19 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f5_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v:52</a>.1-53.14 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f6_NonBlockingEx&#39;.
Generating RTLIL representation for module `\f7_FlipFlop&#39;.
Generating RTLIL representation for module `\f8_inc&#39;.
Generating RTLIL representation for module `\f9_MyCounter&#39;.
Generating RTLIL representation for module `\f10_FlipFlop&#39;.
Generating RTLIL representation for module `\f11_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_always.v.html#l-129" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_always.v:129</a>.5-133.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>&#39; to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:27</a>)
<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-1097" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:1097</a>: ERROR: syntax error, unexpected TOK_SUPPLY1

</pre>
</body>