/* SPDX-License-Identifier: GPL-2.0-only OR BSD-3-Clause */
/******************************************************************************
 *
 * This file is provided under a dual license.  When you use or
 * distribute this software, you may choose to be licensed under
 * version 2 of the GNU General Public License ("GPLv2 License")
 * or BSD License.
 *
 * GPLv2 License
 *
 * Copyright(C) 2019 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 *
 * BSD LICENSE
 *
 * Copyright(C) 2019 MediaTek Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *  * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 *  * Neither the name of the copyright holder nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *****************************************************************************/

///////////////////////////////////////////////////////////////////////////////////////////////////
///
/// file    mhal_gflip.c
/// @brief  MStar GFLIP DDI HAL LEVEL
/// @author MStar Semiconductor Inc.
///////////////////////////////////////////////////////////////////////////////////////////////////

#define _HAL_GFLIP_C

//=============================================================================
// Include Files
//=============================================================================
#include <linux/kernel.h>   /* printk() */

#include "mdrv_mstypes.h"
#include "mhal_gflip_reg.h"
#include "mdrv_gflip_st.h"
#include "mhal_gflip.h"



//=============================================================================
// Compile options
//=============================================================================


//=============================================================================
// Debug Macros
//=============================================================================
#define GFLIPHAL_DEBUG
#ifdef GFLIPHAL_DEBUG
    #define GFLIPHAL_PRINT(fmt, args...)      printk("[GFLIP (HAL Driver)][%05d] " fmt, __LINE__, ## args)
    #define GFLIPHAL_ASSERT(_cnd, _fmt, _args...)                   \
                                    if (!(_cnd)) {              \
                                        GFLIPHAL_PRINT(_fmt, ##_args);  \
                                        while(1);               \
                                    }
#else
    #define GFLIPHAL_PRINT(_fmt, _args...)
    #define GFLIPHAL_ASSERT(_cnd, _fmt, _args...)
#endif

//=============================================================================
// Macros
//=============================================================================
#define LO16BIT(x)  (x & 0x0000ffff)
#define HI16BIT(x)  (x >> 16)
#define EX2BIT(x)   (((((MS_PHY)(x)) >> 32UL) & 0x3UL) << 14UL)



//=============================================================================
// Local Variables
//=============================================================================
static volatile MS_U16 _u16GflipGOPDst[MAX_GOP_SUPPORT] = { GFLIP_GOP_DST_OP0 };

//=============================================================================
// Global Variables
//=============================================================================

//=============================================================================
// Local Function Prototypes
//=============================================================================
MS_U32 MHal_GFLIP_GetValidGWinIDPerGOPIdx(MS_U32 u32GopIdx, MS_U32 u32GwinIdx);
MS_S32 _MHal_GFLIP_DirectSerialDiff(MS_U16 u16TagID1,  MS_U16 u16TagID2);
MS_BOOL _MHal_GFLIP_SetGopDstClk(MS_U32 u32GopIdx, MS_U16 u16GopDst);

//=============================================================================================
// Local Function
//=============================================================================================

//-------------------------------------------------------------------------------------------------
/// Set GOP Regs.
/// @param  u32GopIdx                  \b IN: The gop idx value
/// @param  u16BankIdx                  \b IN: The gop bank idx value, should be GFLIP_GOP_BANK_IDX_0/GFLIP_GOP_BANK_IDX_1
/// @return The gop bank offset value
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_U8 MHal_GFLIP_GetBankOffset(MS_U32 u32GopIdx, MS_U16 u16BankIdx)
{
    if(u32GopIdx<4)
    return (MS_U8)((GFLIP_GOP_BANKOFFSET * u32GopIdx) + u16BankIdx);
    else if(u32GopIdx==4)
    {
       if(u16BankIdx==0)
           return (MS_U8)(GFLIP_GOP4_BANK0);
       else if(u16BankIdx==1)
           return (MS_U8)(GFLIP_GOP4_BANK1);
       else if(u16BankIdx==2)
           return (MS_U8)(GFLIP_GOP4_BANK2);
    }
    return 0;
}

//-------------------------------------------------------------------------------------------------
/// Set GOP Regs.
/// @param  u32GopIdx                  \b IN: The gop idx value
/// @param  u16BankIdx                  \b IN: The gop bank idx value, should be GFLIP_GOP_BANK_IDX_0/GFLIP_GOP_BANK_IDX_1
/// @param  u16Addr                  \b IN: The gop reg address
/// @param  u16Val                  \b IN: The gop reg value
/// @param  u16Mask                  \b IN: The gop reg mask
/// @return void
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
void MHal_GFLIP_WriteGopReg(MS_U32 u32GopIdx, MS_U16 u16BankIdx, MS_U16 u16Addr, MS_U16 u16Val, MS_U16 u16Mask)
{
    MS_U16 u16RegVal;

   // GFLIPHAL_ASSERT(((u32GopIdx==GFLIP_GOP_IDX_4G)||(u32GopIdx==GFLIP_GOP_IDX_2G)), "Invalid GopIdx, Currently Only support Gop_4G and Gop_2G!\n");

    if (u32GopIdx < MAX_GOP_SUPPORT)
    {
        u16RegVal = GOP_REG(u16Addr, MHal_GFLIP_GetBankOffset(u32GopIdx, u16BankIdx));

        u16RegVal &= ~u16Mask;
        u16RegVal |= (u16Val & u16Mask);

        GOP_REG(u16Addr, MHal_GFLIP_GetBankOffset(u32GopIdx, u16BankIdx)) = u16RegVal;
    }
}

//-------------------------------------------------------------------------------------------------
/// Get GOP Regs.
/// @param  u32GopIdx                  \b IN: The gop idx value
/// @param  u16BankIdx                  \b IN: The gop bank idx value, should be GFLIP_GOP_BANK_IDX_0/GFLIP_GOP_BANK_IDX_1
/// @param  u16Addr                  \b IN: The gop reg address
/// @param  *u16Val                  \b IN: The return gop reg value
/// @return void
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
void MHal_GFLIP_ReadGopReg(MS_U32 u32GopIdx, MS_U16 u16BankIdx, MS_U16 u16Addr, MS_U16* u16Val)
{
    if (u32GopIdx < MAX_GOP_SUPPORT)
    {
        *u16Val = GOP_REG(u16Addr, MHal_GFLIP_GetBankOffset(u32GopIdx, u16BankIdx));
    }
    else
    {
        *u16Val = 0;
    }
}

//-------------------------------------------------------------------------------------------------
/// Set GOP Regs.
/// @param  u32GopIdx                  \b IN: The gop idx value
/// @param  u32GwinIdx                  \b IN: The gop gwin idx value,
/// @return MS_U32 The valid GWinID for related Gop
/// @attention
/// <b>[GFLIP] <em>GOP0: 0/1/2/3; GOP1: 0/1; GOP2: 1; GOP3: 1</em></b>
//-------------------------------------------------------------------------------------------------
MS_U32 MHal_GFLIP_GetValidGWinIDPerGOPIdx(MS_U32 u32GopIdx, MS_U32 u32GwinIdx)
{
    switch(u32GopIdx)
    {
        case GFLIP_GOP_IDX_2G:
        case GFLIP_GOP_IDX_2GX:
            u32GwinIdx = u32GwinIdx % 2;
            break;
        case GFLIP_GOP_IDX_1G:
        case GFLIP_GOP_IDX_1GX:
        case GFLIP_GOP_IDX_1GX0:
            u32GwinIdx = 0; //only GWin 1 is valid;
            break;
        default:
            break;
    }

    return u32GwinIdx;
}

//-------------------------------------------------------------------------------------------------
/// Differ Two TagIDs.
/// @param  u16TagID1                  \b IN: The First TagID
/// @param  u16TagID2                  \b IN: The Second TagID
/// @return MS_S32: The different of two IDs.
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_S32 _MHal_GFLIP_DirectSerialDiff(MS_U16 u16TagID1,  MS_U16 u16TagID2)
{
    if(u16TagID1 < u16TagID2)
    {
        if((u16TagID2-u16TagID1)>0x7FFF)
         {
             return (MS_S32)(0xFFFFUL-u16TagID2+u16TagID1+1);
         }
        else
            return -(MS_S32)(u16TagID2-u16TagID1);
    }
    else
    {
        if((u16TagID1-u16TagID2)>0x7FFF)
         {
             return -(MS_S32)(0xFFFFUL-u16TagID1+u16TagID2+1);
         }
        else
            return (MS_S32)(u16TagID1-u16TagID2);
    }
}

//-------------------------------------------------------------------------------------------------
/// Get Gop Current Dst Plane.
/// @param  u32GopIdx                  \b IN: The gop idx who is the owner
/// @return TRUE/FALSE
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_U16 MHal_GFLIP_GetGopDst(MS_U32 u32GopIdx)
{
    MS_U16 u16RegVal;

    MHal_GFLIP_ReadGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_0, REG_GOP_CTRL1, &u16RegVal);

    return (u16RegVal & GOP_DST_MASK);
}

//-------------------------------------------------------------------------------------------------
/// Set Gop Dst Plane Clock Src.
/// @param  u16GopDst                  \b IN: The gop Dst Clock Src
/// @return TRUE/FALSE
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_BOOL _MHal_GFLIP_SetGopDstClk(MS_U32 u32GopIdx, MS_U16 u16GopDst)
{
    MS_U16 u16RegAddr, u16RegVal, u16RegMask;

    switch(u16GopDst)
    {
        case GFLIP_GOP_DST_IPMAIN:
            switch(u32GopIdx)
            {
                case GFLIP_GOP_IDX_2G:
                    u16RegAddr = GOP_GOPCLK;
                    u16RegVal = CKG_GOPG0_IDCLK2;
                    u16RegMask = CKG_GOPG0_MASK;
                    break;
                case GFLIP_GOP_IDX_2GX:
                    u16RegAddr = GOP_GOPCLK;
                    u16RegVal = CKG_GOPG1_IDCLK2;
                    u16RegMask = CKG_GOPG1_MASK;
                    break;
                case GFLIP_GOP_IDX_1G:
                    u16RegAddr = GOP_GOP2CLK;
                    u16RegVal = CKG_GOPG2_IDCLK2;
                    u16RegMask = CKG_GOPG2_MASK;
                    break;
                case GFLIP_GOP_IDX_1GX:
                    u16RegAddr = GOP_GOP3CLK;
                    u16RegVal = CKG_GOPG3_IDCLK2;
                    u16RegMask = CKG_GOPG3_MASK;
                    break;
                case GFLIP_GOP_IDX_1GX0:
                    u16RegAddr = GOP_GOP4CLK;
                    u16RegVal = CKG_GOPG4_IDCLK2;
                    u16RegMask = CKG_GOPG4_MASK;
                    break;
                default:
                    return FALSE;
            }

            break;
        case GFLIP_GOP_DST_IPSUB:
            switch(u32GopIdx)
            {
                case GFLIP_GOP_IDX_2G:
                    u16RegAddr = GOP_GOPCLK;
                    u16RegVal = CKG_GOPG0_IDCLK1;
                    u16RegMask = CKG_GOPG0_MASK;
                    break;
                case GFLIP_GOP_IDX_2GX:
                    u16RegAddr = GOP_GOPCLK;
                    u16RegVal = CKG_GOPG1_IDCLK1;
                    u16RegMask = CKG_GOPG1_MASK;
                    break;
                case GFLIP_GOP_IDX_1G:
                    u16RegAddr = GOP_GOP2CLK;
                    u16RegVal = CKG_GOPG2_IDCLK1;
                    u16RegMask = CKG_GOPG2_MASK;
                    break;
                case GFLIP_GOP_IDX_1GX:
                    u16RegAddr = GOP_GOP3CLK;
                    u16RegVal = CKG_GOPG3_IDCLK1;
                    u16RegMask = CKG_GOPG3_MASK;
                    break;
                case GFLIP_GOP_IDX_1GX0:
                    u16RegAddr = GOP_GOP4CLK;
                    u16RegVal = CKG_GOPG4_IDCLK1;
                    u16RegMask = CKG_GOPG4_MASK;
                    break;
                default:
                    return FALSE;
            }

            break;
        case GFLIP_GOP_DST_OP0:
            switch(u32GopIdx)
            {
                case GFLIP_GOP_IDX_2G:
                    u16RegAddr = GOP_GOPCLK;
                    u16RegVal = CKG_GOPG0_ODCLK;
                    u16RegMask = CKG_GOPG0_MASK;
                    break;
                case GFLIP_GOP_IDX_2GX:
                    u16RegAddr = GOP_GOPCLK;
                    u16RegVal = CKG_GOPG1_ODCLK;
                    u16RegMask = CKG_GOPG1_MASK;
                    break;
                case GFLIP_GOP_IDX_1G:
                    u16RegAddr = GOP_GOP2CLK;
                    u16RegVal = CKG_GOPG2_ODCLK;
                    u16RegMask = CKG_GOPG2_MASK;
                    break;
                case GFLIP_GOP_IDX_1GX:
                    u16RegAddr = GOP_GOP3CLK;
                    u16RegVal = CKG_GOPG3_ODCLK;
                    u16RegMask = CKG_GOPG3_MASK;
                    break;
                case GFLIP_GOP_IDX_1GX0:
                    u16RegAddr = GOP_GOP4CLK;
                    u16RegVal = CKG_GOPG4_ODCLK;
                    u16RegMask = CKG_GOPG4_MASK;
                    break;
                default:
                    return FALSE;
            }

            break;
        case GFLIP_GOP_DST_VOP:
        case GFLIP_GOP_DST_VOPSUB:
        default:
            return FALSE;
    }

    CKG_REG(u16RegAddr) = (CKG_REG(u16RegAddr) & ~u16RegMask) | u16RegVal;

    return TRUE;
}

//=============================================================================
// HAL Driver Function
//=============================================================================
//-------------------------------------------------------------------------------------------------
/// Enable/Disable Vsync. Interrupt of gop.
/// @param  u32GopIdx                  \b IN: The gop idx which need enable/disable vsync. interrupt
/// @param bEnable                          \b IN: enable or disable
/// @return TRUE/FALSE
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_IntEnable(MS_U32 u32GopIdx, MS_BOOL bEnable)
{
    MS_U16 u16RegVal;

    if(bEnable)
    {
        u16RegVal = GOP_INTMASK_VS1;
    }
    else
    {
        u16RegVal = GOP_INTMASK_VS0 | GOP_INTMASK_VS1;
    }

    MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_0, REG_GOP_INT, u16RegVal, (GOP_INTMASK_VS0 | GOP_INTMASK_VS1));

    return TRUE;
}

//-------------------------------------------------------------------------------------------------
/// check if the vsync. interrupt
/// @param  void
/// @return MS_BOOL: TRUE/FALSE
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_IsVSyncInt(MS_U32 u32GopIdx)
{
    if(GOP_REG(REG_GOP_INT, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0)) & GOP_INT_VS0)
    {
        if(GOP_REG(REG_GOP_INT, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0)) & GOP_INT_VS0)
        {
            return TRUE;
        }
        else
        {
            return FALSE;
        }
    }
    else
    {
        return FALSE;
    }
}

//-------------------------------------------------------------------------------------------------
/// Get the Gop Idx who fire the vsync. interrupt
/// @param  void
/// @return MS_U32: the gop idx
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_U32 MHal_GFLIP_GetIntGopIdx(void)
{
    MS_U16 u16RegVal;

    u16RegVal = (GOP_REG(REG_GOP_BANK_SEL, 0) & GOP_INT_FLAG_MASK) | (GOP_REG(REG_GOP_BANK_SEL_EX, 0) & GOP1GX0_INT_FLAG);

    if (u16RegVal & GOP2G_INT_FLAG)
    {
        return GFLIP_GOP_IDX_2G;
    }
    else if(u16RegVal & GOP2GX_INT_FLAG)
    {
        return GFLIP_GOP_IDX_2GX;
    }
/*
    else if(u16RegVal & GOPD_INT_FLAG)
    {
        return GFLIP_GOP_IDX_DWIN;
    }
*/
    else if(u16RegVal & GOP1G_INT_FLAG)
    {
        return GFLIP_GOP_IDX_1G;
    }
    else if(u16RegVal & GOP1GX_INT_FLAG)
    {
        return GFLIP_GOP_IDX_1GX;
    }
    else if(u16RegVal & GOP1GX0_INT_FLAG)
    {
        return GFLIP_GOP_IDX_1GX0;
    }
    else
    {
         return GFLIP_GOP_IDX_INVALID;
        //GFLIPHAL_ASSERT(FALSE, "MHal_GFLIP_GetIntGopIdx: unknow GOP Interrupt MASK!\n");
    }
}

//-------------------------------------------------------------------------------------------------
/// Check GOP ACK.
/// @param  u32GopIdx                  \b IN: The gop idx
/// @return TRUE: GOP ACK
/// @return FALSE: GOP not ACK
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_IsGOPACK(MS_U32 u32GopIdx)
{
    MS_U16 u16GOPReg = 0;
    MS_BOOL bGOPACK = FALSE;
    switch(u32GopIdx)
    {
        case 0:
            u16GOPReg = GOP_REG(REG_GOP_BANK_SEL, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0));
            if(u16GOPReg&GOP2G_WR_ACK)
                bGOPACK = FALSE;
            else
                bGOPACK = TRUE;
            break;
        case 1:
            u16GOPReg = GOP_REG(REG_GOP_BANK_SEL, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0));
            if(u16GOPReg&GOP2GX_WR_ACK)
                bGOPACK = FALSE;
            else
                bGOPACK = TRUE;
            break;
        case 2:
            u16GOPReg = GOP_REG(REG_GOP_BANK_SEL, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0));
            if(u16GOPReg&GOP1G_WR_ACK)
                bGOPACK = FALSE;
            else
                bGOPACK = TRUE;
            break;
        case 3:
            u16GOPReg = GOP_REG(REG_GOP_BANK_SEL, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0));
            if(u16GOPReg&GOP1GX_WR_ACK)
                bGOPACK = FALSE;
            else
                bGOPACK = TRUE;
            break;
        case 4:
            u16GOPReg = GOP_REG(REG_GOP_BANK_SEL_EX, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0));
            if(u16GOPReg&GOP1GX0_WR_ACK)
                bGOPACK = FALSE;
            else
                bGOPACK = TRUE;
            break;
        default:
            break;
    }
    //printk("<0>" "@-AK=%u->%x\n", bGOPACK, u16GOPReg);
    return bGOPACK;
}

//-------------------------------------------------------------------------------------------------
/// Trigger GOP.
/// @param  u32GopBitMask                  \b IN: The gop idx bit mask
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
void MHal_GFLIP_Fire(MS_U32 u32GopBitMask)
{
    MS_U16 u16GOPReg = 0,u16Reg = 0,i = 0;

    for(i = 0;i< MAX_GOP_SUPPORT;i++)
    {
        switch(i)
        {
            case 0:
                if(u32GopBitMask&(1<<i))
                    u16Reg|=GOP2G_WR_ACK;
                break;
            case 1:
                if(u32GopBitMask&(1<<i))
                    u16Reg|=GOP2GX_WR_ACK;
                break;
            case 2:
                if(u32GopBitMask&(1<<i))
                    u16Reg|=GOP1G_WR_ACK;
                break;
            case 3:
                if(u32GopBitMask&(1<<i))
                    u16Reg|=GOP1GX_WR_ACK;
                break;
            case 4:
                u16GOPReg = GOP_REG(REG_GOP_BANK_SEL_EX,0);
                u16GOPReg |= GOP1GX0_WR_ACK;
                GOP_REG(REG_GOP_BANK_SEL_EX,0) = u16GOPReg;
                break;
           default:
            break;
        }
    }
    if(u16Reg != 0)
    {
        u16GOPReg = GOP_REG(REG_GOP_BANK_SEL,0);
        u16GOPReg |= u16Reg;
        GOP_REG(REG_GOP_BANK_SEL,0) = u16GOPReg;
    }
}

//-------------------------------------------------------------------------------------------------
/// Kick off Flip to Gop HW.
/// @param  u32GopIdx                  \b IN: The gop idx who is the flip owner
/// @param  u32GwinIdx                 \b IN: The gwin idx who is the flip owner
/// @param  u32MainAddr                \b IN: The flip address for normal 2D display
/// @param  u32SubAddr                 \b IN: The 2nd fb flip address for GOP 3D display
/// @param  bForceWriteIn        \b IN: use forcewrite or bank wr
/// @return TRUE: success
/// @return FALSE: fail
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_SetFlipToGop(MS_U32 u32GopIdx, MS_U32 u32GwinIdx, MS_PHY64 u32MainAddr, MS_PHY64 u32SubAddr, MS_BOOL bForceWriteIn)
{
    MS_U16 u16GOPWAck = GOP_REG(REG_GOP_BANK_SEL, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0));

    u32GwinIdx = MHal_GFLIP_GetValidGWinIDPerGOPIdx(u32GopIdx, u32GwinIdx);

    MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_L(u32GwinIdx), LO16BIT(u32MainAddr), 0xFFFF);
    MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_H(u32GwinIdx), HI16BIT(u32MainAddr), 0xFFFF);
    MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_EX(u32GwinIdx), EX2BIT(u32MainAddr), 0xC000);
    if(u32SubAddr != 0)
    {
        MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_L(u32GwinIdx), LO16BIT(u32SubAddr), 0xFFFF);
        MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_H(u32GwinIdx), HI16BIT(u32SubAddr), 0xFFFF);
        MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_EX(u32GwinIdx), EX2BIT(u32SubAddr), 0xC000);
    }

    if(bForceWriteIn)
    {
        if((u16GOPWAck & GOP_FWR) == 0)
        {
             GOP_REG(REG_GOP_BANK_SEL, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0)) |= GOP_FWR;
             GOP_REG(REG_GOP_BANK_SEL, MHal_GFLIP_GetBankOffset(u32GopIdx, GFLIP_GOP_BANK_IDX_0)) &= ~GOP_FWR;
        }
    }
    else
    {
        MHal_GFLIP_Fire(1 << u32GopIdx);
    }
    return TRUE;
}

MS_BOOL MHal_GFLIP_SetTLBFlipToGop(MS_U32 u32GopIdx, MS_U32 u32GwinIdx, MS_PHY64 u32MainAddr, MS_PHY64 u32SubAddr, MS_BOOL bForceWriteIn)
{
    u32GwinIdx = MHal_GFLIP_GetValidGWinIDPerGOPIdx(u32GopIdx, u32GwinIdx);

    MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_2, REG_GOP_TLB_MAIN_ADDR_L, LO16BIT(u32MainAddr), 0xFFFF);
    MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_2, REG_GOP_TLB_MAIN_ADDR_H, HI16BIT(u32MainAddr), 0xFFFF);
    if(u32SubAddr != 0)
    {
        MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_2, REG_GOP_TLB_SUB_ADDR_L, LO16BIT(u32SubAddr), 0xFFFF);
        MHal_GFLIP_WriteGopReg(u32GopIdx, GFLIP_GOP_BANK_IDX_2, REG_GOP_TLB_SUB_ADDR_H, HI16BIT(u32SubAddr), 0xFFFF);
    }

    return TRUE;
}

#ifdef	GFLIP_MULTI_FLIP
MS_BOOL MHal_GFLIP_SetMultiFlipToGop(MS_GFLIP_MULTIINFO* pMultiFlipInfo,MS_BOOL bForceWriteIn)
{
    int i = 0;
    MS_U32 u32GopBitMask = 0;
    for(i = 0;i < pMultiFlipInfo->u8GopInfoCnt;i++)
    {
        MHal_GFLIP_WriteGopReg(pMultiFlipInfo->astGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_L(pMultiFlipInfo->astGopInfo[i].u32GwinIdx), LO16BIT((pMultiFlipInfo->astGopInfo[i].u32MainAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
        MHal_GFLIP_WriteGopReg(pMultiFlipInfo->astGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_H(pMultiFlipInfo->astGopInfo[i].u32GwinIdx), HI16BIT((pMultiFlipInfo->astGopInfo[i].u32MainAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
        MHal_GFLIP_WriteGopReg(pMultiFlipInfo->astGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_EX(pMultiFlipInfo->astGopInfo[i].u32GwinIdx), EX2BIT((pMultiFlipInfo->astGopInfo[i].u32MainAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xC000);
        if((pMultiFlipInfo->astGopInfo[i].u32SubAddr>> GFLIP_ADDR_ALIGN_RSHIFT) != 0)
        {
            MHal_GFLIP_WriteGopReg(pMultiFlipInfo->astGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_L(pMultiFlipInfo->astGopInfo[i].u32GwinIdx), LO16BIT((pMultiFlipInfo->astGopInfo[i].u32SubAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
            MHal_GFLIP_WriteGopReg(pMultiFlipInfo->astGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_H(pMultiFlipInfo->astGopInfo[i].u32GwinIdx), HI16BIT((pMultiFlipInfo->astGopInfo[i].u32SubAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
            MHal_GFLIP_WriteGopReg(pMultiFlipInfo->astGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_EX(pMultiFlipInfo->astGopInfo[i].u32GwinIdx), EX2BIT((pMultiFlipInfo->astGopInfo[i].u32SubAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xC000);
        }
        u32GopBitMask |= (1<<pMultiFlipInfo->astGopInfo[i].u32GopIdx);
    }
    MHal_GFLIP_SetMultiFire(u32GopBitMask,bForceWriteIn);
    return TRUE;
}
MS_BOOL MHal_GFLIP_SetTLBMultiFlipToGop(MS_TLB_GFLIP_MULTIINFO* pTLBMultiFlipInfo,MS_BOOL bForceWriteIn)
{
    int i = 0;
    MS_PHY64 u32GopBitMask = 0;
    MS_PHY64 u32TLBMainAddr=0;
    MS_PHY64 u32TLBSubAddr=0;
    MS_PHY64 u32MainAddress=0;
    MS_PHY64 u32SubAddress=0;
    for(i = 0;i < pTLBMultiFlipInfo->u8GopInfoCnt;i++)
    {
        if(pTLBMultiFlipInfo->astTLBGopInfo[i].bTLBEnable)
        {
            u32TLBMainAddr=pTLBMultiFlipInfo->astTLBGopInfo[i].u32TLBAddr+(pTLBMultiFlipInfo->astTLBGopInfo[i].u32MainAddr/GOP_TLB_PAGE_SIZE)*TLB_PER_ENTRY_SIZE;
            u32TLBMainAddr /= ADDRESSING_8BYTE_UNIT;
            MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_2, REG_GOP_TLB_MAIN_ADDR_L, LO16BIT(u32TLBMainAddr), 0xFFFF);
            MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_2, REG_GOP_TLB_MAIN_ADDR_H, HI16BIT(u32TLBMainAddr), 0xFFFF);
            u32MainAddress=pTLBMultiFlipInfo->astTLBGopInfo[i].u32MainAddr % (GOP_TLB_PAGE_SIZE*PER_MIU_TLB_ENTRY_COUNT);
            MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_L(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), LO16BIT(u32MainAddress), 0xFFFF);
            MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_H(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), HI16BIT(u32MainAddress), 0xFFFF);
            MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_EX(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), EX2BIT(u32MainAddress), 0xC000);
        }
        else
        {
            MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_L(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), LO16BIT((pTLBMultiFlipInfo->astTLBGopInfo[i].u32MainAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
            MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_H(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), HI16BIT((pTLBMultiFlipInfo->astTLBGopInfo[i].u32MainAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
            MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_DRAM_RBLK_STR_EX(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), EX2BIT((pTLBMultiFlipInfo->astTLBGopInfo[i].u32MainAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xC000);
        }

        if((pTLBMultiFlipInfo->astTLBGopInfo[i].u32SubAddr>> GFLIP_ADDR_ALIGN_RSHIFT) != 0)
        {
            if(pTLBMultiFlipInfo->astTLBGopInfo[i].bTLBEnable)
            {
                u32TLBSubAddr=pTLBMultiFlipInfo->astTLBGopInfo[i].u32TLBAddr+(pTLBMultiFlipInfo->astTLBGopInfo[i].u32SubAddr/GOP_TLB_PAGE_SIZE)*TLB_PER_ENTRY_SIZE;
                u32TLBSubAddr /= ADDRESSING_8BYTE_UNIT;
                MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_2, REG_GOP_TLB_SUB_ADDR_L, LO16BIT(u32TLBSubAddr), 0xFFFF);
                MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_2, REG_GOP_TLB_SUB_ADDR_H, HI16BIT(u32TLBSubAddr), 0xFFFF);
                u32SubAddress=pTLBMultiFlipInfo->astTLBGopInfo[i].u32SubAddr % (GOP_TLB_PAGE_SIZE*PER_MIU_TLB_ENTRY_COUNT);
                MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_L(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), LO16BIT((u32SubAddress>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
                MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_H(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), HI16BIT((u32SubAddress>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
                MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_EX(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), EX2BIT((u32SubAddress>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xC000);
            }
            else
            {
                MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_L(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), LO16BIT((pTLBMultiFlipInfo->astTLBGopInfo[i].u32SubAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
                MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_H(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), HI16BIT((pTLBMultiFlipInfo->astTLBGopInfo[i].u32SubAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xFFFF);
                MHal_GFLIP_WriteGopReg(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx, GFLIP_GOP_BANK_IDX_1, REG_GOP_3DOSD_SUB_RBLK_EX(pTLBMultiFlipInfo->astTLBGopInfo[i].u32GwinIdx), EX2BIT((pTLBMultiFlipInfo->astTLBGopInfo[i].u32SubAddr>> GFLIP_ADDR_ALIGN_RSHIFT)), 0xC000);
            }
        }
        u32GopBitMask |= (1<<pTLBMultiFlipInfo->astTLBGopInfo[i].u32GopIdx);
    }
    MHal_GFLIP_SetMultiFire(u32GopBitMask,bForceWriteIn);
    return TRUE;
}

void MHal_GFLIP_SetMultiFire(MS_U32 u32GopBitMask,MS_BOOL bForceWriteIn)
{
    MS_U16 u16GOPWAck = GOP_REG(REG_GOP_BANK_SEL, MHal_GFLIP_GetBankOffset(0, GFLIP_GOP_BANK_IDX_0));


    if(bForceWriteIn)
    {
        if((u16GOPWAck & GOP_FWR) == 0)
        {
             GOP_REG(REG_GOP_BANK_SEL, 0) |= GOP_FWR;
             GOP_REG(REG_GOP_BANK_SEL, 0) &= ~GOP_FWR;
        }
    }
    else
    {
        MHal_GFLIP_Fire(u32GopBitMask);
    }
}
#endif
//-------------------------------------------------------------------------------------------------
/// Clear DWinIRQ if It happened.
/// @return TRUE: success
/// @return FALSE: fail
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_ClearDWINIRQ(GFLIP_DWININT_INFO *pGFlipDWinIntInfo)
{
    MS_U16 u16ValEn, u16ValDe;

    if(!(GOP_REG(REG_GOP_MUX, 0) & GOPD_INT_FLAG))
    {
        return FALSE;
    }

    u16ValEn = u16ValDe = GOP_REG(REG_GOP_DWIN_INT, GFLIP_GOP_DWIN_BANKID);

    //Check and Clear DWin IRQs:
    if(u16ValEn & GOP_DWIN_INT_WADR)
    {
        u16ValEn &= ~GOP_DWIN_INTMASK_WADR;
        u16ValDe |= GOP_DWIN_INTMASK_WADR;
        pGFlipDWinIntInfo->sDwinIntInfo.bDWinIntWADR = 0x1;
    }

    if(u16ValEn & GOP_DWIN_INT_PROG)
    {
        u16ValEn &= ~GOP_DWIN_INTMASK_PROG;
        u16ValDe |= GOP_DWIN_INTMASK_PROG;
        pGFlipDWinIntInfo->sDwinIntInfo.bDWinIntPROG = 0x1;
    }

    if(u16ValEn & GOP_DWIN_INT_TF)
    {
        u16ValEn &= ~GOP_DWIN_INTMASK_TF;
        u16ValDe |= GOP_DWIN_INTMASK_TF;
        pGFlipDWinIntInfo->sDwinIntInfo.bDWinIntTF = 0x1;
    }

    if(u16ValEn & GOP_DWIN_INT_BF)
    {
        u16ValEn &= ~GOP_DWIN_INTMASK_BF;
        u16ValDe |= GOP_DWIN_INTMASK_BF;
        pGFlipDWinIntInfo->sDwinIntInfo.bDWinIntBF = 0x1;
    }

    if(u16ValEn & GOP_DWIN_INT_VS)
    {
        u16ValEn &= ~GOP_DWIN_INTMASK_VS;
        u16ValDe |= GOP_DWIN_INTMASK_VS;
        pGFlipDWinIntInfo->sDwinIntInfo.bDWinIntVS = 0x1;
    }

    //Disable Interrupt:
    GOP_REG(REG_GOP_DWIN_INT, GFLIP_GOP_DWIN_BANKID) = u16ValDe;
    //Enable Interrupt:
    GOP_REG(REG_GOP_DWIN_INT, GFLIP_GOP_DWIN_BANKID) = u16ValEn;

    return TRUE;
}

//-------------------------------------------------------------------------------------------------
/// Handle HW Limitation -- Vsync Limitation.
/// @param  u32GopIdx                  \b IN: The gop idx who is the owner
/// @return TRUE: success
/// @return FALSE: fail
/// @attention
/// <b>[GFLIP] <em>The Limitation is found on U3/T2/T3. When GOP Src Clock is no signal and GOP
///     Vsync is on, Then there will be no chance to Reset GOP Vsync Interrupt. this will leads to
///     system looks like hang(busy handling interrupt always). T2/T3/U3 will Switch GOP Dst
///     to OP to fix the issue and later chips could Reset GOP to clear interrupt Bit.</em></b>
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_HandleVsyncLimitation(MS_U32 u32GopIdx)
{
    //Save Current Dst Clock Src:
    _u16GflipGOPDst[u32GopIdx] = MHal_GFLIP_GetGopDst(u32GopIdx);

    //Set Dst Clock Src to OP:
    _MHal_GFLIP_SetGopDstClk(u32GopIdx, GFLIP_GOP_DST_OP0);

    return TRUE;
}

//-------------------------------------------------------------------------------------------------
/// Restore HW Limitation -- Vsync Limitation.
/// @param  u32GopIdx                  \b IN: The gop idx who is the owner
/// @return TRUE: success
/// @return FALSE: fail
/// @attention
/// <b>[GFLIP] <em>The Limitation is found on U3/T2/T3. When GOP Src Clock is no signal and GOP
///     Vsync is on, Then there will be no chance to Reset GOP Vsync Interrupt. this will leads to
///     system looks like hang(busy handling interrupt always). T2/T3/U3 will Switch GOP Dst
///     to OP to fix the issue and later chips could Reset GOP to clear interrupt Bit.</em></b>
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_RestoreFromVsyncLimitation(MS_U32 u32GopIdx)
{
    //Restore Dst Clock Src:
    _MHal_GFLIP_SetGopDstClk(u32GopIdx, _u16GflipGOPDst[u32GopIdx]);

    //Restore Interrupt:
    MHal_GFLIP_IntEnable(u32GopIdx, TRUE);

    //Restore Current Dst Clock Src to OP:
    _u16GflipGOPDst[u32GopIdx] = GFLIP_GOP_DST_OP0;

    return TRUE;
}

//-------------------------------------------------------------------------------------------------
/// Check If the gived TagId has back or not.
/// @param  u32TagId                  \b IN: The TagId which need to be check
/// @return TRUE: back
/// @return FALSE: not back
/// @attention
/// <b>[GFLIP] <em> </em></b>
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_IsTagIDBack(MS_U16 u16TagId)
{
    MS_U16 u16TagIDHW;
    MS_U32 u32RegVal;

    u16TagIDHW = GE_REG(REG_GE_TAG);

    if(_MHal_GFLIP_DirectSerialDiff(u16TagIDHW, u16TagId) >= 0)
    {    //TagID is back!
          // printk("tagIDHW = %04x\n", tagID_HW);
        return TRUE;
    }

    u32RegVal = GE_REG(REG_GE_STATUS);
    if((u32RegVal & GE_CMDQ2_STATUS) < (16UL<<11)) //still has commands in queue.
    {
        return FALSE;
    }

    if((u32RegVal & GE_CMDQ1_STATUS) < (16UL<<3)) //still has commands in queue.
    {
        return FALSE;
    }

    if(GE_REG(REG_GE_FMT_BLT) & GE_EN_VCMDQ) //still has commands in VCMDQ.
    {
        u32RegVal = GE_REG(REG_GE_VQ_FIFO_STATUS_L);
        u32RegVal |= (GE_REG(REG_GE_VQ_FIFO_STATUS_H)&1)<<16;
        if(u32RegVal)
        {
            return FALSE;
        }
    }

    if(GE_REG(REG_GE_STATUS) & GE_BUSY) //GE still busy
    {
        return FALSE;
    }

    return TRUE;
}

//-------------------------------------------------------------------------------------------------
/// Enable or Disable VE capture function
/// @param  bEnable                  \b IN: TRUE: Enable, FALSE: Disable
/// @return TRUE: success
/// @return FALSE: fail
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_VECaptureEnable(MS_BOOL bEnable)
{
    if(bEnable)
    {
        VE_REG(REG_VE_CTRL) = VE_REG(REG_VE_CTRL) | BIT_VE_RESET;
        VE_REG(REG_VE_CTRL) = VE_REG(REG_VE_CTRL) | BIT_VE_REG_RELOAD;
        //need delay ???
        VE_REG(REG_VE_CTRL) = VE_REG(REG_VE_CTRL) & ~BIT_VE_REG_RELOAD;
        VE_REG(REG_VE_CTRL) = VE_REG(REG_VE_CTRL) & ~BIT_VE_RESET;
        VE_REG(REG_VE_CTRL) = VE_REG(REG_VE_CTRL) | BIT_VE_ENABLE;
    }
    else
    {
        VE_REG(REG_VE_CTRL) = VE_REG(REG_VE_CTRL) & ~BIT_VE_ENABLE;
    }
    return TRUE;
}

//-------------------------------------------------------------------------------------------------
/// Get the current frame number that the VE HW is writing in VE memory
/// For interlace mode, it is 0~3; for progressive mode, it is 0~2 .
/// @return TRUE: VE frame index of current HW writing
//-------------------------------------------------------------------------------------------------
MS_U8 MHal_GFLIP_GetFrameIdx(void)
{
    return ((VE_REG(REG_VE_COUNTER) & BIT_VE_FIELD_IDX)>>BIT_VE_FIELD_IDX_SHIFT_BITS); //HW is count from 0
}

MS_BOOL MHAL_GFLIP_SetOpmuxInfo(MS_SDR2HDR_INFO* pstSDR2HDRInfo)
{
    return TRUE;
}
//-------------------------------------------------------------------------------------------------
/// Check if VE HW is ready to downscaling data to memory(After VE reset)
/// @return TRUE: VE has start to downscaling
/// @return FALSE: VE is not ready
//-------------------------------------------------------------------------------------------------
MS_BOOL MHal_GFLIP_CheckVEReady(void)
{
    if(VE_REG(REG_VE_STATE) & BIT_VE_START_DOWNSCALING)
    {
        if(MHal_GFLIP_GetFrameIdx() > 0)
        {
            //VE has finished capture at least one or two frames, take this as VE ready.
            return TRUE;
        }
        else
        {
            //Skip the first frame to avoid return a frame idex of garbage data.
            return FALSE;
        }
    }
    else
    {
        return FALSE;
    }
}

