

================================================================
== Vivado HLS Report for 'Mat2Array2D'
================================================================
* Date:           Fri Nov 23 08:52:14 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PCIE_Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.819|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    ?|    ?|  3 ~ 259 |          -|          -|        ?|    no    |
        | + Loop 1.1  |    0|  256|         2|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	5  / (!tmp_5)
	4  / (tmp_5)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%offset = alloca i32"   --->   Operation 6 'alloca' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx = alloca i32"   --->   Operation 7 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%param_val_3_V = alloca i32"   --->   Operation 8 'alloca' 'param_val_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%param_val_2_V = alloca i32"   --->   Operation 9 'alloca' 'param_val_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%param_val_1_V = alloca i32"   --->   Operation 10 'alloca' 'param_val_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%param_val_0_V = alloca i32"   --->   Operation 11 'alloca' 'param_val_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mat_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mat_cols_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mat_cols_V_read)"   --->   Operation 13 'read' 'mat_cols_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mat_rows_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mat_rows_V_read)"   --->   Operation 14 'read' 'mat_rows_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.57ns)   --->   "%rows = add i32 %mat_rows_V_read_1, -1" [./type.h:316]   --->   Operation 15 'add' 'rows' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.97ns)   --->   "store i32 0, i32* %idx"   --->   Operation 16 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 17 [1/1] (0.97ns)   --->   "store i32 0, i32* %offset"   --->   Operation 17 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "br label %.loopexit" [./type.h:327]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.80>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %._crit_edge ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [./type.h:327]   --->   Operation 20 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.31ns)   --->   "%tmp_s = icmp slt i32 %i_cast, %mat_rows_V_read_1" [./type.h:327]   --->   Operation 21 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.55ns)   --->   "%i_2 = add i31 %i, 1" [./type.h:327]   --->   Operation 22 'add' 'i_2' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.preheader, label %3" [./type.h:327]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.30ns)   --->   "%tmp_2 = icmp eq i31 %i, 0" [./type.h:332]   --->   Operation 24 'icmp' 'tmp_2' <Predicate = (tmp_s)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i31 %i to i10" [./type.h:345]   --->   Operation 25 'trunc' 'tmp_63' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.27ns)   --->   "%tmp_64 = add i10 -1, %tmp_63" [./type.h:345]   --->   Operation 26 'add' 'tmp_64' <Predicate = (tmp_s)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_34_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_64, i8 0)" [./type.h:328]   --->   Operation 27 'bitconcatenate' 'tmp_34_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "br label %.preheader" [./type.h:328]   --->   Operation 28 'br' <Predicate = (tmp_s)> <Delay = 0.97>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%param_val_3_V_load = load i32* %param_val_3_V"   --->   Operation 29 'load' 'param_val_3_V_load' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%param_val_2_V_load = load i32* %param_val_2_V"   --->   Operation 30 'load' 'param_val_2_V_load' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%newret = insertvalue { i32, i32, i32, i32 } undef, i32 %rows, 0" [./type.h:316]   --->   Operation 31 'insertvalue' 'newret' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i32, i32, i32, i32 } %newret, i32 %mat_cols_V_read_1, 1" [./type.h:316]   --->   Operation 32 'insertvalue' 'newret2' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i32, i32, i32, i32 } %newret2, i32 %param_val_2_V_load, 2" [./type.h:316]   --->   Operation 33 'insertvalue' 'newret4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { i32, i32, i32, i32 } %newret4, i32 %param_val_3_V_load, 3" [./type.h:316]   --->   Operation 34 'insertvalue' 'newret6' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32 } %newret6" [./type.h:316]   --->   Operation 35 'ret' <Predicate = (!tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.80>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %.preheader.preheader ], [ %j_2, %._crit_edge26 ]"   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [./type.h:328]   --->   Operation 37 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.31ns)   --->   "%tmp_5 = icmp slt i32 %j_cast, %mat_cols_V_read_1" [./type.h:328]   --->   Operation 38 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 39 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.55ns)   --->   "%j_2 = add i31 %j, 1" [./type.h:328]   --->   Operation 40 'add' 'j_2' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %0, label %.loopexit.loopexit" [./type.h:328]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %2" [./type.h:332]   --->   Operation 42 'br' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i31 %j to i18" [./type.h:345]   --->   Operation 43 'trunc' 'tmp_67' <Predicate = (tmp_5 & !tmp_2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.28ns)   --->   "%tmp_16 = add i18 %tmp_34_cast, %tmp_67" [./type.h:345]   --->   Operation 44 'add' 'tmp_16' <Predicate = (tmp_5 & !tmp_2)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.81>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)" [./type.h:328]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:330]   --->   Operation 46 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:331]   --->   Operation 47 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:331]   --->   Operation 48 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.26ns)   --->   "%tmp_65 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %mat_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:331]   --->   Operation 49 'read' 'tmp_65' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_6)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:331]   --->   Operation 50 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i18 %tmp_16 to i64" [./type.h:345]   --->   Operation 51 'sext' 'tmp_35_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%arr_val_addr = getelementptr [65536 x i8]* %arr_val, i64 0, i64 %tmp_35_cast" [./type.h:345]   --->   Operation 52 'getelementptr' 'arr_val_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.99ns)   --->   "store i8 %tmp_65, i8* %arr_val_addr, align 1" [./type.h:345]   --->   Operation 53 'store' <Predicate = (!tmp_2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge26"   --->   Operation 54 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%idx_load = load i32* %idx" [./type.h:333]   --->   Operation 55 'load' 'idx_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_66 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %idx_load, i32 2, i32 31)" [./type.h:333]   --->   Operation 56 'partselect' 'tmp_66' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.30ns)   --->   "%icmp = icmp slt i30 %tmp_66, 1" [./type.h:333]   --->   Operation 57 'icmp' 'icmp' <Predicate = (tmp_2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp, label %"AXISetBitFields<32, unsigned char>.exit", label %._crit_edge26" [./type.h:333]   --->   Operation 58 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%offset_load = load i32* %offset" [./type.h:340]   --->   Operation 59 'load' 'offset_load' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%param_val_3_V_load_1 = load i32* %param_val_3_V"   --->   Operation 60 'load' 'param_val_3_V_load_1' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%param_val_2_V_load_1 = load i32* %param_val_2_V"   --->   Operation 61 'load' 'param_val_2_V_load_1' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%param_val_1_V_load = load i32* %param_val_1_V"   --->   Operation 62 'load' 'param_val_1_V_load' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%param_val_0_V_load = load i32* %param_val_0_V"   --->   Operation 63 'load' 'param_val_0_V_load' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %idx_load to i2" [./type.h:333]   --->   Operation 64 'trunc' 'tmp_68' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.97ns)   --->   "%p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %param_val_0_V_load, i32 %param_val_1_V_load, i32 %param_val_2_V_load_1, i32 %param_val_3_V_load_1, i2 %tmp_68)" [./type.h:333]   --->   Operation 65 'mux' 'p_Val2_s' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %offset_load to i2" [./type.h:340]   --->   Operation 66 'trunc' 'tmp_69' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_70 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_69, i3 0)" [./type.h:334]   --->   Operation 67 'bitconcatenate' 'tmp_70' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_71 = zext i5 %tmp_70 to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 68 'zext' 'tmp_71' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_72 = shl i32 255, %tmp_71" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 69 'shl' 'tmp_72' <Predicate = (tmp_2 & icmp)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_73 = xor i32 %tmp_72, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 70 'xor' 'tmp_73' <Predicate = (tmp_2 & icmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_74 = and i32 %p_Val2_s, %tmp_73" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 71 'and' 'tmp_74' <Predicate = (tmp_2 & icmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_75 = zext i8 %tmp_65 to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 72 'zext' 'tmp_75' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_76 = shl i32 %tmp_75, %tmp_71" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 73 'shl' 'tmp_76' <Predicate = (tmp_2 & icmp)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.58ns) (out node of the LUT)   --->   "%p_Result_s = or i32 %tmp_74, %tmp_76" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 74 'or' 'p_Result_s' <Predicate = (tmp_2 & icmp)> <Delay = 1.58> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.97ns)   --->   "%param_val_3_V_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %param_val_3_V_load_1, i32 %param_val_3_V_load_1, i32 %param_val_3_V_load_1, i32 %p_Result_s, i2 %tmp_68)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 75 'mux' 'param_val_3_V_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.97ns)   --->   "%param_val_2_V_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %param_val_2_V_load_1, i32 %param_val_2_V_load_1, i32 %p_Result_s, i32 %param_val_2_V_load_1, i2 %tmp_68)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 76 'mux' 'param_val_2_V_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.97ns)   --->   "%param_val_1_V_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %param_val_1_V_load, i32 %p_Result_s, i32 %param_val_1_V_load, i32 %param_val_1_V_load, i2 %tmp_68)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 77 'mux' 'param_val_1_V_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.97ns)   --->   "%param_val_0_V_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_Result_s, i32 %param_val_0_V_load, i32 %param_val_0_V_load, i32 %param_val_0_V_load, i2 %tmp_68)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 78 'mux' 'param_val_0_V_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.31ns)   --->   "%tmp_9 = icmp sgt i32 %offset_load, 2" [./type.h:335]   --->   Operation 79 'icmp' 'tmp_9' <Predicate = (tmp_2 & icmp)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.57ns)   --->   "%idx_1 = add nsw i32 %idx_load, 1" [./type.h:337]   --->   Operation 80 'add' 'idx_1' <Predicate = (tmp_2 & icmp)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.57ns)   --->   "%offset_1 = add nsw i32 %offset_load, 1" [./type.h:340]   --->   Operation 81 'add' 'offset_1' <Predicate = (tmp_2 & icmp)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.45ns)   --->   "%idx_2 = select i1 %tmp_9, i32 %idx_1, i32 %idx_load" [./type.h:335]   --->   Operation 82 'select' 'idx_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.45ns)   --->   "%offset_2 = select i1 %tmp_9, i32 0, i32 %offset_1" [./type.h:335]   --->   Operation 83 'select' 'offset_2' <Predicate = (tmp_2 & icmp)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %param_val_0_V_2, i32* %param_val_0_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 84 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %param_val_1_V_2, i32* %param_val_1_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 85 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %param_val_2_V_2, i32* %param_val_2_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 86 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %param_val_3_V_2, i32* %param_val_3_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334]   --->   Operation 87 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.97ns)   --->   "store i32 %idx_2, i32* %idx" [./type.h:335]   --->   Operation 88 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.97>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "store i32 %offset_2, i32* %offset" [./type.h:335]   --->   Operation 89 'store' <Predicate = (tmp_2 & icmp)> <Delay = 0.97>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %._crit_edge26" [./type.h:342]   --->   Operation 90 'br' <Predicate = (tmp_2 & icmp)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp)" [./type.h:347]   --->   Operation 91 'specregionend' 'empty_80' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [./type.h:328]   --->   Operation 92 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.58ns
The critical path consists of the following:
	wire read on port 'mat_rows_V_read' [13]  (0 ns)
	'add' operation ('rows', ./type.h:316) [14]  (1.58 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', ./type.h:327) [21]  (1.31 ns)
	blocking operation 0.498 ns on control path)

 <State 3>: 1.81ns
The critical path consists of the following:
	'icmp' operation ('tmp_5', ./type.h:328) [33]  (1.31 ns)
	blocking operation 0.498 ns on control path)

 <State 4>: 4.82ns
The critical path consists of the following:
	fifo read on port 'mat_data_stream_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->./type.h:331) [42]  (2.26 ns)
	'shl' operation ('tmp_76', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334) [72]  (0 ns)
	'or' operation ('__Result__', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334) [73]  (1.59 ns)
	'mux' operation ('param_val_3_V_2', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78->./type.h:334) [74]  (0.972 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
