// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Tue Oct 22 16:04:29 2019
// Host        : masudalab-ubuntu running 64-bit unknown
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_network_0_0_sim_netlist.v
// Design      : design_1_network_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16
   (Q,
    P,
    grp_conv2d_fix16_fu_449_Padding2D_4_array_address0,
    DIADI,
    WEA,
    \ap_CS_fsm_reg[30] ,
    SR,
    ADDRARDADDR,
    Conv2D_4_array_ce0,
    \ap_CS_fsm_reg[29] ,
    ap_clk,
    q0,
    DI,
    S,
    grp_conv2d_fix16_fu_449_ap_start_reg,
    O,
    D,
    ram_reg,
    CO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \ap_CS_fsm_reg[0]_0 ,
    \p_tmp_s_reg_736_reg[14]_0 );
  output [0:0]Q;
  output [0:0]P;
  output [13:0]grp_conv2d_fix16_fu_449_Padding2D_4_array_address0;
  output [15:0]DIADI;
  output [0:0]WEA;
  output [1:0]\ap_CS_fsm_reg[30] ;
  output [0:0]SR;
  output [9:0]ADDRARDADDR;
  output Conv2D_4_array_ce0;
  output \ap_CS_fsm_reg[29] ;
  input ap_clk;
  input [15:0]q0;
  input [0:0]DI;
  input [1:0]S;
  input grp_conv2d_fix16_fu_449_ap_start_reg;
  input [0:0]O;
  input [13:0]D;
  input [3:0]ram_reg;
  input [0:0]CO;
  input [2:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input [6:0]ram_reg_2;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [14:0]\p_tmp_s_reg_736_reg[14]_0 ;

  wire [9:0]A;
  wire [9:0]ADDRARDADDR;
  wire [13:0]B;
  wire [0:0]CO;
  wire Conv2D_4_array_ce0;
  wire [13:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [0:0]O;
  wire [0:0]P;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[12]_i_1__0_n_0 ;
  wire \ap_CS_fsm[12]_i_4_n_0 ;
  wire \ap_CS_fsm[12]_i_5_n_0 ;
  wire \ap_CS_fsm[12]_i_6_n_0 ;
  wire \ap_CS_fsm[12]_i_7_n_0 ;
  wire \ap_CS_fsm[12]_i_8_n_0 ;
  wire \ap_CS_fsm[12]_i_9_n_0 ;
  wire \ap_CS_fsm[2]_i_4__3_n_0 ;
  wire \ap_CS_fsm[2]_i_5__3_n_0 ;
  wire \ap_CS_fsm[2]_i_6__3_n_0 ;
  wire \ap_CS_fsm[2]_i_7__3_n_0 ;
  wire \ap_CS_fsm[2]_i_8__3_n_0 ;
  wire \ap_CS_fsm[2]_i_9__3_n_0 ;
  wire \ap_CS_fsm[3]_i_4_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[12]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[12]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[12]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[12]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[12]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [9:1]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire [12:0]\conv2d_fix16_Conv2D_4_w_0_rom_U/q0_reg__0 ;
  wire exitcond2_fu_342_p2;
  wire exitcond3_fu_308_p2;
  wire exitcond4_fu_279_p2;
  wire exitcond5_fu_268_p2;
  wire [13:0]grp_conv2d_fix16_fu_449_Padding2D_4_array_address0;
  wire grp_conv2d_fix16_fu_449_ap_done;
  wire grp_conv2d_fix16_fu_449_ap_start_reg;
  wire [15:0]in_d_1_fu_347_p2;
  wire [15:0]in_d_1_reg_670;
  wire \in_d_1_reg_670_reg[12]_i_1_n_0 ;
  wire \in_d_1_reg_670_reg[12]_i_1_n_1 ;
  wire \in_d_1_reg_670_reg[12]_i_1_n_2 ;
  wire \in_d_1_reg_670_reg[12]_i_1_n_3 ;
  wire \in_d_1_reg_670_reg[15]_i_1_n_2 ;
  wire \in_d_1_reg_670_reg[15]_i_1_n_3 ;
  wire \in_d_1_reg_670_reg[4]_i_1_n_0 ;
  wire \in_d_1_reg_670_reg[4]_i_1_n_1 ;
  wire \in_d_1_reg_670_reg[4]_i_1_n_2 ;
  wire \in_d_1_reg_670_reg[4]_i_1_n_3 ;
  wire \in_d_1_reg_670_reg[8]_i_1_n_0 ;
  wire \in_d_1_reg_670_reg[8]_i_1_n_1 ;
  wire \in_d_1_reg_670_reg[8]_i_1_n_2 ;
  wire \in_d_1_reg_670_reg[8]_i_1_n_3 ;
  wire in_d_reg_192;
  wire \in_d_reg_192_reg_n_0_[0] ;
  wire \in_d_reg_192_reg_n_0_[10] ;
  wire \in_d_reg_192_reg_n_0_[11] ;
  wire \in_d_reg_192_reg_n_0_[12] ;
  wire \in_d_reg_192_reg_n_0_[13] ;
  wire \in_d_reg_192_reg_n_0_[14] ;
  wire \in_d_reg_192_reg_n_0_[15] ;
  wire \in_d_reg_192_reg_n_0_[1] ;
  wire \in_d_reg_192_reg_n_0_[2] ;
  wire \in_d_reg_192_reg_n_0_[3] ;
  wire \in_d_reg_192_reg_n_0_[4] ;
  wire \in_d_reg_192_reg_n_0_[5] ;
  wire \in_d_reg_192_reg_n_0_[6] ;
  wire \in_d_reg_192_reg_n_0_[7] ;
  wire \in_d_reg_192_reg_n_0_[8] ;
  wire \in_d_reg_192_reg_n_0_[9] ;
  wire [1:1]k_h_1_fu_381_p2;
  wire [1:0]k_h_1_reg_683;
  wire \k_h_1_reg_683[0]_i_1_n_0 ;
  wire \k_h_1_reg_683[1]_i_1_n_0 ;
  wire \k_h_reg_215[0]_i_1_n_0 ;
  wire \k_h_reg_215[1]_i_1_n_0 ;
  wire [1:0]k_w_1_reg_706;
  wire \k_w_1_reg_706[0]_i_1_n_0 ;
  wire \k_w_1_reg_706[1]_i_1_n_0 ;
  wire [1:0]k_w_reg_227;
  wire \k_w_reg_227[0]_i_1_n_0 ;
  wire \k_w_reg_227[1]_i_1_n_0 ;
  wire [9:2]next_mul3_fu_263_p2;
  wire [9:2]next_mul3_reg_608;
  wire \next_mul3_reg_608[6]_i_2_n_0 ;
  wire \next_mul3_reg_608[6]_i_3_n_0 ;
  wire \next_mul3_reg_608_reg[6]_i_1_n_0 ;
  wire \next_mul3_reg_608_reg[6]_i_1_n_1 ;
  wire \next_mul3_reg_608_reg[6]_i_1_n_2 ;
  wire \next_mul3_reg_608_reg[6]_i_1_n_3 ;
  wire \next_mul3_reg_608_reg[9]_i_1_n_2 ;
  wire \next_mul3_reg_608_reg[9]_i_1_n_3 ;
  wire [7:4]next_mul6_fu_258_p2;
  wire [7:4]next_mul6_reg_603;
  wire \next_mul6_reg_603_reg[7]_i_1_n_2 ;
  wire \next_mul6_reg_603_reg[7]_i_1_n_3 ;
  wire [13:1]next_mul_fu_337_p2;
  wire [13:1]next_mul_reg_662;
  wire \next_mul_reg_662[5]_i_2_n_0 ;
  wire \next_mul_reg_662[5]_i_3_n_0 ;
  wire \next_mul_reg_662[5]_i_4_n_0 ;
  wire \next_mul_reg_662_reg[13]_i_1_n_1 ;
  wire \next_mul_reg_662_reg[13]_i_1_n_2 ;
  wire \next_mul_reg_662_reg[13]_i_1_n_3 ;
  wire \next_mul_reg_662_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_662_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_662_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_662_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_662_reg[9]_i_1_n_0 ;
  wire \next_mul_reg_662_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_662_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_662_reg[9]_i_1_n_3 ;
  wire [15:0]out_d_3_fu_273_p2;
  wire [15:0]out_d_3_reg_616;
  wire \out_d_3_reg_616_reg[12]_i_1_n_0 ;
  wire \out_d_3_reg_616_reg[12]_i_1_n_1 ;
  wire \out_d_3_reg_616_reg[12]_i_1_n_2 ;
  wire \out_d_3_reg_616_reg[12]_i_1_n_3 ;
  wire \out_d_3_reg_616_reg[15]_i_1_n_2 ;
  wire \out_d_3_reg_616_reg[15]_i_1_n_3 ;
  wire \out_d_3_reg_616_reg[4]_i_1_n_0 ;
  wire \out_d_3_reg_616_reg[4]_i_1_n_1 ;
  wire \out_d_3_reg_616_reg[4]_i_1_n_2 ;
  wire \out_d_3_reg_616_reg[4]_i_1_n_3 ;
  wire \out_d_3_reg_616_reg[8]_i_1_n_0 ;
  wire \out_d_3_reg_616_reg[8]_i_1_n_1 ;
  wire \out_d_3_reg_616_reg[8]_i_1_n_2 ;
  wire \out_d_3_reg_616_reg[8]_i_1_n_3 ;
  wire out_d_reg_134;
  wire \out_d_reg_134_reg_n_0_[0] ;
  wire \out_d_reg_134_reg_n_0_[10] ;
  wire \out_d_reg_134_reg_n_0_[11] ;
  wire \out_d_reg_134_reg_n_0_[12] ;
  wire \out_d_reg_134_reg_n_0_[13] ;
  wire \out_d_reg_134_reg_n_0_[14] ;
  wire \out_d_reg_134_reg_n_0_[15] ;
  wire \out_d_reg_134_reg_n_0_[1] ;
  wire \out_d_reg_134_reg_n_0_[2] ;
  wire \out_d_reg_134_reg_n_0_[3] ;
  wire \out_d_reg_134_reg_n_0_[4] ;
  wire \out_d_reg_134_reg_n_0_[5] ;
  wire \out_d_reg_134_reg_n_0_[6] ;
  wire \out_d_reg_134_reg_n_0_[7] ;
  wire \out_d_reg_134_reg_n_0_[8] ;
  wire \out_d_reg_134_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_284_p2;
  wire [15:0]out_h_3_reg_624;
  wire \out_h_3_reg_624_reg[12]_i_1_n_0 ;
  wire \out_h_3_reg_624_reg[12]_i_1_n_1 ;
  wire \out_h_3_reg_624_reg[12]_i_1_n_2 ;
  wire \out_h_3_reg_624_reg[12]_i_1_n_3 ;
  wire \out_h_3_reg_624_reg[15]_i_1_n_2 ;
  wire \out_h_3_reg_624_reg[15]_i_1_n_3 ;
  wire \out_h_3_reg_624_reg[4]_i_1_n_0 ;
  wire \out_h_3_reg_624_reg[4]_i_1_n_1 ;
  wire \out_h_3_reg_624_reg[4]_i_1_n_2 ;
  wire \out_h_3_reg_624_reg[4]_i_1_n_3 ;
  wire \out_h_3_reg_624_reg[8]_i_1_n_0 ;
  wire \out_h_3_reg_624_reg[8]_i_1_n_1 ;
  wire \out_h_3_reg_624_reg[8]_i_1_n_2 ;
  wire \out_h_3_reg_624_reg[8]_i_1_n_3 ;
  wire [15:0]out_h_reg_169;
  wire out_h_reg_1690;
  wire [15:0]out_w_3_fu_313_p2;
  wire [15:0]out_w_3_reg_647;
  wire \out_w_3_reg_647_reg[12]_i_1_n_0 ;
  wire \out_w_3_reg_647_reg[12]_i_1_n_1 ;
  wire \out_w_3_reg_647_reg[12]_i_1_n_2 ;
  wire \out_w_3_reg_647_reg[12]_i_1_n_3 ;
  wire \out_w_3_reg_647_reg[15]_i_1_n_2 ;
  wire \out_w_3_reg_647_reg[15]_i_1_n_3 ;
  wire \out_w_3_reg_647_reg[4]_i_1_n_0 ;
  wire \out_w_3_reg_647_reg[4]_i_1_n_1 ;
  wire \out_w_3_reg_647_reg[4]_i_1_n_2 ;
  wire \out_w_3_reg_647_reg[4]_i_1_n_3 ;
  wire \out_w_3_reg_647_reg[8]_i_1_n_0 ;
  wire \out_w_3_reg_647_reg[8]_i_1_n_1 ;
  wire \out_w_3_reg_647_reg[8]_i_1_n_2 ;
  wire \out_w_3_reg_647_reg[8]_i_1_n_3 ;
  wire [15:0]out_w_reg_181;
  wire [9:0]output_addr11_reg_657;
  wire [3:2]p_shl5_cast_fu_418_p1;
  wire p_tmp_s_reg_736;
  wire [14:0]\p_tmp_s_reg_736_reg[14]_0 ;
  wire \p_tmp_s_reg_736_reg_n_0_[0] ;
  wire \p_tmp_s_reg_736_reg_n_0_[10] ;
  wire \p_tmp_s_reg_736_reg_n_0_[11] ;
  wire \p_tmp_s_reg_736_reg_n_0_[12] ;
  wire \p_tmp_s_reg_736_reg_n_0_[13] ;
  wire \p_tmp_s_reg_736_reg_n_0_[14] ;
  wire \p_tmp_s_reg_736_reg_n_0_[1] ;
  wire \p_tmp_s_reg_736_reg_n_0_[2] ;
  wire \p_tmp_s_reg_736_reg_n_0_[3] ;
  wire \p_tmp_s_reg_736_reg_n_0_[4] ;
  wire \p_tmp_s_reg_736_reg_n_0_[5] ;
  wire \p_tmp_s_reg_736_reg_n_0_[6] ;
  wire \p_tmp_s_reg_736_reg_n_0_[7] ;
  wire \p_tmp_s_reg_736_reg_n_0_[8] ;
  wire \p_tmp_s_reg_736_reg_n_0_[9] ;
  wire [9:2]phi_mul2_reg_145;
  wire \phi_mul5_reg_157_reg_n_0_[4] ;
  wire \phi_mul5_reg_157_reg_n_0_[5] ;
  wire \phi_mul5_reg_157_reg_n_0_[6] ;
  wire \phi_mul5_reg_157_reg_n_0_[7] ;
  wire [13:1]phi_mul_reg_203;
  wire [15:0]q0;
  wire [3:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire ram_reg_0_i_22__0_n_3;
  wire ram_reg_0_i_27__1_n_0;
  wire ram_reg_0_i_27__1_n_1;
  wire ram_reg_0_i_27__1_n_2;
  wire ram_reg_0_i_27__1_n_3;
  wire ram_reg_0_i_36__2_n_0;
  wire ram_reg_0_i_36__2_n_1;
  wire ram_reg_0_i_36__2_n_2;
  wire ram_reg_0_i_36__2_n_3;
  wire ram_reg_0_i_45__1_n_0;
  wire ram_reg_0_i_45__1_n_1;
  wire ram_reg_0_i_45__1_n_2;
  wire ram_reg_0_i_45__1_n_3;
  wire ram_reg_0_i_59__0_n_0;
  wire ram_reg_0_i_60__0_n_0;
  wire ram_reg_0_i_61__0_n_0;
  wire ram_reg_0_i_63__0_n_0;
  wire ram_reg_0_i_64__0_n_0;
  wire ram_reg_0_i_65__0_n_0;
  wire ram_reg_0_i_66_n_0;
  wire ram_reg_0_i_67__0_n_0;
  wire ram_reg_0_i_68__0_n_0;
  wire ram_reg_0_i_69__0_n_0;
  wire ram_reg_0_i_70__0_n_0;
  wire ram_reg_0_i_72__0_n_0;
  wire ram_reg_0_i_73__0_n_0;
  wire ram_reg_0_i_74__0_n_0;
  wire ram_reg_0_i_75_n_0;
  wire ram_reg_0_i_76__0_n_0;
  wire ram_reg_0_i_77__0_n_0;
  wire ram_reg_0_i_78__0_n_0;
  wire ram_reg_0_i_79__0_n_0;
  wire ram_reg_0_i_81__0_n_0;
  wire ram_reg_0_i_82__0_n_0;
  wire ram_reg_0_i_83_n_0;
  wire ram_reg_0_i_84_n_0;
  wire ram_reg_0_i_85_n_0;
  wire ram_reg_0_i_86_n_0;
  wire ram_reg_0_i_87_n_0;
  wire [0:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire ram_reg_i_29__0_n_0;
  wire ram_reg_i_36__1_n_2;
  wire ram_reg_i_36__1_n_3;
  wire ram_reg_i_62__2_n_0;
  wire ram_reg_i_62__2_n_1;
  wire ram_reg_i_62__2_n_2;
  wire ram_reg_i_62__2_n_3;
  wire ram_reg_i_63__2_n_0;
  wire ram_reg_i_64__3_n_0;
  wire ram_reg_i_65__2_n_0;
  wire ram_reg_i_66__2_n_0;
  wire ram_reg_i_67__2_n_0;
  wire ram_reg_i_68__1_n_0;
  wire tmp3_reg_698_reg_i_10_n_0;
  wire tmp3_reg_698_reg_i_11_n_0;
  wire tmp3_reg_698_reg_i_12_n_0;
  wire tmp3_reg_698_reg_i_13_n_0;
  wire tmp3_reg_698_reg_i_14_n_0;
  wire tmp3_reg_698_reg_i_15_n_0;
  wire tmp3_reg_698_reg_i_16_n_0;
  wire tmp3_reg_698_reg_i_17_n_0;
  wire tmp3_reg_698_reg_i_18_n_0;
  wire tmp3_reg_698_reg_i_19_n_3;
  wire tmp3_reg_698_reg_i_1_n_3;
  wire tmp3_reg_698_reg_i_20_n_0;
  wire tmp3_reg_698_reg_i_20_n_1;
  wire tmp3_reg_698_reg_i_20_n_2;
  wire tmp3_reg_698_reg_i_20_n_3;
  wire tmp3_reg_698_reg_i_21_n_0;
  wire tmp3_reg_698_reg_i_21_n_1;
  wire tmp3_reg_698_reg_i_21_n_2;
  wire tmp3_reg_698_reg_i_21_n_3;
  wire tmp3_reg_698_reg_i_22_n_0;
  wire tmp3_reg_698_reg_i_22_n_1;
  wire tmp3_reg_698_reg_i_22_n_2;
  wire tmp3_reg_698_reg_i_22_n_3;
  wire tmp3_reg_698_reg_i_23_n_0;
  wire tmp3_reg_698_reg_i_24_n_0;
  wire tmp3_reg_698_reg_i_2_n_0;
  wire tmp3_reg_698_reg_i_2_n_1;
  wire tmp3_reg_698_reg_i_2_n_2;
  wire tmp3_reg_698_reg_i_2_n_3;
  wire tmp3_reg_698_reg_i_3_n_0;
  wire tmp3_reg_698_reg_i_3_n_1;
  wire tmp3_reg_698_reg_i_3_n_2;
  wire tmp3_reg_698_reg_i_3_n_3;
  wire tmp3_reg_698_reg_i_4_n_0;
  wire tmp3_reg_698_reg_i_4_n_1;
  wire tmp3_reg_698_reg_i_4_n_2;
  wire tmp3_reg_698_reg_i_4_n_3;
  wire tmp3_reg_698_reg_i_5_n_0;
  wire tmp3_reg_698_reg_i_6_n_0;
  wire tmp3_reg_698_reg_i_7_n_0;
  wire tmp3_reg_698_reg_i_8_n_0;
  wire tmp3_reg_698_reg_i_9_n_0;
  wire tmp3_reg_698_reg_n_100;
  wire tmp3_reg_698_reg_n_101;
  wire tmp3_reg_698_reg_n_102;
  wire tmp3_reg_698_reg_n_103;
  wire tmp3_reg_698_reg_n_104;
  wire tmp3_reg_698_reg_n_105;
  wire tmp3_reg_698_reg_n_92;
  wire tmp3_reg_698_reg_n_93;
  wire tmp3_reg_698_reg_n_94;
  wire tmp3_reg_698_reg_n_95;
  wire tmp3_reg_698_reg_n_96;
  wire tmp3_reg_698_reg_n_97;
  wire tmp3_reg_698_reg_n_98;
  wire tmp3_reg_698_reg_n_99;
  wire [13:0]tmp4_cast_fu_396_p1;
  wire [7:2]tmp6_fu_369_p2;
  wire [7:0]tmp6_reg_675;
  wire \tmp6_reg_675[1]_i_2_n_0 ;
  wire \tmp6_reg_675[1]_i_3_n_0 ;
  wire \tmp6_reg_675[1]_i_4_n_0 ;
  wire \tmp6_reg_675[1]_i_5_n_0 ;
  wire \tmp6_reg_675[5]_i_2_n_0 ;
  wire \tmp6_reg_675[5]_i_3_n_0 ;
  wire \tmp6_reg_675[5]_i_4_n_0 ;
  wire \tmp6_reg_675[7]_i_3_n_0 ;
  wire \tmp6_reg_675[7]_i_4_n_0 ;
  wire \tmp6_reg_675[7]_i_6_n_0 ;
  wire \tmp6_reg_675[7]_i_7_n_0 ;
  wire \tmp6_reg_675[7]_i_8_n_0 ;
  wire \tmp6_reg_675[7]_i_9_n_0 ;
  wire \tmp6_reg_675_reg[1]_i_1_n_0 ;
  wire \tmp6_reg_675_reg[1]_i_1_n_1 ;
  wire \tmp6_reg_675_reg[1]_i_1_n_2 ;
  wire \tmp6_reg_675_reg[1]_i_1_n_3 ;
  wire \tmp6_reg_675_reg[5]_i_1_n_0 ;
  wire \tmp6_reg_675_reg[5]_i_1_n_1 ;
  wire \tmp6_reg_675_reg[5]_i_1_n_2 ;
  wire \tmp6_reg_675_reg[5]_i_1_n_3 ;
  wire \tmp6_reg_675_reg[7]_i_2_n_3 ;
  wire \tmp6_reg_675_reg[7]_i_5_n_1 ;
  wire \tmp6_reg_675_reg[7]_i_5_n_2 ;
  wire \tmp6_reg_675_reg[7]_i_5_n_3 ;
  wire \tmp6_reg_675_reg[7]_i_5_n_4 ;
  wire \tmp6_reg_675_reg[7]_i_5_n_5 ;
  wire \tmp6_reg_675_reg[7]_i_5_n_6 ;
  wire [13:0]tmp_110_cast_reg_634_reg__0;
  wire [13:0]tmp_111_cast_reg_652_reg__0;
  wire tmp_112_fu_327_p2_i_10_n_0;
  wire tmp_112_fu_327_p2_i_11_n_0;
  wire tmp_112_fu_327_p2_i_12_n_0;
  wire tmp_112_fu_327_p2_i_13_n_0;
  wire tmp_112_fu_327_p2_i_1_n_3;
  wire tmp_112_fu_327_p2_i_2_n_0;
  wire tmp_112_fu_327_p2_i_2_n_1;
  wire tmp_112_fu_327_p2_i_2_n_2;
  wire tmp_112_fu_327_p2_i_2_n_3;
  wire tmp_112_fu_327_p2_i_3_n_0;
  wire tmp_112_fu_327_p2_i_3_n_1;
  wire tmp_112_fu_327_p2_i_3_n_2;
  wire tmp_112_fu_327_p2_i_3_n_3;
  wire tmp_112_fu_327_p2_i_4_n_0;
  wire tmp_112_fu_327_p2_i_5_n_0;
  wire tmp_112_fu_327_p2_i_6_n_0;
  wire tmp_112_fu_327_p2_i_7_n_0;
  wire tmp_112_fu_327_p2_i_8_n_0;
  wire tmp_112_fu_327_p2_i_9_n_0;
  wire tmp_112_fu_327_p2_n_100;
  wire tmp_112_fu_327_p2_n_101;
  wire tmp_112_fu_327_p2_n_102;
  wire tmp_112_fu_327_p2_n_103;
  wire tmp_112_fu_327_p2_n_104;
  wire tmp_112_fu_327_p2_n_105;
  wire tmp_112_fu_327_p2_n_96;
  wire tmp_112_fu_327_p2_n_97;
  wire tmp_112_fu_327_p2_n_98;
  wire tmp_112_fu_327_p2_n_99;
  wire [3:2]tmp_121_fu_422_p2;
  wire [3:0]tmp_121_reg_693;
  wire [15:0]tmp_135_fu_508_p2;
  wire [4:3]tmp_35_fu_363_p2;
  wire [7:5]tmp_35_fu_363_p2__0;
  wire tmp_reg_6290;
  wire [3:2]\NLW_ap_CS_fsm_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[12]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[12]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_670_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_670_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_608_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_608_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul6_reg_603_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul6_reg_603_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_662_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_616_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_616_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_624_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_624_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_647_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_647_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_22__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_22__0_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_36__1_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_36__1_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_62__2_O_UNCONNECTED;
  wire NLW_tmp3_reg_698_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp3_reg_698_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp3_reg_698_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp3_reg_698_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_698_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_698_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp3_reg_698_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp3_reg_698_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_698_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp3_reg_698_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp3_reg_698_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_698_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_698_reg_i_1_O_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_698_reg_i_19_CO_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_698_reg_i_19_O_UNCONNECTED;
  wire [3:1]\NLW_tmp6_reg_675_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp6_reg_675_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_675_reg[7]_i_5_CO_UNCONNECTED ;
  wire NLW_tmp_112_fu_327_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_112_fu_327_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_112_fu_327_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_112_fu_327_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_112_fu_327_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_112_fu_327_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_112_fu_327_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_112_fu_327_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_112_fu_327_p2_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_112_fu_327_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_112_fu_327_p2_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_112_fu_327_p2_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_112_fu_327_p2_i_1_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_Conv2D_4_w_0 Conv2D_4_w_0_U
       (.DOADO(\conv2d_fix16_Conv2D_4_w_0_rom_U/q0_reg__0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_227(k_w_reg_227),
        .q0_reg(tmp6_reg_675),
        .q0_reg_0(tmp_121_reg_693));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_268_p2),
        .I2(grp_conv2d_fix16_fu_449_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_conv2d_fix16_fu_449_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[12]_i_1__0 
       (.I0(exitcond2_fu_342_p2),
        .I1(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[12]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[12]_i_4 
       (.I0(\in_d_reg_192_reg_n_0_[15] ),
        .O(\ap_CS_fsm[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[12]_i_5 
       (.I0(\in_d_reg_192_reg_n_0_[14] ),
        .I1(\in_d_reg_192_reg_n_0_[13] ),
        .I2(\in_d_reg_192_reg_n_0_[12] ),
        .O(\ap_CS_fsm[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[12]_i_6 
       (.I0(\in_d_reg_192_reg_n_0_[11] ),
        .I1(\in_d_reg_192_reg_n_0_[10] ),
        .I2(\in_d_reg_192_reg_n_0_[9] ),
        .O(\ap_CS_fsm[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[12]_i_7 
       (.I0(\in_d_reg_192_reg_n_0_[8] ),
        .I1(\in_d_reg_192_reg_n_0_[7] ),
        .I2(\in_d_reg_192_reg_n_0_[6] ),
        .O(\ap_CS_fsm[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[12]_i_8 
       (.I0(\in_d_reg_192_reg_n_0_[5] ),
        .I1(\in_d_reg_192_reg_n_0_[4] ),
        .I2(\in_d_reg_192_reg_n_0_[3] ),
        .O(\ap_CS_fsm[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[12]_i_9 
       (.I0(\in_d_reg_192_reg_n_0_[2] ),
        .I1(\in_d_reg_192_reg_n_0_[1] ),
        .I2(\in_d_reg_192_reg_n_0_[0] ),
        .O(\ap_CS_fsm[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(grp_conv2d_fix16_fu_449_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond4_fu_279_p2),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(exitcond5_fu_268_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state5),
        .I3(ram_reg_i_36__1_n_2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__3 
       (.I0(\out_d_reg_134_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__3 
       (.I0(\out_d_reg_134_reg_n_0_[14] ),
        .I1(\out_d_reg_134_reg_n_0_[13] ),
        .I2(\out_d_reg_134_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__3 
       (.I0(\out_d_reg_134_reg_n_0_[11] ),
        .I1(\out_d_reg_134_reg_n_0_[10] ),
        .I2(\out_d_reg_134_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__3 
       (.I0(\out_d_reg_134_reg_n_0_[8] ),
        .I1(\out_d_reg_134_reg_n_0_[7] ),
        .I2(\out_d_reg_134_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_8__3 
       (.I0(\out_d_reg_134_reg_n_0_[5] ),
        .I1(\out_d_reg_134_reg_n_0_[4] ),
        .I2(\out_d_reg_134_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[2]_i_9__3 
       (.I0(\out_d_reg_134_reg_n_0_[2] ),
        .I1(\out_d_reg_134_reg_n_0_[1] ),
        .I2(\out_d_reg_134_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_268_p2),
        .I2(grp_conv2d_fix16_fu_449_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ram_reg[1]),
        .I5(ram_reg[0]),
        .O(\ap_CS_fsm_reg[30] [0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(ram_reg[1]),
        .I1(grp_conv2d_fix16_fu_449_ap_done),
        .I2(ram_reg[2]),
        .I3(CO),
        .O(\ap_CS_fsm_reg[30] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond4_fu_279_p2),
        .O(tmp_reg_6290));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(out_h_reg_169[15]),
        .O(\ap_CS_fsm[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(out_h_reg_169[14]),
        .I1(out_h_reg_169[13]),
        .I2(out_h_reg_169[12]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(out_h_reg_169[11]),
        .I1(out_h_reg_169[10]),
        .I2(out_h_reg_169[9]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(out_h_reg_169[8]),
        .I1(out_h_reg_169[7]),
        .I2(out_h_reg_169[6]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(out_h_reg_169[5]),
        .I1(out_h_reg_169[4]),
        .I2(out_h_reg_169[3]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(out_h_reg_169[1]),
        .I1(out_h_reg_169[2]),
        .I2(out_h_reg_169[0]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state14),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(ram_reg_i_36__1_n_2),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state7),
        .I3(p_shl5_cast_fu_418_p1[2]),
        .I4(p_shl5_cast_fu_418_p1[3]),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hF4444444)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(exitcond2_fu_342_p2),
        .I1(ap_CS_fsm_state6),
        .I2(Q),
        .I3(k_w_reg_227[0]),
        .I4(k_w_reg_227[1]),
        .O(ap_NS_fsm[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[7]_i_1__3 
       (.I0(p_shl5_cast_fu_418_p1[3]),
        .I1(p_shl5_cast_fu_418_p1[2]),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1__3 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state12),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[9]_i_1__3 
       (.I0(k_w_reg_227[1]),
        .I1(k_w_reg_227[0]),
        .I2(Q),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_fu_449_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[12]_i_1__0_n_0 ),
        .Q(ap_CS_fsm_state13),
        .R(\ap_CS_fsm_reg[0]_0 ));
  CARRY4 \ap_CS_fsm_reg[12]_i_2 
       (.CI(\ap_CS_fsm_reg[12]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[12]_i_2_CO_UNCONNECTED [3:2],exitcond2_fu_342_p2,\ap_CS_fsm_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[12]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[12]_i_4_n_0 ,\ap_CS_fsm[12]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[12]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[12]_i_3_n_0 ,\ap_CS_fsm_reg[12]_i_3_n_1 ,\ap_CS_fsm_reg[12]_i_3_n_2 ,\ap_CS_fsm_reg[12]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[12]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[12]_i_6_n_0 ,\ap_CS_fsm[12]_i_7_n_0 ,\ap_CS_fsm[12]_i_8_n_0 ,\ap_CS_fsm[12]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(\ap_CS_fsm_reg[0]_0 ));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__3 
       (.CI(\ap_CS_fsm_reg[2]_i_3__3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__3_CO_UNCONNECTED [3:2],exitcond5_fu_268_p2,\ap_CS_fsm_reg[2]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__3_n_0 ,\ap_CS_fsm[2]_i_5__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__3_n_0 ,\ap_CS_fsm_reg[2]_i_3__3_n_1 ,\ap_CS_fsm_reg[2]_i_3__3_n_2 ,\ap_CS_fsm_reg[2]_i_3__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__3_n_0 ,\ap_CS_fsm[2]_i_7__3_n_0 ,\ap_CS_fsm[2]_i_8__3_n_0 ,\ap_CS_fsm[2]_i_9__3_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_6290),
        .Q(ap_CS_fsm_state4),
        .R(\ap_CS_fsm_reg[0]_0 ));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED [3:2],exitcond4_fu_279_p2,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4_n_0 ,\ap_CS_fsm[3]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_0 ,\ap_CS_fsm_reg[3]_i_3_n_1 ,\ap_CS_fsm_reg[3]_i_3_n_2 ,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 ,\ap_CS_fsm[3]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \depth1_reg_342[31]_i_1 
       (.I0(ram_reg[1]),
        .I1(grp_conv2d_fix16_fu_449_ap_done),
        .I2(ram_reg[2]),
        .I3(CO),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_conv2d_fix16_fu_449_ap_start_reg_i_1
       (.I0(ram_reg[0]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond5_fu_268_p2),
        .I3(grp_conv2d_fix16_fu_449_ap_start_reg),
        .O(\ap_CS_fsm_reg[29] ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_670[0]_i_1 
       (.I0(\in_d_reg_192_reg_n_0_[0] ),
        .O(in_d_1_fu_347_p2[0]));
  FDRE \in_d_1_reg_670_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[0]),
        .Q(in_d_1_reg_670[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[10]),
        .Q(in_d_1_reg_670[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[11]),
        .Q(in_d_1_reg_670[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[12]),
        .Q(in_d_1_reg_670[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_670_reg[12]_i_1 
       (.CI(\in_d_1_reg_670_reg[8]_i_1_n_0 ),
        .CO({\in_d_1_reg_670_reg[12]_i_1_n_0 ,\in_d_1_reg_670_reg[12]_i_1_n_1 ,\in_d_1_reg_670_reg[12]_i_1_n_2 ,\in_d_1_reg_670_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_347_p2[12:9]),
        .S({\in_d_reg_192_reg_n_0_[12] ,\in_d_reg_192_reg_n_0_[11] ,\in_d_reg_192_reg_n_0_[10] ,\in_d_reg_192_reg_n_0_[9] }));
  FDRE \in_d_1_reg_670_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[13]),
        .Q(in_d_1_reg_670[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[14]),
        .Q(in_d_1_reg_670[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[15]),
        .Q(in_d_1_reg_670[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_670_reg[15]_i_1 
       (.CI(\in_d_1_reg_670_reg[12]_i_1_n_0 ),
        .CO({\NLW_in_d_1_reg_670_reg[15]_i_1_CO_UNCONNECTED [3:2],\in_d_1_reg_670_reg[15]_i_1_n_2 ,\in_d_1_reg_670_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_670_reg[15]_i_1_O_UNCONNECTED [3],in_d_1_fu_347_p2[15:13]}),
        .S({1'b0,\in_d_reg_192_reg_n_0_[15] ,\in_d_reg_192_reg_n_0_[14] ,\in_d_reg_192_reg_n_0_[13] }));
  FDRE \in_d_1_reg_670_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[1]),
        .Q(in_d_1_reg_670[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[2]),
        .Q(in_d_1_reg_670[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[3]),
        .Q(in_d_1_reg_670[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[4]),
        .Q(in_d_1_reg_670[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_670_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\in_d_1_reg_670_reg[4]_i_1_n_0 ,\in_d_1_reg_670_reg[4]_i_1_n_1 ,\in_d_1_reg_670_reg[4]_i_1_n_2 ,\in_d_1_reg_670_reg[4]_i_1_n_3 }),
        .CYINIT(\in_d_reg_192_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_347_p2[4:1]),
        .S({\in_d_reg_192_reg_n_0_[4] ,\in_d_reg_192_reg_n_0_[3] ,\in_d_reg_192_reg_n_0_[2] ,\in_d_reg_192_reg_n_0_[1] }));
  FDRE \in_d_1_reg_670_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[5]),
        .Q(in_d_1_reg_670[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[6]),
        .Q(in_d_1_reg_670[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[7]),
        .Q(in_d_1_reg_670[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_670_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[8]),
        .Q(in_d_1_reg_670[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_670_reg[8]_i_1 
       (.CI(\in_d_1_reg_670_reg[4]_i_1_n_0 ),
        .CO({\in_d_1_reg_670_reg[8]_i_1_n_0 ,\in_d_1_reg_670_reg[8]_i_1_n_1 ,\in_d_1_reg_670_reg[8]_i_1_n_2 ,\in_d_1_reg_670_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_347_p2[8:5]),
        .S({\in_d_reg_192_reg_n_0_[8] ,\in_d_reg_192_reg_n_0_[7] ,\in_d_reg_192_reg_n_0_[6] ,\in_d_reg_192_reg_n_0_[5] }));
  FDRE \in_d_1_reg_670_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_d_1_fu_347_p2[9]),
        .Q(in_d_1_reg_670[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04444444)) 
    \in_d_reg_192[15]_i_1 
       (.I0(ram_reg_i_36__1_n_2),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state7),
        .I3(p_shl5_cast_fu_418_p1[2]),
        .I4(p_shl5_cast_fu_418_p1[3]),
        .O(in_d_reg_192));
  LUT3 #(
    .INIT(8'h80)) 
    \in_d_reg_192[15]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(p_shl5_cast_fu_418_p1[2]),
        .I2(p_shl5_cast_fu_418_p1[3]),
        .O(ap_NS_fsm10_out));
  FDRE \in_d_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[0]),
        .Q(\in_d_reg_192_reg_n_0_[0] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[10]),
        .Q(\in_d_reg_192_reg_n_0_[10] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[11]),
        .Q(\in_d_reg_192_reg_n_0_[11] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[12]),
        .Q(\in_d_reg_192_reg_n_0_[12] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[13]),
        .Q(\in_d_reg_192_reg_n_0_[13] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[14]),
        .Q(\in_d_reg_192_reg_n_0_[14] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[15]),
        .Q(\in_d_reg_192_reg_n_0_[15] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[1]),
        .Q(\in_d_reg_192_reg_n_0_[1] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[2]),
        .Q(\in_d_reg_192_reg_n_0_[2] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[3]),
        .Q(\in_d_reg_192_reg_n_0_[3] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[4]),
        .Q(\in_d_reg_192_reg_n_0_[4] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[5]),
        .Q(\in_d_reg_192_reg_n_0_[5] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[6]),
        .Q(\in_d_reg_192_reg_n_0_[6] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[7]),
        .Q(\in_d_reg_192_reg_n_0_[7] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[8]),
        .Q(\in_d_reg_192_reg_n_0_[8] ),
        .R(in_d_reg_192));
  FDRE \in_d_reg_192_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_670[9]),
        .Q(\in_d_reg_192_reg_n_0_[9] ),
        .R(in_d_reg_192));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_1_reg_683[0]_i_1 
       (.I0(p_shl5_cast_fu_418_p1[2]),
        .I1(ap_CS_fsm_state7),
        .I2(k_h_1_reg_683[0]),
        .O(\k_h_1_reg_683[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_1_reg_683[1]_i_1 
       (.I0(p_shl5_cast_fu_418_p1[2]),
        .I1(p_shl5_cast_fu_418_p1[3]),
        .I2(ap_CS_fsm_state7),
        .I3(k_h_1_reg_683[1]),
        .O(\k_h_1_reg_683[1]_i_1_n_0 ));
  FDRE \k_h_1_reg_683_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_683[0]_i_1_n_0 ),
        .Q(k_h_1_reg_683[0]),
        .R(1'b0));
  FDRE \k_h_1_reg_683_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_683[1]_i_1_n_0 ),
        .Q(k_h_1_reg_683[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_215[0]_i_1 
       (.I0(p_shl5_cast_fu_418_p1[2]),
        .I1(k_h_1_reg_683[0]),
        .I2(k_w_reg_227[1]),
        .I3(k_w_reg_227[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_215[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_215[1]_i_1 
       (.I0(p_shl5_cast_fu_418_p1[3]),
        .I1(k_h_1_reg_683[1]),
        .I2(k_w_reg_227[1]),
        .I3(k_w_reg_227[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_215[1]_i_1_n_0 ));
  FDRE \k_h_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_215[0]_i_1_n_0 ),
        .Q(p_shl5_cast_fu_418_p1[2]),
        .R(1'b0));
  FDRE \k_h_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_215[1]_i_1_n_0 ),
        .Q(p_shl5_cast_fu_418_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_1_reg_706[0]_i_1 
       (.I0(k_w_reg_227[0]),
        .I1(Q),
        .I2(k_w_1_reg_706[0]),
        .O(\k_w_1_reg_706[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_1_reg_706[1]_i_1 
       (.I0(k_w_reg_227[0]),
        .I1(k_w_reg_227[1]),
        .I2(Q),
        .I3(k_w_1_reg_706[1]),
        .O(\k_w_1_reg_706[1]_i_1_n_0 ));
  FDRE \k_w_1_reg_706_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_706[0]_i_1_n_0 ),
        .Q(k_w_1_reg_706[0]),
        .R(1'b0));
  FDRE \k_w_1_reg_706_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_706[1]_i_1_n_0 ),
        .Q(k_w_1_reg_706[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_227[0]_i_1 
       (.I0(k_w_reg_227[0]),
        .I1(ap_CS_fsm_state12),
        .I2(k_w_1_reg_706[0]),
        .I3(ap_CS_fsm_state8),
        .O(\k_w_reg_227[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_227[1]_i_1 
       (.I0(k_w_reg_227[1]),
        .I1(ap_CS_fsm_state12),
        .I2(k_w_1_reg_706[1]),
        .I3(ap_CS_fsm_state8),
        .O(\k_w_reg_227[1]_i_1_n_0 ));
  FDRE \k_w_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_227[0]_i_1_n_0 ),
        .Q(k_w_reg_227[0]),
        .R(1'b0));
  FDRE \k_w_reg_227_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_227[1]_i_1_n_0 ),
        .Q(k_w_reg_227[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1 network_mul_mul_16s_13s_29_1_1_U106
       (.D(D),
        .DI(DI),
        .DOADO(\conv2d_fix16_Conv2D_4_w_0_rom_U/q0_reg__0 ),
        .P(P),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .S(S),
        .ap_clk(ap_clk),
        .q0(q0),
        .tmp_135_fu_508_p2(tmp_135_fu_508_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_608[2]_i_1 
       (.I0(phi_mul2_reg_145[2]),
        .O(next_mul3_fu_263_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_608[6]_i_2 
       (.I0(phi_mul2_reg_145[4]),
        .O(\next_mul3_reg_608[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_608[6]_i_3 
       (.I0(phi_mul2_reg_145[3]),
        .O(\next_mul3_reg_608[6]_i_3_n_0 ));
  FDRE \next_mul3_reg_608_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_263_p2[2]),
        .Q(next_mul3_reg_608[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_608_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_263_p2[3]),
        .Q(next_mul3_reg_608[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_608_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_263_p2[4]),
        .Q(next_mul3_reg_608[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_608_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_263_p2[5]),
        .Q(next_mul3_reg_608[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_608_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_263_p2[6]),
        .Q(next_mul3_reg_608[6]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_608_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_608_reg[6]_i_1_n_0 ,\next_mul3_reg_608_reg[6]_i_1_n_1 ,\next_mul3_reg_608_reg[6]_i_1_n_2 ,\next_mul3_reg_608_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_145[2]),
        .DI(phi_mul2_reg_145[6:3]),
        .O(next_mul3_fu_263_p2[6:3]),
        .S({phi_mul2_reg_145[6:5],\next_mul3_reg_608[6]_i_2_n_0 ,\next_mul3_reg_608[6]_i_3_n_0 }));
  FDRE \next_mul3_reg_608_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_263_p2[7]),
        .Q(next_mul3_reg_608[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_608_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_263_p2[8]),
        .Q(next_mul3_reg_608[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_608_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_263_p2[9]),
        .Q(next_mul3_reg_608[9]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_608_reg[9]_i_1 
       (.CI(\next_mul3_reg_608_reg[6]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_608_reg[9]_i_1_CO_UNCONNECTED [3:2],\next_mul3_reg_608_reg[9]_i_1_n_2 ,\next_mul3_reg_608_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul2_reg_145[8:7]}),
        .O({\NLW_next_mul3_reg_608_reg[9]_i_1_O_UNCONNECTED [3],next_mul3_fu_263_p2[9:7]}),
        .S({1'b0,phi_mul2_reg_145[9:7]}));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul6_reg_603[4]_i_1 
       (.I0(\phi_mul5_reg_157_reg_n_0_[4] ),
        .O(next_mul6_fu_258_p2[4]));
  FDRE \next_mul6_reg_603_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_258_p2[4]),
        .Q(next_mul6_reg_603[4]),
        .R(1'b0));
  FDRE \next_mul6_reg_603_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_258_p2[5]),
        .Q(next_mul6_reg_603[5]),
        .R(1'b0));
  FDRE \next_mul6_reg_603_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_258_p2[6]),
        .Q(next_mul6_reg_603[6]),
        .R(1'b0));
  FDRE \next_mul6_reg_603_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_258_p2[7]),
        .Q(next_mul6_reg_603[7]),
        .R(1'b0));
  CARRY4 \next_mul6_reg_603_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_next_mul6_reg_603_reg[7]_i_1_CO_UNCONNECTED [3:2],\next_mul6_reg_603_reg[7]_i_1_n_2 ,\next_mul6_reg_603_reg[7]_i_1_n_3 }),
        .CYINIT(\phi_mul5_reg_157_reg_n_0_[4] ),
        .DI({1'b0,1'b0,\phi_mul5_reg_157_reg_n_0_[6] ,\phi_mul5_reg_157_reg_n_0_[5] }),
        .O({\NLW_next_mul6_reg_603_reg[7]_i_1_O_UNCONNECTED [3],next_mul6_fu_258_p2[7:5]}),
        .S({1'b0,\phi_mul5_reg_157_reg_n_0_[7] ,\phi_mul5_reg_157_reg_n_0_[6] ,\phi_mul5_reg_157_reg_n_0_[5] }));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_662[1]_i_1 
       (.I0(phi_mul_reg_203[1]),
        .O(next_mul_fu_337_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_662[5]_i_2 
       (.I0(phi_mul_reg_203[4]),
        .O(\next_mul_reg_662[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_662[5]_i_3 
       (.I0(phi_mul_reg_203[3]),
        .O(\next_mul_reg_662[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_662[5]_i_4 
       (.I0(phi_mul_reg_203[2]),
        .O(\next_mul_reg_662[5]_i_4_n_0 ));
  FDRE \next_mul_reg_662_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[10]),
        .Q(next_mul_reg_662[10]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[11]),
        .Q(next_mul_reg_662[11]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[12]),
        .Q(next_mul_reg_662[12]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[13]),
        .Q(next_mul_reg_662[13]),
        .R(1'b0));
  CARRY4 \next_mul_reg_662_reg[13]_i_1 
       (.CI(\next_mul_reg_662_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_662_reg[13]_i_1_CO_UNCONNECTED [3],\next_mul_reg_662_reg[13]_i_1_n_1 ,\next_mul_reg_662_reg[13]_i_1_n_2 ,\next_mul_reg_662_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_203[12:10]}),
        .O(next_mul_fu_337_p2[13:10]),
        .S(phi_mul_reg_203[13:10]));
  FDRE \next_mul_reg_662_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[1]),
        .Q(next_mul_reg_662[1]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[2]),
        .Q(next_mul_reg_662[2]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[3]),
        .Q(next_mul_reg_662[3]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[4]),
        .Q(next_mul_reg_662[4]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[5]),
        .Q(next_mul_reg_662[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_662_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_662_reg[5]_i_1_n_0 ,\next_mul_reg_662_reg[5]_i_1_n_1 ,\next_mul_reg_662_reg[5]_i_1_n_2 ,\next_mul_reg_662_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_203[1]),
        .DI(phi_mul_reg_203[5:2]),
        .O(next_mul_fu_337_p2[5:2]),
        .S({phi_mul_reg_203[5],\next_mul_reg_662[5]_i_2_n_0 ,\next_mul_reg_662[5]_i_3_n_0 ,\next_mul_reg_662[5]_i_4_n_0 }));
  FDRE \next_mul_reg_662_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[6]),
        .Q(next_mul_reg_662[6]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[7]),
        .Q(next_mul_reg_662[7]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[8]),
        .Q(next_mul_reg_662[8]),
        .R(1'b0));
  FDRE \next_mul_reg_662_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(next_mul_fu_337_p2[9]),
        .Q(next_mul_reg_662[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_662_reg[9]_i_1 
       (.CI(\next_mul_reg_662_reg[5]_i_1_n_0 ),
        .CO({\next_mul_reg_662_reg[9]_i_1_n_0 ,\next_mul_reg_662_reg[9]_i_1_n_1 ,\next_mul_reg_662_reg[9]_i_1_n_2 ,\next_mul_reg_662_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_203[9:6]),
        .O(next_mul_fu_337_p2[9:6]),
        .S(phi_mul_reg_203[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_616[0]_i_1 
       (.I0(\out_d_reg_134_reg_n_0_[0] ),
        .O(out_d_3_fu_273_p2[0]));
  FDRE \out_d_3_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[0]),
        .Q(out_d_3_reg_616[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[10]),
        .Q(out_d_3_reg_616[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[11]),
        .Q(out_d_3_reg_616[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[12]),
        .Q(out_d_3_reg_616[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_616_reg[12]_i_1 
       (.CI(\out_d_3_reg_616_reg[8]_i_1_n_0 ),
        .CO({\out_d_3_reg_616_reg[12]_i_1_n_0 ,\out_d_3_reg_616_reg[12]_i_1_n_1 ,\out_d_3_reg_616_reg[12]_i_1_n_2 ,\out_d_3_reg_616_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_273_p2[12:9]),
        .S({\out_d_reg_134_reg_n_0_[12] ,\out_d_reg_134_reg_n_0_[11] ,\out_d_reg_134_reg_n_0_[10] ,\out_d_reg_134_reg_n_0_[9] }));
  FDRE \out_d_3_reg_616_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[13]),
        .Q(out_d_3_reg_616[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[14]),
        .Q(out_d_3_reg_616[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[15]),
        .Q(out_d_3_reg_616[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_616_reg[15]_i_1 
       (.CI(\out_d_3_reg_616_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_3_reg_616_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_3_reg_616_reg[15]_i_1_n_2 ,\out_d_3_reg_616_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_616_reg[15]_i_1_O_UNCONNECTED [3],out_d_3_fu_273_p2[15:13]}),
        .S({1'b0,\out_d_reg_134_reg_n_0_[15] ,\out_d_reg_134_reg_n_0_[14] ,\out_d_reg_134_reg_n_0_[13] }));
  FDRE \out_d_3_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[1]),
        .Q(out_d_3_reg_616[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[2]),
        .Q(out_d_3_reg_616[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[3]),
        .Q(out_d_3_reg_616[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[4]),
        .Q(out_d_3_reg_616[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_616_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_3_reg_616_reg[4]_i_1_n_0 ,\out_d_3_reg_616_reg[4]_i_1_n_1 ,\out_d_3_reg_616_reg[4]_i_1_n_2 ,\out_d_3_reg_616_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_134_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_273_p2[4:1]),
        .S({\out_d_reg_134_reg_n_0_[4] ,\out_d_reg_134_reg_n_0_[3] ,\out_d_reg_134_reg_n_0_[2] ,\out_d_reg_134_reg_n_0_[1] }));
  FDRE \out_d_3_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[5]),
        .Q(out_d_3_reg_616[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[6]),
        .Q(out_d_3_reg_616[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[7]),
        .Q(out_d_3_reg_616[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_616_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[8]),
        .Q(out_d_3_reg_616[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_616_reg[8]_i_1 
       (.CI(\out_d_3_reg_616_reg[4]_i_1_n_0 ),
        .CO({\out_d_3_reg_616_reg[8]_i_1_n_0 ,\out_d_3_reg_616_reg[8]_i_1_n_1 ,\out_d_3_reg_616_reg[8]_i_1_n_2 ,\out_d_3_reg_616_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_273_p2[8:5]),
        .S({\out_d_reg_134_reg_n_0_[8] ,\out_d_reg_134_reg_n_0_[7] ,\out_d_reg_134_reg_n_0_[6] ,\out_d_reg_134_reg_n_0_[5] }));
  FDRE \out_d_3_reg_616_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_273_p2[9]),
        .Q(out_d_3_reg_616[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_134[15]_i_1 
       (.I0(grp_conv2d_fix16_fu_449_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond4_fu_279_p2),
        .O(out_d_reg_134));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_134[15]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond4_fu_279_p2),
        .O(ap_NS_fsm13_out));
  FDRE \out_d_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[0]),
        .Q(\out_d_reg_134_reg_n_0_[0] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[10]),
        .Q(\out_d_reg_134_reg_n_0_[10] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[11]),
        .Q(\out_d_reg_134_reg_n_0_[11] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[12]),
        .Q(\out_d_reg_134_reg_n_0_[12] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[13]),
        .Q(\out_d_reg_134_reg_n_0_[13] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[14]),
        .Q(\out_d_reg_134_reg_n_0_[14] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[15]),
        .Q(\out_d_reg_134_reg_n_0_[15] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[1]),
        .Q(\out_d_reg_134_reg_n_0_[1] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[2]),
        .Q(\out_d_reg_134_reg_n_0_[2] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[3]),
        .Q(\out_d_reg_134_reg_n_0_[3] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[4]),
        .Q(\out_d_reg_134_reg_n_0_[4] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[5]),
        .Q(\out_d_reg_134_reg_n_0_[5] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[6]),
        .Q(\out_d_reg_134_reg_n_0_[6] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[7]),
        .Q(\out_d_reg_134_reg_n_0_[7] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[8]),
        .Q(\out_d_reg_134_reg_n_0_[8] ),
        .R(out_d_reg_134));
  FDRE \out_d_reg_134_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_616[9]),
        .Q(\out_d_reg_134_reg_n_0_[9] ),
        .R(out_d_reg_134));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_624[0]_i_1 
       (.I0(out_h_reg_169[0]),
        .O(out_h_3_fu_284_p2[0]));
  FDRE \out_h_3_reg_624_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[0]),
        .Q(out_h_3_reg_624[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[10]),
        .Q(out_h_3_reg_624[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[11]),
        .Q(out_h_3_reg_624[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[12]),
        .Q(out_h_3_reg_624[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_624_reg[12]_i_1 
       (.CI(\out_h_3_reg_624_reg[8]_i_1_n_0 ),
        .CO({\out_h_3_reg_624_reg[12]_i_1_n_0 ,\out_h_3_reg_624_reg[12]_i_1_n_1 ,\out_h_3_reg_624_reg[12]_i_1_n_2 ,\out_h_3_reg_624_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_284_p2[12:9]),
        .S(out_h_reg_169[12:9]));
  FDRE \out_h_3_reg_624_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[13]),
        .Q(out_h_3_reg_624[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[14]),
        .Q(out_h_3_reg_624[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[15]),
        .Q(out_h_3_reg_624[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_624_reg[15]_i_1 
       (.CI(\out_h_3_reg_624_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_3_reg_624_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_3_reg_624_reg[15]_i_1_n_2 ,\out_h_3_reg_624_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_624_reg[15]_i_1_O_UNCONNECTED [3],out_h_3_fu_284_p2[15:13]}),
        .S({1'b0,out_h_reg_169[15:13]}));
  FDRE \out_h_3_reg_624_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[1]),
        .Q(out_h_3_reg_624[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[2]),
        .Q(out_h_3_reg_624[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[3]),
        .Q(out_h_3_reg_624[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[4]),
        .Q(out_h_3_reg_624[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_624_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_3_reg_624_reg[4]_i_1_n_0 ,\out_h_3_reg_624_reg[4]_i_1_n_1 ,\out_h_3_reg_624_reg[4]_i_1_n_2 ,\out_h_3_reg_624_reg[4]_i_1_n_3 }),
        .CYINIT(out_h_reg_169[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_284_p2[4:1]),
        .S(out_h_reg_169[4:1]));
  FDRE \out_h_3_reg_624_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[5]),
        .Q(out_h_3_reg_624[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[6]),
        .Q(out_h_3_reg_624[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[7]),
        .Q(out_h_3_reg_624[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_624_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[8]),
        .Q(out_h_3_reg_624[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_624_reg[8]_i_1 
       (.CI(\out_h_3_reg_624_reg[4]_i_1_n_0 ),
        .CO({\out_h_3_reg_624_reg[8]_i_1_n_0 ,\out_h_3_reg_624_reg[8]_i_1_n_1 ,\out_h_3_reg_624_reg[8]_i_1_n_2 ,\out_h_3_reg_624_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_284_p2[8:5]),
        .S(out_h_reg_169[8:5]));
  FDRE \out_h_3_reg_624_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_3_fu_284_p2[9]),
        .Q(out_h_3_reg_624[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_169[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond5_fu_268_p2),
        .O(out_h_reg_1690));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_169[15]_i_2 
       (.I0(ram_reg_i_36__1_n_2),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm12_out));
  FDRE \out_h_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[0]),
        .Q(out_h_reg_169[0]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[10]),
        .Q(out_h_reg_169[10]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[11]),
        .Q(out_h_reg_169[11]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[12]),
        .Q(out_h_reg_169[12]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[13]),
        .Q(out_h_reg_169[13]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[14]),
        .Q(out_h_reg_169[14]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[15]),
        .Q(out_h_reg_169[15]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[1]),
        .Q(out_h_reg_169[1]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[2]),
        .Q(out_h_reg_169[2]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[3]),
        .Q(out_h_reg_169[3]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[4]),
        .Q(out_h_reg_169[4]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[5]),
        .Q(out_h_reg_169[5]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[6]),
        .Q(out_h_reg_169[6]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[7]),
        .Q(out_h_reg_169[7]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[8]),
        .Q(out_h_reg_169[8]),
        .R(out_h_reg_1690));
  FDRE \out_h_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_624[9]),
        .Q(out_h_reg_169[9]),
        .R(out_h_reg_1690));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_647[0]_i_1 
       (.I0(out_w_reg_181[0]),
        .O(out_w_3_fu_313_p2[0]));
  FDRE \out_w_3_reg_647_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[0]),
        .Q(out_w_3_reg_647[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[10]),
        .Q(out_w_3_reg_647[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[11]),
        .Q(out_w_3_reg_647[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[12]),
        .Q(out_w_3_reg_647[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_647_reg[12]_i_1 
       (.CI(\out_w_3_reg_647_reg[8]_i_1_n_0 ),
        .CO({\out_w_3_reg_647_reg[12]_i_1_n_0 ,\out_w_3_reg_647_reg[12]_i_1_n_1 ,\out_w_3_reg_647_reg[12]_i_1_n_2 ,\out_w_3_reg_647_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_313_p2[12:9]),
        .S(out_w_reg_181[12:9]));
  FDRE \out_w_3_reg_647_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[13]),
        .Q(out_w_3_reg_647[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[14]),
        .Q(out_w_3_reg_647[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[15]),
        .Q(out_w_3_reg_647[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_647_reg[15]_i_1 
       (.CI(\out_w_3_reg_647_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_3_reg_647_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_3_reg_647_reg[15]_i_1_n_2 ,\out_w_3_reg_647_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_647_reg[15]_i_1_O_UNCONNECTED [3],out_w_3_fu_313_p2[15:13]}),
        .S({1'b0,out_w_reg_181[15:13]}));
  FDRE \out_w_3_reg_647_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[1]),
        .Q(out_w_3_reg_647[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[2]),
        .Q(out_w_3_reg_647[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[3]),
        .Q(out_w_3_reg_647[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[4]),
        .Q(out_w_3_reg_647[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_647_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_3_reg_647_reg[4]_i_1_n_0 ,\out_w_3_reg_647_reg[4]_i_1_n_1 ,\out_w_3_reg_647_reg[4]_i_1_n_2 ,\out_w_3_reg_647_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_181[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_313_p2[4:1]),
        .S(out_w_reg_181[4:1]));
  FDRE \out_w_3_reg_647_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[5]),
        .Q(out_w_3_reg_647[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[6]),
        .Q(out_w_3_reg_647[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[7]),
        .Q(out_w_3_reg_647[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_647_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[8]),
        .Q(out_w_3_reg_647[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_647_reg[8]_i_1 
       (.CI(\out_w_3_reg_647_reg[4]_i_1_n_0 ),
        .CO({\out_w_3_reg_647_reg[8]_i_1_n_0 ,\out_w_3_reg_647_reg[8]_i_1_n_1 ,\out_w_3_reg_647_reg[8]_i_1_n_2 ,\out_w_3_reg_647_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_313_p2[8:5]),
        .S(out_w_reg_181[8:5]));
  FDRE \out_w_3_reg_647_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_3_fu_313_p2[9]),
        .Q(out_w_3_reg_647[9]),
        .R(1'b0));
  FDRE \out_w_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[0]),
        .Q(out_w_reg_181[0]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[10]),
        .Q(out_w_reg_181[10]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[11]),
        .Q(out_w_reg_181[11]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[12]),
        .Q(out_w_reg_181[12]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[13]),
        .Q(out_w_reg_181[13]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[14]),
        .Q(out_w_reg_181[14]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[15]),
        .Q(out_w_reg_181[15]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[1]),
        .Q(out_w_reg_181[1]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[2]),
        .Q(out_w_reg_181[2]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[3]),
        .Q(out_w_reg_181[3]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[4]),
        .Q(out_w_reg_181[4]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[5]),
        .Q(out_w_reg_181[5]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[6]),
        .Q(out_w_reg_181[6]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[7]),
        .Q(out_w_reg_181[7]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[8]),
        .Q(out_w_reg_181[8]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_reg_181_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(out_w_3_reg_647[9]),
        .Q(out_w_reg_181[9]),
        .R(ap_CS_fsm_state4));
  LUT2 #(
    .INIT(4'h2)) 
    \output_addr11_reg_657[9]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ram_reg_i_36__1_n_2),
        .O(exitcond3_fu_308_p2));
  FDRE \output_addr11_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_105),
        .Q(output_addr11_reg_657[0]),
        .R(1'b0));
  FDRE \output_addr11_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_104),
        .Q(output_addr11_reg_657[1]),
        .R(1'b0));
  FDRE \output_addr11_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_103),
        .Q(output_addr11_reg_657[2]),
        .R(1'b0));
  FDRE \output_addr11_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_102),
        .Q(output_addr11_reg_657[3]),
        .R(1'b0));
  FDRE \output_addr11_reg_657_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_101),
        .Q(output_addr11_reg_657[4]),
        .R(1'b0));
  FDRE \output_addr11_reg_657_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_100),
        .Q(output_addr11_reg_657[5]),
        .R(1'b0));
  FDRE \output_addr11_reg_657_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_99),
        .Q(output_addr11_reg_657[6]),
        .R(1'b0));
  FDRE \output_addr11_reg_657_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_98),
        .Q(output_addr11_reg_657[7]),
        .R(1'b0));
  FDRE \output_addr11_reg_657_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_97),
        .Q(output_addr11_reg_657[8]),
        .R(1'b0));
  FDRE \output_addr11_reg_657_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(tmp_112_fu_327_p2_n_96),
        .Q(output_addr11_reg_657[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_736[14]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(O),
        .O(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_tmp_s_reg_736_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[10] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[11] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[12] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[13] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[14] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[1] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[2] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[3] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[4] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[5] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[6] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[7] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[8] ),
        .R(p_tmp_s_reg_736));
  FDRE \p_tmp_s_reg_736_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\p_tmp_s_reg_736_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_736_reg_n_0_[9] ),
        .R(p_tmp_s_reg_736));
  FDRE \phi_mul2_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_608[2]),
        .Q(phi_mul2_reg_145[2]),
        .R(out_d_reg_134));
  FDRE \phi_mul2_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_608[3]),
        .Q(phi_mul2_reg_145[3]),
        .R(out_d_reg_134));
  FDRE \phi_mul2_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_608[4]),
        .Q(phi_mul2_reg_145[4]),
        .R(out_d_reg_134));
  FDRE \phi_mul2_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_608[5]),
        .Q(phi_mul2_reg_145[5]),
        .R(out_d_reg_134));
  FDRE \phi_mul2_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_608[6]),
        .Q(phi_mul2_reg_145[6]),
        .R(out_d_reg_134));
  FDRE \phi_mul2_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_608[7]),
        .Q(phi_mul2_reg_145[7]),
        .R(out_d_reg_134));
  FDRE \phi_mul2_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_608[8]),
        .Q(phi_mul2_reg_145[8]),
        .R(out_d_reg_134));
  FDRE \phi_mul2_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_608[9]),
        .Q(phi_mul2_reg_145[9]),
        .R(out_d_reg_134));
  FDRE \phi_mul5_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_603[4]),
        .Q(\phi_mul5_reg_157_reg_n_0_[4] ),
        .R(out_d_reg_134));
  FDRE \phi_mul5_reg_157_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_603[5]),
        .Q(\phi_mul5_reg_157_reg_n_0_[5] ),
        .R(out_d_reg_134));
  FDRE \phi_mul5_reg_157_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_603[6]),
        .Q(\phi_mul5_reg_157_reg_n_0_[6] ),
        .R(out_d_reg_134));
  FDRE \phi_mul5_reg_157_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_603[7]),
        .Q(\phi_mul5_reg_157_reg_n_0_[7] ),
        .R(out_d_reg_134));
  FDRE \phi_mul_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[10]),
        .Q(phi_mul_reg_203[10]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[11]),
        .Q(phi_mul_reg_203[11]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[12]),
        .Q(phi_mul_reg_203[12]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[13]),
        .Q(phi_mul_reg_203[13]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[1]),
        .Q(phi_mul_reg_203[1]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[2]),
        .Q(phi_mul_reg_203[2]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[3]),
        .Q(phi_mul_reg_203[3]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[4]),
        .Q(phi_mul_reg_203[4]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[5]),
        .Q(phi_mul_reg_203[5]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[6]),
        .Q(phi_mul_reg_203[6]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[7]),
        .Q(phi_mul_reg_203[7]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[8]),
        .Q(phi_mul_reg_203[8]),
        .R(in_d_reg_192));
  FDRE \phi_mul_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_662[9]),
        .Q(phi_mul_reg_203[9]),
        .R(in_d_reg_192));
  CARRY4 ram_reg_0_i_22__0
       (.CI(ram_reg_0_i_27__1_n_0),
        .CO({NLW_ram_reg_0_i_22__0_CO_UNCONNECTED[3:1],ram_reg_0_i_22__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_59__0_n_0}),
        .O({NLW_ram_reg_0_i_22__0_O_UNCONNECTED[3:2],grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_60__0_n_0,ram_reg_0_i_61__0_n_0}));
  CARRY4 ram_reg_0_i_27__1
       (.CI(ram_reg_0_i_36__2_n_0),
        .CO({ram_reg_0_i_27__1_n_0,ram_reg_0_i_27__1_n_1,ram_reg_0_i_27__1_n_2,ram_reg_0_i_27__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_63__0_n_0,ram_reg_0_i_64__0_n_0,ram_reg_0_i_65__0_n_0,ram_reg_0_i_66_n_0}),
        .O(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[11:8]),
        .S({ram_reg_0_i_67__0_n_0,ram_reg_0_i_68__0_n_0,ram_reg_0_i_69__0_n_0,ram_reg_0_i_70__0_n_0}));
  CARRY4 ram_reg_0_i_36__2
       (.CI(ram_reg_0_i_45__1_n_0),
        .CO({ram_reg_0_i_36__2_n_0,ram_reg_0_i_36__2_n_1,ram_reg_0_i_36__2_n_2,ram_reg_0_i_36__2_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_72__0_n_0,ram_reg_0_i_73__0_n_0,ram_reg_0_i_74__0_n_0,ram_reg_0_i_75_n_0}),
        .O(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[7:4]),
        .S({ram_reg_0_i_76__0_n_0,ram_reg_0_i_77__0_n_0,ram_reg_0_i_78__0_n_0,ram_reg_0_i_79__0_n_0}));
  CARRY4 ram_reg_0_i_45__1
       (.CI(1'b0),
        .CO({ram_reg_0_i_45__1_n_0,ram_reg_0_i_45__1_n_1,ram_reg_0_i_45__1_n_2,ram_reg_0_i_45__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_81__0_n_0,ram_reg_0_i_82__0_n_0,ram_reg_0_i_83_n_0,1'b0}),
        .O(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[3:0]),
        .S({ram_reg_0_i_84_n_0,ram_reg_0_i_85_n_0,ram_reg_0_i_86_n_0,ram_reg_0_i_87_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_59__0
       (.I0(tmp_111_cast_reg_652_reg__0[11]),
        .I1(tmp3_reg_698_reg_n_94),
        .O(ram_reg_0_i_59__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_60__0
       (.I0(tmp3_reg_698_reg_n_93),
        .I1(tmp_111_cast_reg_652_reg__0[12]),
        .I2(tmp_111_cast_reg_652_reg__0[13]),
        .I3(tmp3_reg_698_reg_n_92),
        .O(ram_reg_0_i_60__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_61__0
       (.I0(tmp3_reg_698_reg_n_94),
        .I1(tmp_111_cast_reg_652_reg__0[11]),
        .I2(tmp_111_cast_reg_652_reg__0[12]),
        .I3(tmp3_reg_698_reg_n_93),
        .O(ram_reg_0_i_61__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_63__0
       (.I0(tmp_111_cast_reg_652_reg__0[10]),
        .I1(tmp3_reg_698_reg_n_95),
        .O(ram_reg_0_i_63__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_64__0
       (.I0(tmp_111_cast_reg_652_reg__0[9]),
        .I1(tmp3_reg_698_reg_n_96),
        .O(ram_reg_0_i_64__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_65__0
       (.I0(tmp_111_cast_reg_652_reg__0[8]),
        .I1(tmp3_reg_698_reg_n_97),
        .O(ram_reg_0_i_65__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_66
       (.I0(tmp_111_cast_reg_652_reg__0[7]),
        .I1(tmp3_reg_698_reg_n_98),
        .O(ram_reg_0_i_66_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_67__0
       (.I0(tmp3_reg_698_reg_n_95),
        .I1(tmp_111_cast_reg_652_reg__0[10]),
        .I2(tmp_111_cast_reg_652_reg__0[11]),
        .I3(tmp3_reg_698_reg_n_94),
        .O(ram_reg_0_i_67__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_68__0
       (.I0(tmp3_reg_698_reg_n_96),
        .I1(tmp_111_cast_reg_652_reg__0[9]),
        .I2(tmp_111_cast_reg_652_reg__0[10]),
        .I3(tmp3_reg_698_reg_n_95),
        .O(ram_reg_0_i_68__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_69__0
       (.I0(tmp3_reg_698_reg_n_97),
        .I1(tmp_111_cast_reg_652_reg__0[8]),
        .I2(tmp_111_cast_reg_652_reg__0[9]),
        .I3(tmp3_reg_698_reg_n_96),
        .O(ram_reg_0_i_69__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_70__0
       (.I0(tmp3_reg_698_reg_n_98),
        .I1(tmp_111_cast_reg_652_reg__0[7]),
        .I2(tmp_111_cast_reg_652_reg__0[8]),
        .I3(tmp3_reg_698_reg_n_97),
        .O(ram_reg_0_i_70__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_72__0
       (.I0(tmp_111_cast_reg_652_reg__0[6]),
        .I1(tmp3_reg_698_reg_n_99),
        .O(ram_reg_0_i_72__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_73__0
       (.I0(tmp_111_cast_reg_652_reg__0[5]),
        .I1(tmp3_reg_698_reg_n_100),
        .O(ram_reg_0_i_73__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_74__0
       (.I0(tmp_111_cast_reg_652_reg__0[4]),
        .I1(tmp3_reg_698_reg_n_101),
        .O(ram_reg_0_i_74__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_75
       (.I0(tmp_111_cast_reg_652_reg__0[3]),
        .I1(tmp3_reg_698_reg_n_102),
        .O(ram_reg_0_i_75_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_76__0
       (.I0(tmp3_reg_698_reg_n_99),
        .I1(tmp_111_cast_reg_652_reg__0[6]),
        .I2(tmp_111_cast_reg_652_reg__0[7]),
        .I3(tmp3_reg_698_reg_n_98),
        .O(ram_reg_0_i_76__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_77__0
       (.I0(tmp3_reg_698_reg_n_100),
        .I1(tmp_111_cast_reg_652_reg__0[5]),
        .I2(tmp_111_cast_reg_652_reg__0[6]),
        .I3(tmp3_reg_698_reg_n_99),
        .O(ram_reg_0_i_77__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_78__0
       (.I0(tmp3_reg_698_reg_n_101),
        .I1(tmp_111_cast_reg_652_reg__0[4]),
        .I2(tmp_111_cast_reg_652_reg__0[5]),
        .I3(tmp3_reg_698_reg_n_100),
        .O(ram_reg_0_i_78__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_79__0
       (.I0(tmp3_reg_698_reg_n_102),
        .I1(tmp_111_cast_reg_652_reg__0[3]),
        .I2(tmp_111_cast_reg_652_reg__0[4]),
        .I3(tmp3_reg_698_reg_n_101),
        .O(ram_reg_0_i_79__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_81__0
       (.I0(tmp_111_cast_reg_652_reg__0[2]),
        .I1(tmp3_reg_698_reg_n_103),
        .O(ram_reg_0_i_81__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_82__0
       (.I0(tmp3_reg_698_reg_n_104),
        .I1(k_w_reg_227[1]),
        .I2(tmp_111_cast_reg_652_reg__0[1]),
        .O(ram_reg_0_i_82__0_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_83
       (.I0(k_w_reg_227[0]),
        .I1(tmp_111_cast_reg_652_reg__0[0]),
        .I2(tmp3_reg_698_reg_n_105),
        .O(ram_reg_0_i_83_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_84
       (.I0(tmp3_reg_698_reg_n_103),
        .I1(tmp_111_cast_reg_652_reg__0[2]),
        .I2(tmp_111_cast_reg_652_reg__0[3]),
        .I3(tmp3_reg_698_reg_n_102),
        .O(ram_reg_0_i_84_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_0_i_85
       (.I0(tmp_111_cast_reg_652_reg__0[1]),
        .I1(k_w_reg_227[1]),
        .I2(tmp3_reg_698_reg_n_104),
        .I3(tmp_111_cast_reg_652_reg__0[2]),
        .I4(tmp3_reg_698_reg_n_103),
        .O(ram_reg_0_i_85_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_86
       (.I0(ram_reg_0_i_83_n_0),
        .I1(tmp_111_cast_reg_652_reg__0[1]),
        .I2(k_w_reg_227[1]),
        .I3(tmp3_reg_698_reg_n_104),
        .O(ram_reg_0_i_86_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_87
       (.I0(k_w_reg_227[0]),
        .I1(tmp_111_cast_reg_652_reg__0[0]),
        .I2(tmp3_reg_698_reg_n_105),
        .O(ram_reg_0_i_87_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_10__1
       (.I0(ram_reg_0[1]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_657[1]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_112_fu_327_p2_n_104),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_11__1
       (.I0(ram_reg_0[0]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_657[0]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_112_fu_327_p2_n_105),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_12__0
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state12),
        .I2(tmp_135_fu_508_p2[15]),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_13__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[14] ),
        .I1(tmp_135_fu_508_p2[14]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_14__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[13] ),
        .I1(tmp_135_fu_508_p2[13]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_15__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[12] ),
        .I1(tmp_135_fu_508_p2[12]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_16__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[11] ),
        .I1(tmp_135_fu_508_p2[11]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_17__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[10] ),
        .I1(tmp_135_fu_508_p2[10]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_18__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[9] ),
        .I1(tmp_135_fu_508_p2[9]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_19__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[8] ),
        .I1(tmp_135_fu_508_p2[8]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ram_reg_i_1__0
       (.I0(ram_reg[1]),
        .I1(ram_reg_i_29__0_n_0),
        .I2(ap_CS_fsm_state5),
        .I3(ram_reg[3]),
        .O(Conv2D_4_array_ce0));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_20__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[7] ),
        .I1(tmp_135_fu_508_p2[7]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_21__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[6] ),
        .I1(tmp_135_fu_508_p2[6]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_22__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[5] ),
        .I1(tmp_135_fu_508_p2[5]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_23__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[4] ),
        .I1(tmp_135_fu_508_p2[4]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_24__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[3] ),
        .I1(tmp_135_fu_508_p2[3]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_25__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[2] ),
        .I1(tmp_135_fu_508_p2[2]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_26__1
       (.I0(\p_tmp_s_reg_736_reg_n_0_[1] ),
        .I1(tmp_135_fu_508_p2[1]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_27__0
       (.I0(\p_tmp_s_reg_736_reg_n_0_[0] ),
        .I1(tmp_135_fu_508_p2[0]),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state14),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_i_28__4
       (.I0(ram_reg[1]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state5),
        .I4(ram_reg_i_36__1_n_2),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_29__0
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state12),
        .O(ram_reg_i_29__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_2__1
       (.I0(ram_reg_2[6]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_657[9]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_112_fu_327_p2_n_96),
        .O(ADDRARDADDR[9]));
  CARRY4 ram_reg_i_36__1
       (.CI(ram_reg_i_62__2_n_0),
        .CO({NLW_ram_reg_i_36__1_CO_UNCONNECTED[3:2],ram_reg_i_36__1_n_2,ram_reg_i_36__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_36__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_i_63__2_n_0,ram_reg_i_64__3_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3__1
       (.I0(ram_reg_2[5]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_657[8]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_112_fu_327_p2_n_97),
        .O(ADDRARDADDR[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_4__1
       (.I0(ram_reg_2[4]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_657[7]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_112_fu_327_p2_n_98),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5__1
       (.I0(ram_reg_2[3]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_657[6]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_112_fu_327_p2_n_99),
        .O(ADDRARDADDR[6]));
  CARRY4 ram_reg_i_62__2
       (.CI(1'b0),
        .CO({ram_reg_i_62__2_n_0,ram_reg_i_62__2_n_1,ram_reg_i_62__2_n_2,ram_reg_i_62__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_62__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_65__2_n_0,ram_reg_i_66__2_n_0,ram_reg_i_67__2_n_0,ram_reg_i_68__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_63__2
       (.I0(out_w_reg_181[15]),
        .O(ram_reg_i_63__2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_64__3
       (.I0(out_w_reg_181[14]),
        .I1(out_w_reg_181[13]),
        .I2(out_w_reg_181[12]),
        .O(ram_reg_i_64__3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_65__2
       (.I0(out_w_reg_181[11]),
        .I1(out_w_reg_181[10]),
        .I2(out_w_reg_181[9]),
        .O(ram_reg_i_65__2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_66__2
       (.I0(out_w_reg_181[8]),
        .I1(out_w_reg_181[7]),
        .I2(out_w_reg_181[6]),
        .O(ram_reg_i_66__2_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_67__2
       (.I0(out_w_reg_181[5]),
        .I1(out_w_reg_181[4]),
        .I2(out_w_reg_181[3]),
        .O(ram_reg_i_67__2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_68__1
       (.I0(out_w_reg_181[1]),
        .I1(out_w_reg_181[2]),
        .I2(out_w_reg_181[0]),
        .O(ram_reg_i_68__1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6__1
       (.I0(ram_reg_2[2]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_657[5]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_112_fu_327_p2_n_100),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7__1
       (.I0(ram_reg_2[1]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_657[4]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_112_fu_327_p2_n_101),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8__1
       (.I0(ram_reg_2[0]),
        .I1(ram_reg[3]),
        .I2(output_addr11_reg_657[3]),
        .I3(ram_reg_i_29__0_n_0),
        .I4(tmp_112_fu_327_p2_n_102),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    ram_reg_i_9__1
       (.I0(ram_reg_1),
        .I1(ram_reg_0[2]),
        .I2(ram_reg[3]),
        .I3(output_addr11_reg_657[2]),
        .I4(ram_reg_i_29__0_n_0),
        .I5(tmp_112_fu_327_p2_n_103),
        .O(ADDRARDADDR[2]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp3_reg_698_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp3_reg_698_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp3_reg_698_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp3_reg_698_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp3_reg_698_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm[7]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state8),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp3_reg_698_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp3_reg_698_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp3_reg_698_reg_P_UNCONNECTED[47:14],tmp3_reg_698_reg_n_92,tmp3_reg_698_reg_n_93,tmp3_reg_698_reg_n_94,tmp3_reg_698_reg_n_95,tmp3_reg_698_reg_n_96,tmp3_reg_698_reg_n_97,tmp3_reg_698_reg_n_98,tmp3_reg_698_reg_n_99,tmp3_reg_698_reg_n_100,tmp3_reg_698_reg_n_101,tmp3_reg_698_reg_n_102,tmp3_reg_698_reg_n_103,tmp3_reg_698_reg_n_104,tmp3_reg_698_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp3_reg_698_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp3_reg_698_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp3_reg_698_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp3_reg_698_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp3_reg_698_reg_i_1
       (.CI(tmp3_reg_698_reg_i_2_n_0),
        .CO({NLW_tmp3_reg_698_reg_i_1_CO_UNCONNECTED[3:1],tmp3_reg_698_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_203[12]}),
        .O({NLW_tmp3_reg_698_reg_i_1_O_UNCONNECTED[3:2],B[13:12]}),
        .S({1'b0,1'b0,tmp3_reg_698_reg_i_5_n_0,tmp3_reg_698_reg_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_10
       (.I0(phi_mul_reg_203[8]),
        .I1(tmp4_cast_fu_396_p1[8]),
        .O(tmp3_reg_698_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_11
       (.I0(phi_mul_reg_203[7]),
        .I1(tmp4_cast_fu_396_p1[7]),
        .O(tmp3_reg_698_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_12
       (.I0(phi_mul_reg_203[6]),
        .I1(tmp4_cast_fu_396_p1[6]),
        .O(tmp3_reg_698_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_13
       (.I0(phi_mul_reg_203[5]),
        .I1(tmp4_cast_fu_396_p1[5]),
        .O(tmp3_reg_698_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_14
       (.I0(phi_mul_reg_203[4]),
        .I1(tmp4_cast_fu_396_p1[4]),
        .O(tmp3_reg_698_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_15
       (.I0(phi_mul_reg_203[3]),
        .I1(tmp4_cast_fu_396_p1[3]),
        .O(tmp3_reg_698_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_16
       (.I0(phi_mul_reg_203[2]),
        .I1(tmp4_cast_fu_396_p1[2]),
        .O(tmp3_reg_698_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_17
       (.I0(phi_mul_reg_203[1]),
        .I1(tmp4_cast_fu_396_p1[1]),
        .O(tmp3_reg_698_reg_i_17_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_698_reg_i_18
       (.I0(tmp4_cast_fu_396_p1[0]),
        .O(tmp3_reg_698_reg_i_18_n_0));
  CARRY4 tmp3_reg_698_reg_i_19
       (.CI(tmp3_reg_698_reg_i_20_n_0),
        .CO({NLW_tmp3_reg_698_reg_i_19_CO_UNCONNECTED[3:1],tmp3_reg_698_reg_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp3_reg_698_reg_i_19_O_UNCONNECTED[3:2],tmp4_cast_fu_396_p1[13:12]}),
        .S({1'b0,1'b0,tmp_110_cast_reg_634_reg__0[13:12]}));
  CARRY4 tmp3_reg_698_reg_i_2
       (.CI(tmp3_reg_698_reg_i_3_n_0),
        .CO({tmp3_reg_698_reg_i_2_n_0,tmp3_reg_698_reg_i_2_n_1,tmp3_reg_698_reg_i_2_n_2,tmp3_reg_698_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_203[11:8]),
        .O(B[11:8]),
        .S({tmp3_reg_698_reg_i_7_n_0,tmp3_reg_698_reg_i_8_n_0,tmp3_reg_698_reg_i_9_n_0,tmp3_reg_698_reg_i_10_n_0}));
  CARRY4 tmp3_reg_698_reg_i_20
       (.CI(tmp3_reg_698_reg_i_21_n_0),
        .CO({tmp3_reg_698_reg_i_20_n_0,tmp3_reg_698_reg_i_20_n_1,tmp3_reg_698_reg_i_20_n_2,tmp3_reg_698_reg_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp4_cast_fu_396_p1[11:8]),
        .S(tmp_110_cast_reg_634_reg__0[11:8]));
  CARRY4 tmp3_reg_698_reg_i_21
       (.CI(tmp3_reg_698_reg_i_22_n_0),
        .CO({tmp3_reg_698_reg_i_21_n_0,tmp3_reg_698_reg_i_21_n_1,tmp3_reg_698_reg_i_21_n_2,tmp3_reg_698_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp4_cast_fu_396_p1[7:4]),
        .S(tmp_110_cast_reg_634_reg__0[7:4]));
  CARRY4 tmp3_reg_698_reg_i_22
       (.CI(1'b0),
        .CO({tmp3_reg_698_reg_i_22_n_0,tmp3_reg_698_reg_i_22_n_1,tmp3_reg_698_reg_i_22_n_2,tmp3_reg_698_reg_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_shl5_cast_fu_418_p1}),
        .O(tmp4_cast_fu_396_p1[3:0]),
        .S({tmp_110_cast_reg_634_reg__0[3:2],tmp3_reg_698_reg_i_23_n_0,tmp3_reg_698_reg_i_24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_23
       (.I0(p_shl5_cast_fu_418_p1[3]),
        .I1(tmp_110_cast_reg_634_reg__0[1]),
        .O(tmp3_reg_698_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_24
       (.I0(p_shl5_cast_fu_418_p1[2]),
        .I1(tmp_110_cast_reg_634_reg__0[0]),
        .O(tmp3_reg_698_reg_i_24_n_0));
  CARRY4 tmp3_reg_698_reg_i_3
       (.CI(tmp3_reg_698_reg_i_4_n_0),
        .CO({tmp3_reg_698_reg_i_3_n_0,tmp3_reg_698_reg_i_3_n_1,tmp3_reg_698_reg_i_3_n_2,tmp3_reg_698_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_203[7:4]),
        .O(B[7:4]),
        .S({tmp3_reg_698_reg_i_11_n_0,tmp3_reg_698_reg_i_12_n_0,tmp3_reg_698_reg_i_13_n_0,tmp3_reg_698_reg_i_14_n_0}));
  CARRY4 tmp3_reg_698_reg_i_4
       (.CI(1'b0),
        .CO({tmp3_reg_698_reg_i_4_n_0,tmp3_reg_698_reg_i_4_n_1,tmp3_reg_698_reg_i_4_n_2,tmp3_reg_698_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_203[3:1],1'b0}),
        .O(B[3:0]),
        .S({tmp3_reg_698_reg_i_15_n_0,tmp3_reg_698_reg_i_16_n_0,tmp3_reg_698_reg_i_17_n_0,tmp3_reg_698_reg_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_5
       (.I0(phi_mul_reg_203[13]),
        .I1(tmp4_cast_fu_396_p1[13]),
        .O(tmp3_reg_698_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_6
       (.I0(phi_mul_reg_203[12]),
        .I1(tmp4_cast_fu_396_p1[12]),
        .O(tmp3_reg_698_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_7
       (.I0(phi_mul_reg_203[11]),
        .I1(tmp4_cast_fu_396_p1[11]),
        .O(tmp3_reg_698_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_8
       (.I0(phi_mul_reg_203[10]),
        .I1(tmp4_cast_fu_396_p1[10]),
        .O(tmp3_reg_698_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_698_reg_i_9
       (.I0(phi_mul_reg_203[9]),
        .I1(tmp4_cast_fu_396_p1[9]),
        .O(tmp3_reg_698_reg_i_9_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_675[1]_i_2 
       (.I0(\in_d_reg_192_reg_n_0_[3] ),
        .O(\tmp6_reg_675[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_675[1]_i_3 
       (.I0(\in_d_reg_192_reg_n_0_[2] ),
        .O(\tmp6_reg_675[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_675[1]_i_4 
       (.I0(\in_d_reg_192_reg_n_0_[1] ),
        .O(\tmp6_reg_675[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_675[1]_i_5 
       (.I0(\in_d_reg_192_reg_n_0_[0] ),
        .O(\tmp6_reg_675[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_675[5]_i_2 
       (.I0(tmp_35_fu_363_p2__0[5]),
        .I1(\tmp6_reg_675_reg[7]_i_5_n_6 ),
        .O(\tmp6_reg_675[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_675[5]_i_3 
       (.I0(tmp_35_fu_363_p2[4]),
        .I1(tmp_35_fu_363_p2__0[7]),
        .O(\tmp6_reg_675[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_675[5]_i_4 
       (.I0(tmp_35_fu_363_p2[3]),
        .I1(tmp_35_fu_363_p2__0[6]),
        .O(\tmp6_reg_675[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp6_reg_675[7]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(exitcond2_fu_342_p2),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_675[7]_i_3 
       (.I0(tmp_35_fu_363_p2__0[7]),
        .I1(\tmp6_reg_675_reg[7]_i_5_n_4 ),
        .O(\tmp6_reg_675[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_675[7]_i_4 
       (.I0(tmp_35_fu_363_p2__0[6]),
        .I1(\tmp6_reg_675_reg[7]_i_5_n_5 ),
        .O(\tmp6_reg_675[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_675[7]_i_6 
       (.I0(\phi_mul5_reg_157_reg_n_0_[7] ),
        .I1(\in_d_reg_192_reg_n_0_[7] ),
        .O(\tmp6_reg_675[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_675[7]_i_7 
       (.I0(\phi_mul5_reg_157_reg_n_0_[6] ),
        .I1(\in_d_reg_192_reg_n_0_[6] ),
        .O(\tmp6_reg_675[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_675[7]_i_8 
       (.I0(\phi_mul5_reg_157_reg_n_0_[5] ),
        .I1(\in_d_reg_192_reg_n_0_[5] ),
        .O(\tmp6_reg_675[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_675[7]_i_9 
       (.I0(\phi_mul5_reg_157_reg_n_0_[4] ),
        .I1(\in_d_reg_192_reg_n_0_[4] ),
        .O(\tmp6_reg_675[7]_i_9_n_0 ));
  FDRE \tmp6_reg_675_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_35_fu_363_p2[3]),
        .Q(tmp6_reg_675[0]),
        .R(1'b0));
  FDRE \tmp6_reg_675_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_35_fu_363_p2[4]),
        .Q(tmp6_reg_675[1]),
        .R(1'b0));
  CARRY4 \tmp6_reg_675_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_675_reg[1]_i_1_n_0 ,\tmp6_reg_675_reg[1]_i_1_n_1 ,\tmp6_reg_675_reg[1]_i_1_n_2 ,\tmp6_reg_675_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_35_fu_363_p2__0[6:5],tmp_35_fu_363_p2}),
        .S({\tmp6_reg_675[1]_i_2_n_0 ,\tmp6_reg_675[1]_i_3_n_0 ,\tmp6_reg_675[1]_i_4_n_0 ,\tmp6_reg_675[1]_i_5_n_0 }));
  FDRE \tmp6_reg_675_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_369_p2[2]),
        .Q(tmp6_reg_675[2]),
        .R(1'b0));
  FDRE \tmp6_reg_675_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_369_p2[3]),
        .Q(tmp6_reg_675[3]),
        .R(1'b0));
  FDRE \tmp6_reg_675_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_369_p2[4]),
        .Q(tmp6_reg_675[4]),
        .R(1'b0));
  FDRE \tmp6_reg_675_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_369_p2[5]),
        .Q(tmp6_reg_675[5]),
        .R(1'b0));
  CARRY4 \tmp6_reg_675_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_675_reg[5]_i_1_n_0 ,\tmp6_reg_675_reg[5]_i_1_n_1 ,\tmp6_reg_675_reg[5]_i_1_n_2 ,\tmp6_reg_675_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_35_fu_363_p2__0[5],tmp_35_fu_363_p2,1'b0}),
        .O(tmp6_fu_369_p2[5:2]),
        .S({\tmp6_reg_675[5]_i_2_n_0 ,\tmp6_reg_675[5]_i_3_n_0 ,\tmp6_reg_675[5]_i_4_n_0 ,tmp_35_fu_363_p2__0[5]}));
  FDRE \tmp6_reg_675_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_369_p2[6]),
        .Q(tmp6_reg_675[6]),
        .R(1'b0));
  FDRE \tmp6_reg_675_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_369_p2[7]),
        .Q(tmp6_reg_675[7]),
        .R(1'b0));
  CARRY4 \tmp6_reg_675_reg[7]_i_2 
       (.CI(\tmp6_reg_675_reg[5]_i_1_n_0 ),
        .CO({\NLW_tmp6_reg_675_reg[7]_i_2_CO_UNCONNECTED [3:1],\tmp6_reg_675_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_35_fu_363_p2__0[6]}),
        .O({\NLW_tmp6_reg_675_reg[7]_i_2_O_UNCONNECTED [3:2],tmp6_fu_369_p2[7:6]}),
        .S({1'b0,1'b0,\tmp6_reg_675[7]_i_3_n_0 ,\tmp6_reg_675[7]_i_4_n_0 }));
  CARRY4 \tmp6_reg_675_reg[7]_i_5 
       (.CI(\tmp6_reg_675_reg[1]_i_1_n_0 ),
        .CO({\NLW_tmp6_reg_675_reg[7]_i_5_CO_UNCONNECTED [3],\tmp6_reg_675_reg[7]_i_5_n_1 ,\tmp6_reg_675_reg[7]_i_5_n_2 ,\tmp6_reg_675_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul5_reg_157_reg_n_0_[6] ,\phi_mul5_reg_157_reg_n_0_[5] ,\phi_mul5_reg_157_reg_n_0_[4] }),
        .O({\tmp6_reg_675_reg[7]_i_5_n_4 ,\tmp6_reg_675_reg[7]_i_5_n_5 ,\tmp6_reg_675_reg[7]_i_5_n_6 ,tmp_35_fu_363_p2__0[7]}),
        .S({\tmp6_reg_675[7]_i_6_n_0 ,\tmp6_reg_675[7]_i_7_n_0 ,\tmp6_reg_675[7]_i_8_n_0 ,\tmp6_reg_675[7]_i_9_n_0 }));
  FDRE \tmp_110_cast_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[0]),
        .Q(tmp_110_cast_reg_634_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[10]),
        .Q(tmp_110_cast_reg_634_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[11]),
        .Q(tmp_110_cast_reg_634_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[12]),
        .Q(tmp_110_cast_reg_634_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[13]),
        .Q(tmp_110_cast_reg_634_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[1]),
        .Q(tmp_110_cast_reg_634_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[2]),
        .Q(tmp_110_cast_reg_634_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[3]),
        .Q(tmp_110_cast_reg_634_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[4]),
        .Q(tmp_110_cast_reg_634_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[5]),
        .Q(tmp_110_cast_reg_634_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[6]),
        .Q(tmp_110_cast_reg_634_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[7]),
        .Q(tmp_110_cast_reg_634_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[8]),
        .Q(tmp_110_cast_reg_634_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_634_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_reg_169[9]),
        .Q(tmp_110_cast_reg_634_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[0]),
        .Q(tmp_111_cast_reg_652_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[10]),
        .Q(tmp_111_cast_reg_652_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[11]),
        .Q(tmp_111_cast_reg_652_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[12] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[12]),
        .Q(tmp_111_cast_reg_652_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[13] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[13]),
        .Q(tmp_111_cast_reg_652_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[1]),
        .Q(tmp_111_cast_reg_652_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[2]),
        .Q(tmp_111_cast_reg_652_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[3]),
        .Q(tmp_111_cast_reg_652_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[4]),
        .Q(tmp_111_cast_reg_652_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[5]),
        .Q(tmp_111_cast_reg_652_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[6]),
        .Q(tmp_111_cast_reg_652_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[7]),
        .Q(tmp_111_cast_reg_652_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[8]),
        .Q(tmp_111_cast_reg_652_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_652_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_308_p2),
        .D(out_w_reg_181[9]),
        .Q(tmp_111_cast_reg_652_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_112_fu_327_p2
       (.A({A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_112_fu_327_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_112_fu_327_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_647[9:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_112_fu_327_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_112_fu_327_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_6290),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state14),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state4),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_112_fu_327_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_112_fu_327_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_112_fu_327_p2_P_UNCONNECTED[47:10],tmp_112_fu_327_p2_n_96,tmp_112_fu_327_p2_n_97,tmp_112_fu_327_p2_n_98,tmp_112_fu_327_p2_n_99,tmp_112_fu_327_p2_n_100,tmp_112_fu_327_p2_n_101,tmp_112_fu_327_p2_n_102,tmp_112_fu_327_p2_n_103,tmp_112_fu_327_p2_n_104,tmp_112_fu_327_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_112_fu_327_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_112_fu_327_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_112_fu_327_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(ap_CS_fsm_state4),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_112_fu_327_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_112_fu_327_p2_i_1
       (.CI(tmp_112_fu_327_p2_i_2_n_0),
        .CO({NLW_tmp_112_fu_327_p2_i_1_CO_UNCONNECTED[3:1],tmp_112_fu_327_p2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul2_reg_145[8]}),
        .O({NLW_tmp_112_fu_327_p2_i_1_O_UNCONNECTED[3:2],A[9:8]}),
        .S({1'b0,1'b0,tmp_112_fu_327_p2_i_4_n_0,tmp_112_fu_327_p2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_327_p2_i_10
       (.I0(phi_mul2_reg_145[3]),
        .I1(out_h_reg_169[3]),
        .O(tmp_112_fu_327_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_327_p2_i_11
       (.I0(phi_mul2_reg_145[2]),
        .I1(out_h_reg_169[2]),
        .O(tmp_112_fu_327_p2_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_112_fu_327_p2_i_12
       (.I0(out_h_reg_169[1]),
        .O(tmp_112_fu_327_p2_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_112_fu_327_p2_i_13
       (.I0(out_h_reg_169[0]),
        .O(tmp_112_fu_327_p2_i_13_n_0));
  CARRY4 tmp_112_fu_327_p2_i_2
       (.CI(tmp_112_fu_327_p2_i_3_n_0),
        .CO({tmp_112_fu_327_p2_i_2_n_0,tmp_112_fu_327_p2_i_2_n_1,tmp_112_fu_327_p2_i_2_n_2,tmp_112_fu_327_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_145[7:4]),
        .O(A[7:4]),
        .S({tmp_112_fu_327_p2_i_6_n_0,tmp_112_fu_327_p2_i_7_n_0,tmp_112_fu_327_p2_i_8_n_0,tmp_112_fu_327_p2_i_9_n_0}));
  CARRY4 tmp_112_fu_327_p2_i_3
       (.CI(1'b0),
        .CO({tmp_112_fu_327_p2_i_3_n_0,tmp_112_fu_327_p2_i_3_n_1,tmp_112_fu_327_p2_i_3_n_2,tmp_112_fu_327_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul2_reg_145[3:2],1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp_112_fu_327_p2_i_10_n_0,tmp_112_fu_327_p2_i_11_n_0,tmp_112_fu_327_p2_i_12_n_0,tmp_112_fu_327_p2_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_327_p2_i_4
       (.I0(phi_mul2_reg_145[9]),
        .I1(out_h_reg_169[9]),
        .O(tmp_112_fu_327_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_327_p2_i_5
       (.I0(phi_mul2_reg_145[8]),
        .I1(out_h_reg_169[8]),
        .O(tmp_112_fu_327_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_327_p2_i_6
       (.I0(phi_mul2_reg_145[7]),
        .I1(out_h_reg_169[7]),
        .O(tmp_112_fu_327_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_327_p2_i_7
       (.I0(phi_mul2_reg_145[6]),
        .I1(out_h_reg_169[6]),
        .O(tmp_112_fu_327_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_327_p2_i_8
       (.I0(phi_mul2_reg_145[5]),
        .I1(out_h_reg_169[5]),
        .O(tmp_112_fu_327_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_327_p2_i_9
       (.I0(phi_mul2_reg_145[4]),
        .I1(out_h_reg_169[4]),
        .O(tmp_112_fu_327_p2_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_693[1]_i_1 
       (.I0(p_shl5_cast_fu_418_p1[2]),
        .I1(p_shl5_cast_fu_418_p1[3]),
        .O(k_h_1_fu_381_p2));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_121_reg_693[2]_i_1 
       (.I0(p_shl5_cast_fu_418_p1[3]),
        .I1(p_shl5_cast_fu_418_p1[2]),
        .O(tmp_121_fu_422_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_121_reg_693[3]_i_1 
       (.I0(p_shl5_cast_fu_418_p1[3]),
        .I1(p_shl5_cast_fu_418_p1[2]),
        .O(tmp_121_fu_422_p2[3]));
  FDRE \tmp_121_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_shl5_cast_fu_418_p1[2]),
        .Q(tmp_121_reg_693[0]),
        .R(1'b0));
  FDRE \tmp_121_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(k_h_1_fu_381_p2),
        .Q(tmp_121_reg_693[1]),
        .R(1'b0));
  FDRE \tmp_121_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_121_fu_422_p2[2]),
        .Q(tmp_121_reg_693[2]),
        .R(1'b0));
  FDRE \tmp_121_reg_693_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_121_fu_422_p2[3]),
        .Q(tmp_121_reg_693[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1
   (Q,
    P,
    S,
    \Conv2D_0_b_load_cast_reg_644_reg[10]_0 ,
    \Conv2D_0_b_load_cast_reg_644_reg[10]_1 ,
    d0,
    CO,
    grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0,
    D,
    ADDRARDADDR,
    Conv2D_0_array_ce0,
    WEA,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_clk,
    DOADO,
    q0,
    grp_conv2d_fix16_1_fu_395_ap_start_reg,
    O,
    tmp_134_fu_529_p2,
    DI,
    \p_tmp_s_reg_769_reg[14]_i_3 ,
    ram_reg_0,
    grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0,
    ram_reg_0_0,
    SR,
    \p_tmp_s_reg_769_reg[14]_0 );
  output [0:0]Q;
  output [15:0]P;
  output [1:0]S;
  output [10:0]\Conv2D_0_b_load_cast_reg_644_reg[10]_0 ;
  output [0:0]\Conv2D_0_b_load_cast_reg_644_reg[10]_1 ;
  output [15:0]d0;
  output [0:0]CO;
  output [9:0]grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0;
  output [1:0]D;
  output [13:0]ADDRARDADDR;
  output Conv2D_0_array_ce0;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  input ap_clk;
  input [15:0]DOADO;
  input [11:0]q0;
  input grp_conv2d_fix16_1_fu_395_ap_start_reg;
  input [0:0]O;
  input [15:0]tmp_134_fu_529_p2;
  input [0:0]DI;
  input [1:0]\p_tmp_s_reg_769_reg[14]_i_3 ;
  input [2:0]ram_reg_0;
  input [13:0]grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0;
  input ram_reg_0_0;
  input [0:0]SR;
  input [14:0]\p_tmp_s_reg_769_reg[14]_0 ;

  wire [13:0]A;
  wire [13:0]ADDRARDADDR;
  wire [9:0]B;
  wire [0:0]CO;
  wire Conv2D_0_array_ce0;
  wire [10:0]\Conv2D_0_b_load_cast_reg_644_reg[10]_0 ;
  wire [0:0]\Conv2D_0_b_load_cast_reg_644_reg[10]_1 ;
  wire [1:0]D;
  wire [0:0]DI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [15:0]P;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire \ap_CS_fsm[0]_i_2__0_n_0 ;
  wire \ap_CS_fsm[0]_i_3__0_n_0 ;
  wire \ap_CS_fsm[13]_i_1__1_n_0 ;
  wire \ap_CS_fsm[13]_i_4__0_n_0 ;
  wire \ap_CS_fsm[13]_i_5__0_n_0 ;
  wire \ap_CS_fsm[13]_i_6__0_n_0 ;
  wire \ap_CS_fsm[13]_i_7__0_n_0 ;
  wire \ap_CS_fsm[13]_i_8__0_n_0 ;
  wire \ap_CS_fsm[13]_i_9__0_n_0 ;
  wire \ap_CS_fsm[2]_i_1__10_n_0 ;
  wire \ap_CS_fsm[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__0_n_0 ;
  wire \ap_CS_fsm[2]_i_6__0_n_0 ;
  wire \ap_CS_fsm[2]_i_7__0_n_0 ;
  wire \ap_CS_fsm[2]_i_8__0_n_0 ;
  wire \ap_CS_fsm[2]_i_9__0_n_0 ;
  wire \ap_CS_fsm[4]_i_4__0_n_0 ;
  wire \ap_CS_fsm[4]_i_5__0_n_0 ;
  wire \ap_CS_fsm[4]_i_6__0_n_0 ;
  wire \ap_CS_fsm[4]_i_7__0_n_0 ;
  wire \ap_CS_fsm[4]_i_8__0_n_0 ;
  wire \ap_CS_fsm[4]_i_9__0_n_0 ;
  wire \ap_CS_fsm_reg[13]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[13]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[13]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[13]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[13]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [1:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire [13:0]\conv2d_fix16_1_Conv2D_0_w_0_rom_U/q0_reg__0 ;
  wire [15:0]d0;
  wire exitcond2_fu_366_p2;
  wire exitcond3_fu_332_p2;
  wire exitcond4_fu_303_p2;
  wire exitcond5_fu_279_p2;
  wire [9:0]grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0;
  wire grp_conv2d_fix16_1_fu_395_ap_start_reg;
  wire [13:0]grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0;
  wire [15:0]in_d_1_fu_371_p2;
  wire [15:0]in_d_1_reg_703;
  wire \in_d_1_reg_703_reg[12]_i_1_n_0 ;
  wire \in_d_1_reg_703_reg[12]_i_1_n_1 ;
  wire \in_d_1_reg_703_reg[12]_i_1_n_2 ;
  wire \in_d_1_reg_703_reg[12]_i_1_n_3 ;
  wire \in_d_1_reg_703_reg[15]_i_1_n_2 ;
  wire \in_d_1_reg_703_reg[15]_i_1_n_3 ;
  wire \in_d_1_reg_703_reg[4]_i_1_n_0 ;
  wire \in_d_1_reg_703_reg[4]_i_1_n_1 ;
  wire \in_d_1_reg_703_reg[4]_i_1_n_2 ;
  wire \in_d_1_reg_703_reg[4]_i_1_n_3 ;
  wire \in_d_1_reg_703_reg[8]_i_1_n_0 ;
  wire \in_d_1_reg_703_reg[8]_i_1_n_1 ;
  wire \in_d_1_reg_703_reg[8]_i_1_n_2 ;
  wire \in_d_1_reg_703_reg[8]_i_1_n_3 ;
  wire in_d_reg_203;
  wire \in_d_reg_203_reg_n_0_[0] ;
  wire \in_d_reg_203_reg_n_0_[10] ;
  wire \in_d_reg_203_reg_n_0_[11] ;
  wire \in_d_reg_203_reg_n_0_[12] ;
  wire \in_d_reg_203_reg_n_0_[13] ;
  wire \in_d_reg_203_reg_n_0_[14] ;
  wire \in_d_reg_203_reg_n_0_[15] ;
  wire \in_d_reg_203_reg_n_0_[1] ;
  wire \in_d_reg_203_reg_n_0_[2] ;
  wire \in_d_reg_203_reg_n_0_[3] ;
  wire \in_d_reg_203_reg_n_0_[4] ;
  wire \in_d_reg_203_reg_n_0_[5] ;
  wire \in_d_reg_203_reg_n_0_[6] ;
  wire \in_d_reg_203_reg_n_0_[7] ;
  wire \in_d_reg_203_reg_n_0_[8] ;
  wire \in_d_reg_203_reg_n_0_[9] ;
  wire [1:1]k_h_1_fu_405_p2;
  wire [1:0]k_h_1_reg_716;
  wire \k_h_1_reg_716[0]_i_1_n_0 ;
  wire \k_h_1_reg_716[1]_i_1_n_0 ;
  wire \k_h_reg_226[0]_i_1__0_n_0 ;
  wire \k_h_reg_226[1]_i_1__0_n_0 ;
  wire [1:0]k_w_1_reg_739;
  wire \k_w_1_reg_739[0]_i_1_n_0 ;
  wire \k_w_1_reg_739[1]_i_1_n_0 ;
  wire [1:0]k_w_reg_238;
  wire \k_w_reg_238[0]_i_1__0_n_0 ;
  wire \k_w_reg_238[1]_i_1__0_n_0 ;
  wire [13:2]next_mul3_fu_274_p2;
  wire [13:2]next_mul3_reg_626;
  wire \next_mul3_reg_626[6]_i_2_n_0 ;
  wire \next_mul3_reg_626[6]_i_3_n_0 ;
  wire \next_mul3_reg_626_reg[10]_i_1_n_0 ;
  wire \next_mul3_reg_626_reg[10]_i_1_n_1 ;
  wire \next_mul3_reg_626_reg[10]_i_1_n_2 ;
  wire \next_mul3_reg_626_reg[10]_i_1_n_3 ;
  wire \next_mul3_reg_626_reg[13]_i_1_n_2 ;
  wire \next_mul3_reg_626_reg[13]_i_1_n_3 ;
  wire \next_mul3_reg_626_reg[6]_i_1_n_0 ;
  wire \next_mul3_reg_626_reg[6]_i_1_n_1 ;
  wire \next_mul3_reg_626_reg[6]_i_1_n_2 ;
  wire \next_mul3_reg_626_reg[6]_i_1_n_3 ;
  wire [7:0]next_mul6_fu_269_p2;
  wire [7:0]next_mul6_reg_621;
  wire \next_mul6_reg_621_reg[4]_i_1_n_0 ;
  wire \next_mul6_reg_621_reg[4]_i_1_n_1 ;
  wire \next_mul6_reg_621_reg[4]_i_1_n_2 ;
  wire \next_mul6_reg_621_reg[4]_i_1_n_3 ;
  wire \next_mul6_reg_621_reg[7]_i_1_n_2 ;
  wire \next_mul6_reg_621_reg[7]_i_1_n_3 ;
  wire [9:1]next_mul_fu_361_p2;
  wire [9:1]next_mul_reg_695;
  wire \next_mul_reg_695[5]_i_2_n_0 ;
  wire \next_mul_reg_695[5]_i_3_n_0 ;
  wire \next_mul_reg_695[5]_i_4_n_0 ;
  wire \next_mul_reg_695_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_695_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_695_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_695_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_695_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_695_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_695_reg[9]_i_1_n_3 ;
  wire [15:0]out_d_3_fu_284_p2;
  wire [15:0]out_d_3_reg_634;
  wire \out_d_3_reg_634_reg[12]_i_1_n_0 ;
  wire \out_d_3_reg_634_reg[12]_i_1_n_1 ;
  wire \out_d_3_reg_634_reg[12]_i_1_n_2 ;
  wire \out_d_3_reg_634_reg[12]_i_1_n_3 ;
  wire \out_d_3_reg_634_reg[15]_i_1_n_2 ;
  wire \out_d_3_reg_634_reg[15]_i_1_n_3 ;
  wire \out_d_3_reg_634_reg[4]_i_1_n_0 ;
  wire \out_d_3_reg_634_reg[4]_i_1_n_1 ;
  wire \out_d_3_reg_634_reg[4]_i_1_n_2 ;
  wire \out_d_3_reg_634_reg[4]_i_1_n_3 ;
  wire \out_d_3_reg_634_reg[8]_i_1_n_0 ;
  wire \out_d_3_reg_634_reg[8]_i_1_n_1 ;
  wire \out_d_3_reg_634_reg[8]_i_1_n_2 ;
  wire \out_d_3_reg_634_reg[8]_i_1_n_3 ;
  wire out_d_reg_145;
  wire \out_d_reg_145_reg_n_0_[0] ;
  wire \out_d_reg_145_reg_n_0_[10] ;
  wire \out_d_reg_145_reg_n_0_[11] ;
  wire \out_d_reg_145_reg_n_0_[12] ;
  wire \out_d_reg_145_reg_n_0_[13] ;
  wire \out_d_reg_145_reg_n_0_[14] ;
  wire \out_d_reg_145_reg_n_0_[15] ;
  wire \out_d_reg_145_reg_n_0_[1] ;
  wire \out_d_reg_145_reg_n_0_[2] ;
  wire \out_d_reg_145_reg_n_0_[3] ;
  wire \out_d_reg_145_reg_n_0_[4] ;
  wire \out_d_reg_145_reg_n_0_[5] ;
  wire \out_d_reg_145_reg_n_0_[6] ;
  wire \out_d_reg_145_reg_n_0_[7] ;
  wire \out_d_reg_145_reg_n_0_[8] ;
  wire \out_d_reg_145_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_308_p2;
  wire [15:0]out_h_3_reg_657;
  wire \out_h_3_reg_657_reg[12]_i_1_n_0 ;
  wire \out_h_3_reg_657_reg[12]_i_1_n_1 ;
  wire \out_h_3_reg_657_reg[12]_i_1_n_2 ;
  wire \out_h_3_reg_657_reg[12]_i_1_n_3 ;
  wire \out_h_3_reg_657_reg[15]_i_1_n_2 ;
  wire \out_h_3_reg_657_reg[15]_i_1_n_3 ;
  wire \out_h_3_reg_657_reg[4]_i_1_n_0 ;
  wire \out_h_3_reg_657_reg[4]_i_1_n_1 ;
  wire \out_h_3_reg_657_reg[4]_i_1_n_2 ;
  wire \out_h_3_reg_657_reg[4]_i_1_n_3 ;
  wire \out_h_3_reg_657_reg[8]_i_1_n_0 ;
  wire \out_h_3_reg_657_reg[8]_i_1_n_1 ;
  wire \out_h_3_reg_657_reg[8]_i_1_n_2 ;
  wire \out_h_3_reg_657_reg[8]_i_1_n_3 ;
  wire out_h_reg_180;
  wire \out_h_reg_180_reg_n_0_[0] ;
  wire \out_h_reg_180_reg_n_0_[10] ;
  wire \out_h_reg_180_reg_n_0_[11] ;
  wire \out_h_reg_180_reg_n_0_[12] ;
  wire \out_h_reg_180_reg_n_0_[13] ;
  wire \out_h_reg_180_reg_n_0_[14] ;
  wire \out_h_reg_180_reg_n_0_[15] ;
  wire \out_h_reg_180_reg_n_0_[1] ;
  wire \out_h_reg_180_reg_n_0_[2] ;
  wire \out_h_reg_180_reg_n_0_[3] ;
  wire \out_h_reg_180_reg_n_0_[4] ;
  wire \out_h_reg_180_reg_n_0_[5] ;
  wire \out_h_reg_180_reg_n_0_[6] ;
  wire \out_h_reg_180_reg_n_0_[7] ;
  wire \out_h_reg_180_reg_n_0_[8] ;
  wire \out_h_reg_180_reg_n_0_[9] ;
  wire [15:0]out_w_3_fu_337_p2;
  wire [15:0]out_w_3_reg_680;
  wire \out_w_3_reg_680_reg[12]_i_1_n_0 ;
  wire \out_w_3_reg_680_reg[12]_i_1_n_1 ;
  wire \out_w_3_reg_680_reg[12]_i_1_n_2 ;
  wire \out_w_3_reg_680_reg[12]_i_1_n_3 ;
  wire \out_w_3_reg_680_reg[15]_i_1_n_2 ;
  wire \out_w_3_reg_680_reg[15]_i_1_n_3 ;
  wire \out_w_3_reg_680_reg[4]_i_1_n_0 ;
  wire \out_w_3_reg_680_reg[4]_i_1_n_1 ;
  wire \out_w_3_reg_680_reg[4]_i_1_n_2 ;
  wire \out_w_3_reg_680_reg[4]_i_1_n_3 ;
  wire \out_w_3_reg_680_reg[8]_i_1_n_0 ;
  wire \out_w_3_reg_680_reg[8]_i_1_n_1 ;
  wire \out_w_3_reg_680_reg[8]_i_1_n_2 ;
  wire \out_w_3_reg_680_reg[8]_i_1_n_3 ;
  wire [15:0]out_w_reg_192;
  wire [13:0]output_addr11_reg_690;
  wire [3:2]p_shl4_cast_fu_442_p1;
  wire p_tmp_s_reg_769;
  wire \p_tmp_s_reg_769[14]_i_16_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_17_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_19_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_20_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_21_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_22_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_23_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_24_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_25_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_26_n_0 ;
  wire [14:0]\p_tmp_s_reg_769_reg[14]_0 ;
  wire \p_tmp_s_reg_769_reg[14]_i_12_n_0 ;
  wire \p_tmp_s_reg_769_reg[14]_i_12_n_1 ;
  wire \p_tmp_s_reg_769_reg[14]_i_12_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_12_n_3 ;
  wire \p_tmp_s_reg_769_reg[14]_i_18_n_0 ;
  wire \p_tmp_s_reg_769_reg[14]_i_18_n_1 ;
  wire \p_tmp_s_reg_769_reg[14]_i_18_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_18_n_3 ;
  wire [1:0]\p_tmp_s_reg_769_reg[14]_i_3 ;
  wire \p_tmp_s_reg_769_reg[14]_i_7_n_1 ;
  wire \p_tmp_s_reg_769_reg[14]_i_7_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_7_n_3 ;
  wire \p_tmp_s_reg_769_reg_n_0_[0] ;
  wire \p_tmp_s_reg_769_reg_n_0_[10] ;
  wire \p_tmp_s_reg_769_reg_n_0_[11] ;
  wire \p_tmp_s_reg_769_reg_n_0_[12] ;
  wire \p_tmp_s_reg_769_reg_n_0_[13] ;
  wire \p_tmp_s_reg_769_reg_n_0_[14] ;
  wire \p_tmp_s_reg_769_reg_n_0_[1] ;
  wire \p_tmp_s_reg_769_reg_n_0_[2] ;
  wire \p_tmp_s_reg_769_reg_n_0_[3] ;
  wire \p_tmp_s_reg_769_reg_n_0_[4] ;
  wire \p_tmp_s_reg_769_reg_n_0_[5] ;
  wire \p_tmp_s_reg_769_reg_n_0_[6] ;
  wire \p_tmp_s_reg_769_reg_n_0_[7] ;
  wire \p_tmp_s_reg_769_reg_n_0_[8] ;
  wire \p_tmp_s_reg_769_reg_n_0_[9] ;
  wire [13:2]phi_mul2_reg_156;
  wire \phi_mul5_reg_168_reg_n_0_[0] ;
  wire \phi_mul5_reg_168_reg_n_0_[1] ;
  wire \phi_mul5_reg_168_reg_n_0_[2] ;
  wire \phi_mul5_reg_168_reg_n_0_[3] ;
  wire \phi_mul5_reg_168_reg_n_0_[4] ;
  wire \phi_mul5_reg_168_reg_n_0_[5] ;
  wire \phi_mul5_reg_168_reg_n_0_[6] ;
  wire \phi_mul5_reg_168_reg_n_0_[7] ;
  wire [9:1]phi_mul_reg_214;
  wire [11:0]q0;
  wire [10:0]q0_0;
  wire [2:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_20__0_n_0;
  wire ram_reg_0_i_26__0_n_2;
  wire ram_reg_0_i_26__0_n_3;
  wire ram_reg_0_i_33__0_n_0;
  wire ram_reg_0_i_33__0_n_1;
  wire ram_reg_0_i_33__0_n_2;
  wire ram_reg_0_i_33__0_n_3;
  wire ram_reg_0_i_34__0_n_0;
  wire ram_reg_0_i_35__0_n_0;
  wire ram_reg_0_i_36__0_n_0;
  wire ram_reg_0_i_37__0_n_0;
  wire ram_reg_0_i_38__0_n_0;
  wire ram_reg_0_i_39__0_n_0;
  wire ram_reg_i_32_n_3;
  wire ram_reg_i_35_n_0;
  wire ram_reg_i_35_n_1;
  wire ram_reg_i_35_n_2;
  wire ram_reg_i_35_n_3;
  wire ram_reg_i_42_n_0;
  wire ram_reg_i_42_n_1;
  wire ram_reg_i_42_n_2;
  wire ram_reg_i_42_n_3;
  wire ram_reg_i_53_n_0;
  wire ram_reg_i_54_n_0;
  wire ram_reg_i_55_n_0;
  wire ram_reg_i_57_n_0;
  wire ram_reg_i_58_n_0;
  wire ram_reg_i_59_n_0;
  wire ram_reg_i_60_n_0;
  wire ram_reg_i_61_n_0;
  wire ram_reg_i_62_n_0;
  wire ram_reg_i_63__0_n_0;
  wire ram_reg_i_64__0_n_0;
  wire ram_reg_i_66__0_n_0;
  wire ram_reg_i_67__0_n_0;
  wire ram_reg_i_68_n_0;
  wire ram_reg_i_69__0_n_0;
  wire ram_reg_i_70__0_n_0;
  wire ram_reg_i_71__0_n_0;
  wire ram_reg_i_72__0_n_0;
  wire tmp3_reg_731_reg_i_10_n_0;
  wire tmp3_reg_731_reg_i_11_n_0;
  wire tmp3_reg_731_reg_i_12_n_0;
  wire tmp3_reg_731_reg_i_13_n_0;
  wire tmp3_reg_731_reg_i_14_n_3;
  wire tmp3_reg_731_reg_i_15_n_0;
  wire tmp3_reg_731_reg_i_15_n_1;
  wire tmp3_reg_731_reg_i_15_n_2;
  wire tmp3_reg_731_reg_i_15_n_3;
  wire tmp3_reg_731_reg_i_16_n_0;
  wire tmp3_reg_731_reg_i_16_n_1;
  wire tmp3_reg_731_reg_i_16_n_2;
  wire tmp3_reg_731_reg_i_16_n_3;
  wire tmp3_reg_731_reg_i_17_n_0;
  wire tmp3_reg_731_reg_i_18_n_0;
  wire tmp3_reg_731_reg_i_1_n_3;
  wire tmp3_reg_731_reg_i_2_n_0;
  wire tmp3_reg_731_reg_i_2_n_1;
  wire tmp3_reg_731_reg_i_2_n_2;
  wire tmp3_reg_731_reg_i_2_n_3;
  wire tmp3_reg_731_reg_i_3_n_0;
  wire tmp3_reg_731_reg_i_3_n_1;
  wire tmp3_reg_731_reg_i_3_n_2;
  wire tmp3_reg_731_reg_i_3_n_3;
  wire tmp3_reg_731_reg_i_4_n_0;
  wire tmp3_reg_731_reg_i_5_n_0;
  wire tmp3_reg_731_reg_i_6_n_0;
  wire tmp3_reg_731_reg_i_7_n_0;
  wire tmp3_reg_731_reg_i_8_n_0;
  wire tmp3_reg_731_reg_i_9_n_0;
  wire tmp3_reg_731_reg_n_100;
  wire tmp3_reg_731_reg_n_101;
  wire tmp3_reg_731_reg_n_102;
  wire tmp3_reg_731_reg_n_103;
  wire tmp3_reg_731_reg_n_104;
  wire tmp3_reg_731_reg_n_105;
  wire tmp3_reg_731_reg_n_96;
  wire tmp3_reg_731_reg_n_97;
  wire tmp3_reg_731_reg_n_98;
  wire tmp3_reg_731_reg_n_99;
  wire [9:0]tmp4_cast_fu_420_p1;
  wire [7:2]tmp6_fu_393_p2;
  wire [7:0]tmp6_reg_708;
  wire \tmp6_reg_708[1]_i_2_n_0 ;
  wire \tmp6_reg_708[1]_i_3_n_0 ;
  wire \tmp6_reg_708[1]_i_4_n_0 ;
  wire \tmp6_reg_708[1]_i_5_n_0 ;
  wire \tmp6_reg_708[5]_i_2_n_0 ;
  wire \tmp6_reg_708[5]_i_3_n_0 ;
  wire \tmp6_reg_708[5]_i_4_n_0 ;
  wire \tmp6_reg_708[7]_i_3_n_0 ;
  wire \tmp6_reg_708[7]_i_4_n_0 ;
  wire \tmp6_reg_708[7]_i_6_n_0 ;
  wire \tmp6_reg_708[7]_i_7_n_0 ;
  wire \tmp6_reg_708[7]_i_8_n_0 ;
  wire \tmp6_reg_708[7]_i_9_n_0 ;
  wire \tmp6_reg_708_reg[1]_i_1_n_0 ;
  wire \tmp6_reg_708_reg[1]_i_1_n_1 ;
  wire \tmp6_reg_708_reg[1]_i_1_n_2 ;
  wire \tmp6_reg_708_reg[1]_i_1_n_3 ;
  wire \tmp6_reg_708_reg[5]_i_1_n_0 ;
  wire \tmp6_reg_708_reg[5]_i_1_n_1 ;
  wire \tmp6_reg_708_reg[5]_i_1_n_2 ;
  wire \tmp6_reg_708_reg[5]_i_1_n_3 ;
  wire \tmp6_reg_708_reg[7]_i_2_n_3 ;
  wire \tmp6_reg_708_reg[7]_i_5_n_1 ;
  wire \tmp6_reg_708_reg[7]_i_5_n_2 ;
  wire \tmp6_reg_708_reg[7]_i_5_n_3 ;
  wire \tmp6_reg_708_reg[7]_i_5_n_4 ;
  wire \tmp6_reg_708_reg[7]_i_5_n_5 ;
  wire \tmp6_reg_708_reg[7]_i_5_n_6 ;
  wire [9:0]tmp_110_cast_reg_667_reg__0;
  wire [9:0]tmp_111_cast_reg_685_reg__0;
  wire tmp_112_fu_351_p2_i_10__0_n_0;
  wire tmp_112_fu_351_p2_i_11__0_n_0;
  wire tmp_112_fu_351_p2_i_12__0_n_0;
  wire tmp_112_fu_351_p2_i_13__0_n_0;
  wire tmp_112_fu_351_p2_i_14__0_n_0;
  wire tmp_112_fu_351_p2_i_15__0_n_0;
  wire tmp_112_fu_351_p2_i_16_n_0;
  wire tmp_112_fu_351_p2_i_17_n_0;
  wire tmp_112_fu_351_p2_i_18_n_0;
  wire tmp_112_fu_351_p2_i_1__0_n_3;
  wire tmp_112_fu_351_p2_i_2__0_n_0;
  wire tmp_112_fu_351_p2_i_2__0_n_1;
  wire tmp_112_fu_351_p2_i_2__0_n_2;
  wire tmp_112_fu_351_p2_i_2__0_n_3;
  wire tmp_112_fu_351_p2_i_3__0_n_0;
  wire tmp_112_fu_351_p2_i_3__0_n_1;
  wire tmp_112_fu_351_p2_i_3__0_n_2;
  wire tmp_112_fu_351_p2_i_3__0_n_3;
  wire tmp_112_fu_351_p2_i_4__0_n_0;
  wire tmp_112_fu_351_p2_i_4__0_n_1;
  wire tmp_112_fu_351_p2_i_4__0_n_2;
  wire tmp_112_fu_351_p2_i_4__0_n_3;
  wire tmp_112_fu_351_p2_i_5__0_n_0;
  wire tmp_112_fu_351_p2_i_6__0_n_0;
  wire tmp_112_fu_351_p2_i_7__0_n_0;
  wire tmp_112_fu_351_p2_i_8__0_n_0;
  wire tmp_112_fu_351_p2_i_9__0_n_0;
  wire tmp_112_fu_351_p2_n_100;
  wire tmp_112_fu_351_p2_n_101;
  wire tmp_112_fu_351_p2_n_102;
  wire tmp_112_fu_351_p2_n_103;
  wire tmp_112_fu_351_p2_n_104;
  wire tmp_112_fu_351_p2_n_105;
  wire tmp_112_fu_351_p2_n_92;
  wire tmp_112_fu_351_p2_n_93;
  wire tmp_112_fu_351_p2_n_94;
  wire tmp_112_fu_351_p2_n_95;
  wire tmp_112_fu_351_p2_n_96;
  wire tmp_112_fu_351_p2_n_97;
  wire tmp_112_fu_351_p2_n_98;
  wire tmp_112_fu_351_p2_n_99;
  wire [3:2]tmp_121_fu_446_p2;
  wire [3:0]tmp_121_reg_726;
  wire [15:0]tmp_134_fu_529_p2;
  wire [4:3]tmp_32_fu_387_p2;
  wire [7:5]tmp_32_fu_387_p2__0;
  wire tmp_reg_6620;
  wire [3:2]\NLW_ap_CS_fsm_reg[13]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[13]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[13]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_703_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_703_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_626_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_626_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul6_reg_621_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul6_reg_621_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_695_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_634_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_634_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_657_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_657_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_680_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_680_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_769_reg[14]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_769_reg[14]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_769_reg[14]_i_7_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_26__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_26__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_33__0_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_32_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_32_O_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp3_reg_731_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp3_reg_731_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_731_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp3_reg_731_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp3_reg_731_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_731_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_731_reg_i_1_O_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_731_reg_i_14_CO_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_731_reg_i_14_O_UNCONNECTED;
  wire [3:1]\NLW_tmp6_reg_708_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp6_reg_708_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_708_reg[7]_i_5_CO_UNCONNECTED ;
  wire NLW_tmp_112_fu_351_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_112_fu_351_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_112_fu_351_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_112_fu_351_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_112_fu_351_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_112_fu_351_p2_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_112_fu_351_p2_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_112_fu_351_p2_i_1__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1_Conv2D_0_b Conv2D_0_b_U
       (.Q({\out_d_reg_145_reg_n_0_[3] ,\out_d_reg_145_reg_n_0_[2] ,\out_d_reg_145_reg_n_0_[1] ,\out_d_reg_145_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[10] (q0_0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[10]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[8]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \Conv2D_0_b_load_cast_reg_644_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[9]),
        .Q(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1_Conv2D_0_w_0 Conv2D_0_w_0_U
       (.DOADO(\conv2d_fix16_1_Conv2D_0_w_0_rom_U/q0_reg__0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_238(k_w_reg_238),
        .q0_reg(tmp_121_reg_726),
        .q0_reg_0(tmp6_reg_708));
  LUT4 #(
    .INIT(16'h55C0)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_conv2d_fix16_1_fu_395_ap_start_reg),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(\ap_CS_fsm[0]_i_3__0_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_279_p2),
        .I5(ram_reg_0_i_20__0_n_0),
        .O(\ap_CS_fsm[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(ap_CS_fsm_state9),
        .I1(Q),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(k_w_reg_238[1]),
        .I1(k_w_reg_238[0]),
        .I2(Q),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[13]_i_1__1 
       (.I0(exitcond2_fu_366_p2),
        .I1(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[13]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[13]_i_4__0 
       (.I0(\in_d_reg_203_reg_n_0_[15] ),
        .O(\ap_CS_fsm[13]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_5__0 
       (.I0(\in_d_reg_203_reg_n_0_[14] ),
        .I1(\in_d_reg_203_reg_n_0_[13] ),
        .I2(\in_d_reg_203_reg_n_0_[12] ),
        .O(\ap_CS_fsm[13]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_6__0 
       (.I0(\in_d_reg_203_reg_n_0_[11] ),
        .I1(\in_d_reg_203_reg_n_0_[10] ),
        .I2(\in_d_reg_203_reg_n_0_[9] ),
        .O(\ap_CS_fsm[13]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_7__0 
       (.I0(\in_d_reg_203_reg_n_0_[8] ),
        .I1(\in_d_reg_203_reg_n_0_[7] ),
        .I2(\in_d_reg_203_reg_n_0_[6] ),
        .O(\ap_CS_fsm[13]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_8__0 
       (.I0(\in_d_reg_203_reg_n_0_[5] ),
        .I1(\in_d_reg_203_reg_n_0_[4] ),
        .I2(\in_d_reg_203_reg_n_0_[3] ),
        .O(\ap_CS_fsm[13]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[13]_i_9__0 
       (.I0(\in_d_reg_203_reg_n_0_[2] ),
        .I1(\in_d_reg_203_reg_n_0_[1] ),
        .I2(\in_d_reg_203_reg_n_0_[0] ),
        .O(\ap_CS_fsm[13]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_conv2d_fix16_1_fu_395_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_303_p2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__10 
       (.I0(exitcond5_fu_279_p2),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\out_d_reg_145_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\out_d_reg_145_reg_n_0_[14] ),
        .I1(\out_d_reg_145_reg_n_0_[13] ),
        .I2(\out_d_reg_145_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\out_d_reg_145_reg_n_0_[11] ),
        .I1(\out_d_reg_145_reg_n_0_[10] ),
        .I2(\out_d_reg_145_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(\out_d_reg_145_reg_n_0_[8] ),
        .I1(\out_d_reg_145_reg_n_0_[7] ),
        .I2(\out_d_reg_145_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(\out_d_reg_145_reg_n_0_[5] ),
        .I1(\out_d_reg_145_reg_n_0_[4] ),
        .I2(\out_d_reg_145_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(\out_d_reg_145_reg_n_0_[2] ),
        .I1(\out_d_reg_145_reg_n_0_[1] ),
        .I2(\out_d_reg_145_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_0_i_26__0_n_2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_303_p2),
        .O(tmp_reg_6620));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[4]_i_4__0 
       (.I0(\out_h_reg_180_reg_n_0_[15] ),
        .O(\ap_CS_fsm[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_5__0 
       (.I0(\out_h_reg_180_reg_n_0_[14] ),
        .I1(\out_h_reg_180_reg_n_0_[13] ),
        .I2(\out_h_reg_180_reg_n_0_[12] ),
        .O(\ap_CS_fsm[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_6__0 
       (.I0(\out_h_reg_180_reg_n_0_[11] ),
        .I1(\out_h_reg_180_reg_n_0_[10] ),
        .I2(\out_h_reg_180_reg_n_0_[9] ),
        .O(\ap_CS_fsm[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_7__0 
       (.I0(\out_h_reg_180_reg_n_0_[8] ),
        .I1(\out_h_reg_180_reg_n_0_[7] ),
        .I2(\out_h_reg_180_reg_n_0_[6] ),
        .O(\ap_CS_fsm[4]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[4]_i_8__0 
       (.I0(\out_h_reg_180_reg_n_0_[5] ),
        .I1(\out_h_reg_180_reg_n_0_[4] ),
        .I2(\out_h_reg_180_reg_n_0_[3] ),
        .O(\ap_CS_fsm[4]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[4]_i_9__0 
       (.I0(\out_h_reg_180_reg_n_0_[1] ),
        .I1(\out_h_reg_180_reg_n_0_[2] ),
        .I2(\out_h_reg_180_reg_n_0_[0] ),
        .O(\ap_CS_fsm[4]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state15),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h00FF8080)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(p_shl4_cast_fu_442_p1[3]),
        .I1(p_shl4_cast_fu_442_p1[2]),
        .I2(ap_CS_fsm_state8),
        .I3(ram_reg_0_i_26__0_n_2),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[6]_i_1__8 
       (.I0(grp_conv2d_fix16_1_fu_395_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond5_fu_279_p2),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h74444444)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(exitcond2_fu_366_p2),
        .I1(ap_CS_fsm_state7),
        .I2(Q),
        .I3(k_w_reg_238[0]),
        .I4(k_w_reg_238[1]),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[7]_i_1__4 
       (.I0(ram_reg_0[1]),
        .I1(grp_conv2d_fix16_1_fu_395_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_279_p2),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(p_shl4_cast_fu_442_p1[3]),
        .I1(p_shl4_cast_fu_442_p1[2]),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state13),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[13]_i_1__1_n_0 ),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[13]_i_2__0 
       (.CI(\ap_CS_fsm_reg[13]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[13]_i_2__0_CO_UNCONNECTED [3:2],exitcond2_fu_366_p2,\ap_CS_fsm_reg[13]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[13]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[13]_i_4__0_n_0 ,\ap_CS_fsm[13]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[13]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[13]_i_3__0_n_0 ,\ap_CS_fsm_reg[13]_i_3__0_n_1 ,\ap_CS_fsm_reg[13]_i_3__0_n_2 ,\ap_CS_fsm_reg[13]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[13]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[13]_i_6__0_n_0 ,\ap_CS_fsm[13]_i_7__0_n_0 ,\ap_CS_fsm[13]_i_8__0_n_0 ,\ap_CS_fsm[13]_i_9__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__10_n_0 ),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED [3:2],exitcond5_fu_279_p2,\ap_CS_fsm_reg[2]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__0_n_0 ,\ap_CS_fsm[2]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__0_n_0 ,\ap_CS_fsm_reg[2]_i_3__0_n_1 ,\ap_CS_fsm_reg[2]_i_3__0_n_2 ,\ap_CS_fsm_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__0_n_0 ,\ap_CS_fsm[2]_i_7__0_n_0 ,\ap_CS_fsm[2]_i_8__0_n_0 ,\ap_CS_fsm[2]_i_9__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_6620),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__0 
       (.CI(\ap_CS_fsm_reg[4]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2__0_CO_UNCONNECTED [3:2],exitcond4_fu_303_p2,\ap_CS_fsm_reg[4]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[4]_i_4__0_n_0 ,\ap_CS_fsm[4]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__0_n_0 ,\ap_CS_fsm_reg[4]_i_3__0_n_1 ,\ap_CS_fsm_reg[4]_i_3__0_n_2 ,\ap_CS_fsm_reg[4]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_6__0_n_0 ,\ap_CS_fsm[4]_i_7__0_n_0 ,\ap_CS_fsm[4]_i_8__0_n_0 ,\ap_CS_fsm[4]_i_9__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_conv2d_fix16_1_fu_395_ap_start_reg_i_1
       (.I0(ram_reg_0[0]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond5_fu_279_p2),
        .I3(grp_conv2d_fix16_1_fu_395_ap_start_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_703[0]_i_1 
       (.I0(\in_d_reg_203_reg_n_0_[0] ),
        .O(in_d_1_fu_371_p2[0]));
  FDRE \in_d_1_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[0]),
        .Q(in_d_1_reg_703[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[10]),
        .Q(in_d_1_reg_703[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[11]),
        .Q(in_d_1_reg_703[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[12]),
        .Q(in_d_1_reg_703[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_703_reg[12]_i_1 
       (.CI(\in_d_1_reg_703_reg[8]_i_1_n_0 ),
        .CO({\in_d_1_reg_703_reg[12]_i_1_n_0 ,\in_d_1_reg_703_reg[12]_i_1_n_1 ,\in_d_1_reg_703_reg[12]_i_1_n_2 ,\in_d_1_reg_703_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[12:9]),
        .S({\in_d_reg_203_reg_n_0_[12] ,\in_d_reg_203_reg_n_0_[11] ,\in_d_reg_203_reg_n_0_[10] ,\in_d_reg_203_reg_n_0_[9] }));
  FDRE \in_d_1_reg_703_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[13]),
        .Q(in_d_1_reg_703[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[14]),
        .Q(in_d_1_reg_703[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[15]),
        .Q(in_d_1_reg_703[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_703_reg[15]_i_1 
       (.CI(\in_d_1_reg_703_reg[12]_i_1_n_0 ),
        .CO({\NLW_in_d_1_reg_703_reg[15]_i_1_CO_UNCONNECTED [3:2],\in_d_1_reg_703_reg[15]_i_1_n_2 ,\in_d_1_reg_703_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_703_reg[15]_i_1_O_UNCONNECTED [3],in_d_1_fu_371_p2[15:13]}),
        .S({1'b0,\in_d_reg_203_reg_n_0_[15] ,\in_d_reg_203_reg_n_0_[14] ,\in_d_reg_203_reg_n_0_[13] }));
  FDRE \in_d_1_reg_703_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[1]),
        .Q(in_d_1_reg_703[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[2]),
        .Q(in_d_1_reg_703[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[3]),
        .Q(in_d_1_reg_703[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[4]),
        .Q(in_d_1_reg_703[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_703_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\in_d_1_reg_703_reg[4]_i_1_n_0 ,\in_d_1_reg_703_reg[4]_i_1_n_1 ,\in_d_1_reg_703_reg[4]_i_1_n_2 ,\in_d_1_reg_703_reg[4]_i_1_n_3 }),
        .CYINIT(\in_d_reg_203_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[4:1]),
        .S({\in_d_reg_203_reg_n_0_[4] ,\in_d_reg_203_reg_n_0_[3] ,\in_d_reg_203_reg_n_0_[2] ,\in_d_reg_203_reg_n_0_[1] }));
  FDRE \in_d_1_reg_703_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[5]),
        .Q(in_d_1_reg_703[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[6]),
        .Q(in_d_1_reg_703[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[7]),
        .Q(in_d_1_reg_703[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[8]),
        .Q(in_d_1_reg_703[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_703_reg[8]_i_1 
       (.CI(\in_d_1_reg_703_reg[4]_i_1_n_0 ),
        .CO({\in_d_1_reg_703_reg[8]_i_1_n_0 ,\in_d_1_reg_703_reg[8]_i_1_n_1 ,\in_d_1_reg_703_reg[8]_i_1_n_2 ,\in_d_1_reg_703_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[8:5]),
        .S({\in_d_reg_203_reg_n_0_[8] ,\in_d_reg_203_reg_n_0_[7] ,\in_d_reg_203_reg_n_0_[6] ,\in_d_reg_203_reg_n_0_[5] }));
  FDRE \in_d_1_reg_703_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[9]),
        .Q(in_d_1_reg_703[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04444444)) 
    \in_d_reg_203[15]_i_1__0 
       (.I0(ram_reg_0_i_26__0_n_2),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state8),
        .I3(p_shl4_cast_fu_442_p1[2]),
        .I4(p_shl4_cast_fu_442_p1[3]),
        .O(in_d_reg_203));
  LUT3 #(
    .INIT(8'h80)) 
    \in_d_reg_203[15]_i_2__0 
       (.I0(ap_CS_fsm_state8),
        .I1(p_shl4_cast_fu_442_p1[2]),
        .I2(p_shl4_cast_fu_442_p1[3]),
        .O(ap_NS_fsm10_out));
  FDRE \in_d_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[0]),
        .Q(\in_d_reg_203_reg_n_0_[0] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[10]),
        .Q(\in_d_reg_203_reg_n_0_[10] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[11]),
        .Q(\in_d_reg_203_reg_n_0_[11] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[12]),
        .Q(\in_d_reg_203_reg_n_0_[12] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[13]),
        .Q(\in_d_reg_203_reg_n_0_[13] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[14]),
        .Q(\in_d_reg_203_reg_n_0_[14] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[15]),
        .Q(\in_d_reg_203_reg_n_0_[15] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[1]),
        .Q(\in_d_reg_203_reg_n_0_[1] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[2]),
        .Q(\in_d_reg_203_reg_n_0_[2] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[3]),
        .Q(\in_d_reg_203_reg_n_0_[3] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[4]),
        .Q(\in_d_reg_203_reg_n_0_[4] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[5]),
        .Q(\in_d_reg_203_reg_n_0_[5] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[6]),
        .Q(\in_d_reg_203_reg_n_0_[6] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[7]),
        .Q(\in_d_reg_203_reg_n_0_[7] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[8]),
        .Q(\in_d_reg_203_reg_n_0_[8] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[9]),
        .Q(\in_d_reg_203_reg_n_0_[9] ),
        .R(in_d_reg_203));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_1_reg_716[0]_i_1 
       (.I0(p_shl4_cast_fu_442_p1[2]),
        .I1(ap_CS_fsm_state8),
        .I2(k_h_1_reg_716[0]),
        .O(\k_h_1_reg_716[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_1_reg_716[1]_i_1 
       (.I0(p_shl4_cast_fu_442_p1[2]),
        .I1(p_shl4_cast_fu_442_p1[3]),
        .I2(ap_CS_fsm_state8),
        .I3(k_h_1_reg_716[1]),
        .O(\k_h_1_reg_716[1]_i_1_n_0 ));
  FDRE \k_h_1_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_716[0]_i_1_n_0 ),
        .Q(k_h_1_reg_716[0]),
        .R(1'b0));
  FDRE \k_h_1_reg_716_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_716[1]_i_1_n_0 ),
        .Q(k_h_1_reg_716[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_226[0]_i_1__0 
       (.I0(p_shl4_cast_fu_442_p1[2]),
        .I1(k_h_1_reg_716[0]),
        .I2(k_w_reg_238[1]),
        .I3(k_w_reg_238[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_226[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_226[1]_i_1__0 
       (.I0(p_shl4_cast_fu_442_p1[3]),
        .I1(k_h_1_reg_716[1]),
        .I2(k_w_reg_238[1]),
        .I3(k_w_reg_238[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_226[1]_i_1__0_n_0 ));
  FDRE \k_h_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_226[0]_i_1__0_n_0 ),
        .Q(p_shl4_cast_fu_442_p1[2]),
        .R(1'b0));
  FDRE \k_h_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_226[1]_i_1__0_n_0 ),
        .Q(p_shl4_cast_fu_442_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_1_reg_739[0]_i_1 
       (.I0(k_w_reg_238[0]),
        .I1(Q),
        .I2(k_w_1_reg_739[0]),
        .O(\k_w_1_reg_739[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_1_reg_739[1]_i_1 
       (.I0(k_w_reg_238[0]),
        .I1(k_w_reg_238[1]),
        .I2(Q),
        .I3(k_w_1_reg_739[1]),
        .O(\k_w_1_reg_739[1]_i_1_n_0 ));
  FDRE \k_w_1_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_739[0]_i_1_n_0 ),
        .Q(k_w_1_reg_739[0]),
        .R(1'b0));
  FDRE \k_w_1_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_739[1]_i_1_n_0 ),
        .Q(k_w_1_reg_739[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_238[0]_i_1__0 
       (.I0(k_w_reg_238[0]),
        .I1(ap_CS_fsm_state13),
        .I2(k_w_1_reg_739[0]),
        .I3(ap_CS_fsm_state9),
        .O(\k_w_reg_238[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_238[1]_i_1__0 
       (.I0(k_w_reg_238[1]),
        .I1(ap_CS_fsm_state13),
        .I2(k_w_1_reg_739[1]),
        .I3(ap_CS_fsm_state9),
        .O(\k_w_reg_238[1]_i_1__0_n_0 ));
  FDRE \k_w_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_238[0]_i_1__0_n_0 ),
        .Q(k_w_reg_238[0]),
        .R(1'b0));
  FDRE \k_w_reg_238_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_238[1]_i_1__0_n_0 ),
        .Q(k_w_reg_238[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_14s_16s_30_1_1_8 network_mul_mul_14s_16s_30_1_1_U4
       (.DOADO(\conv2d_fix16_1_Conv2D_0_w_0_rom_U/q0_reg__0 ),
        .P(P),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .p(DOADO));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_626[2]_i_1 
       (.I0(phi_mul2_reg_156[2]),
        .O(next_mul3_fu_274_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_626[6]_i_2 
       (.I0(phi_mul2_reg_156[4]),
        .O(\next_mul3_reg_626[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_626[6]_i_3 
       (.I0(phi_mul2_reg_156[3]),
        .O(\next_mul3_reg_626[6]_i_3_n_0 ));
  FDRE \next_mul3_reg_626_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[10]),
        .Q(next_mul3_reg_626[10]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_626_reg[10]_i_1 
       (.CI(\next_mul3_reg_626_reg[6]_i_1_n_0 ),
        .CO({\next_mul3_reg_626_reg[10]_i_1_n_0 ,\next_mul3_reg_626_reg[10]_i_1_n_1 ,\next_mul3_reg_626_reg[10]_i_1_n_2 ,\next_mul3_reg_626_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_156[10:7]),
        .O(next_mul3_fu_274_p2[10:7]),
        .S(phi_mul2_reg_156[10:7]));
  FDRE \next_mul3_reg_626_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[11]),
        .Q(next_mul3_reg_626[11]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[12]),
        .Q(next_mul3_reg_626[12]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[13]),
        .Q(next_mul3_reg_626[13]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_626_reg[13]_i_1 
       (.CI(\next_mul3_reg_626_reg[10]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_626_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul3_reg_626_reg[13]_i_1_n_2 ,\next_mul3_reg_626_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul2_reg_156[12:11]}),
        .O({\NLW_next_mul3_reg_626_reg[13]_i_1_O_UNCONNECTED [3],next_mul3_fu_274_p2[13:11]}),
        .S({1'b0,phi_mul2_reg_156[13:11]}));
  FDRE \next_mul3_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[2]),
        .Q(next_mul3_reg_626[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[3]),
        .Q(next_mul3_reg_626[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[4]),
        .Q(next_mul3_reg_626[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[5]),
        .Q(next_mul3_reg_626[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[6]),
        .Q(next_mul3_reg_626[6]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_626_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_626_reg[6]_i_1_n_0 ,\next_mul3_reg_626_reg[6]_i_1_n_1 ,\next_mul3_reg_626_reg[6]_i_1_n_2 ,\next_mul3_reg_626_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_156[2]),
        .DI(phi_mul2_reg_156[6:3]),
        .O(next_mul3_fu_274_p2[6:3]),
        .S({phi_mul2_reg_156[6:5],\next_mul3_reg_626[6]_i_2_n_0 ,\next_mul3_reg_626[6]_i_3_n_0 }));
  FDRE \next_mul3_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[7]),
        .Q(next_mul3_reg_626[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[8]),
        .Q(next_mul3_reg_626[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[9]),
        .Q(next_mul3_reg_626[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul6_reg_621[0]_i_1 
       (.I0(\phi_mul5_reg_168_reg_n_0_[0] ),
        .O(next_mul6_fu_269_p2[0]));
  FDRE \next_mul6_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[0]),
        .Q(next_mul6_reg_621[0]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[1]),
        .Q(next_mul6_reg_621[1]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[2]),
        .Q(next_mul6_reg_621[2]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[3]),
        .Q(next_mul6_reg_621[3]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[4]),
        .Q(next_mul6_reg_621[4]),
        .R(1'b0));
  CARRY4 \next_mul6_reg_621_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul6_reg_621_reg[4]_i_1_n_0 ,\next_mul6_reg_621_reg[4]_i_1_n_1 ,\next_mul6_reg_621_reg[4]_i_1_n_2 ,\next_mul6_reg_621_reg[4]_i_1_n_3 }),
        .CYINIT(\phi_mul5_reg_168_reg_n_0_[0] ),
        .DI({\phi_mul5_reg_168_reg_n_0_[4] ,\phi_mul5_reg_168_reg_n_0_[3] ,\phi_mul5_reg_168_reg_n_0_[2] ,\phi_mul5_reg_168_reg_n_0_[1] }),
        .O(next_mul6_fu_269_p2[4:1]),
        .S({\phi_mul5_reg_168_reg_n_0_[4] ,\phi_mul5_reg_168_reg_n_0_[3] ,\phi_mul5_reg_168_reg_n_0_[2] ,\phi_mul5_reg_168_reg_n_0_[1] }));
  FDRE \next_mul6_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[5]),
        .Q(next_mul6_reg_621[5]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[6]),
        .Q(next_mul6_reg_621[6]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[7]),
        .Q(next_mul6_reg_621[7]),
        .R(1'b0));
  CARRY4 \next_mul6_reg_621_reg[7]_i_1 
       (.CI(\next_mul6_reg_621_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul6_reg_621_reg[7]_i_1_CO_UNCONNECTED [3:2],\next_mul6_reg_621_reg[7]_i_1_n_2 ,\next_mul6_reg_621_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] }),
        .O({\NLW_next_mul6_reg_621_reg[7]_i_1_O_UNCONNECTED [3],next_mul6_fu_269_p2[7:5]}),
        .S({1'b0,\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] }));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_695[1]_i_1 
       (.I0(phi_mul_reg_214[1]),
        .O(next_mul_fu_361_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_695[5]_i_2 
       (.I0(phi_mul_reg_214[4]),
        .O(\next_mul_reg_695[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_695[5]_i_3 
       (.I0(phi_mul_reg_214[3]),
        .O(\next_mul_reg_695[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_695[5]_i_4 
       (.I0(phi_mul_reg_214[2]),
        .O(\next_mul_reg_695[5]_i_4_n_0 ));
  FDRE \next_mul_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[1]),
        .Q(next_mul_reg_695[1]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[2]),
        .Q(next_mul_reg_695[2]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[3]),
        .Q(next_mul_reg_695[3]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[4]),
        .Q(next_mul_reg_695[4]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[5]),
        .Q(next_mul_reg_695[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_695_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_695_reg[5]_i_1_n_0 ,\next_mul_reg_695_reg[5]_i_1_n_1 ,\next_mul_reg_695_reg[5]_i_1_n_2 ,\next_mul_reg_695_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_214[1]),
        .DI(phi_mul_reg_214[5:2]),
        .O(next_mul_fu_361_p2[5:2]),
        .S({phi_mul_reg_214[5],\next_mul_reg_695[5]_i_2_n_0 ,\next_mul_reg_695[5]_i_3_n_0 ,\next_mul_reg_695[5]_i_4_n_0 }));
  FDRE \next_mul_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[6]),
        .Q(next_mul_reg_695[6]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[7]),
        .Q(next_mul_reg_695[7]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[8]),
        .Q(next_mul_reg_695[8]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[9]),
        .Q(next_mul_reg_695[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_695_reg[9]_i_1 
       (.CI(\next_mul_reg_695_reg[5]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_695_reg[9]_i_1_CO_UNCONNECTED [3],\next_mul_reg_695_reg[9]_i_1_n_1 ,\next_mul_reg_695_reg[9]_i_1_n_2 ,\next_mul_reg_695_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_214[8:6]}),
        .O(next_mul_fu_361_p2[9:6]),
        .S(phi_mul_reg_214[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_634[0]_i_1 
       (.I0(\out_d_reg_145_reg_n_0_[0] ),
        .O(out_d_3_fu_284_p2[0]));
  FDRE \out_d_3_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[0]),
        .Q(out_d_3_reg_634[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[10]),
        .Q(out_d_3_reg_634[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[11]),
        .Q(out_d_3_reg_634[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[12]),
        .Q(out_d_3_reg_634[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_634_reg[12]_i_1 
       (.CI(\out_d_3_reg_634_reg[8]_i_1_n_0 ),
        .CO({\out_d_3_reg_634_reg[12]_i_1_n_0 ,\out_d_3_reg_634_reg[12]_i_1_n_1 ,\out_d_3_reg_634_reg[12]_i_1_n_2 ,\out_d_3_reg_634_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[12:9]),
        .S({\out_d_reg_145_reg_n_0_[12] ,\out_d_reg_145_reg_n_0_[11] ,\out_d_reg_145_reg_n_0_[10] ,\out_d_reg_145_reg_n_0_[9] }));
  FDRE \out_d_3_reg_634_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[13]),
        .Q(out_d_3_reg_634[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[14]),
        .Q(out_d_3_reg_634[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[15]),
        .Q(out_d_3_reg_634[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_634_reg[15]_i_1 
       (.CI(\out_d_3_reg_634_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_3_reg_634_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_3_reg_634_reg[15]_i_1_n_2 ,\out_d_3_reg_634_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_634_reg[15]_i_1_O_UNCONNECTED [3],out_d_3_fu_284_p2[15:13]}),
        .S({1'b0,\out_d_reg_145_reg_n_0_[15] ,\out_d_reg_145_reg_n_0_[14] ,\out_d_reg_145_reg_n_0_[13] }));
  FDRE \out_d_3_reg_634_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[1]),
        .Q(out_d_3_reg_634[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[2]),
        .Q(out_d_3_reg_634[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[3]),
        .Q(out_d_3_reg_634[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[4]),
        .Q(out_d_3_reg_634[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_634_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_3_reg_634_reg[4]_i_1_n_0 ,\out_d_3_reg_634_reg[4]_i_1_n_1 ,\out_d_3_reg_634_reg[4]_i_1_n_2 ,\out_d_3_reg_634_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_145_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[4:1]),
        .S({\out_d_reg_145_reg_n_0_[4] ,\out_d_reg_145_reg_n_0_[3] ,\out_d_reg_145_reg_n_0_[2] ,\out_d_reg_145_reg_n_0_[1] }));
  FDRE \out_d_3_reg_634_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[5]),
        .Q(out_d_3_reg_634[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[6]),
        .Q(out_d_3_reg_634[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[7]),
        .Q(out_d_3_reg_634[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[8]),
        .Q(out_d_3_reg_634[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_634_reg[8]_i_1 
       (.CI(\out_d_3_reg_634_reg[4]_i_1_n_0 ),
        .CO({\out_d_3_reg_634_reg[8]_i_1_n_0 ,\out_d_3_reg_634_reg[8]_i_1_n_1 ,\out_d_3_reg_634_reg[8]_i_1_n_2 ,\out_d_3_reg_634_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[8:5]),
        .S({\out_d_reg_145_reg_n_0_[8] ,\out_d_reg_145_reg_n_0_[7] ,\out_d_reg_145_reg_n_0_[6] ,\out_d_reg_145_reg_n_0_[5] }));
  FDRE \out_d_3_reg_634_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[9]),
        .Q(out_d_3_reg_634[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_145[15]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_conv2d_fix16_1_fu_395_ap_start_reg),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_303_p2),
        .O(out_d_reg_145));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_145[15]_i_2__0 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_303_p2),
        .O(ap_NS_fsm13_out));
  FDRE \out_d_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[0]),
        .Q(\out_d_reg_145_reg_n_0_[0] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[10]),
        .Q(\out_d_reg_145_reg_n_0_[10] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[11]),
        .Q(\out_d_reg_145_reg_n_0_[11] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[12]),
        .Q(\out_d_reg_145_reg_n_0_[12] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[13]),
        .Q(\out_d_reg_145_reg_n_0_[13] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[14]),
        .Q(\out_d_reg_145_reg_n_0_[14] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[15]),
        .Q(\out_d_reg_145_reg_n_0_[15] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[1]),
        .Q(\out_d_reg_145_reg_n_0_[1] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[2]),
        .Q(\out_d_reg_145_reg_n_0_[2] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[3]),
        .Q(\out_d_reg_145_reg_n_0_[3] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[4]),
        .Q(\out_d_reg_145_reg_n_0_[4] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[5]),
        .Q(\out_d_reg_145_reg_n_0_[5] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[6]),
        .Q(\out_d_reg_145_reg_n_0_[6] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[7]),
        .Q(\out_d_reg_145_reg_n_0_[7] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[8]),
        .Q(\out_d_reg_145_reg_n_0_[8] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[9]),
        .Q(\out_d_reg_145_reg_n_0_[9] ),
        .R(out_d_reg_145));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_657[0]_i_1 
       (.I0(\out_h_reg_180_reg_n_0_[0] ),
        .O(out_h_3_fu_308_p2[0]));
  FDRE \out_h_3_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[0]),
        .Q(out_h_3_reg_657[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[10]),
        .Q(out_h_3_reg_657[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[11]),
        .Q(out_h_3_reg_657[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[12]),
        .Q(out_h_3_reg_657[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_657_reg[12]_i_1 
       (.CI(\out_h_3_reg_657_reg[8]_i_1_n_0 ),
        .CO({\out_h_3_reg_657_reg[12]_i_1_n_0 ,\out_h_3_reg_657_reg[12]_i_1_n_1 ,\out_h_3_reg_657_reg[12]_i_1_n_2 ,\out_h_3_reg_657_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[12:9]),
        .S({\out_h_reg_180_reg_n_0_[12] ,\out_h_reg_180_reg_n_0_[11] ,\out_h_reg_180_reg_n_0_[10] ,\out_h_reg_180_reg_n_0_[9] }));
  FDRE \out_h_3_reg_657_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[13]),
        .Q(out_h_3_reg_657[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[14]),
        .Q(out_h_3_reg_657[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[15]),
        .Q(out_h_3_reg_657[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_657_reg[15]_i_1 
       (.CI(\out_h_3_reg_657_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_3_reg_657_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_3_reg_657_reg[15]_i_1_n_2 ,\out_h_3_reg_657_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_657_reg[15]_i_1_O_UNCONNECTED [3],out_h_3_fu_308_p2[15:13]}),
        .S({1'b0,\out_h_reg_180_reg_n_0_[15] ,\out_h_reg_180_reg_n_0_[14] ,\out_h_reg_180_reg_n_0_[13] }));
  FDRE \out_h_3_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[1]),
        .Q(out_h_3_reg_657[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[2]),
        .Q(out_h_3_reg_657[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[3]),
        .Q(out_h_3_reg_657[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[4]),
        .Q(out_h_3_reg_657[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_657_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_3_reg_657_reg[4]_i_1_n_0 ,\out_h_3_reg_657_reg[4]_i_1_n_1 ,\out_h_3_reg_657_reg[4]_i_1_n_2 ,\out_h_3_reg_657_reg[4]_i_1_n_3 }),
        .CYINIT(\out_h_reg_180_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[4:1]),
        .S({\out_h_reg_180_reg_n_0_[4] ,\out_h_reg_180_reg_n_0_[3] ,\out_h_reg_180_reg_n_0_[2] ,\out_h_reg_180_reg_n_0_[1] }));
  FDRE \out_h_3_reg_657_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[5]),
        .Q(out_h_3_reg_657[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[6]),
        .Q(out_h_3_reg_657[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[7]),
        .Q(out_h_3_reg_657[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[8]),
        .Q(out_h_3_reg_657[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_657_reg[8]_i_1 
       (.CI(\out_h_3_reg_657_reg[4]_i_1_n_0 ),
        .CO({\out_h_3_reg_657_reg[8]_i_1_n_0 ,\out_h_3_reg_657_reg[8]_i_1_n_1 ,\out_h_3_reg_657_reg[8]_i_1_n_2 ,\out_h_3_reg_657_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[8:5]),
        .S({\out_h_reg_180_reg_n_0_[8] ,\out_h_reg_180_reg_n_0_[7] ,\out_h_reg_180_reg_n_0_[6] ,\out_h_reg_180_reg_n_0_[5] }));
  FDRE \out_h_3_reg_657_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[9]),
        .Q(out_h_3_reg_657[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \out_h_reg_180[15]_i_1__0 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_26__0_n_2),
        .I2(ap_CS_fsm_state3),
        .O(out_h_reg_180));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_180[15]_i_2__0 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_26__0_n_2),
        .O(ap_NS_fsm12_out));
  FDRE \out_h_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[0]),
        .Q(\out_h_reg_180_reg_n_0_[0] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[10]),
        .Q(\out_h_reg_180_reg_n_0_[10] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[11]),
        .Q(\out_h_reg_180_reg_n_0_[11] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[12]),
        .Q(\out_h_reg_180_reg_n_0_[12] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[13]),
        .Q(\out_h_reg_180_reg_n_0_[13] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[14]),
        .Q(\out_h_reg_180_reg_n_0_[14] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[15]),
        .Q(\out_h_reg_180_reg_n_0_[15] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[1]),
        .Q(\out_h_reg_180_reg_n_0_[1] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[2]),
        .Q(\out_h_reg_180_reg_n_0_[2] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[3]),
        .Q(\out_h_reg_180_reg_n_0_[3] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[4]),
        .Q(\out_h_reg_180_reg_n_0_[4] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[5]),
        .Q(\out_h_reg_180_reg_n_0_[5] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[6]),
        .Q(\out_h_reg_180_reg_n_0_[6] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[7]),
        .Q(\out_h_reg_180_reg_n_0_[7] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[8]),
        .Q(\out_h_reg_180_reg_n_0_[8] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[9]),
        .Q(\out_h_reg_180_reg_n_0_[9] ),
        .R(out_h_reg_180));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_680[0]_i_1 
       (.I0(out_w_reg_192[0]),
        .O(out_w_3_fu_337_p2[0]));
  FDRE \out_w_3_reg_680_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[0]),
        .Q(out_w_3_reg_680[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[10]),
        .Q(out_w_3_reg_680[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[11]),
        .Q(out_w_3_reg_680[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[12]),
        .Q(out_w_3_reg_680[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_680_reg[12]_i_1 
       (.CI(\out_w_3_reg_680_reg[8]_i_1_n_0 ),
        .CO({\out_w_3_reg_680_reg[12]_i_1_n_0 ,\out_w_3_reg_680_reg[12]_i_1_n_1 ,\out_w_3_reg_680_reg[12]_i_1_n_2 ,\out_w_3_reg_680_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[12:9]),
        .S(out_w_reg_192[12:9]));
  FDRE \out_w_3_reg_680_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[13]),
        .Q(out_w_3_reg_680[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[14]),
        .Q(out_w_3_reg_680[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[15]),
        .Q(out_w_3_reg_680[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_680_reg[15]_i_1 
       (.CI(\out_w_3_reg_680_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_3_reg_680_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_3_reg_680_reg[15]_i_1_n_2 ,\out_w_3_reg_680_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_680_reg[15]_i_1_O_UNCONNECTED [3],out_w_3_fu_337_p2[15:13]}),
        .S({1'b0,out_w_reg_192[15:13]}));
  FDRE \out_w_3_reg_680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[1]),
        .Q(out_w_3_reg_680[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[2]),
        .Q(out_w_3_reg_680[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[3]),
        .Q(out_w_3_reg_680[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[4]),
        .Q(out_w_3_reg_680[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_680_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_3_reg_680_reg[4]_i_1_n_0 ,\out_w_3_reg_680_reg[4]_i_1_n_1 ,\out_w_3_reg_680_reg[4]_i_1_n_2 ,\out_w_3_reg_680_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_192[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[4:1]),
        .S(out_w_reg_192[4:1]));
  FDRE \out_w_3_reg_680_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[5]),
        .Q(out_w_3_reg_680[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[6]),
        .Q(out_w_3_reg_680[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[7]),
        .Q(out_w_3_reg_680[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[8]),
        .Q(out_w_3_reg_680[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_680_reg[8]_i_1 
       (.CI(\out_w_3_reg_680_reg[4]_i_1_n_0 ),
        .CO({\out_w_3_reg_680_reg[8]_i_1_n_0 ,\out_w_3_reg_680_reg[8]_i_1_n_1 ,\out_w_3_reg_680_reg[8]_i_1_n_2 ,\out_w_3_reg_680_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[8:5]),
        .S(out_w_reg_192[8:5]));
  FDRE \out_w_3_reg_680_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[9]),
        .Q(out_w_3_reg_680[9]),
        .R(1'b0));
  FDRE \out_w_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[0]),
        .Q(out_w_reg_192[0]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[10]),
        .Q(out_w_reg_192[10]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[11]),
        .Q(out_w_reg_192[11]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[12]),
        .Q(out_w_reg_192[12]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[13]),
        .Q(out_w_reg_192[13]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[14]),
        .Q(out_w_reg_192[14]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[15]),
        .Q(out_w_reg_192[15]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[1]),
        .Q(out_w_reg_192[1]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[2]),
        .Q(out_w_reg_192[2]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[3]),
        .Q(out_w_reg_192[3]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[4]),
        .Q(out_w_reg_192[4]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[5]),
        .Q(out_w_reg_192[5]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[6]),
        .Q(out_w_reg_192[6]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[7]),
        .Q(out_w_reg_192[7]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[8]),
        .Q(out_w_reg_192[8]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[9]),
        .Q(out_w_reg_192[9]),
        .R(ap_CS_fsm_state5));
  LUT2 #(
    .INIT(4'h2)) 
    \output_addr11_reg_690[13]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_26__0_n_2),
        .O(exitcond3_fu_332_p2));
  FDRE \output_addr11_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_105),
        .Q(output_addr11_reg_690[0]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_95),
        .Q(output_addr11_reg_690[10]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_94),
        .Q(output_addr11_reg_690[11]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[12] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_93),
        .Q(output_addr11_reg_690[12]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[13] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_92),
        .Q(output_addr11_reg_690[13]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_104),
        .Q(output_addr11_reg_690[1]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_103),
        .Q(output_addr11_reg_690[2]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_102),
        .Q(output_addr11_reg_690[3]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_101),
        .Q(output_addr11_reg_690[4]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_100),
        .Q(output_addr11_reg_690[5]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_99),
        .Q(output_addr11_reg_690[6]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_98),
        .Q(output_addr11_reg_690[7]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_97),
        .Q(output_addr11_reg_690[8]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_96),
        .Q(output_addr11_reg_690[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_769[11]_i_2 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [10]),
        .O(\Conv2D_0_b_load_cast_reg_644_reg[10]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[11]_i_3 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [10]),
        .I1(q0[11]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[11]_i_4 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [10]),
        .I1(q0[10]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_769[14]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(O),
        .O(p_tmp_s_reg_769));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_16 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [9]),
        .I1(q0[9]),
        .O(\p_tmp_s_reg_769[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_17 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [8]),
        .I1(q0[8]),
        .O(\p_tmp_s_reg_769[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_19 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [7]),
        .I1(q0[7]),
        .O(\p_tmp_s_reg_769[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_20 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [6]),
        .I1(q0[6]),
        .O(\p_tmp_s_reg_769[14]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_21 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [5]),
        .I1(q0[5]),
        .O(\p_tmp_s_reg_769[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_22 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [4]),
        .I1(q0[4]),
        .O(\p_tmp_s_reg_769[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_23 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [3]),
        .I1(q0[3]),
        .O(\p_tmp_s_reg_769[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_24 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [2]),
        .I1(q0[2]),
        .O(\p_tmp_s_reg_769[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_25 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [1]),
        .I1(q0[1]),
        .O(\p_tmp_s_reg_769[14]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_26 
       (.I0(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [0]),
        .I1(q0[0]),
        .O(\p_tmp_s_reg_769[14]_i_26_n_0 ));
  FDRE \p_tmp_s_reg_769_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[0] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[10] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[11] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[12] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[13] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[14] ),
        .R(p_tmp_s_reg_769));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_12 
       (.CI(\p_tmp_s_reg_769_reg[14]_i_18_n_0 ),
        .CO({\p_tmp_s_reg_769_reg[14]_i_12_n_0 ,\p_tmp_s_reg_769_reg[14]_i_12_n_1 ,\p_tmp_s_reg_769_reg[14]_i_12_n_2 ,\p_tmp_s_reg_769_reg[14]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [7:4]),
        .O(\NLW_p_tmp_s_reg_769_reg[14]_i_12_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_769[14]_i_19_n_0 ,\p_tmp_s_reg_769[14]_i_20_n_0 ,\p_tmp_s_reg_769[14]_i_21_n_0 ,\p_tmp_s_reg_769[14]_i_22_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_18 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_769_reg[14]_i_18_n_0 ,\p_tmp_s_reg_769_reg[14]_i_18_n_1 ,\p_tmp_s_reg_769_reg[14]_i_18_n_2 ,\p_tmp_s_reg_769_reg[14]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [3:0]),
        .O(\NLW_p_tmp_s_reg_769_reg[14]_i_18_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_769[14]_i_23_n_0 ,\p_tmp_s_reg_769[14]_i_24_n_0 ,\p_tmp_s_reg_769[14]_i_25_n_0 ,\p_tmp_s_reg_769[14]_i_26_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_7 
       (.CI(\p_tmp_s_reg_769_reg[14]_i_12_n_0 ),
        .CO({CO,\p_tmp_s_reg_769_reg[14]_i_7_n_1 ,\p_tmp_s_reg_769_reg[14]_i_7_n_2 ,\p_tmp_s_reg_769_reg[14]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({q0[10],DI,\Conv2D_0_b_load_cast_reg_644_reg[10]_0 [9:8]}),
        .O(\NLW_p_tmp_s_reg_769_reg[14]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_769_reg[14]_i_3 ,\p_tmp_s_reg_769[14]_i_16_n_0 ,\p_tmp_s_reg_769[14]_i_17_n_0 }));
  FDRE \p_tmp_s_reg_769_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[1] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[2] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[3] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[4] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[5] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[6] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[7] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[8] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[9] ),
        .R(p_tmp_s_reg_769));
  FDRE \phi_mul2_reg_156_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[10]),
        .Q(phi_mul2_reg_156[10]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[11]),
        .Q(phi_mul2_reg_156[11]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[12]),
        .Q(phi_mul2_reg_156[12]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[13]),
        .Q(phi_mul2_reg_156[13]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[2]),
        .Q(phi_mul2_reg_156[2]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[3]),
        .Q(phi_mul2_reg_156[3]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[4]),
        .Q(phi_mul2_reg_156[4]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[5]),
        .Q(phi_mul2_reg_156[5]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[6]),
        .Q(phi_mul2_reg_156[6]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[7]),
        .Q(phi_mul2_reg_156[7]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[8]),
        .Q(phi_mul2_reg_156[8]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[9]),
        .Q(phi_mul2_reg_156[9]),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[0]),
        .Q(\phi_mul5_reg_168_reg_n_0_[0] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[1]),
        .Q(\phi_mul5_reg_168_reg_n_0_[1] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[2]),
        .Q(\phi_mul5_reg_168_reg_n_0_[2] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[3]),
        .Q(\phi_mul5_reg_168_reg_n_0_[3] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[4]),
        .Q(\phi_mul5_reg_168_reg_n_0_[4] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[5]),
        .Q(\phi_mul5_reg_168_reg_n_0_[5] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[6]),
        .Q(\phi_mul5_reg_168_reg_n_0_[6] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[7]),
        .Q(\phi_mul5_reg_168_reg_n_0_[7] ),
        .R(out_d_reg_145));
  FDRE \phi_mul_reg_214_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[1]),
        .Q(phi_mul_reg_214[1]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[2]),
        .Q(phi_mul_reg_214[2]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[3]),
        .Q(phi_mul_reg_214[3]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[4]),
        .Q(phi_mul_reg_214[4]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[5]),
        .Q(phi_mul_reg_214[5]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[6]),
        .Q(phi_mul_reg_214[6]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[7]),
        .Q(phi_mul_reg_214[7]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[8]),
        .Q(phi_mul_reg_214[8]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[9]),
        .Q(phi_mul_reg_214[9]),
        .R(in_d_reg_203));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_10__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[5]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[5]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_100),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_11__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[4]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[4]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_101),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_12__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[3]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[3]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_102),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_13__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[2]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[2]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_103),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_14__1
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[1]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[1]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_104),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_15__2
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[0]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[0]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_105),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_16__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[1] ),
        .I1(tmp_134_fu_529_p2[1]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_17__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[0] ),
        .I1(tmp_134_fu_529_p2[0]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[0]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_0_i_18__4
       (.I0(ram_reg_0[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_26__0_n_2),
        .O(WEA[0]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_0_i_1__4
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0[2]),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(ram_reg_0[1]),
        .O(Conv2D_0_array_ce0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_20__0
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state13),
        .O(ram_reg_0_i_20__0_n_0));
  CARRY4 ram_reg_0_i_26__0
       (.CI(ram_reg_0_i_33__0_n_0),
        .CO({NLW_ram_reg_0_i_26__0_CO_UNCONNECTED[3:2],ram_reg_0_i_26__0_n_2,ram_reg_0_i_26__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_26__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_0_i_34__0_n_0,ram_reg_0_i_35__0_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_2__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[13]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[13]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_92),
        .O(ADDRARDADDR[13]));
  CARRY4 ram_reg_0_i_33__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_33__0_n_0,ram_reg_0_i_33__0_n_1,ram_reg_0_i_33__0_n_2,ram_reg_0_i_33__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_33__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_36__0_n_0,ram_reg_0_i_37__0_n_0,ram_reg_0_i_38__0_n_0,ram_reg_0_i_39__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_34__0
       (.I0(out_w_reg_192[15]),
        .O(ram_reg_0_i_34__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_35__0
       (.I0(out_w_reg_192[14]),
        .I1(out_w_reg_192[13]),
        .I2(out_w_reg_192[12]),
        .O(ram_reg_0_i_35__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_36__0
       (.I0(out_w_reg_192[11]),
        .I1(out_w_reg_192[10]),
        .I2(out_w_reg_192[9]),
        .O(ram_reg_0_i_36__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_37__0
       (.I0(out_w_reg_192[8]),
        .I1(out_w_reg_192[7]),
        .I2(out_w_reg_192[6]),
        .O(ram_reg_0_i_37__0_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_i_38__0
       (.I0(out_w_reg_192[5]),
        .I1(out_w_reg_192[4]),
        .I2(out_w_reg_192[3]),
        .O(ram_reg_0_i_38__0_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_i_39__0
       (.I0(out_w_reg_192[1]),
        .I1(out_w_reg_192[2]),
        .I2(out_w_reg_192[0]),
        .O(ram_reg_0_i_39__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_3__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[12]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[12]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_93),
        .O(ADDRARDADDR[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_4__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[11]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[11]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_94),
        .O(ADDRARDADDR[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_5__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[10]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[10]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_95),
        .O(ADDRARDADDR[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_6__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[9]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[9]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_96),
        .O(ADDRARDADDR[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_7__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[8]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[8]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_97),
        .O(ADDRARDADDR[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_8__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[7]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[7]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_98),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_9__0
       (.I0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[6]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_690[6]),
        .I3(ram_reg_0_i_20__0_n_0),
        .I4(tmp_112_fu_351_p2_n_99),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_1__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[3] ),
        .I1(tmp_134_fu_529_p2[3]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_2__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[2] ),
        .I1(tmp_134_fu_529_p2[2]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_2_i_1
       (.I0(\p_tmp_s_reg_769_reg_n_0_[5] ),
        .I1(tmp_134_fu_529_p2[5]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_2_i_2
       (.I0(\p_tmp_s_reg_769_reg_n_0_[4] ),
        .I1(tmp_134_fu_529_p2[4]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_2_i_3__0
       (.I0(ram_reg_0[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_26__0_n_2),
        .O(WEA[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_3_i_1
       (.I0(\p_tmp_s_reg_769_reg_n_0_[7] ),
        .I1(tmp_134_fu_529_p2[7]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_3_i_2
       (.I0(\p_tmp_s_reg_769_reg_n_0_[6] ),
        .I1(tmp_134_fu_529_p2[6]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_4_i_1
       (.I0(\p_tmp_s_reg_769_reg_n_0_[9] ),
        .I1(tmp_134_fu_529_p2[9]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_4_i_2
       (.I0(\p_tmp_s_reg_769_reg_n_0_[8] ),
        .I1(tmp_134_fu_529_p2[8]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_5_i_1
       (.I0(\p_tmp_s_reg_769_reg_n_0_[11] ),
        .I1(tmp_134_fu_529_p2[11]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_5_i_2
       (.I0(\p_tmp_s_reg_769_reg_n_0_[10] ),
        .I1(tmp_134_fu_529_p2[10]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[10]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_5_i_3__0
       (.I0(ram_reg_0[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_26__0_n_2),
        .O(\ap_CS_fsm_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_6_i_1
       (.I0(\p_tmp_s_reg_769_reg_n_0_[13] ),
        .I1(tmp_134_fu_529_p2[13]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_6_i_2
       (.I0(\p_tmp_s_reg_769_reg_n_0_[12] ),
        .I1(tmp_134_fu_529_p2[12]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[12]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_7_i_1
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state13),
        .I2(tmp_134_fu_529_p2[15]),
        .O(d0[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_7_i_2
       (.I0(\p_tmp_s_reg_769_reg_n_0_[14] ),
        .I1(tmp_134_fu_529_p2[14]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[14]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_7_i_3__0
       (.I0(ram_reg_0[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_26__0_n_2),
        .O(\ap_CS_fsm_reg[6]_0 [1]));
  CARRY4 ram_reg_i_32
       (.CI(ram_reg_i_35_n_0),
        .CO({NLW_ram_reg_i_32_CO_UNCONNECTED[3:1],ram_reg_i_32_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_53_n_0}),
        .O({NLW_ram_reg_i_32_O_UNCONNECTED[3:2],grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[9:8]}),
        .S({1'b0,1'b0,ram_reg_i_54_n_0,ram_reg_i_55_n_0}));
  CARRY4 ram_reg_i_35
       (.CI(ram_reg_i_42_n_0),
        .CO({ram_reg_i_35_n_0,ram_reg_i_35_n_1,ram_reg_i_35_n_2,ram_reg_i_35_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_57_n_0,ram_reg_i_58_n_0,ram_reg_i_59_n_0,ram_reg_i_60_n_0}),
        .O(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[7:4]),
        .S({ram_reg_i_61_n_0,ram_reg_i_62_n_0,ram_reg_i_63__0_n_0,ram_reg_i_64__0_n_0}));
  CARRY4 ram_reg_i_42
       (.CI(1'b0),
        .CO({ram_reg_i_42_n_0,ram_reg_i_42_n_1,ram_reg_i_42_n_2,ram_reg_i_42_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_66__0_n_0,ram_reg_i_67__0_n_0,ram_reg_i_68_n_0,1'b0}),
        .O(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[3:0]),
        .S({ram_reg_i_69__0_n_0,ram_reg_i_70__0_n_0,ram_reg_i_71__0_n_0,ram_reg_i_72__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_53
       (.I0(tmp_111_cast_reg_685_reg__0[7]),
        .I1(tmp3_reg_731_reg_n_98),
        .O(ram_reg_i_53_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    ram_reg_i_54
       (.I0(tmp_111_cast_reg_685_reg__0[9]),
        .I1(tmp3_reg_731_reg_n_96),
        .I2(tmp_111_cast_reg_685_reg__0[8]),
        .I3(tmp3_reg_731_reg_n_97),
        .O(ram_reg_i_54_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_55
       (.I0(tmp3_reg_731_reg_n_98),
        .I1(tmp_111_cast_reg_685_reg__0[7]),
        .I2(tmp_111_cast_reg_685_reg__0[8]),
        .I3(tmp3_reg_731_reg_n_97),
        .O(ram_reg_i_55_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_57
       (.I0(tmp_111_cast_reg_685_reg__0[6]),
        .I1(tmp3_reg_731_reg_n_99),
        .O(ram_reg_i_57_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_58
       (.I0(tmp_111_cast_reg_685_reg__0[5]),
        .I1(tmp3_reg_731_reg_n_100),
        .O(ram_reg_i_58_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_59
       (.I0(tmp_111_cast_reg_685_reg__0[4]),
        .I1(tmp3_reg_731_reg_n_101),
        .O(ram_reg_i_59_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_60
       (.I0(tmp_111_cast_reg_685_reg__0[3]),
        .I1(tmp3_reg_731_reg_n_102),
        .O(ram_reg_i_60_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_61
       (.I0(tmp3_reg_731_reg_n_99),
        .I1(tmp_111_cast_reg_685_reg__0[6]),
        .I2(tmp_111_cast_reg_685_reg__0[7]),
        .I3(tmp3_reg_731_reg_n_98),
        .O(ram_reg_i_61_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_62
       (.I0(tmp3_reg_731_reg_n_100),
        .I1(tmp_111_cast_reg_685_reg__0[5]),
        .I2(tmp_111_cast_reg_685_reg__0[6]),
        .I3(tmp3_reg_731_reg_n_99),
        .O(ram_reg_i_62_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_63__0
       (.I0(tmp3_reg_731_reg_n_101),
        .I1(tmp_111_cast_reg_685_reg__0[4]),
        .I2(tmp_111_cast_reg_685_reg__0[5]),
        .I3(tmp3_reg_731_reg_n_100),
        .O(ram_reg_i_63__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_64__0
       (.I0(tmp3_reg_731_reg_n_102),
        .I1(tmp_111_cast_reg_685_reg__0[3]),
        .I2(tmp_111_cast_reg_685_reg__0[4]),
        .I3(tmp3_reg_731_reg_n_101),
        .O(ram_reg_i_64__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_66__0
       (.I0(tmp_111_cast_reg_685_reg__0[2]),
        .I1(tmp3_reg_731_reg_n_103),
        .O(ram_reg_i_66__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_67__0
       (.I0(tmp3_reg_731_reg_n_104),
        .I1(k_w_reg_238[1]),
        .I2(tmp_111_cast_reg_685_reg__0[1]),
        .O(ram_reg_i_67__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_68
       (.I0(k_w_reg_238[0]),
        .I1(tmp_111_cast_reg_685_reg__0[0]),
        .I2(tmp3_reg_731_reg_n_105),
        .O(ram_reg_i_68_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_69__0
       (.I0(tmp3_reg_731_reg_n_103),
        .I1(tmp_111_cast_reg_685_reg__0[2]),
        .I2(tmp_111_cast_reg_685_reg__0[3]),
        .I3(tmp3_reg_731_reg_n_102),
        .O(ram_reg_i_69__0_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_i_70__0
       (.I0(tmp_111_cast_reg_685_reg__0[1]),
        .I1(k_w_reg_238[1]),
        .I2(tmp3_reg_731_reg_n_104),
        .I3(tmp_111_cast_reg_685_reg__0[2]),
        .I4(tmp3_reg_731_reg_n_103),
        .O(ram_reg_i_70__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_71__0
       (.I0(tmp3_reg_731_reg_n_105),
        .I1(tmp_111_cast_reg_685_reg__0[0]),
        .I2(k_w_reg_238[0]),
        .I3(tmp_111_cast_reg_685_reg__0[1]),
        .I4(k_w_reg_238[1]),
        .I5(tmp3_reg_731_reg_n_104),
        .O(ram_reg_i_71__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_72__0
       (.I0(k_w_reg_238[0]),
        .I1(tmp_111_cast_reg_685_reg__0[0]),
        .I2(tmp3_reg_731_reg_n_105),
        .O(ram_reg_i_72__0_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp3_reg_731_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp3_reg_731_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[9],B[9],B[9],B[9],B[9],B[9],B[9],B[9],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp3_reg_731_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp3_reg_731_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp3_reg_731_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm[8]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state9),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp3_reg_731_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp3_reg_731_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp3_reg_731_reg_P_UNCONNECTED[47:10],tmp3_reg_731_reg_n_96,tmp3_reg_731_reg_n_97,tmp3_reg_731_reg_n_98,tmp3_reg_731_reg_n_99,tmp3_reg_731_reg_n_100,tmp3_reg_731_reg_n_101,tmp3_reg_731_reg_n_102,tmp3_reg_731_reg_n_103,tmp3_reg_731_reg_n_104,tmp3_reg_731_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp3_reg_731_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp3_reg_731_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp3_reg_731_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp3_reg_731_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp3_reg_731_reg_i_1
       (.CI(tmp3_reg_731_reg_i_2_n_0),
        .CO({NLW_tmp3_reg_731_reg_i_1_CO_UNCONNECTED[3:1],tmp3_reg_731_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_214[8]}),
        .O({NLW_tmp3_reg_731_reg_i_1_O_UNCONNECTED[3:2],B[9:8]}),
        .S({1'b0,1'b0,tmp3_reg_731_reg_i_4_n_0,tmp3_reg_731_reg_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_10
       (.I0(phi_mul_reg_214[3]),
        .I1(tmp4_cast_fu_420_p1[3]),
        .O(tmp3_reg_731_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_11
       (.I0(phi_mul_reg_214[2]),
        .I1(tmp4_cast_fu_420_p1[2]),
        .O(tmp3_reg_731_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_12
       (.I0(phi_mul_reg_214[1]),
        .I1(tmp4_cast_fu_420_p1[1]),
        .O(tmp3_reg_731_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_731_reg_i_13
       (.I0(tmp4_cast_fu_420_p1[0]),
        .O(tmp3_reg_731_reg_i_13_n_0));
  CARRY4 tmp3_reg_731_reg_i_14
       (.CI(tmp3_reg_731_reg_i_15_n_0),
        .CO({NLW_tmp3_reg_731_reg_i_14_CO_UNCONNECTED[3:1],tmp3_reg_731_reg_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp3_reg_731_reg_i_14_O_UNCONNECTED[3:2],tmp4_cast_fu_420_p1[9:8]}),
        .S({1'b0,1'b0,tmp_110_cast_reg_667_reg__0[9:8]}));
  CARRY4 tmp3_reg_731_reg_i_15
       (.CI(tmp3_reg_731_reg_i_16_n_0),
        .CO({tmp3_reg_731_reg_i_15_n_0,tmp3_reg_731_reg_i_15_n_1,tmp3_reg_731_reg_i_15_n_2,tmp3_reg_731_reg_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp4_cast_fu_420_p1[7:4]),
        .S(tmp_110_cast_reg_667_reg__0[7:4]));
  CARRY4 tmp3_reg_731_reg_i_16
       (.CI(1'b0),
        .CO({tmp3_reg_731_reg_i_16_n_0,tmp3_reg_731_reg_i_16_n_1,tmp3_reg_731_reg_i_16_n_2,tmp3_reg_731_reg_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_shl4_cast_fu_442_p1}),
        .O(tmp4_cast_fu_420_p1[3:0]),
        .S({tmp_110_cast_reg_667_reg__0[3:2],tmp3_reg_731_reg_i_17_n_0,tmp3_reg_731_reg_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_17
       (.I0(p_shl4_cast_fu_442_p1[3]),
        .I1(tmp_110_cast_reg_667_reg__0[1]),
        .O(tmp3_reg_731_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_18
       (.I0(p_shl4_cast_fu_442_p1[2]),
        .I1(tmp_110_cast_reg_667_reg__0[0]),
        .O(tmp3_reg_731_reg_i_18_n_0));
  CARRY4 tmp3_reg_731_reg_i_2
       (.CI(tmp3_reg_731_reg_i_3_n_0),
        .CO({tmp3_reg_731_reg_i_2_n_0,tmp3_reg_731_reg_i_2_n_1,tmp3_reg_731_reg_i_2_n_2,tmp3_reg_731_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_214[7:4]),
        .O(B[7:4]),
        .S({tmp3_reg_731_reg_i_6_n_0,tmp3_reg_731_reg_i_7_n_0,tmp3_reg_731_reg_i_8_n_0,tmp3_reg_731_reg_i_9_n_0}));
  CARRY4 tmp3_reg_731_reg_i_3
       (.CI(1'b0),
        .CO({tmp3_reg_731_reg_i_3_n_0,tmp3_reg_731_reg_i_3_n_1,tmp3_reg_731_reg_i_3_n_2,tmp3_reg_731_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_214[3:1],1'b0}),
        .O(B[3:0]),
        .S({tmp3_reg_731_reg_i_10_n_0,tmp3_reg_731_reg_i_11_n_0,tmp3_reg_731_reg_i_12_n_0,tmp3_reg_731_reg_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_4
       (.I0(phi_mul_reg_214[9]),
        .I1(tmp4_cast_fu_420_p1[9]),
        .O(tmp3_reg_731_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_5
       (.I0(phi_mul_reg_214[8]),
        .I1(tmp4_cast_fu_420_p1[8]),
        .O(tmp3_reg_731_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_6
       (.I0(phi_mul_reg_214[7]),
        .I1(tmp4_cast_fu_420_p1[7]),
        .O(tmp3_reg_731_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_7
       (.I0(phi_mul_reg_214[6]),
        .I1(tmp4_cast_fu_420_p1[6]),
        .O(tmp3_reg_731_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_8
       (.I0(phi_mul_reg_214[5]),
        .I1(tmp4_cast_fu_420_p1[5]),
        .O(tmp3_reg_731_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_9
       (.I0(phi_mul_reg_214[4]),
        .I1(tmp4_cast_fu_420_p1[4]),
        .O(tmp3_reg_731_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[1]_i_2 
       (.I0(\phi_mul5_reg_168_reg_n_0_[3] ),
        .I1(\in_d_reg_203_reg_n_0_[3] ),
        .O(\tmp6_reg_708[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[1]_i_3 
       (.I0(\phi_mul5_reg_168_reg_n_0_[2] ),
        .I1(\in_d_reg_203_reg_n_0_[2] ),
        .O(\tmp6_reg_708[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[1]_i_4 
       (.I0(\phi_mul5_reg_168_reg_n_0_[1] ),
        .I1(\in_d_reg_203_reg_n_0_[1] ),
        .O(\tmp6_reg_708[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[1]_i_5 
       (.I0(\phi_mul5_reg_168_reg_n_0_[0] ),
        .I1(\in_d_reg_203_reg_n_0_[0] ),
        .O(\tmp6_reg_708[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[5]_i_2 
       (.I0(tmp_32_fu_387_p2__0[5]),
        .I1(\tmp6_reg_708_reg[7]_i_5_n_6 ),
        .O(\tmp6_reg_708[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[5]_i_3 
       (.I0(tmp_32_fu_387_p2[4]),
        .I1(tmp_32_fu_387_p2__0[7]),
        .O(\tmp6_reg_708[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[5]_i_4 
       (.I0(tmp_32_fu_387_p2[3]),
        .I1(tmp_32_fu_387_p2__0[6]),
        .O(\tmp6_reg_708[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp6_reg_708[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_366_p2),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[7]_i_3 
       (.I0(tmp_32_fu_387_p2__0[7]),
        .I1(\tmp6_reg_708_reg[7]_i_5_n_4 ),
        .O(\tmp6_reg_708[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[7]_i_4 
       (.I0(tmp_32_fu_387_p2__0[6]),
        .I1(\tmp6_reg_708_reg[7]_i_5_n_5 ),
        .O(\tmp6_reg_708[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[7]_i_6 
       (.I0(\phi_mul5_reg_168_reg_n_0_[7] ),
        .I1(\in_d_reg_203_reg_n_0_[7] ),
        .O(\tmp6_reg_708[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[7]_i_7 
       (.I0(\phi_mul5_reg_168_reg_n_0_[6] ),
        .I1(\in_d_reg_203_reg_n_0_[6] ),
        .O(\tmp6_reg_708[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[7]_i_8 
       (.I0(\phi_mul5_reg_168_reg_n_0_[5] ),
        .I1(\in_d_reg_203_reg_n_0_[5] ),
        .O(\tmp6_reg_708[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[7]_i_9 
       (.I0(\phi_mul5_reg_168_reg_n_0_[4] ),
        .I1(\in_d_reg_203_reg_n_0_[4] ),
        .O(\tmp6_reg_708[7]_i_9_n_0 ));
  FDRE \tmp6_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_32_fu_387_p2[3]),
        .Q(tmp6_reg_708[0]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_32_fu_387_p2[4]),
        .Q(tmp6_reg_708[1]),
        .R(1'b0));
  CARRY4 \tmp6_reg_708_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_708_reg[1]_i_1_n_0 ,\tmp6_reg_708_reg[1]_i_1_n_1 ,\tmp6_reg_708_reg[1]_i_1_n_2 ,\tmp6_reg_708_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul5_reg_168_reg_n_0_[3] ,\phi_mul5_reg_168_reg_n_0_[2] ,\phi_mul5_reg_168_reg_n_0_[1] ,\phi_mul5_reg_168_reg_n_0_[0] }),
        .O({tmp_32_fu_387_p2__0[6:5],tmp_32_fu_387_p2}),
        .S({\tmp6_reg_708[1]_i_2_n_0 ,\tmp6_reg_708[1]_i_3_n_0 ,\tmp6_reg_708[1]_i_4_n_0 ,\tmp6_reg_708[1]_i_5_n_0 }));
  FDRE \tmp6_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[2]),
        .Q(tmp6_reg_708[2]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[3]),
        .Q(tmp6_reg_708[3]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[4]),
        .Q(tmp6_reg_708[4]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[5]),
        .Q(tmp6_reg_708[5]),
        .R(1'b0));
  CARRY4 \tmp6_reg_708_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_708_reg[5]_i_1_n_0 ,\tmp6_reg_708_reg[5]_i_1_n_1 ,\tmp6_reg_708_reg[5]_i_1_n_2 ,\tmp6_reg_708_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_32_fu_387_p2__0[5],tmp_32_fu_387_p2,1'b0}),
        .O(tmp6_fu_393_p2[5:2]),
        .S({\tmp6_reg_708[5]_i_2_n_0 ,\tmp6_reg_708[5]_i_3_n_0 ,\tmp6_reg_708[5]_i_4_n_0 ,tmp_32_fu_387_p2__0[5]}));
  FDRE \tmp6_reg_708_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[6]),
        .Q(tmp6_reg_708[6]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[7]),
        .Q(tmp6_reg_708[7]),
        .R(1'b0));
  CARRY4 \tmp6_reg_708_reg[7]_i_2 
       (.CI(\tmp6_reg_708_reg[5]_i_1_n_0 ),
        .CO({\NLW_tmp6_reg_708_reg[7]_i_2_CO_UNCONNECTED [3:1],\tmp6_reg_708_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_32_fu_387_p2__0[6]}),
        .O({\NLW_tmp6_reg_708_reg[7]_i_2_O_UNCONNECTED [3:2],tmp6_fu_393_p2[7:6]}),
        .S({1'b0,1'b0,\tmp6_reg_708[7]_i_3_n_0 ,\tmp6_reg_708[7]_i_4_n_0 }));
  CARRY4 \tmp6_reg_708_reg[7]_i_5 
       (.CI(\tmp6_reg_708_reg[1]_i_1_n_0 ),
        .CO({\NLW_tmp6_reg_708_reg[7]_i_5_CO_UNCONNECTED [3],\tmp6_reg_708_reg[7]_i_5_n_1 ,\tmp6_reg_708_reg[7]_i_5_n_2 ,\tmp6_reg_708_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] ,\phi_mul5_reg_168_reg_n_0_[4] }),
        .O({\tmp6_reg_708_reg[7]_i_5_n_4 ,\tmp6_reg_708_reg[7]_i_5_n_5 ,\tmp6_reg_708_reg[7]_i_5_n_6 ,tmp_32_fu_387_p2__0[7]}),
        .S({\tmp6_reg_708[7]_i_6_n_0 ,\tmp6_reg_708[7]_i_7_n_0 ,\tmp6_reg_708[7]_i_8_n_0 ,\tmp6_reg_708[7]_i_9_n_0 }));
  FDRE \tmp_110_cast_reg_667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[0] ),
        .Q(tmp_110_cast_reg_667_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[1] ),
        .Q(tmp_110_cast_reg_667_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[2] ),
        .Q(tmp_110_cast_reg_667_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[3] ),
        .Q(tmp_110_cast_reg_667_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[4] ),
        .Q(tmp_110_cast_reg_667_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[5] ),
        .Q(tmp_110_cast_reg_667_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[6] ),
        .Q(tmp_110_cast_reg_667_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[7] ),
        .Q(tmp_110_cast_reg_667_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[8] ),
        .Q(tmp_110_cast_reg_667_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[9] ),
        .Q(tmp_110_cast_reg_667_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[0]),
        .Q(tmp_111_cast_reg_685_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[1]),
        .Q(tmp_111_cast_reg_685_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[2]),
        .Q(tmp_111_cast_reg_685_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[3]),
        .Q(tmp_111_cast_reg_685_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[4]),
        .Q(tmp_111_cast_reg_685_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[5]),
        .Q(tmp_111_cast_reg_685_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[6]),
        .Q(tmp_111_cast_reg_685_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[7]),
        .Q(tmp_111_cast_reg_685_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[8]),
        .Q(tmp_111_cast_reg_685_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[9]),
        .Q(tmp_111_cast_reg_685_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_112_fu_351_p2
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_112_fu_351_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_112_fu_351_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_680[13:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_112_fu_351_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_112_fu_351_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_6620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state15),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state5),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_112_fu_351_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_112_fu_351_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_112_fu_351_p2_P_UNCONNECTED[47:14],tmp_112_fu_351_p2_n_92,tmp_112_fu_351_p2_n_93,tmp_112_fu_351_p2_n_94,tmp_112_fu_351_p2_n_95,tmp_112_fu_351_p2_n_96,tmp_112_fu_351_p2_n_97,tmp_112_fu_351_p2_n_98,tmp_112_fu_351_p2_n_99,tmp_112_fu_351_p2_n_100,tmp_112_fu_351_p2_n_101,tmp_112_fu_351_p2_n_102,tmp_112_fu_351_p2_n_103,tmp_112_fu_351_p2_n_104,tmp_112_fu_351_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_112_fu_351_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_112_fu_351_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_112_fu_351_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(ap_CS_fsm_state5),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_112_fu_351_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_10__0
       (.I0(phi_mul2_reg_156[8]),
        .I1(\out_h_reg_180_reg_n_0_[8] ),
        .O(tmp_112_fu_351_p2_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_11__0
       (.I0(phi_mul2_reg_156[7]),
        .I1(\out_h_reg_180_reg_n_0_[7] ),
        .O(tmp_112_fu_351_p2_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_12__0
       (.I0(phi_mul2_reg_156[6]),
        .I1(\out_h_reg_180_reg_n_0_[6] ),
        .O(tmp_112_fu_351_p2_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_13__0
       (.I0(phi_mul2_reg_156[5]),
        .I1(\out_h_reg_180_reg_n_0_[5] ),
        .O(tmp_112_fu_351_p2_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_14__0
       (.I0(phi_mul2_reg_156[4]),
        .I1(\out_h_reg_180_reg_n_0_[4] ),
        .O(tmp_112_fu_351_p2_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_15__0
       (.I0(phi_mul2_reg_156[3]),
        .I1(\out_h_reg_180_reg_n_0_[3] ),
        .O(tmp_112_fu_351_p2_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_16
       (.I0(phi_mul2_reg_156[2]),
        .I1(\out_h_reg_180_reg_n_0_[2] ),
        .O(tmp_112_fu_351_p2_i_16_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_112_fu_351_p2_i_17
       (.I0(\out_h_reg_180_reg_n_0_[1] ),
        .O(tmp_112_fu_351_p2_i_17_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_112_fu_351_p2_i_18
       (.I0(\out_h_reg_180_reg_n_0_[0] ),
        .O(tmp_112_fu_351_p2_i_18_n_0));
  CARRY4 tmp_112_fu_351_p2_i_1__0
       (.CI(tmp_112_fu_351_p2_i_2__0_n_0),
        .CO({NLW_tmp_112_fu_351_p2_i_1__0_CO_UNCONNECTED[3:1],tmp_112_fu_351_p2_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul2_reg_156[12]}),
        .O({NLW_tmp_112_fu_351_p2_i_1__0_O_UNCONNECTED[3:2],A[13:12]}),
        .S({1'b0,1'b0,tmp_112_fu_351_p2_i_5__0_n_0,tmp_112_fu_351_p2_i_6__0_n_0}));
  CARRY4 tmp_112_fu_351_p2_i_2__0
       (.CI(tmp_112_fu_351_p2_i_3__0_n_0),
        .CO({tmp_112_fu_351_p2_i_2__0_n_0,tmp_112_fu_351_p2_i_2__0_n_1,tmp_112_fu_351_p2_i_2__0_n_2,tmp_112_fu_351_p2_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_156[11:8]),
        .O(A[11:8]),
        .S({tmp_112_fu_351_p2_i_7__0_n_0,tmp_112_fu_351_p2_i_8__0_n_0,tmp_112_fu_351_p2_i_9__0_n_0,tmp_112_fu_351_p2_i_10__0_n_0}));
  CARRY4 tmp_112_fu_351_p2_i_3__0
       (.CI(tmp_112_fu_351_p2_i_4__0_n_0),
        .CO({tmp_112_fu_351_p2_i_3__0_n_0,tmp_112_fu_351_p2_i_3__0_n_1,tmp_112_fu_351_p2_i_3__0_n_2,tmp_112_fu_351_p2_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_156[7:4]),
        .O(A[7:4]),
        .S({tmp_112_fu_351_p2_i_11__0_n_0,tmp_112_fu_351_p2_i_12__0_n_0,tmp_112_fu_351_p2_i_13__0_n_0,tmp_112_fu_351_p2_i_14__0_n_0}));
  CARRY4 tmp_112_fu_351_p2_i_4__0
       (.CI(1'b0),
        .CO({tmp_112_fu_351_p2_i_4__0_n_0,tmp_112_fu_351_p2_i_4__0_n_1,tmp_112_fu_351_p2_i_4__0_n_2,tmp_112_fu_351_p2_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul2_reg_156[3:2],1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp_112_fu_351_p2_i_15__0_n_0,tmp_112_fu_351_p2_i_16_n_0,tmp_112_fu_351_p2_i_17_n_0,tmp_112_fu_351_p2_i_18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_5__0
       (.I0(phi_mul2_reg_156[13]),
        .I1(\out_h_reg_180_reg_n_0_[13] ),
        .O(tmp_112_fu_351_p2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_6__0
       (.I0(phi_mul2_reg_156[12]),
        .I1(\out_h_reg_180_reg_n_0_[12] ),
        .O(tmp_112_fu_351_p2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_7__0
       (.I0(phi_mul2_reg_156[11]),
        .I1(\out_h_reg_180_reg_n_0_[11] ),
        .O(tmp_112_fu_351_p2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_8__0
       (.I0(phi_mul2_reg_156[10]),
        .I1(\out_h_reg_180_reg_n_0_[10] ),
        .O(tmp_112_fu_351_p2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_9__0
       (.I0(phi_mul2_reg_156[9]),
        .I1(\out_h_reg_180_reg_n_0_[9] ),
        .O(tmp_112_fu_351_p2_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_726[1]_i_1 
       (.I0(p_shl4_cast_fu_442_p1[2]),
        .I1(p_shl4_cast_fu_442_p1[3]),
        .O(k_h_1_fu_405_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_121_reg_726[2]_i_1 
       (.I0(p_shl4_cast_fu_442_p1[3]),
        .I1(p_shl4_cast_fu_442_p1[2]),
        .O(tmp_121_fu_446_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_121_reg_726[3]_i_1 
       (.I0(p_shl4_cast_fu_442_p1[3]),
        .I1(p_shl4_cast_fu_442_p1[2]),
        .O(tmp_121_fu_446_p2[3]));
  FDRE \tmp_121_reg_726_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(p_shl4_cast_fu_442_p1[2]),
        .Q(tmp_121_reg_726[0]),
        .R(1'b0));
  FDRE \tmp_121_reg_726_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(k_h_1_fu_405_p2),
        .Q(tmp_121_reg_726[1]),
        .R(1'b0));
  FDRE \tmp_121_reg_726_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_121_fu_446_p2[2]),
        .Q(tmp_121_reg_726[2]),
        .R(1'b0));
  FDRE \tmp_121_reg_726_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_121_fu_446_p2[3]),
        .Q(tmp_121_reg_726[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1_Conv2D_0_b
   (\q0_reg[10] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [10:0]\q0_reg[10] ;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [10:0]\q0_reg[10] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1_Conv2D_0_b_rom conv2d_fix16_1_Conv2D_0_b_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[10]_0 (\q0_reg[10] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1_Conv2D_0_b_rom
   (\q0_reg[10]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [10:0]\q0_reg[10]_0 ;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [10:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [10:0]\q0_reg[10]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9441)) 
    \q0[0]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h9218)) 
    \q0[10]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[10]));
  LUT4 #(
    .INIT(16'h808C)) 
    \q0[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h9135)) 
    \q0[2]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8139)) 
    \q0[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F13)) 
    \q0[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8086)) 
    \q0[5]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h022F)) 
    \q0[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hC62C)) 
    \q0[7]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h9215)) 
    \q0[8]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1218)) 
    \q0[9]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[10]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1_Conv2D_0_w_0
   (DOADO,
    ap_clk,
    Q,
    k_w_reg_238,
    q0_reg,
    q0_reg_0);
  output [13:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]k_w_reg_238;
  input [3:0]q0_reg;
  input [7:0]q0_reg_0;

  wire [13:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_238;
  wire [3:0]q0_reg;
  wire [7:0]q0_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1_Conv2D_0_w_0_rom conv2d_fix16_1_Conv2D_0_w_0_rom_U
       (.DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_238(k_w_reg_238),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1_Conv2D_0_w_0_rom
   (DOADO,
    ap_clk,
    Q,
    k_w_reg_238,
    q0_reg_0,
    q0_reg_1);
  output [13:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]k_w_reg_238;
  input [3:0]q0_reg_0;
  input [7:0]q0_reg_1;

  wire [13:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_238;
  wire [3:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire q0_reg_i_10_n_0;
  wire q0_reg_i_11__0_n_0;
  wire q0_reg_i_12__0_n_0;
  wire q0_reg_i_1__0_n_1;
  wire q0_reg_i_1__0_n_2;
  wire q0_reg_i_1__0_n_3;
  wire q0_reg_i_2__0_n_0;
  wire q0_reg_i_2__0_n_1;
  wire q0_reg_i_2__0_n_2;
  wire q0_reg_i_2__0_n_3;
  wire q0_reg_i_3__0_n_0;
  wire q0_reg_i_4__0_n_0;
  wire q0_reg_i_5__0_n_0;
  wire q0_reg_i_6__2_n_0;
  wire q0_reg_i_7__2_n_0;
  wire q0_reg_i_8_n_0;
  wire q0_reg_i_9_n_0;
  wire [7:0]sel;
  wire [15:14]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_q0_reg_i_1__0_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3584" *) 
  (* RTL_RAM_NAME = "Conv2D_0_w_0_U/conv2d_fix16_1_Conv2D_0_w_0_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05D6096B05A93CE000C8066833353F68087C07DA370D0F0D020D0CE6081E01C5),
    .INIT_01(256'h0697069A0DF00C730F550A4F021E097639E1366E0A63004B3F963D1938FD377F),
    .INIT_02(256'h389B36E83EEB0C2B399F3BE20764079635DE06390ACE049907E8366538113638),
    .INIT_03(256'h3ECE35DF3832034B02B537CF3A053617025E02E938880CC80CEE06443FEC022A),
    .INIT_04(256'h0C9D353401720C3834A93EEF062B064D0CB63AD30E9D06A110AD373A07B709D2),
    .INIT_05(256'h37450B0A00200A6B34400C6301D2021B01A93B9E3A2A378D0234092638790EA0),
    .INIT_06(256'h36C83945362133BF3AE737CB037007AC0FB007A63D6039E30F7E08E1077308FA),
    .INIT_07(256'h043E067E351D36C334E30003345C03123FB902F63F1D001C060E053904A30052),
    .INIT_08(256'h085036EA379902BF38FA3B94352704983BDC099301450A5C36853D7C3FAA04A2),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:14],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h69999666)) 
    q0_reg_i_10
       (.I0(q0_reg_0[1]),
        .I1(k_w_reg_238[1]),
        .I2(k_w_reg_238[0]),
        .I3(q0_reg_0[0]),
        .I4(q0_reg_1[1]),
        .O(q0_reg_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_11__0
       (.I0(k_w_reg_238[0]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_1[0]),
        .O(q0_reg_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_12__0
       (.I0(k_w_reg_238[0]),
        .I1(q0_reg_0[0]),
        .O(q0_reg_i_12__0_n_0));
  CARRY4 q0_reg_i_1__0
       (.CI(q0_reg_i_2__0_n_0),
        .CO({NLW_q0_reg_i_1__0_CO_UNCONNECTED[3],q0_reg_i_1__0_n_1,q0_reg_i_1__0_n_2,q0_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,q0_reg_1[5:4],q0_reg_i_3__0_n_0}),
        .O(sel[7:4]),
        .S({q0_reg_i_4__0_n_0,q0_reg_i_5__0_n_0,q0_reg_i_6__2_n_0,q0_reg_i_7__2_n_0}));
  CARRY4 q0_reg_i_2__0
       (.CI(1'b0),
        .CO({q0_reg_i_2__0_n_0,q0_reg_i_2__0_n_1,q0_reg_i_2__0_n_2,q0_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(q0_reg_1[3:0]),
        .O(sel[3:0]),
        .S({q0_reg_i_8_n_0,q0_reg_i_9_n_0,q0_reg_i_10_n_0,q0_reg_i_11__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    q0_reg_i_3__0
       (.I0(q0_reg_1[4]),
        .O(q0_reg_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_4__0
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[7]),
        .O(q0_reg_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_5__0
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[6]),
        .O(q0_reg_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_6__2
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_1[5]),
        .O(q0_reg_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h566AAAAAAAAAAAAA)) 
    q0_reg_i_7__2
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_i_12__0_n_0),
        .I2(q0_reg_0[1]),
        .I3(k_w_reg_238[1]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_0[2]),
        .O(q0_reg_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hA9955555566AAAAA)) 
    q0_reg_i_8
       (.I0(q0_reg_0[3]),
        .I1(k_w_reg_238[1]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_i_12__0_n_0),
        .I4(q0_reg_0[2]),
        .I5(q0_reg_1[3]),
        .O(q0_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hAA959555556A6AAA)) 
    q0_reg_i_9
       (.I0(q0_reg_0[2]),
        .I1(k_w_reg_238[0]),
        .I2(q0_reg_0[0]),
        .I3(q0_reg_0[1]),
        .I4(k_w_reg_238[1]),
        .I5(q0_reg_1[2]),
        .O(q0_reg_i_9_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2
   (Q,
    P,
    S,
    \Conv2D_1_b_load_cast_reg_648_reg[11]_0 ,
    \Conv2D_1_b_load_cast_reg_648_reg[11]_1 ,
    DIADI,
    CO,
    grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0,
    WEA,
    D,
    ADDRARDADDR,
    Conv2D_1_array_ce0,
    \ap_CS_fsm_reg[11]_0 ,
    \Conv2D_1_b_load_cast_reg_648_reg[11]_2 ,
    ap_clk,
    q0,
    DOADO,
    grp_conv2d_fix16_2_fu_413_ap_start_reg,
    O,
    DI,
    \p_tmp_s_reg_773_reg[14]_i_3__0 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    grp_max_pooling2d_fix16_fu_530_input_r_address0,
    ram_reg_2,
    SR,
    \p_tmp_s_reg_773_reg[14]_0 );
  output [0:0]Q;
  output [0:0]P;
  output [0:0]S;
  output [10:0]\Conv2D_1_b_load_cast_reg_648_reg[11]_0 ;
  output [0:0]\Conv2D_1_b_load_cast_reg_648_reg[11]_1 ;
  output [15:0]DIADI;
  output [0:0]CO;
  output [11:0]grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0;
  output [0:0]WEA;
  output [1:0]D;
  output [10:0]ADDRARDADDR;
  output Conv2D_1_array_ce0;
  output \ap_CS_fsm_reg[11]_0 ;
  output [0:0]\Conv2D_1_b_load_cast_reg_648_reg[11]_2 ;
  input ap_clk;
  input [15:0]q0;
  input [13:0]DOADO;
  input grp_conv2d_fix16_2_fu_413_ap_start_reg;
  input [0:0]O;
  input [0:0]DI;
  input [0:0]\p_tmp_s_reg_773_reg[14]_i_3__0 ;
  input [0:0]ram_reg;
  input [1:0]ram_reg_0;
  input [2:0]ram_reg_1;
  input [10:0]grp_max_pooling2d_fix16_fu_530_input_r_address0;
  input ram_reg_2;
  input [0:0]SR;
  input [14:0]\p_tmp_s_reg_773_reg[14]_0 ;

  wire [10:0]A;
  wire [10:0]ADDRARDADDR;
  wire [11:0]B;
  wire [0:0]CO;
  wire [10:0]Conv2D_1_array_addr_reg_694;
  wire Conv2D_1_array_ce0;
  wire [10:0]\Conv2D_1_b_load_cast_reg_648_reg[11]_0 ;
  wire [0:0]\Conv2D_1_b_load_cast_reg_648_reg[11]_1 ;
  wire [0:0]\Conv2D_1_b_load_cast_reg_648_reg[11]_2 ;
  wire [1:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [13:0]DOADO;
  wire [0:0]O;
  wire [0:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[0]_i_2__1_n_0 ;
  wire \ap_CS_fsm[0]_i_3__1_n_0 ;
  wire \ap_CS_fsm[13]_i_1__2_n_0 ;
  wire \ap_CS_fsm[13]_i_4__1_n_0 ;
  wire \ap_CS_fsm[13]_i_5__1_n_0 ;
  wire \ap_CS_fsm[13]_i_6__1_n_0 ;
  wire \ap_CS_fsm[13]_i_7__1_n_0 ;
  wire \ap_CS_fsm[13]_i_8__1_n_0 ;
  wire \ap_CS_fsm[13]_i_9__1_n_0 ;
  wire \ap_CS_fsm[2]_i_1__11_n_0 ;
  wire \ap_CS_fsm[2]_i_4__1_n_0 ;
  wire \ap_CS_fsm[2]_i_5__1_n_0 ;
  wire \ap_CS_fsm[2]_i_6__1_n_0 ;
  wire \ap_CS_fsm[2]_i_7__1_n_0 ;
  wire \ap_CS_fsm[2]_i_8__1_n_0 ;
  wire \ap_CS_fsm[2]_i_9__1_n_0 ;
  wire \ap_CS_fsm[4]_i_4__1_n_0 ;
  wire \ap_CS_fsm[4]_i_5__1_n_0 ;
  wire \ap_CS_fsm[4]_i_6__1_n_0 ;
  wire \ap_CS_fsm[4]_i_7__1_n_0 ;
  wire \ap_CS_fsm[4]_i_8__1_n_0 ;
  wire \ap_CS_fsm[4]_i_9__1_n_0 ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[13]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[13]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[13]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[13]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[13]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire [12:0]\conv2d_fix16_2_Conv2D_1_w_rom_U/q0_reg__0 ;
  wire exitcond2_fu_366_p2;
  wire exitcond3_fu_332_p2;
  wire exitcond4_fu_303_p2;
  wire exitcond5_fu_279_p2;
  wire [11:0]grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0;
  wire grp_conv2d_fix16_2_fu_413_ap_start_reg;
  wire [10:0]grp_max_pooling2d_fix16_fu_530_input_r_address0;
  wire [15:0]in_d_1_fu_371_p2;
  wire [15:0]in_d_1_reg_707;
  wire \in_d_1_reg_707_reg[12]_i_1__0_n_0 ;
  wire \in_d_1_reg_707_reg[12]_i_1__0_n_1 ;
  wire \in_d_1_reg_707_reg[12]_i_1__0_n_2 ;
  wire \in_d_1_reg_707_reg[12]_i_1__0_n_3 ;
  wire \in_d_1_reg_707_reg[15]_i_1__0_n_2 ;
  wire \in_d_1_reg_707_reg[15]_i_1__0_n_3 ;
  wire \in_d_1_reg_707_reg[4]_i_1__0_n_0 ;
  wire \in_d_1_reg_707_reg[4]_i_1__0_n_1 ;
  wire \in_d_1_reg_707_reg[4]_i_1__0_n_2 ;
  wire \in_d_1_reg_707_reg[4]_i_1__0_n_3 ;
  wire \in_d_1_reg_707_reg[8]_i_1__0_n_0 ;
  wire \in_d_1_reg_707_reg[8]_i_1__0_n_1 ;
  wire \in_d_1_reg_707_reg[8]_i_1__0_n_2 ;
  wire \in_d_1_reg_707_reg[8]_i_1__0_n_3 ;
  wire in_d_reg_203;
  wire \in_d_reg_203_reg_n_0_[0] ;
  wire \in_d_reg_203_reg_n_0_[10] ;
  wire \in_d_reg_203_reg_n_0_[11] ;
  wire \in_d_reg_203_reg_n_0_[12] ;
  wire \in_d_reg_203_reg_n_0_[13] ;
  wire \in_d_reg_203_reg_n_0_[14] ;
  wire \in_d_reg_203_reg_n_0_[15] ;
  wire \in_d_reg_203_reg_n_0_[1] ;
  wire \in_d_reg_203_reg_n_0_[2] ;
  wire \in_d_reg_203_reg_n_0_[3] ;
  wire \in_d_reg_203_reg_n_0_[4] ;
  wire \in_d_reg_203_reg_n_0_[5] ;
  wire \in_d_reg_203_reg_n_0_[6] ;
  wire \in_d_reg_203_reg_n_0_[7] ;
  wire \in_d_reg_203_reg_n_0_[8] ;
  wire \in_d_reg_203_reg_n_0_[9] ;
  wire [1:1]k_h_1_fu_405_p2;
  wire [1:0]k_h_1_reg_720;
  wire \k_h_1_reg_720[0]_i_1__0_n_0 ;
  wire \k_h_1_reg_720[1]_i_1__0_n_0 ;
  wire \k_h_reg_226[0]_i_1__1_n_0 ;
  wire \k_h_reg_226[1]_i_1__1_n_0 ;
  wire [1:0]k_w_1_reg_743;
  wire \k_w_1_reg_743[0]_i_1__0_n_0 ;
  wire \k_w_1_reg_743[1]_i_1__0_n_0 ;
  wire [1:0]k_w_reg_238;
  wire \k_w_reg_238[0]_i_1__1_n_0 ;
  wire \k_w_reg_238[1]_i_1__1_n_0 ;
  wire [10:1]next_mul3_fu_274_p2;
  wire [10:1]next_mul3_reg_630;
  wire \next_mul3_reg_630[5]_i_2__0_n_0 ;
  wire \next_mul3_reg_630[5]_i_3__0_n_0 ;
  wire \next_mul3_reg_630_reg[5]_i_1__0_n_0 ;
  wire \next_mul3_reg_630_reg[5]_i_1__0_n_1 ;
  wire \next_mul3_reg_630_reg[5]_i_1__0_n_2 ;
  wire \next_mul3_reg_630_reg[5]_i_1__0_n_3 ;
  wire \next_mul3_reg_630_reg[9]_i_1__0_n_0 ;
  wire \next_mul3_reg_630_reg[9]_i_1__0_n_1 ;
  wire \next_mul3_reg_630_reg[9]_i_1__0_n_2 ;
  wire \next_mul3_reg_630_reg[9]_i_1__0_n_3 ;
  wire [10:4]next_mul6_fu_269_p2;
  wire [10:4]next_mul6_reg_625;
  wire \next_mul6_reg_625_reg[10]_i_1__0_n_3 ;
  wire \next_mul6_reg_625_reg[8]_i_1_n_0 ;
  wire \next_mul6_reg_625_reg[8]_i_1_n_1 ;
  wire \next_mul6_reg_625_reg[8]_i_1_n_2 ;
  wire \next_mul6_reg_625_reg[8]_i_1_n_3 ;
  wire [11:4]next_mul_fu_361_p2;
  wire [11:4]next_mul_reg_699;
  wire \next_mul_reg_699_reg[11]_i_1_n_2 ;
  wire \next_mul_reg_699_reg[11]_i_1_n_3 ;
  wire \next_mul_reg_699_reg[8]_i_1__0_n_0 ;
  wire \next_mul_reg_699_reg[8]_i_1__0_n_1 ;
  wire \next_mul_reg_699_reg[8]_i_1__0_n_2 ;
  wire \next_mul_reg_699_reg[8]_i_1__0_n_3 ;
  wire [15:0]out_d_3_fu_284_p2;
  wire [15:0]out_d_3_reg_638;
  wire \out_d_3_reg_638_reg[12]_i_1__0_n_0 ;
  wire \out_d_3_reg_638_reg[12]_i_1__0_n_1 ;
  wire \out_d_3_reg_638_reg[12]_i_1__0_n_2 ;
  wire \out_d_3_reg_638_reg[12]_i_1__0_n_3 ;
  wire \out_d_3_reg_638_reg[15]_i_1__0_n_2 ;
  wire \out_d_3_reg_638_reg[15]_i_1__0_n_3 ;
  wire \out_d_3_reg_638_reg[4]_i_1__0_n_0 ;
  wire \out_d_3_reg_638_reg[4]_i_1__0_n_1 ;
  wire \out_d_3_reg_638_reg[4]_i_1__0_n_2 ;
  wire \out_d_3_reg_638_reg[4]_i_1__0_n_3 ;
  wire \out_d_3_reg_638_reg[8]_i_1__0_n_0 ;
  wire \out_d_3_reg_638_reg[8]_i_1__0_n_1 ;
  wire \out_d_3_reg_638_reg[8]_i_1__0_n_2 ;
  wire \out_d_3_reg_638_reg[8]_i_1__0_n_3 ;
  wire out_d_reg_145;
  wire \out_d_reg_145_reg_n_0_[0] ;
  wire \out_d_reg_145_reg_n_0_[10] ;
  wire \out_d_reg_145_reg_n_0_[11] ;
  wire \out_d_reg_145_reg_n_0_[12] ;
  wire \out_d_reg_145_reg_n_0_[13] ;
  wire \out_d_reg_145_reg_n_0_[14] ;
  wire \out_d_reg_145_reg_n_0_[15] ;
  wire \out_d_reg_145_reg_n_0_[1] ;
  wire \out_d_reg_145_reg_n_0_[2] ;
  wire \out_d_reg_145_reg_n_0_[3] ;
  wire \out_d_reg_145_reg_n_0_[4] ;
  wire \out_d_reg_145_reg_n_0_[5] ;
  wire \out_d_reg_145_reg_n_0_[6] ;
  wire \out_d_reg_145_reg_n_0_[7] ;
  wire \out_d_reg_145_reg_n_0_[8] ;
  wire \out_d_reg_145_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_308_p2;
  wire [15:0]out_h_3_reg_661;
  wire \out_h_3_reg_661_reg[12]_i_1__0_n_0 ;
  wire \out_h_3_reg_661_reg[12]_i_1__0_n_1 ;
  wire \out_h_3_reg_661_reg[12]_i_1__0_n_2 ;
  wire \out_h_3_reg_661_reg[12]_i_1__0_n_3 ;
  wire \out_h_3_reg_661_reg[15]_i_1__0_n_2 ;
  wire \out_h_3_reg_661_reg[15]_i_1__0_n_3 ;
  wire \out_h_3_reg_661_reg[4]_i_1__0_n_0 ;
  wire \out_h_3_reg_661_reg[4]_i_1__0_n_1 ;
  wire \out_h_3_reg_661_reg[4]_i_1__0_n_2 ;
  wire \out_h_3_reg_661_reg[4]_i_1__0_n_3 ;
  wire \out_h_3_reg_661_reg[8]_i_1__0_n_0 ;
  wire \out_h_3_reg_661_reg[8]_i_1__0_n_1 ;
  wire \out_h_3_reg_661_reg[8]_i_1__0_n_2 ;
  wire \out_h_3_reg_661_reg[8]_i_1__0_n_3 ;
  wire out_h_reg_180;
  wire \out_h_reg_180_reg_n_0_[0] ;
  wire \out_h_reg_180_reg_n_0_[10] ;
  wire \out_h_reg_180_reg_n_0_[11] ;
  wire \out_h_reg_180_reg_n_0_[12] ;
  wire \out_h_reg_180_reg_n_0_[13] ;
  wire \out_h_reg_180_reg_n_0_[14] ;
  wire \out_h_reg_180_reg_n_0_[15] ;
  wire \out_h_reg_180_reg_n_0_[1] ;
  wire \out_h_reg_180_reg_n_0_[2] ;
  wire \out_h_reg_180_reg_n_0_[3] ;
  wire \out_h_reg_180_reg_n_0_[4] ;
  wire \out_h_reg_180_reg_n_0_[5] ;
  wire \out_h_reg_180_reg_n_0_[6] ;
  wire \out_h_reg_180_reg_n_0_[7] ;
  wire \out_h_reg_180_reg_n_0_[8] ;
  wire \out_h_reg_180_reg_n_0_[9] ;
  wire [15:0]out_w_3_fu_337_p2;
  wire [15:0]out_w_3_reg_684;
  wire \out_w_3_reg_684_reg[12]_i_1__0_n_0 ;
  wire \out_w_3_reg_684_reg[12]_i_1__0_n_1 ;
  wire \out_w_3_reg_684_reg[12]_i_1__0_n_2 ;
  wire \out_w_3_reg_684_reg[12]_i_1__0_n_3 ;
  wire \out_w_3_reg_684_reg[15]_i_1__0_n_2 ;
  wire \out_w_3_reg_684_reg[15]_i_1__0_n_3 ;
  wire \out_w_3_reg_684_reg[4]_i_1__0_n_0 ;
  wire \out_w_3_reg_684_reg[4]_i_1__0_n_1 ;
  wire \out_w_3_reg_684_reg[4]_i_1__0_n_2 ;
  wire \out_w_3_reg_684_reg[4]_i_1__0_n_3 ;
  wire \out_w_3_reg_684_reg[8]_i_1__0_n_0 ;
  wire \out_w_3_reg_684_reg[8]_i_1__0_n_1 ;
  wire \out_w_3_reg_684_reg[8]_i_1__0_n_2 ;
  wire \out_w_3_reg_684_reg[8]_i_1__0_n_3 ;
  wire \out_w_reg_192_reg_n_0_[0] ;
  wire \out_w_reg_192_reg_n_0_[10] ;
  wire \out_w_reg_192_reg_n_0_[11] ;
  wire \out_w_reg_192_reg_n_0_[12] ;
  wire \out_w_reg_192_reg_n_0_[13] ;
  wire \out_w_reg_192_reg_n_0_[14] ;
  wire \out_w_reg_192_reg_n_0_[15] ;
  wire \out_w_reg_192_reg_n_0_[1] ;
  wire \out_w_reg_192_reg_n_0_[2] ;
  wire \out_w_reg_192_reg_n_0_[3] ;
  wire \out_w_reg_192_reg_n_0_[4] ;
  wire \out_w_reg_192_reg_n_0_[5] ;
  wire \out_w_reg_192_reg_n_0_[6] ;
  wire \out_w_reg_192_reg_n_0_[7] ;
  wire \out_w_reg_192_reg_n_0_[8] ;
  wire \out_w_reg_192_reg_n_0_[9] ;
  wire [3:2]p_shl3_cast_fu_442_p1;
  wire p_tmp_s_reg_773;
  wire \p_tmp_s_reg_773[14]_i_16__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_17__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_18__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_20__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_21__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_22__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_23__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_24__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_25__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_26__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_27__0_n_0 ;
  wire [14:0]\p_tmp_s_reg_773_reg[14]_0 ;
  wire \p_tmp_s_reg_773_reg[14]_i_13__0_n_0 ;
  wire \p_tmp_s_reg_773_reg[14]_i_13__0_n_1 ;
  wire \p_tmp_s_reg_773_reg[14]_i_13__0_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_13__0_n_3 ;
  wire \p_tmp_s_reg_773_reg[14]_i_19__0_n_0 ;
  wire \p_tmp_s_reg_773_reg[14]_i_19__0_n_1 ;
  wire \p_tmp_s_reg_773_reg[14]_i_19__0_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_19__0_n_3 ;
  wire [0:0]\p_tmp_s_reg_773_reg[14]_i_3__0 ;
  wire \p_tmp_s_reg_773_reg[14]_i_8__0_n_1 ;
  wire \p_tmp_s_reg_773_reg[14]_i_8__0_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_8__0_n_3 ;
  wire \p_tmp_s_reg_773_reg_n_0_[0] ;
  wire \p_tmp_s_reg_773_reg_n_0_[10] ;
  wire \p_tmp_s_reg_773_reg_n_0_[11] ;
  wire \p_tmp_s_reg_773_reg_n_0_[12] ;
  wire \p_tmp_s_reg_773_reg_n_0_[13] ;
  wire \p_tmp_s_reg_773_reg_n_0_[14] ;
  wire \p_tmp_s_reg_773_reg_n_0_[1] ;
  wire \p_tmp_s_reg_773_reg_n_0_[2] ;
  wire \p_tmp_s_reg_773_reg_n_0_[3] ;
  wire \p_tmp_s_reg_773_reg_n_0_[4] ;
  wire \p_tmp_s_reg_773_reg_n_0_[5] ;
  wire \p_tmp_s_reg_773_reg_n_0_[6] ;
  wire \p_tmp_s_reg_773_reg_n_0_[7] ;
  wire \p_tmp_s_reg_773_reg_n_0_[8] ;
  wire \p_tmp_s_reg_773_reg_n_0_[9] ;
  wire [10:1]phi_mul2_reg_156;
  wire \phi_mul5_reg_168_reg_n_0_[10] ;
  wire \phi_mul5_reg_168_reg_n_0_[4] ;
  wire \phi_mul5_reg_168_reg_n_0_[5] ;
  wire \phi_mul5_reg_168_reg_n_0_[6] ;
  wire \phi_mul5_reg_168_reg_n_0_[7] ;
  wire \phi_mul5_reg_168_reg_n_0_[8] ;
  wire \phi_mul5_reg_168_reg_n_0_[9] ;
  wire [11:4]phi_mul_reg_214;
  wire [15:0]q0;
  wire [11:0]q0_0;
  wire [0:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_0_i_27__0_n_1;
  wire ram_reg_0_i_27__0_n_2;
  wire ram_reg_0_i_27__0_n_3;
  wire ram_reg_0_i_36__1_n_0;
  wire ram_reg_0_i_36__1_n_1;
  wire ram_reg_0_i_36__1_n_2;
  wire ram_reg_0_i_36__1_n_3;
  wire ram_reg_0_i_45__0_n_0;
  wire ram_reg_0_i_45__0_n_1;
  wire ram_reg_0_i_45__0_n_2;
  wire ram_reg_0_i_45__0_n_3;
  wire ram_reg_0_i_59_n_0;
  wire ram_reg_0_i_60_n_0;
  wire ram_reg_0_i_61_n_0;
  wire ram_reg_0_i_62_n_0;
  wire ram_reg_0_i_63_n_0;
  wire ram_reg_0_i_64_n_0;
  wire ram_reg_0_i_65_n_0;
  wire ram_reg_0_i_67_n_0;
  wire ram_reg_0_i_68_n_0;
  wire ram_reg_0_i_69_n_0;
  wire ram_reg_0_i_70_n_0;
  wire ram_reg_0_i_71_n_0;
  wire ram_reg_0_i_72_n_0;
  wire ram_reg_0_i_73_n_0;
  wire ram_reg_0_i_74_n_0;
  wire ram_reg_0_i_76_n_0;
  wire ram_reg_0_i_77_n_0;
  wire ram_reg_0_i_78_n_0;
  wire ram_reg_0_i_79_n_0;
  wire ram_reg_0_i_80_n_0;
  wire ram_reg_0_i_81_n_0;
  wire ram_reg_0_i_82_n_0;
  wire [2:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_31_n_0;
  wire ram_reg_i_39_n_2;
  wire ram_reg_i_39_n_3;
  wire ram_reg_i_59__0_n_0;
  wire ram_reg_i_59__0_n_1;
  wire ram_reg_i_59__0_n_2;
  wire ram_reg_i_59__0_n_3;
  wire ram_reg_i_60__0_n_0;
  wire ram_reg_i_61__0_n_0;
  wire ram_reg_i_62__0_n_0;
  wire ram_reg_i_63__1_n_0;
  wire ram_reg_i_64__1_n_0;
  wire ram_reg_i_65__0_n_0;
  wire tmp3_reg_735_reg_i_10__0_n_0;
  wire tmp3_reg_735_reg_i_11__0_n_0;
  wire tmp3_reg_735_reg_i_12__0_n_0;
  wire tmp3_reg_735_reg_i_13__0_n_0;
  wire tmp3_reg_735_reg_i_14__0_n_0;
  wire tmp3_reg_735_reg_i_15__0_n_0;
  wire tmp3_reg_735_reg_i_16__0_n_1;
  wire tmp3_reg_735_reg_i_16__0_n_2;
  wire tmp3_reg_735_reg_i_16__0_n_3;
  wire tmp3_reg_735_reg_i_17__0_n_0;
  wire tmp3_reg_735_reg_i_17__0_n_1;
  wire tmp3_reg_735_reg_i_17__0_n_2;
  wire tmp3_reg_735_reg_i_17__0_n_3;
  wire tmp3_reg_735_reg_i_18__0_n_0;
  wire tmp3_reg_735_reg_i_18__0_n_1;
  wire tmp3_reg_735_reg_i_18__0_n_2;
  wire tmp3_reg_735_reg_i_18__0_n_3;
  wire tmp3_reg_735_reg_i_19__0_n_0;
  wire tmp3_reg_735_reg_i_1__0_n_1;
  wire tmp3_reg_735_reg_i_1__0_n_2;
  wire tmp3_reg_735_reg_i_1__0_n_3;
  wire tmp3_reg_735_reg_i_20_n_0;
  wire tmp3_reg_735_reg_i_2__0_n_0;
  wire tmp3_reg_735_reg_i_2__0_n_1;
  wire tmp3_reg_735_reg_i_2__0_n_2;
  wire tmp3_reg_735_reg_i_2__0_n_3;
  wire tmp3_reg_735_reg_i_3__0_n_0;
  wire tmp3_reg_735_reg_i_3__0_n_1;
  wire tmp3_reg_735_reg_i_3__0_n_2;
  wire tmp3_reg_735_reg_i_3__0_n_3;
  wire tmp3_reg_735_reg_i_4__0_n_0;
  wire tmp3_reg_735_reg_i_5__0_n_0;
  wire tmp3_reg_735_reg_i_6__0_n_0;
  wire tmp3_reg_735_reg_i_7__0_n_0;
  wire tmp3_reg_735_reg_i_8__0_n_0;
  wire tmp3_reg_735_reg_i_9__0_n_0;
  wire tmp3_reg_735_reg_n_100;
  wire tmp3_reg_735_reg_n_101;
  wire tmp3_reg_735_reg_n_102;
  wire tmp3_reg_735_reg_n_103;
  wire tmp3_reg_735_reg_n_104;
  wire tmp3_reg_735_reg_n_105;
  wire tmp3_reg_735_reg_n_94;
  wire tmp3_reg_735_reg_n_95;
  wire tmp3_reg_735_reg_n_96;
  wire tmp3_reg_735_reg_n_97;
  wire tmp3_reg_735_reg_n_98;
  wire tmp3_reg_735_reg_n_99;
  wire [11:0]tmp4_cast_fu_420_p1;
  wire [10:2]tmp6_fu_393_p2;
  wire [10:0]tmp6_reg_712;
  wire \tmp6_reg_712[10]_i_3__0_n_0 ;
  wire \tmp6_reg_712[10]_i_5__0_n_0 ;
  wire \tmp6_reg_712[10]_i_6__0_n_0 ;
  wire \tmp6_reg_712[10]_i_7__0_n_0 ;
  wire \tmp6_reg_712[1]_i_2__0_n_0 ;
  wire \tmp6_reg_712[1]_i_3__0_n_0 ;
  wire \tmp6_reg_712[1]_i_4__0_n_0 ;
  wire \tmp6_reg_712[1]_i_5__0_n_0 ;
  wire \tmp6_reg_712[5]_i_2__0_n_0 ;
  wire \tmp6_reg_712[5]_i_3__0_n_0 ;
  wire \tmp6_reg_712[5]_i_4__0_n_0 ;
  wire \tmp6_reg_712[9]_i_10__0_n_0 ;
  wire \tmp6_reg_712[9]_i_3__0_n_0 ;
  wire \tmp6_reg_712[9]_i_4__0_n_0 ;
  wire \tmp6_reg_712[9]_i_5__0_n_0 ;
  wire \tmp6_reg_712[9]_i_6__0_n_0 ;
  wire \tmp6_reg_712[9]_i_7__0_n_0 ;
  wire \tmp6_reg_712[9]_i_8__0_n_0 ;
  wire \tmp6_reg_712[9]_i_9__0_n_0 ;
  wire \tmp6_reg_712_reg[10]_i_4__0_n_2 ;
  wire \tmp6_reg_712_reg[10]_i_4__0_n_3 ;
  wire \tmp6_reg_712_reg[10]_i_4__0_n_5 ;
  wire \tmp6_reg_712_reg[10]_i_4__0_n_6 ;
  wire \tmp6_reg_712_reg[10]_i_4__0_n_7 ;
  wire \tmp6_reg_712_reg[1]_i_1__0_n_0 ;
  wire \tmp6_reg_712_reg[1]_i_1__0_n_1 ;
  wire \tmp6_reg_712_reg[1]_i_1__0_n_2 ;
  wire \tmp6_reg_712_reg[1]_i_1__0_n_3 ;
  wire \tmp6_reg_712_reg[5]_i_1__0_n_0 ;
  wire \tmp6_reg_712_reg[5]_i_1__0_n_1 ;
  wire \tmp6_reg_712_reg[5]_i_1__0_n_2 ;
  wire \tmp6_reg_712_reg[5]_i_1__0_n_3 ;
  wire \tmp6_reg_712_reg[9]_i_1__0_n_0 ;
  wire \tmp6_reg_712_reg[9]_i_1__0_n_1 ;
  wire \tmp6_reg_712_reg[9]_i_1__0_n_2 ;
  wire \tmp6_reg_712_reg[9]_i_1__0_n_3 ;
  wire \tmp6_reg_712_reg[9]_i_2__0_n_0 ;
  wire \tmp6_reg_712_reg[9]_i_2__0_n_1 ;
  wire \tmp6_reg_712_reg[9]_i_2__0_n_2 ;
  wire \tmp6_reg_712_reg[9]_i_2__0_n_3 ;
  wire [11:0]tmp_110_cast_reg_671_reg__0__0;
  wire [11:0]tmp_111_cast_reg_689_reg__0__0;
  wire tmp_112_fu_351_p2_i_10__1_n_0;
  wire tmp_112_fu_351_p2_i_11__1_n_0;
  wire tmp_112_fu_351_p2_i_12__1_n_0;
  wire tmp_112_fu_351_p2_i_13__1_n_0;
  wire tmp_112_fu_351_p2_i_14__1_n_0;
  wire tmp_112_fu_351_p2_i_1__1_n_2;
  wire tmp_112_fu_351_p2_i_1__1_n_3;
  wire tmp_112_fu_351_p2_i_2__1_n_0;
  wire tmp_112_fu_351_p2_i_2__1_n_1;
  wire tmp_112_fu_351_p2_i_2__1_n_2;
  wire tmp_112_fu_351_p2_i_2__1_n_3;
  wire tmp_112_fu_351_p2_i_3__1_n_0;
  wire tmp_112_fu_351_p2_i_3__1_n_1;
  wire tmp_112_fu_351_p2_i_3__1_n_2;
  wire tmp_112_fu_351_p2_i_3__1_n_3;
  wire tmp_112_fu_351_p2_i_4__1_n_0;
  wire tmp_112_fu_351_p2_i_5__1_n_0;
  wire tmp_112_fu_351_p2_i_6__1_n_0;
  wire tmp_112_fu_351_p2_i_7__1_n_0;
  wire tmp_112_fu_351_p2_i_8__1_n_0;
  wire tmp_112_fu_351_p2_i_9__1_n_0;
  wire tmp_112_fu_351_p2_n_100;
  wire tmp_112_fu_351_p2_n_101;
  wire tmp_112_fu_351_p2_n_102;
  wire tmp_112_fu_351_p2_n_103;
  wire tmp_112_fu_351_p2_n_104;
  wire tmp_112_fu_351_p2_n_105;
  wire tmp_112_fu_351_p2_n_95;
  wire tmp_112_fu_351_p2_n_96;
  wire tmp_112_fu_351_p2_n_97;
  wire tmp_112_fu_351_p2_n_98;
  wire tmp_112_fu_351_p2_n_99;
  wire [3:2]tmp_121_fu_446_p2;
  wire [3:0]tmp_121_reg_730;
  wire [15:12]tmp_132_fu_532_p2;
  wire [4:3]tmp_28_fu_387_p2;
  wire [10:5]tmp_28_fu_387_p2__0;
  wire tmp_reg_6660;
  wire [3:2]\NLW_ap_CS_fsm_reg[13]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[13]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[13]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[4]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_707_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_707_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_next_mul3_reg_630_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul3_reg_630_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul6_reg_625_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul6_reg_625_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_699_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_699_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_638_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_638_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_661_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_661_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_684_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_684_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_773_reg[14]_i_13__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_773_reg[14]_i_19__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_773_reg[14]_i_8__0_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_0_i_27__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_39_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_39_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_59__0_O_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp3_reg_735_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp3_reg_735_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_735_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp3_reg_735_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp3_reg_735_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp3_reg_735_reg_i_16__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp3_reg_735_reg_i_1__0_CO_UNCONNECTED;
  wire [3:0]\NLW_tmp6_reg_712_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp6_reg_712_reg[10]_i_2__0_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp6_reg_712_reg[10]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_712_reg[10]_i_4__0_O_UNCONNECTED ;
  wire NLW_tmp_112_fu_351_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_112_fu_351_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_112_fu_351_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_112_fu_351_p2_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_112_fu_351_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_112_fu_351_p2_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_112_fu_351_p2_i_1__1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_112_fu_351_p2_i_1__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \Conv2D_1_array_addr_reg_694[10]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_39_n_2),
        .O(exitcond3_fu_332_p2));
  FDRE \Conv2D_1_array_addr_reg_694_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_105),
        .Q(Conv2D_1_array_addr_reg_694[0]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_95),
        .Q(Conv2D_1_array_addr_reg_694[10]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_104),
        .Q(Conv2D_1_array_addr_reg_694[1]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_103),
        .Q(Conv2D_1_array_addr_reg_694[2]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_102),
        .Q(Conv2D_1_array_addr_reg_694[3]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_101),
        .Q(Conv2D_1_array_addr_reg_694[4]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_100),
        .Q(Conv2D_1_array_addr_reg_694[5]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_99),
        .Q(Conv2D_1_array_addr_reg_694[6]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_98),
        .Q(Conv2D_1_array_addr_reg_694[7]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_97),
        .Q(Conv2D_1_array_addr_reg_694[8]),
        .R(1'b0));
  FDRE \Conv2D_1_array_addr_reg_694_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_96),
        .Q(Conv2D_1_array_addr_reg_694[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2_Conv2D_1_b Conv2D_1_b_U
       (.Q({\out_d_reg_145_reg_n_0_[2] ,\out_d_reg_145_reg_n_0_[1] ,\out_d_reg_145_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[11] ({q0_0[11:9],q0_0[7:0]}));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[10]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[11]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \Conv2D_1_b_load_cast_reg_648_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[9]),
        .Q(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2_Conv2D_1_w Conv2D_1_w_U
       (.DOADO(\conv2d_fix16_2_Conv2D_1_w_rom_U/q0_reg__0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_238(k_w_reg_238),
        .q0_reg(tmp_121_reg_730),
        .q0_reg_0(tmp6_reg_712));
  LUT4 #(
    .INIT(16'h55C0)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_conv2d_fix16_2_fu_413_ap_start_reg),
        .I1(\ap_CS_fsm[0]_i_2__1_n_0 ),
        .I2(\ap_CS_fsm[0]_i_3__1_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_279_p2),
        .I5(ram_reg_i_31_n_0),
        .O(\ap_CS_fsm[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_3__1 
       (.I0(ap_CS_fsm_state9),
        .I1(Q),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[10]_i_1__1 
       (.I0(k_w_reg_238[1]),
        .I1(k_w_reg_238[0]),
        .I2(Q),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(grp_conv2d_fix16_2_fu_413_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond5_fu_279_p2),
        .I4(ram_reg_1[1]),
        .I5(ram_reg_1[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ram_reg_1[1]),
        .I1(grp_conv2d_fix16_2_fu_413_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_279_p2),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[13]_i_1__2 
       (.I0(exitcond2_fu_366_p2),
        .I1(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[13]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[13]_i_4__1 
       (.I0(\in_d_reg_203_reg_n_0_[15] ),
        .O(\ap_CS_fsm[13]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_5__1 
       (.I0(\in_d_reg_203_reg_n_0_[14] ),
        .I1(\in_d_reg_203_reg_n_0_[13] ),
        .I2(\in_d_reg_203_reg_n_0_[12] ),
        .O(\ap_CS_fsm[13]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_6__1 
       (.I0(\in_d_reg_203_reg_n_0_[11] ),
        .I1(\in_d_reg_203_reg_n_0_[10] ),
        .I2(\in_d_reg_203_reg_n_0_[9] ),
        .O(\ap_CS_fsm[13]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_7__1 
       (.I0(\in_d_reg_203_reg_n_0_[8] ),
        .I1(\in_d_reg_203_reg_n_0_[7] ),
        .I2(\in_d_reg_203_reg_n_0_[6] ),
        .O(\ap_CS_fsm[13]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[13]_i_8__1 
       (.I0(\in_d_reg_203_reg_n_0_[5] ),
        .I1(\in_d_reg_203_reg_n_0_[4] ),
        .I2(\in_d_reg_203_reg_n_0_[3] ),
        .O(\ap_CS_fsm[13]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_9__1 
       (.I0(\in_d_reg_203_reg_n_0_[2] ),
        .I1(\in_d_reg_203_reg_n_0_[1] ),
        .I2(\in_d_reg_203_reg_n_0_[0] ),
        .O(\ap_CS_fsm[13]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_conv2d_fix16_2_fu_413_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_303_p2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__11 
       (.I0(exitcond5_fu_279_p2),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(\out_d_reg_145_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\out_d_reg_145_reg_n_0_[14] ),
        .I1(\out_d_reg_145_reg_n_0_[13] ),
        .I2(\out_d_reg_145_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(\out_d_reg_145_reg_n_0_[11] ),
        .I1(\out_d_reg_145_reg_n_0_[10] ),
        .I2(\out_d_reg_145_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(\out_d_reg_145_reg_n_0_[8] ),
        .I1(\out_d_reg_145_reg_n_0_[7] ),
        .I2(\out_d_reg_145_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[2]_i_8__1 
       (.I0(\out_d_reg_145_reg_n_0_[5] ),
        .I1(\out_d_reg_145_reg_n_0_[4] ),
        .I2(\out_d_reg_145_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__1 
       (.I0(\out_d_reg_145_reg_n_0_[2] ),
        .I1(\out_d_reg_145_reg_n_0_[1] ),
        .I2(\out_d_reg_145_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_i_39_n_2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_303_p2),
        .O(tmp_reg_6660));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[4]_i_4__1 
       (.I0(\out_h_reg_180_reg_n_0_[15] ),
        .O(\ap_CS_fsm[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_5__1 
       (.I0(\out_h_reg_180_reg_n_0_[14] ),
        .I1(\out_h_reg_180_reg_n_0_[13] ),
        .I2(\out_h_reg_180_reg_n_0_[12] ),
        .O(\ap_CS_fsm[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_6__1 
       (.I0(\out_h_reg_180_reg_n_0_[11] ),
        .I1(\out_h_reg_180_reg_n_0_[10] ),
        .I2(\out_h_reg_180_reg_n_0_[9] ),
        .O(\ap_CS_fsm[4]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_7__1 
       (.I0(\out_h_reg_180_reg_n_0_[8] ),
        .I1(\out_h_reg_180_reg_n_0_[7] ),
        .I2(\out_h_reg_180_reg_n_0_[6] ),
        .O(\ap_CS_fsm[4]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[4]_i_8__1 
       (.I0(\out_h_reg_180_reg_n_0_[5] ),
        .I1(\out_h_reg_180_reg_n_0_[4] ),
        .I2(\out_h_reg_180_reg_n_0_[3] ),
        .O(\ap_CS_fsm[4]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[4]_i_9__1 
       (.I0(\out_h_reg_180_reg_n_0_[2] ),
        .I1(\out_h_reg_180_reg_n_0_[1] ),
        .I2(\out_h_reg_180_reg_n_0_[0] ),
        .O(\ap_CS_fsm[4]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state15),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h00FF8080)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(p_shl3_cast_fu_442_p1[3]),
        .I1(p_shl3_cast_fu_442_p1[2]),
        .I2(ap_CS_fsm_state8),
        .I3(ram_reg_i_39_n_2),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h74444444)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(exitcond2_fu_366_p2),
        .I1(ap_CS_fsm_state7),
        .I2(Q),
        .I3(k_w_reg_238[0]),
        .I4(k_w_reg_238[1]),
        .O(ap_NS_fsm[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(p_shl3_cast_fu_442_p1[3]),
        .I1(p_shl3_cast_fu_442_p1[2]),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[9]_i_1__1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state13),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[13]_i_1__2_n_0 ),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[13]_i_2__1 
       (.CI(\ap_CS_fsm_reg[13]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[13]_i_2__1_CO_UNCONNECTED [3:2],exitcond2_fu_366_p2,\ap_CS_fsm_reg[13]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[13]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[13]_i_4__1_n_0 ,\ap_CS_fsm[13]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[13]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[13]_i_3__1_n_0 ,\ap_CS_fsm_reg[13]_i_3__1_n_1 ,\ap_CS_fsm_reg[13]_i_3__1_n_2 ,\ap_CS_fsm_reg[13]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[13]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[13]_i_6__1_n_0 ,\ap_CS_fsm[13]_i_7__1_n_0 ,\ap_CS_fsm[13]_i_8__1_n_0 ,\ap_CS_fsm[13]_i_9__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__11_n_0 ),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(\ap_CS_fsm_reg[2]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED [3:2],exitcond5_fu_279_p2,\ap_CS_fsm_reg[2]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__1_n_0 ,\ap_CS_fsm[2]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__1_n_0 ,\ap_CS_fsm_reg[2]_i_3__1_n_1 ,\ap_CS_fsm_reg[2]_i_3__1_n_2 ,\ap_CS_fsm_reg[2]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__1_n_0 ,\ap_CS_fsm[2]_i_7__1_n_0 ,\ap_CS_fsm[2]_i_8__1_n_0 ,\ap_CS_fsm[2]_i_9__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_6660),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__1 
       (.CI(\ap_CS_fsm_reg[4]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2__1_CO_UNCONNECTED [3:2],exitcond4_fu_303_p2,\ap_CS_fsm_reg[4]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[4]_i_4__1_n_0 ,\ap_CS_fsm[4]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__1_n_0 ,\ap_CS_fsm_reg[4]_i_3__1_n_1 ,\ap_CS_fsm_reg[4]_i_3__1_n_2 ,\ap_CS_fsm_reg[4]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_6__1_n_0 ,\ap_CS_fsm[4]_i_7__1_n_0 ,\ap_CS_fsm[4]_i_8__1_n_0 ,\ap_CS_fsm[4]_i_9__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_conv2d_fix16_2_fu_413_ap_start_reg_i_1
       (.I0(ram_reg_1[0]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond5_fu_279_p2),
        .I3(grp_conv2d_fix16_2_fu_413_ap_start_reg),
        .O(\ap_CS_fsm_reg[11]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_707[0]_i_1__0 
       (.I0(\in_d_reg_203_reg_n_0_[0] ),
        .O(in_d_1_fu_371_p2[0]));
  FDRE \in_d_1_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[0]),
        .Q(in_d_1_reg_707[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[10]),
        .Q(in_d_1_reg_707[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[11]),
        .Q(in_d_1_reg_707[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[12]),
        .Q(in_d_1_reg_707[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_707_reg[12]_i_1__0 
       (.CI(\in_d_1_reg_707_reg[8]_i_1__0_n_0 ),
        .CO({\in_d_1_reg_707_reg[12]_i_1__0_n_0 ,\in_d_1_reg_707_reg[12]_i_1__0_n_1 ,\in_d_1_reg_707_reg[12]_i_1__0_n_2 ,\in_d_1_reg_707_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[12:9]),
        .S({\in_d_reg_203_reg_n_0_[12] ,\in_d_reg_203_reg_n_0_[11] ,\in_d_reg_203_reg_n_0_[10] ,\in_d_reg_203_reg_n_0_[9] }));
  FDRE \in_d_1_reg_707_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[13]),
        .Q(in_d_1_reg_707[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[14]),
        .Q(in_d_1_reg_707[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[15]),
        .Q(in_d_1_reg_707[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_707_reg[15]_i_1__0 
       (.CI(\in_d_1_reg_707_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_in_d_1_reg_707_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\in_d_1_reg_707_reg[15]_i_1__0_n_2 ,\in_d_1_reg_707_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_707_reg[15]_i_1__0_O_UNCONNECTED [3],in_d_1_fu_371_p2[15:13]}),
        .S({1'b0,\in_d_reg_203_reg_n_0_[15] ,\in_d_reg_203_reg_n_0_[14] ,\in_d_reg_203_reg_n_0_[13] }));
  FDRE \in_d_1_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[1]),
        .Q(in_d_1_reg_707[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[2]),
        .Q(in_d_1_reg_707[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[3]),
        .Q(in_d_1_reg_707[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[4]),
        .Q(in_d_1_reg_707[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_707_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\in_d_1_reg_707_reg[4]_i_1__0_n_0 ,\in_d_1_reg_707_reg[4]_i_1__0_n_1 ,\in_d_1_reg_707_reg[4]_i_1__0_n_2 ,\in_d_1_reg_707_reg[4]_i_1__0_n_3 }),
        .CYINIT(\in_d_reg_203_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[4:1]),
        .S({\in_d_reg_203_reg_n_0_[4] ,\in_d_reg_203_reg_n_0_[3] ,\in_d_reg_203_reg_n_0_[2] ,\in_d_reg_203_reg_n_0_[1] }));
  FDRE \in_d_1_reg_707_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[5]),
        .Q(in_d_1_reg_707[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[6]),
        .Q(in_d_1_reg_707[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[7]),
        .Q(in_d_1_reg_707[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[8]),
        .Q(in_d_1_reg_707[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_707_reg[8]_i_1__0 
       (.CI(\in_d_1_reg_707_reg[4]_i_1__0_n_0 ),
        .CO({\in_d_1_reg_707_reg[8]_i_1__0_n_0 ,\in_d_1_reg_707_reg[8]_i_1__0_n_1 ,\in_d_1_reg_707_reg[8]_i_1__0_n_2 ,\in_d_1_reg_707_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[8:5]),
        .S({\in_d_reg_203_reg_n_0_[8] ,\in_d_reg_203_reg_n_0_[7] ,\in_d_reg_203_reg_n_0_[6] ,\in_d_reg_203_reg_n_0_[5] }));
  FDRE \in_d_1_reg_707_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[9]),
        .Q(in_d_1_reg_707[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04444444)) 
    \in_d_reg_203[15]_i_1__1 
       (.I0(ram_reg_i_39_n_2),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state8),
        .I3(p_shl3_cast_fu_442_p1[2]),
        .I4(p_shl3_cast_fu_442_p1[3]),
        .O(in_d_reg_203));
  LUT3 #(
    .INIT(8'h80)) 
    \in_d_reg_203[15]_i_2__1 
       (.I0(ap_CS_fsm_state8),
        .I1(p_shl3_cast_fu_442_p1[2]),
        .I2(p_shl3_cast_fu_442_p1[3]),
        .O(ap_NS_fsm10_out));
  FDRE \in_d_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[0]),
        .Q(\in_d_reg_203_reg_n_0_[0] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[10]),
        .Q(\in_d_reg_203_reg_n_0_[10] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[11]),
        .Q(\in_d_reg_203_reg_n_0_[11] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[12]),
        .Q(\in_d_reg_203_reg_n_0_[12] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[13]),
        .Q(\in_d_reg_203_reg_n_0_[13] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[14]),
        .Q(\in_d_reg_203_reg_n_0_[14] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[15]),
        .Q(\in_d_reg_203_reg_n_0_[15] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[1]),
        .Q(\in_d_reg_203_reg_n_0_[1] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[2]),
        .Q(\in_d_reg_203_reg_n_0_[2] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[3]),
        .Q(\in_d_reg_203_reg_n_0_[3] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[4]),
        .Q(\in_d_reg_203_reg_n_0_[4] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[5]),
        .Q(\in_d_reg_203_reg_n_0_[5] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[6]),
        .Q(\in_d_reg_203_reg_n_0_[6] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[7]),
        .Q(\in_d_reg_203_reg_n_0_[7] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[8]),
        .Q(\in_d_reg_203_reg_n_0_[8] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[9]),
        .Q(\in_d_reg_203_reg_n_0_[9] ),
        .R(in_d_reg_203));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_1_reg_720[0]_i_1__0 
       (.I0(p_shl3_cast_fu_442_p1[2]),
        .I1(ap_CS_fsm_state8),
        .I2(k_h_1_reg_720[0]),
        .O(\k_h_1_reg_720[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_1_reg_720[1]_i_1__0 
       (.I0(p_shl3_cast_fu_442_p1[2]),
        .I1(p_shl3_cast_fu_442_p1[3]),
        .I2(ap_CS_fsm_state8),
        .I3(k_h_1_reg_720[1]),
        .O(\k_h_1_reg_720[1]_i_1__0_n_0 ));
  FDRE \k_h_1_reg_720_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_720[0]_i_1__0_n_0 ),
        .Q(k_h_1_reg_720[0]),
        .R(1'b0));
  FDRE \k_h_1_reg_720_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_720[1]_i_1__0_n_0 ),
        .Q(k_h_1_reg_720[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_226[0]_i_1__1 
       (.I0(p_shl3_cast_fu_442_p1[2]),
        .I1(k_h_1_reg_720[0]),
        .I2(k_w_reg_238[1]),
        .I3(k_w_reg_238[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_226[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_226[1]_i_1__1 
       (.I0(p_shl3_cast_fu_442_p1[3]),
        .I1(k_h_1_reg_720[1]),
        .I2(k_w_reg_238[1]),
        .I3(k_w_reg_238[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_226[1]_i_1__1_n_0 ));
  FDRE \k_h_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_226[0]_i_1__1_n_0 ),
        .Q(p_shl3_cast_fu_442_p1[2]),
        .R(1'b0));
  FDRE \k_h_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_226[1]_i_1__1_n_0 ),
        .Q(p_shl3_cast_fu_442_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_1_reg_743[0]_i_1__0 
       (.I0(k_w_reg_238[0]),
        .I1(Q),
        .I2(k_w_1_reg_743[0]),
        .O(\k_w_1_reg_743[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_1_reg_743[1]_i_1__0 
       (.I0(k_w_reg_238[0]),
        .I1(k_w_reg_238[1]),
        .I2(Q),
        .I3(k_w_1_reg_743[1]),
        .O(\k_w_1_reg_743[1]_i_1__0_n_0 ));
  FDRE \k_w_1_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_743[0]_i_1__0_n_0 ),
        .Q(k_w_1_reg_743[0]),
        .R(1'b0));
  FDRE \k_w_1_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_743[1]_i_1__0_n_0 ),
        .Q(k_w_1_reg_743[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_238[0]_i_1__1 
       (.I0(k_w_reg_238[0]),
        .I1(ap_CS_fsm_state13),
        .I2(k_w_1_reg_743[0]),
        .I3(ap_CS_fsm_state9),
        .O(\k_w_reg_238[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_238[1]_i_1__1 
       (.I0(k_w_reg_238[1]),
        .I1(ap_CS_fsm_state13),
        .I2(k_w_1_reg_743[1]),
        .I3(ap_CS_fsm_state9),
        .O(\k_w_reg_238[1]_i_1__1_n_0 ));
  FDRE \k_w_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_238[0]_i_1__1_n_0 ),
        .Q(k_w_reg_238[0]),
        .R(1'b0));
  FDRE \k_w_reg_238_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_238[1]_i_1__1_n_0 ),
        .Q(k_w_reg_238[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_4 network_mul_mul_16s_13s_29_1_1_U30
       (.DIADI(DIADI[11:0]),
        .DOADO(\conv2d_fix16_2_Conv2D_1_w_rom_U/q0_reg__0 ),
        .O(tmp_132_fu_532_p2),
        .P(P),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .q0(q0),
        .ram_reg({\p_tmp_s_reg_773_reg_n_0_[11] ,\p_tmp_s_reg_773_reg_n_0_[10] ,\p_tmp_s_reg_773_reg_n_0_[9] ,\p_tmp_s_reg_773_reg_n_0_[8] ,\p_tmp_s_reg_773_reg_n_0_[7] ,\p_tmp_s_reg_773_reg_n_0_[6] ,\p_tmp_s_reg_773_reg_n_0_[5] ,\p_tmp_s_reg_773_reg_n_0_[4] ,\p_tmp_s_reg_773_reg_n_0_[3] ,\p_tmp_s_reg_773_reg_n_0_[2] ,\p_tmp_s_reg_773_reg_n_0_[1] ,\p_tmp_s_reg_773_reg_n_0_[0] }),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_i_35__0(DOADO));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_630[1]_i_1__0 
       (.I0(phi_mul2_reg_156[1]),
        .O(next_mul3_fu_274_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_630[5]_i_2__0 
       (.I0(phi_mul2_reg_156[3]),
        .O(\next_mul3_reg_630[5]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_630[5]_i_3__0 
       (.I0(phi_mul2_reg_156[2]),
        .O(\next_mul3_reg_630[5]_i_3__0_n_0 ));
  FDRE \next_mul3_reg_630_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[10]),
        .Q(next_mul3_reg_630[10]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_630_reg[10]_i_1 
       (.CI(\next_mul3_reg_630_reg[9]_i_1__0_n_0 ),
        .CO(\NLW_next_mul3_reg_630_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul3_reg_630_reg[10]_i_1_O_UNCONNECTED [3:1],next_mul3_fu_274_p2[10]}),
        .S({1'b0,1'b0,1'b0,phi_mul2_reg_156[10]}));
  FDRE \next_mul3_reg_630_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[1]),
        .Q(next_mul3_reg_630[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[2]),
        .Q(next_mul3_reg_630[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[3]),
        .Q(next_mul3_reg_630[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[4]),
        .Q(next_mul3_reg_630[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[5]),
        .Q(next_mul3_reg_630[5]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_630_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul3_reg_630_reg[5]_i_1__0_n_0 ,\next_mul3_reg_630_reg[5]_i_1__0_n_1 ,\next_mul3_reg_630_reg[5]_i_1__0_n_2 ,\next_mul3_reg_630_reg[5]_i_1__0_n_3 }),
        .CYINIT(phi_mul2_reg_156[1]),
        .DI(phi_mul2_reg_156[5:2]),
        .O(next_mul3_fu_274_p2[5:2]),
        .S({phi_mul2_reg_156[5:4],\next_mul3_reg_630[5]_i_2__0_n_0 ,\next_mul3_reg_630[5]_i_3__0_n_0 }));
  FDRE \next_mul3_reg_630_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[6]),
        .Q(next_mul3_reg_630[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[7]),
        .Q(next_mul3_reg_630[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[8]),
        .Q(next_mul3_reg_630[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[9]),
        .Q(next_mul3_reg_630[9]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_630_reg[9]_i_1__0 
       (.CI(\next_mul3_reg_630_reg[5]_i_1__0_n_0 ),
        .CO({\next_mul3_reg_630_reg[9]_i_1__0_n_0 ,\next_mul3_reg_630_reg[9]_i_1__0_n_1 ,\next_mul3_reg_630_reg[9]_i_1__0_n_2 ,\next_mul3_reg_630_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_156[9:6]),
        .O(next_mul3_fu_274_p2[9:6]),
        .S(phi_mul2_reg_156[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul6_reg_625[4]_i_1 
       (.I0(\phi_mul5_reg_168_reg_n_0_[4] ),
        .O(next_mul6_fu_269_p2[4]));
  FDRE \next_mul6_reg_625_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[10]),
        .Q(next_mul6_reg_625[10]),
        .R(1'b0));
  CARRY4 \next_mul6_reg_625_reg[10]_i_1__0 
       (.CI(\next_mul6_reg_625_reg[8]_i_1_n_0 ),
        .CO({\NLW_next_mul6_reg_625_reg[10]_i_1__0_CO_UNCONNECTED [3:1],\next_mul6_reg_625_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_mul5_reg_168_reg_n_0_[9] }),
        .O({\NLW_next_mul6_reg_625_reg[10]_i_1__0_O_UNCONNECTED [3:2],next_mul6_fu_269_p2[10:9]}),
        .S({1'b0,1'b0,\phi_mul5_reg_168_reg_n_0_[10] ,\phi_mul5_reg_168_reg_n_0_[9] }));
  FDRE \next_mul6_reg_625_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[4]),
        .Q(next_mul6_reg_625[4]),
        .R(1'b0));
  FDRE \next_mul6_reg_625_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[5]),
        .Q(next_mul6_reg_625[5]),
        .R(1'b0));
  FDRE \next_mul6_reg_625_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[6]),
        .Q(next_mul6_reg_625[6]),
        .R(1'b0));
  FDRE \next_mul6_reg_625_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[7]),
        .Q(next_mul6_reg_625[7]),
        .R(1'b0));
  FDRE \next_mul6_reg_625_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[8]),
        .Q(next_mul6_reg_625[8]),
        .R(1'b0));
  CARRY4 \next_mul6_reg_625_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\next_mul6_reg_625_reg[8]_i_1_n_0 ,\next_mul6_reg_625_reg[8]_i_1_n_1 ,\next_mul6_reg_625_reg[8]_i_1_n_2 ,\next_mul6_reg_625_reg[8]_i_1_n_3 }),
        .CYINIT(\phi_mul5_reg_168_reg_n_0_[4] ),
        .DI({\phi_mul5_reg_168_reg_n_0_[8] ,\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] }),
        .O(next_mul6_fu_269_p2[8:5]),
        .S({\phi_mul5_reg_168_reg_n_0_[8] ,\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] }));
  FDRE \next_mul6_reg_625_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[9]),
        .Q(next_mul6_reg_625[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_699[4]_i_1__0 
       (.I0(phi_mul_reg_214[4]),
        .O(next_mul_fu_361_p2[4]));
  FDRE \next_mul_reg_699_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[10]),
        .Q(next_mul_reg_699[10]),
        .R(1'b0));
  FDRE \next_mul_reg_699_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[11]),
        .Q(next_mul_reg_699[11]),
        .R(1'b0));
  CARRY4 \next_mul_reg_699_reg[11]_i_1 
       (.CI(\next_mul_reg_699_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_next_mul_reg_699_reg[11]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_699_reg[11]_i_1_n_2 ,\next_mul_reg_699_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_214[10:9]}),
        .O({\NLW_next_mul_reg_699_reg[11]_i_1_O_UNCONNECTED [3],next_mul_fu_361_p2[11:9]}),
        .S({1'b0,phi_mul_reg_214[11:9]}));
  FDRE \next_mul_reg_699_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[4]),
        .Q(next_mul_reg_699[4]),
        .R(1'b0));
  FDRE \next_mul_reg_699_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[5]),
        .Q(next_mul_reg_699[5]),
        .R(1'b0));
  FDRE \next_mul_reg_699_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[6]),
        .Q(next_mul_reg_699[6]),
        .R(1'b0));
  FDRE \next_mul_reg_699_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[7]),
        .Q(next_mul_reg_699[7]),
        .R(1'b0));
  FDRE \next_mul_reg_699_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[8]),
        .Q(next_mul_reg_699[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_699_reg[8]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul_reg_699_reg[8]_i_1__0_n_0 ,\next_mul_reg_699_reg[8]_i_1__0_n_1 ,\next_mul_reg_699_reg[8]_i_1__0_n_2 ,\next_mul_reg_699_reg[8]_i_1__0_n_3 }),
        .CYINIT(phi_mul_reg_214[4]),
        .DI(phi_mul_reg_214[8:5]),
        .O(next_mul_fu_361_p2[8:5]),
        .S(phi_mul_reg_214[8:5]));
  FDRE \next_mul_reg_699_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[9]),
        .Q(next_mul_reg_699[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_638[0]_i_1__0 
       (.I0(\out_d_reg_145_reg_n_0_[0] ),
        .O(out_d_3_fu_284_p2[0]));
  FDRE \out_d_3_reg_638_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[0]),
        .Q(out_d_3_reg_638[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[10]),
        .Q(out_d_3_reg_638[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[11]),
        .Q(out_d_3_reg_638[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[12]),
        .Q(out_d_3_reg_638[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_638_reg[12]_i_1__0 
       (.CI(\out_d_3_reg_638_reg[8]_i_1__0_n_0 ),
        .CO({\out_d_3_reg_638_reg[12]_i_1__0_n_0 ,\out_d_3_reg_638_reg[12]_i_1__0_n_1 ,\out_d_3_reg_638_reg[12]_i_1__0_n_2 ,\out_d_3_reg_638_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[12:9]),
        .S({\out_d_reg_145_reg_n_0_[12] ,\out_d_reg_145_reg_n_0_[11] ,\out_d_reg_145_reg_n_0_[10] ,\out_d_reg_145_reg_n_0_[9] }));
  FDRE \out_d_3_reg_638_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[13]),
        .Q(out_d_3_reg_638[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[14]),
        .Q(out_d_3_reg_638[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[15]),
        .Q(out_d_3_reg_638[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_638_reg[15]_i_1__0 
       (.CI(\out_d_3_reg_638_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_d_3_reg_638_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_d_3_reg_638_reg[15]_i_1__0_n_2 ,\out_d_3_reg_638_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_638_reg[15]_i_1__0_O_UNCONNECTED [3],out_d_3_fu_284_p2[15:13]}),
        .S({1'b0,\out_d_reg_145_reg_n_0_[15] ,\out_d_reg_145_reg_n_0_[14] ,\out_d_reg_145_reg_n_0_[13] }));
  FDRE \out_d_3_reg_638_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[1]),
        .Q(out_d_3_reg_638[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[2]),
        .Q(out_d_3_reg_638[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[3]),
        .Q(out_d_3_reg_638[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[4]),
        .Q(out_d_3_reg_638[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_638_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_d_3_reg_638_reg[4]_i_1__0_n_0 ,\out_d_3_reg_638_reg[4]_i_1__0_n_1 ,\out_d_3_reg_638_reg[4]_i_1__0_n_2 ,\out_d_3_reg_638_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_d_reg_145_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[4:1]),
        .S({\out_d_reg_145_reg_n_0_[4] ,\out_d_reg_145_reg_n_0_[3] ,\out_d_reg_145_reg_n_0_[2] ,\out_d_reg_145_reg_n_0_[1] }));
  FDRE \out_d_3_reg_638_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[5]),
        .Q(out_d_3_reg_638[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[6]),
        .Q(out_d_3_reg_638[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[7]),
        .Q(out_d_3_reg_638[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[8]),
        .Q(out_d_3_reg_638[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_638_reg[8]_i_1__0 
       (.CI(\out_d_3_reg_638_reg[4]_i_1__0_n_0 ),
        .CO({\out_d_3_reg_638_reg[8]_i_1__0_n_0 ,\out_d_3_reg_638_reg[8]_i_1__0_n_1 ,\out_d_3_reg_638_reg[8]_i_1__0_n_2 ,\out_d_3_reg_638_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[8:5]),
        .S({\out_d_reg_145_reg_n_0_[8] ,\out_d_reg_145_reg_n_0_[7] ,\out_d_reg_145_reg_n_0_[6] ,\out_d_reg_145_reg_n_0_[5] }));
  FDRE \out_d_3_reg_638_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[9]),
        .Q(out_d_3_reg_638[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_145[15]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_conv2d_fix16_2_fu_413_ap_start_reg),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_303_p2),
        .O(out_d_reg_145));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_145[15]_i_2__1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_303_p2),
        .O(ap_NS_fsm13_out));
  FDRE \out_d_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[0]),
        .Q(\out_d_reg_145_reg_n_0_[0] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[10]),
        .Q(\out_d_reg_145_reg_n_0_[10] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[11]),
        .Q(\out_d_reg_145_reg_n_0_[11] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[12]),
        .Q(\out_d_reg_145_reg_n_0_[12] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[13]),
        .Q(\out_d_reg_145_reg_n_0_[13] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[14]),
        .Q(\out_d_reg_145_reg_n_0_[14] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[15]),
        .Q(\out_d_reg_145_reg_n_0_[15] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[1]),
        .Q(\out_d_reg_145_reg_n_0_[1] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[2]),
        .Q(\out_d_reg_145_reg_n_0_[2] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[3]),
        .Q(\out_d_reg_145_reg_n_0_[3] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[4]),
        .Q(\out_d_reg_145_reg_n_0_[4] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[5]),
        .Q(\out_d_reg_145_reg_n_0_[5] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[6]),
        .Q(\out_d_reg_145_reg_n_0_[6] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[7]),
        .Q(\out_d_reg_145_reg_n_0_[7] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[8]),
        .Q(\out_d_reg_145_reg_n_0_[8] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[9]),
        .Q(\out_d_reg_145_reg_n_0_[9] ),
        .R(out_d_reg_145));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_661[0]_i_1__0 
       (.I0(\out_h_reg_180_reg_n_0_[0] ),
        .O(out_h_3_fu_308_p2[0]));
  FDRE \out_h_3_reg_661_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[0]),
        .Q(out_h_3_reg_661[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[10]),
        .Q(out_h_3_reg_661[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[11]),
        .Q(out_h_3_reg_661[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[12]),
        .Q(out_h_3_reg_661[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_661_reg[12]_i_1__0 
       (.CI(\out_h_3_reg_661_reg[8]_i_1__0_n_0 ),
        .CO({\out_h_3_reg_661_reg[12]_i_1__0_n_0 ,\out_h_3_reg_661_reg[12]_i_1__0_n_1 ,\out_h_3_reg_661_reg[12]_i_1__0_n_2 ,\out_h_3_reg_661_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[12:9]),
        .S({\out_h_reg_180_reg_n_0_[12] ,\out_h_reg_180_reg_n_0_[11] ,\out_h_reg_180_reg_n_0_[10] ,\out_h_reg_180_reg_n_0_[9] }));
  FDRE \out_h_3_reg_661_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[13]),
        .Q(out_h_3_reg_661[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[14]),
        .Q(out_h_3_reg_661[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[15]),
        .Q(out_h_3_reg_661[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_661_reg[15]_i_1__0 
       (.CI(\out_h_3_reg_661_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_h_3_reg_661_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_h_3_reg_661_reg[15]_i_1__0_n_2 ,\out_h_3_reg_661_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_661_reg[15]_i_1__0_O_UNCONNECTED [3],out_h_3_fu_308_p2[15:13]}),
        .S({1'b0,\out_h_reg_180_reg_n_0_[15] ,\out_h_reg_180_reg_n_0_[14] ,\out_h_reg_180_reg_n_0_[13] }));
  FDRE \out_h_3_reg_661_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[1]),
        .Q(out_h_3_reg_661[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[2]),
        .Q(out_h_3_reg_661[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[3]),
        .Q(out_h_3_reg_661[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[4]),
        .Q(out_h_3_reg_661[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_661_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_h_3_reg_661_reg[4]_i_1__0_n_0 ,\out_h_3_reg_661_reg[4]_i_1__0_n_1 ,\out_h_3_reg_661_reg[4]_i_1__0_n_2 ,\out_h_3_reg_661_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_h_reg_180_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[4:1]),
        .S({\out_h_reg_180_reg_n_0_[4] ,\out_h_reg_180_reg_n_0_[3] ,\out_h_reg_180_reg_n_0_[2] ,\out_h_reg_180_reg_n_0_[1] }));
  FDRE \out_h_3_reg_661_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[5]),
        .Q(out_h_3_reg_661[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[6]),
        .Q(out_h_3_reg_661[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[7]),
        .Q(out_h_3_reg_661[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[8]),
        .Q(out_h_3_reg_661[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_661_reg[8]_i_1__0 
       (.CI(\out_h_3_reg_661_reg[4]_i_1__0_n_0 ),
        .CO({\out_h_3_reg_661_reg[8]_i_1__0_n_0 ,\out_h_3_reg_661_reg[8]_i_1__0_n_1 ,\out_h_3_reg_661_reg[8]_i_1__0_n_2 ,\out_h_3_reg_661_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[8:5]),
        .S({\out_h_reg_180_reg_n_0_[8] ,\out_h_reg_180_reg_n_0_[7] ,\out_h_reg_180_reg_n_0_[6] ,\out_h_reg_180_reg_n_0_[5] }));
  FDRE \out_h_3_reg_661_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[9]),
        .Q(out_h_3_reg_661[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \out_h_reg_180[15]_i_1__1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_39_n_2),
        .I2(ap_CS_fsm_state3),
        .O(out_h_reg_180));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_180[15]_i_2__1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_39_n_2),
        .O(ap_NS_fsm12_out));
  FDRE \out_h_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[0]),
        .Q(\out_h_reg_180_reg_n_0_[0] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[10]),
        .Q(\out_h_reg_180_reg_n_0_[10] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[11]),
        .Q(\out_h_reg_180_reg_n_0_[11] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[12]),
        .Q(\out_h_reg_180_reg_n_0_[12] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[13]),
        .Q(\out_h_reg_180_reg_n_0_[13] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[14]),
        .Q(\out_h_reg_180_reg_n_0_[14] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[15]),
        .Q(\out_h_reg_180_reg_n_0_[15] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[1]),
        .Q(\out_h_reg_180_reg_n_0_[1] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[2]),
        .Q(\out_h_reg_180_reg_n_0_[2] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[3]),
        .Q(\out_h_reg_180_reg_n_0_[3] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[4]),
        .Q(\out_h_reg_180_reg_n_0_[4] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[5]),
        .Q(\out_h_reg_180_reg_n_0_[5] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[6]),
        .Q(\out_h_reg_180_reg_n_0_[6] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[7]),
        .Q(\out_h_reg_180_reg_n_0_[7] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[8]),
        .Q(\out_h_reg_180_reg_n_0_[8] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[9]),
        .Q(\out_h_reg_180_reg_n_0_[9] ),
        .R(out_h_reg_180));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_684[0]_i_1__0 
       (.I0(\out_w_reg_192_reg_n_0_[0] ),
        .O(out_w_3_fu_337_p2[0]));
  FDRE \out_w_3_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[0]),
        .Q(out_w_3_reg_684[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[10]),
        .Q(out_w_3_reg_684[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[11]),
        .Q(out_w_3_reg_684[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[12]),
        .Q(out_w_3_reg_684[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_684_reg[12]_i_1__0 
       (.CI(\out_w_3_reg_684_reg[8]_i_1__0_n_0 ),
        .CO({\out_w_3_reg_684_reg[12]_i_1__0_n_0 ,\out_w_3_reg_684_reg[12]_i_1__0_n_1 ,\out_w_3_reg_684_reg[12]_i_1__0_n_2 ,\out_w_3_reg_684_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[12:9]),
        .S({\out_w_reg_192_reg_n_0_[12] ,\out_w_reg_192_reg_n_0_[11] ,\out_w_reg_192_reg_n_0_[10] ,\out_w_reg_192_reg_n_0_[9] }));
  FDRE \out_w_3_reg_684_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[13]),
        .Q(out_w_3_reg_684[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[14]),
        .Q(out_w_3_reg_684[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[15]),
        .Q(out_w_3_reg_684[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_684_reg[15]_i_1__0 
       (.CI(\out_w_3_reg_684_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_w_3_reg_684_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_w_3_reg_684_reg[15]_i_1__0_n_2 ,\out_w_3_reg_684_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_684_reg[15]_i_1__0_O_UNCONNECTED [3],out_w_3_fu_337_p2[15:13]}),
        .S({1'b0,\out_w_reg_192_reg_n_0_[15] ,\out_w_reg_192_reg_n_0_[14] ,\out_w_reg_192_reg_n_0_[13] }));
  FDRE \out_w_3_reg_684_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[1]),
        .Q(out_w_3_reg_684[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[2]),
        .Q(out_w_3_reg_684[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[3]),
        .Q(out_w_3_reg_684[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[4]),
        .Q(out_w_3_reg_684[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_684_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_w_3_reg_684_reg[4]_i_1__0_n_0 ,\out_w_3_reg_684_reg[4]_i_1__0_n_1 ,\out_w_3_reg_684_reg[4]_i_1__0_n_2 ,\out_w_3_reg_684_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_w_reg_192_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[4:1]),
        .S({\out_w_reg_192_reg_n_0_[4] ,\out_w_reg_192_reg_n_0_[3] ,\out_w_reg_192_reg_n_0_[2] ,\out_w_reg_192_reg_n_0_[1] }));
  FDRE \out_w_3_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[5]),
        .Q(out_w_3_reg_684[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[6]),
        .Q(out_w_3_reg_684[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[7]),
        .Q(out_w_3_reg_684[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[8]),
        .Q(out_w_3_reg_684[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_684_reg[8]_i_1__0 
       (.CI(\out_w_3_reg_684_reg[4]_i_1__0_n_0 ),
        .CO({\out_w_3_reg_684_reg[8]_i_1__0_n_0 ,\out_w_3_reg_684_reg[8]_i_1__0_n_1 ,\out_w_3_reg_684_reg[8]_i_1__0_n_2 ,\out_w_3_reg_684_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[8:5]),
        .S({\out_w_reg_192_reg_n_0_[8] ,\out_w_reg_192_reg_n_0_[7] ,\out_w_reg_192_reg_n_0_[6] ,\out_w_reg_192_reg_n_0_[5] }));
  FDRE \out_w_3_reg_684_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[9]),
        .Q(out_w_3_reg_684[9]),
        .R(1'b0));
  FDRE \out_w_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[0]),
        .Q(\out_w_reg_192_reg_n_0_[0] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[10]),
        .Q(\out_w_reg_192_reg_n_0_[10] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[11]),
        .Q(\out_w_reg_192_reg_n_0_[11] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[12]),
        .Q(\out_w_reg_192_reg_n_0_[12] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[13]),
        .Q(\out_w_reg_192_reg_n_0_[13] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[14]),
        .Q(\out_w_reg_192_reg_n_0_[14] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[15]),
        .Q(\out_w_reg_192_reg_n_0_[15] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[1]),
        .Q(\out_w_reg_192_reg_n_0_[1] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[2]),
        .Q(\out_w_reg_192_reg_n_0_[2] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[3]),
        .Q(\out_w_reg_192_reg_n_0_[3] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[4]),
        .Q(\out_w_reg_192_reg_n_0_[4] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[5]),
        .Q(\out_w_reg_192_reg_n_0_[5] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[6]),
        .Q(\out_w_reg_192_reg_n_0_[6] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[7]),
        .Q(\out_w_reg_192_reg_n_0_[7] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[8]),
        .Q(\out_w_reg_192_reg_n_0_[8] ),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[9]),
        .Q(\out_w_reg_192_reg_n_0_[9] ),
        .R(ap_CS_fsm_state5));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[11]_i_2__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [10]),
        .I1(DOADO[11]),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_16__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [9]),
        .I1(DOADO[10]),
        .O(\p_tmp_s_reg_773[14]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_17__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [8]),
        .I1(DOADO[9]),
        .O(\p_tmp_s_reg_773[14]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_18__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [8]),
        .I1(DOADO[8]),
        .O(\p_tmp_s_reg_773[14]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_773[14]_i_1__0 
       (.I0(ap_CS_fsm_state14),
        .I1(O),
        .O(p_tmp_s_reg_773));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_20__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [7]),
        .I1(DOADO[7]),
        .O(\p_tmp_s_reg_773[14]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_21__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [6]),
        .I1(DOADO[6]),
        .O(\p_tmp_s_reg_773[14]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_22__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [5]),
        .I1(DOADO[5]),
        .O(\p_tmp_s_reg_773[14]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_23__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [4]),
        .I1(DOADO[4]),
        .O(\p_tmp_s_reg_773[14]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_24__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [3]),
        .I1(DOADO[3]),
        .O(\p_tmp_s_reg_773[14]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_25__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [2]),
        .I1(DOADO[2]),
        .O(\p_tmp_s_reg_773[14]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_26__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [1]),
        .I1(DOADO[1]),
        .O(\p_tmp_s_reg_773[14]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_27__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [0]),
        .I1(DOADO[0]),
        .O(\p_tmp_s_reg_773[14]_i_27__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_773[14]_i_4__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [10]),
        .O(\Conv2D_1_b_load_cast_reg_648_reg[11]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_7__0 
       (.I0(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [10]),
        .I1(DOADO[12]),
        .O(\Conv2D_1_b_load_cast_reg_648_reg[11]_2 ));
  FDRE \p_tmp_s_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[0] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[10] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[11] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[12] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[13] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[14] ),
        .R(p_tmp_s_reg_773));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_13__0 
       (.CI(\p_tmp_s_reg_773_reg[14]_i_19__0_n_0 ),
        .CO({\p_tmp_s_reg_773_reg[14]_i_13__0_n_0 ,\p_tmp_s_reg_773_reg[14]_i_13__0_n_1 ,\p_tmp_s_reg_773_reg[14]_i_13__0_n_2 ,\p_tmp_s_reg_773_reg[14]_i_13__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [7:4]),
        .O(\NLW_p_tmp_s_reg_773_reg[14]_i_13__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_773[14]_i_20__0_n_0 ,\p_tmp_s_reg_773[14]_i_21__0_n_0 ,\p_tmp_s_reg_773[14]_i_22__0_n_0 ,\p_tmp_s_reg_773[14]_i_23__0_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_19__0 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_773_reg[14]_i_19__0_n_0 ,\p_tmp_s_reg_773_reg[14]_i_19__0_n_1 ,\p_tmp_s_reg_773_reg[14]_i_19__0_n_2 ,\p_tmp_s_reg_773_reg[14]_i_19__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [3:0]),
        .O(\NLW_p_tmp_s_reg_773_reg[14]_i_19__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_773[14]_i_24__0_n_0 ,\p_tmp_s_reg_773[14]_i_25__0_n_0 ,\p_tmp_s_reg_773[14]_i_26__0_n_0 ,\p_tmp_s_reg_773[14]_i_27__0_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_8__0 
       (.CI(\p_tmp_s_reg_773_reg[14]_i_13__0_n_0 ),
        .CO({CO,\p_tmp_s_reg_773_reg[14]_i_8__0_n_1 ,\p_tmp_s_reg_773_reg[14]_i_8__0_n_2 ,\p_tmp_s_reg_773_reg[14]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [9:8],\Conv2D_1_b_load_cast_reg_648_reg[11]_0 [8]}),
        .O(\NLW_p_tmp_s_reg_773_reg[14]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_773_reg[14]_i_3__0 ,\p_tmp_s_reg_773[14]_i_16__0_n_0 ,\p_tmp_s_reg_773[14]_i_17__0_n_0 ,\p_tmp_s_reg_773[14]_i_18__0_n_0 }));
  FDRE \p_tmp_s_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[1] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[2] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[3] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[4] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[5] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[6] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[7] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[8] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[9] ),
        .R(p_tmp_s_reg_773));
  FDRE \phi_mul2_reg_156_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[10]),
        .Q(phi_mul2_reg_156[10]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[1]),
        .Q(phi_mul2_reg_156[1]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[2]),
        .Q(phi_mul2_reg_156[2]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[3]),
        .Q(phi_mul2_reg_156[3]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[4]),
        .Q(phi_mul2_reg_156[4]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[5]),
        .Q(phi_mul2_reg_156[5]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[6]),
        .Q(phi_mul2_reg_156[6]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[7]),
        .Q(phi_mul2_reg_156[7]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[8]),
        .Q(phi_mul2_reg_156[8]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[9]),
        .Q(phi_mul2_reg_156[9]),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[10]),
        .Q(\phi_mul5_reg_168_reg_n_0_[10] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[4]),
        .Q(\phi_mul5_reg_168_reg_n_0_[4] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[5]),
        .Q(\phi_mul5_reg_168_reg_n_0_[5] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[6]),
        .Q(\phi_mul5_reg_168_reg_n_0_[6] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[7]),
        .Q(\phi_mul5_reg_168_reg_n_0_[7] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[8]),
        .Q(\phi_mul5_reg_168_reg_n_0_[8] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[9]),
        .Q(\phi_mul5_reg_168_reg_n_0_[9] ),
        .R(out_d_reg_145));
  FDRE \phi_mul_reg_214_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[10]),
        .Q(phi_mul_reg_214[10]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[11]),
        .Q(phi_mul_reg_214[11]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[4]),
        .Q(phi_mul_reg_214[4]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[5]),
        .Q(phi_mul_reg_214[5]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[6]),
        .Q(phi_mul_reg_214[6]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[7]),
        .Q(phi_mul_reg_214[7]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[8]),
        .Q(phi_mul_reg_214[8]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[9]),
        .Q(phi_mul_reg_214[9]),
        .R(in_d_reg_203));
  CARRY4 ram_reg_0_i_27__0
       (.CI(ram_reg_0_i_36__1_n_0),
        .CO({NLW_ram_reg_0_i_27__0_CO_UNCONNECTED[3],ram_reg_0_i_27__0_n_1,ram_reg_0_i_27__0_n_2,ram_reg_0_i_27__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_59_n_0,ram_reg_0_i_60_n_0,ram_reg_0_i_61_n_0}),
        .O(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[11:8]),
        .S({ram_reg_0_i_62_n_0,ram_reg_0_i_63_n_0,ram_reg_0_i_64_n_0,ram_reg_0_i_65_n_0}));
  CARRY4 ram_reg_0_i_36__1
       (.CI(ram_reg_0_i_45__0_n_0),
        .CO({ram_reg_0_i_36__1_n_0,ram_reg_0_i_36__1_n_1,ram_reg_0_i_36__1_n_2,ram_reg_0_i_36__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_67_n_0,ram_reg_0_i_68_n_0,ram_reg_0_i_69_n_0,ram_reg_0_i_70_n_0}),
        .O(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[7:4]),
        .S({ram_reg_0_i_71_n_0,ram_reg_0_i_72_n_0,ram_reg_0_i_73_n_0,ram_reg_0_i_74_n_0}));
  CARRY4 ram_reg_0_i_45__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_45__0_n_0,ram_reg_0_i_45__0_n_1,ram_reg_0_i_45__0_n_2,ram_reg_0_i_45__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_76_n_0,ram_reg_0_i_77_n_0,ram_reg_0_i_78_n_0,1'b0}),
        .O(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[3:0]),
        .S({ram_reg_0_i_79_n_0,ram_reg_0_i_80_n_0,ram_reg_0_i_81_n_0,ram_reg_0_i_82_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_59
       (.I0(tmp_111_cast_reg_689_reg__0__0[9]),
        .I1(tmp3_reg_735_reg_n_96),
        .O(ram_reg_0_i_59_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_60
       (.I0(tmp_111_cast_reg_689_reg__0__0[8]),
        .I1(tmp3_reg_735_reg_n_97),
        .O(ram_reg_0_i_60_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_61
       (.I0(tmp_111_cast_reg_689_reg__0__0[7]),
        .I1(tmp3_reg_735_reg_n_98),
        .O(ram_reg_0_i_61_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    ram_reg_0_i_62
       (.I0(tmp_111_cast_reg_689_reg__0__0[11]),
        .I1(tmp3_reg_735_reg_n_94),
        .I2(tmp_111_cast_reg_689_reg__0__0[10]),
        .I3(tmp3_reg_735_reg_n_95),
        .O(ram_reg_0_i_62_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_63
       (.I0(tmp3_reg_735_reg_n_96),
        .I1(tmp_111_cast_reg_689_reg__0__0[9]),
        .I2(tmp_111_cast_reg_689_reg__0__0[10]),
        .I3(tmp3_reg_735_reg_n_95),
        .O(ram_reg_0_i_63_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_64
       (.I0(tmp3_reg_735_reg_n_97),
        .I1(tmp_111_cast_reg_689_reg__0__0[8]),
        .I2(tmp_111_cast_reg_689_reg__0__0[9]),
        .I3(tmp3_reg_735_reg_n_96),
        .O(ram_reg_0_i_64_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_65
       (.I0(tmp3_reg_735_reg_n_98),
        .I1(tmp_111_cast_reg_689_reg__0__0[7]),
        .I2(tmp_111_cast_reg_689_reg__0__0[8]),
        .I3(tmp3_reg_735_reg_n_97),
        .O(ram_reg_0_i_65_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_67
       (.I0(tmp_111_cast_reg_689_reg__0__0[6]),
        .I1(tmp3_reg_735_reg_n_99),
        .O(ram_reg_0_i_67_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_68
       (.I0(tmp_111_cast_reg_689_reg__0__0[5]),
        .I1(tmp3_reg_735_reg_n_100),
        .O(ram_reg_0_i_68_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_69
       (.I0(tmp_111_cast_reg_689_reg__0__0[4]),
        .I1(tmp3_reg_735_reg_n_101),
        .O(ram_reg_0_i_69_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_70
       (.I0(tmp_111_cast_reg_689_reg__0__0[3]),
        .I1(tmp3_reg_735_reg_n_102),
        .O(ram_reg_0_i_70_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_71
       (.I0(tmp3_reg_735_reg_n_99),
        .I1(tmp_111_cast_reg_689_reg__0__0[6]),
        .I2(tmp_111_cast_reg_689_reg__0__0[7]),
        .I3(tmp3_reg_735_reg_n_98),
        .O(ram_reg_0_i_71_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_72
       (.I0(tmp3_reg_735_reg_n_100),
        .I1(tmp_111_cast_reg_689_reg__0__0[5]),
        .I2(tmp_111_cast_reg_689_reg__0__0[6]),
        .I3(tmp3_reg_735_reg_n_99),
        .O(ram_reg_0_i_72_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_73
       (.I0(tmp3_reg_735_reg_n_101),
        .I1(tmp_111_cast_reg_689_reg__0__0[4]),
        .I2(tmp_111_cast_reg_689_reg__0__0[5]),
        .I3(tmp3_reg_735_reg_n_100),
        .O(ram_reg_0_i_73_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_74
       (.I0(tmp3_reg_735_reg_n_102),
        .I1(tmp_111_cast_reg_689_reg__0__0[3]),
        .I2(tmp_111_cast_reg_689_reg__0__0[4]),
        .I3(tmp3_reg_735_reg_n_101),
        .O(ram_reg_0_i_74_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_76
       (.I0(tmp_111_cast_reg_689_reg__0__0[2]),
        .I1(tmp3_reg_735_reg_n_103),
        .O(ram_reg_0_i_76_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_77
       (.I0(tmp3_reg_735_reg_n_104),
        .I1(k_w_reg_238[1]),
        .I2(tmp_111_cast_reg_689_reg__0__0[1]),
        .O(ram_reg_0_i_77_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_78
       (.I0(k_w_reg_238[0]),
        .I1(tmp_111_cast_reg_689_reg__0__0[0]),
        .I2(tmp3_reg_735_reg_n_105),
        .O(ram_reg_0_i_78_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_79
       (.I0(tmp3_reg_735_reg_n_103),
        .I1(tmp_111_cast_reg_689_reg__0__0[2]),
        .I2(tmp_111_cast_reg_689_reg__0__0[3]),
        .I3(tmp3_reg_735_reg_n_102),
        .O(ram_reg_0_i_79_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_0_i_80
       (.I0(tmp_111_cast_reg_689_reg__0__0[1]),
        .I1(k_w_reg_238[1]),
        .I2(tmp3_reg_735_reg_n_104),
        .I3(tmp_111_cast_reg_689_reg__0__0[2]),
        .I4(tmp3_reg_735_reg_n_103),
        .O(ram_reg_0_i_80_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_81
       (.I0(tmp3_reg_735_reg_n_105),
        .I1(tmp_111_cast_reg_689_reg__0__0[0]),
        .I2(k_w_reg_238[0]),
        .I3(tmp_111_cast_reg_689_reg__0__0[1]),
        .I4(k_w_reg_238[1]),
        .I5(tmp3_reg_735_reg_n_104),
        .O(ram_reg_0_i_81_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_82
       (.I0(tmp3_reg_735_reg_n_105),
        .I1(k_w_reg_238[0]),
        .I2(tmp_111_cast_reg_689_reg__0__0[0]),
        .O(ram_reg_0_i_82_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_10
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[2]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[2]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_103),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_11__0
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[1]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[1]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_104),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_12__4
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[0]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[0]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_105),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_13
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state13),
        .I2(tmp_132_fu_532_p2[15]),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_14
       (.I0(\p_tmp_s_reg_773_reg_n_0_[14] ),
        .I1(tmp_132_fu_532_p2[14]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_15
       (.I0(\p_tmp_s_reg_773_reg_n_0_[13] ),
        .I1(tmp_132_fu_532_p2[13]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_16
       (.I0(\p_tmp_s_reg_773_reg_n_0_[12] ),
        .I1(tmp_132_fu_532_p2[12]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[12]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_1__7
       (.I0(ram_reg_2),
        .I1(ram_reg_1[2]),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_31_n_0),
        .I4(ram_reg_1[1]),
        .O(Conv2D_1_array_ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_2
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[10]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[10]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_95),
        .O(ADDRARDADDR[10]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_i_29__3
       (.I0(ram_reg_1[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_i_39_n_2),
        .O(WEA));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[9]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[9]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_96),
        .O(ADDRARDADDR[9]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_31
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state13),
        .O(ram_reg_i_31_n_0));
  CARRY4 ram_reg_i_39
       (.CI(ram_reg_i_59__0_n_0),
        .CO({NLW_ram_reg_i_39_CO_UNCONNECTED[3:2],ram_reg_i_39_n_2,ram_reg_i_39_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_39_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_i_60__0_n_0,ram_reg_i_61__0_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_4
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[8]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[8]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_97),
        .O(ADDRARDADDR[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[7]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[7]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_98),
        .O(ADDRARDADDR[7]));
  CARRY4 ram_reg_i_59__0
       (.CI(1'b0),
        .CO({ram_reg_i_59__0_n_0,ram_reg_i_59__0_n_1,ram_reg_i_59__0_n_2,ram_reg_i_59__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_59__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_62__0_n_0,ram_reg_i_63__1_n_0,ram_reg_i_64__1_n_0,ram_reg_i_65__0_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[6]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[6]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_99),
        .O(ADDRARDADDR[6]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_60__0
       (.I0(\out_w_reg_192_reg_n_0_[15] ),
        .O(ram_reg_i_60__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_61__0
       (.I0(\out_w_reg_192_reg_n_0_[14] ),
        .I1(\out_w_reg_192_reg_n_0_[13] ),
        .I2(\out_w_reg_192_reg_n_0_[12] ),
        .O(ram_reg_i_61__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_62__0
       (.I0(\out_w_reg_192_reg_n_0_[11] ),
        .I1(\out_w_reg_192_reg_n_0_[10] ),
        .I2(\out_w_reg_192_reg_n_0_[9] ),
        .O(ram_reg_i_62__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_63__1
       (.I0(\out_w_reg_192_reg_n_0_[8] ),
        .I1(\out_w_reg_192_reg_n_0_[7] ),
        .I2(\out_w_reg_192_reg_n_0_[6] ),
        .O(ram_reg_i_63__1_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_i_64__1
       (.I0(\out_w_reg_192_reg_n_0_[5] ),
        .I1(\out_w_reg_192_reg_n_0_[4] ),
        .I2(\out_w_reg_192_reg_n_0_[3] ),
        .O(ram_reg_i_64__1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_65__0
       (.I0(\out_w_reg_192_reg_n_0_[2] ),
        .I1(\out_w_reg_192_reg_n_0_[1] ),
        .I2(\out_w_reg_192_reg_n_0_[0] ),
        .O(ram_reg_i_65__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[5]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[5]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_100),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[4]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[4]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_101),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_9
       (.I0(grp_max_pooling2d_fix16_fu_530_input_r_address0[3]),
        .I1(ram_reg_1[2]),
        .I2(Conv2D_1_array_addr_reg_694[3]),
        .I3(ram_reg_i_31_n_0),
        .I4(tmp_112_fu_351_p2_n_102),
        .O(ADDRARDADDR[3]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp3_reg_735_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp3_reg_735_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp3_reg_735_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp3_reg_735_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp3_reg_735_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm[8]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state9),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp3_reg_735_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp3_reg_735_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp3_reg_735_reg_P_UNCONNECTED[47:12],tmp3_reg_735_reg_n_94,tmp3_reg_735_reg_n_95,tmp3_reg_735_reg_n_96,tmp3_reg_735_reg_n_97,tmp3_reg_735_reg_n_98,tmp3_reg_735_reg_n_99,tmp3_reg_735_reg_n_100,tmp3_reg_735_reg_n_101,tmp3_reg_735_reg_n_102,tmp3_reg_735_reg_n_103,tmp3_reg_735_reg_n_104,tmp3_reg_735_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp3_reg_735_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp3_reg_735_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp3_reg_735_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp3_reg_735_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_10__0
       (.I0(phi_mul_reg_214[5]),
        .I1(tmp4_cast_fu_420_p1[5]),
        .O(tmp3_reg_735_reg_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_11__0
       (.I0(phi_mul_reg_214[4]),
        .I1(tmp4_cast_fu_420_p1[4]),
        .O(tmp3_reg_735_reg_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_735_reg_i_12__0
       (.I0(tmp4_cast_fu_420_p1[3]),
        .O(tmp3_reg_735_reg_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_735_reg_i_13__0
       (.I0(tmp4_cast_fu_420_p1[2]),
        .O(tmp3_reg_735_reg_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_735_reg_i_14__0
       (.I0(tmp4_cast_fu_420_p1[1]),
        .O(tmp3_reg_735_reg_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_735_reg_i_15__0
       (.I0(tmp4_cast_fu_420_p1[0]),
        .O(tmp3_reg_735_reg_i_15__0_n_0));
  CARRY4 tmp3_reg_735_reg_i_16__0
       (.CI(tmp3_reg_735_reg_i_17__0_n_0),
        .CO({NLW_tmp3_reg_735_reg_i_16__0_CO_UNCONNECTED[3],tmp3_reg_735_reg_i_16__0_n_1,tmp3_reg_735_reg_i_16__0_n_2,tmp3_reg_735_reg_i_16__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp4_cast_fu_420_p1[11:8]),
        .S(tmp_110_cast_reg_671_reg__0__0[11:8]));
  CARRY4 tmp3_reg_735_reg_i_17__0
       (.CI(tmp3_reg_735_reg_i_18__0_n_0),
        .CO({tmp3_reg_735_reg_i_17__0_n_0,tmp3_reg_735_reg_i_17__0_n_1,tmp3_reg_735_reg_i_17__0_n_2,tmp3_reg_735_reg_i_17__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp4_cast_fu_420_p1[7:4]),
        .S(tmp_110_cast_reg_671_reg__0__0[7:4]));
  CARRY4 tmp3_reg_735_reg_i_18__0
       (.CI(1'b0),
        .CO({tmp3_reg_735_reg_i_18__0_n_0,tmp3_reg_735_reg_i_18__0_n_1,tmp3_reg_735_reg_i_18__0_n_2,tmp3_reg_735_reg_i_18__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_shl3_cast_fu_442_p1}),
        .O(tmp4_cast_fu_420_p1[3:0]),
        .S({tmp_110_cast_reg_671_reg__0__0[3:2],tmp3_reg_735_reg_i_19__0_n_0,tmp3_reg_735_reg_i_20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_19__0
       (.I0(p_shl3_cast_fu_442_p1[3]),
        .I1(tmp_110_cast_reg_671_reg__0__0[1]),
        .O(tmp3_reg_735_reg_i_19__0_n_0));
  CARRY4 tmp3_reg_735_reg_i_1__0
       (.CI(tmp3_reg_735_reg_i_2__0_n_0),
        .CO({NLW_tmp3_reg_735_reg_i_1__0_CO_UNCONNECTED[3],tmp3_reg_735_reg_i_1__0_n_1,tmp3_reg_735_reg_i_1__0_n_2,tmp3_reg_735_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_214[10:8]}),
        .O(B[11:8]),
        .S({tmp3_reg_735_reg_i_4__0_n_0,tmp3_reg_735_reg_i_5__0_n_0,tmp3_reg_735_reg_i_6__0_n_0,tmp3_reg_735_reg_i_7__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_20
       (.I0(p_shl3_cast_fu_442_p1[2]),
        .I1(tmp_110_cast_reg_671_reg__0__0[0]),
        .O(tmp3_reg_735_reg_i_20_n_0));
  CARRY4 tmp3_reg_735_reg_i_2__0
       (.CI(tmp3_reg_735_reg_i_3__0_n_0),
        .CO({tmp3_reg_735_reg_i_2__0_n_0,tmp3_reg_735_reg_i_2__0_n_1,tmp3_reg_735_reg_i_2__0_n_2,tmp3_reg_735_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_214[7:4]),
        .O(B[7:4]),
        .S({tmp3_reg_735_reg_i_8__0_n_0,tmp3_reg_735_reg_i_9__0_n_0,tmp3_reg_735_reg_i_10__0_n_0,tmp3_reg_735_reg_i_11__0_n_0}));
  CARRY4 tmp3_reg_735_reg_i_3__0
       (.CI(1'b0),
        .CO({tmp3_reg_735_reg_i_3__0_n_0,tmp3_reg_735_reg_i_3__0_n_1,tmp3_reg_735_reg_i_3__0_n_2,tmp3_reg_735_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[3:0]),
        .S({tmp3_reg_735_reg_i_12__0_n_0,tmp3_reg_735_reg_i_13__0_n_0,tmp3_reg_735_reg_i_14__0_n_0,tmp3_reg_735_reg_i_15__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_4__0
       (.I0(phi_mul_reg_214[11]),
        .I1(tmp4_cast_fu_420_p1[11]),
        .O(tmp3_reg_735_reg_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_5__0
       (.I0(phi_mul_reg_214[10]),
        .I1(tmp4_cast_fu_420_p1[10]),
        .O(tmp3_reg_735_reg_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_6__0
       (.I0(phi_mul_reg_214[9]),
        .I1(tmp4_cast_fu_420_p1[9]),
        .O(tmp3_reg_735_reg_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_7__0
       (.I0(phi_mul_reg_214[8]),
        .I1(tmp4_cast_fu_420_p1[8]),
        .O(tmp3_reg_735_reg_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_8__0
       (.I0(phi_mul_reg_214[7]),
        .I1(tmp4_cast_fu_420_p1[7]),
        .O(tmp3_reg_735_reg_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_9__0
       (.I0(phi_mul_reg_214[6]),
        .I1(tmp4_cast_fu_420_p1[6]),
        .O(tmp3_reg_735_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp6_reg_712[10]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_366_p2),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[10]_i_3__0 
       (.I0(tmp_28_fu_387_p2__0[10]),
        .I1(\tmp6_reg_712_reg[10]_i_4__0_n_5 ),
        .O(\tmp6_reg_712[10]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[10]_i_5__0 
       (.I0(\phi_mul5_reg_168_reg_n_0_[10] ),
        .I1(\in_d_reg_203_reg_n_0_[10] ),
        .O(\tmp6_reg_712[10]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[10]_i_6__0 
       (.I0(\phi_mul5_reg_168_reg_n_0_[9] ),
        .I1(\in_d_reg_203_reg_n_0_[9] ),
        .O(\tmp6_reg_712[10]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[10]_i_7__0 
       (.I0(\phi_mul5_reg_168_reg_n_0_[8] ),
        .I1(\in_d_reg_203_reg_n_0_[8] ),
        .O(\tmp6_reg_712[10]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_712[1]_i_2__0 
       (.I0(\in_d_reg_203_reg_n_0_[3] ),
        .O(\tmp6_reg_712[1]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_712[1]_i_3__0 
       (.I0(\in_d_reg_203_reg_n_0_[2] ),
        .O(\tmp6_reg_712[1]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_712[1]_i_4__0 
       (.I0(\in_d_reg_203_reg_n_0_[1] ),
        .O(\tmp6_reg_712[1]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_712[1]_i_5__0 
       (.I0(\in_d_reg_203_reg_n_0_[0] ),
        .O(\tmp6_reg_712[1]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[5]_i_2__0 
       (.I0(tmp_28_fu_387_p2__0[5]),
        .I1(tmp_28_fu_387_p2__0[8]),
        .O(\tmp6_reg_712[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[5]_i_3__0 
       (.I0(tmp_28_fu_387_p2[4]),
        .I1(tmp_28_fu_387_p2__0[7]),
        .O(\tmp6_reg_712[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[5]_i_4__0 
       (.I0(tmp_28_fu_387_p2[3]),
        .I1(tmp_28_fu_387_p2__0[6]),
        .O(\tmp6_reg_712[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_10__0 
       (.I0(\phi_mul5_reg_168_reg_n_0_[4] ),
        .I1(\in_d_reg_203_reg_n_0_[4] ),
        .O(\tmp6_reg_712[9]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_3__0 
       (.I0(tmp_28_fu_387_p2__0[9]),
        .I1(\tmp6_reg_712_reg[10]_i_4__0_n_6 ),
        .O(\tmp6_reg_712[9]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_4__0 
       (.I0(tmp_28_fu_387_p2__0[8]),
        .I1(\tmp6_reg_712_reg[10]_i_4__0_n_7 ),
        .O(\tmp6_reg_712[9]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_5__0 
       (.I0(tmp_28_fu_387_p2__0[7]),
        .I1(tmp_28_fu_387_p2__0[10]),
        .O(\tmp6_reg_712[9]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_6__0 
       (.I0(tmp_28_fu_387_p2__0[6]),
        .I1(tmp_28_fu_387_p2__0[9]),
        .O(\tmp6_reg_712[9]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_7__0 
       (.I0(\phi_mul5_reg_168_reg_n_0_[7] ),
        .I1(\in_d_reg_203_reg_n_0_[7] ),
        .O(\tmp6_reg_712[9]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_8__0 
       (.I0(\phi_mul5_reg_168_reg_n_0_[6] ),
        .I1(\in_d_reg_203_reg_n_0_[6] ),
        .O(\tmp6_reg_712[9]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_9__0 
       (.I0(\phi_mul5_reg_168_reg_n_0_[5] ),
        .I1(\in_d_reg_203_reg_n_0_[5] ),
        .O(\tmp6_reg_712[9]_i_9__0_n_0 ));
  FDRE \tmp6_reg_712_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_28_fu_387_p2[3]),
        .Q(tmp6_reg_712[0]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[10]),
        .Q(tmp6_reg_712[10]),
        .R(1'b0));
  CARRY4 \tmp6_reg_712_reg[10]_i_2__0 
       (.CI(\tmp6_reg_712_reg[9]_i_1__0_n_0 ),
        .CO(\NLW_tmp6_reg_712_reg[10]_i_2__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp6_reg_712_reg[10]_i_2__0_O_UNCONNECTED [3:1],tmp6_fu_393_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp6_reg_712[10]_i_3__0_n_0 }));
  CARRY4 \tmp6_reg_712_reg[10]_i_4__0 
       (.CI(\tmp6_reg_712_reg[9]_i_2__0_n_0 ),
        .CO({\NLW_tmp6_reg_712_reg[10]_i_4__0_CO_UNCONNECTED [3:2],\tmp6_reg_712_reg[10]_i_4__0_n_2 ,\tmp6_reg_712_reg[10]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\phi_mul5_reg_168_reg_n_0_[9] ,\phi_mul5_reg_168_reg_n_0_[8] }),
        .O({\NLW_tmp6_reg_712_reg[10]_i_4__0_O_UNCONNECTED [3],\tmp6_reg_712_reg[10]_i_4__0_n_5 ,\tmp6_reg_712_reg[10]_i_4__0_n_6 ,\tmp6_reg_712_reg[10]_i_4__0_n_7 }),
        .S({1'b0,\tmp6_reg_712[10]_i_5__0_n_0 ,\tmp6_reg_712[10]_i_6__0_n_0 ,\tmp6_reg_712[10]_i_7__0_n_0 }));
  FDRE \tmp6_reg_712_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_28_fu_387_p2[4]),
        .Q(tmp6_reg_712[1]),
        .R(1'b0));
  CARRY4 \tmp6_reg_712_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp6_reg_712_reg[1]_i_1__0_n_0 ,\tmp6_reg_712_reg[1]_i_1__0_n_1 ,\tmp6_reg_712_reg[1]_i_1__0_n_2 ,\tmp6_reg_712_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_28_fu_387_p2__0[6:5],tmp_28_fu_387_p2}),
        .S({\tmp6_reg_712[1]_i_2__0_n_0 ,\tmp6_reg_712[1]_i_3__0_n_0 ,\tmp6_reg_712[1]_i_4__0_n_0 ,\tmp6_reg_712[1]_i_5__0_n_0 }));
  FDRE \tmp6_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[2]),
        .Q(tmp6_reg_712[2]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[3]),
        .Q(tmp6_reg_712[3]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[4]),
        .Q(tmp6_reg_712[4]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[5]),
        .Q(tmp6_reg_712[5]),
        .R(1'b0));
  CARRY4 \tmp6_reg_712_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp6_reg_712_reg[5]_i_1__0_n_0 ,\tmp6_reg_712_reg[5]_i_1__0_n_1 ,\tmp6_reg_712_reg[5]_i_1__0_n_2 ,\tmp6_reg_712_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_28_fu_387_p2__0[5],tmp_28_fu_387_p2,1'b0}),
        .O(tmp6_fu_393_p2[5:2]),
        .S({\tmp6_reg_712[5]_i_2__0_n_0 ,\tmp6_reg_712[5]_i_3__0_n_0 ,\tmp6_reg_712[5]_i_4__0_n_0 ,tmp_28_fu_387_p2__0[5]}));
  FDRE \tmp6_reg_712_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[6]),
        .Q(tmp6_reg_712[6]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[7]),
        .Q(tmp6_reg_712[7]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[8]),
        .Q(tmp6_reg_712[8]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[9]),
        .Q(tmp6_reg_712[9]),
        .R(1'b0));
  CARRY4 \tmp6_reg_712_reg[9]_i_1__0 
       (.CI(\tmp6_reg_712_reg[5]_i_1__0_n_0 ),
        .CO({\tmp6_reg_712_reg[9]_i_1__0_n_0 ,\tmp6_reg_712_reg[9]_i_1__0_n_1 ,\tmp6_reg_712_reg[9]_i_1__0_n_2 ,\tmp6_reg_712_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_28_fu_387_p2__0[9:6]),
        .O(tmp6_fu_393_p2[9:6]),
        .S({\tmp6_reg_712[9]_i_3__0_n_0 ,\tmp6_reg_712[9]_i_4__0_n_0 ,\tmp6_reg_712[9]_i_5__0_n_0 ,\tmp6_reg_712[9]_i_6__0_n_0 }));
  CARRY4 \tmp6_reg_712_reg[9]_i_2__0 
       (.CI(\tmp6_reg_712_reg[1]_i_1__0_n_0 ),
        .CO({\tmp6_reg_712_reg[9]_i_2__0_n_0 ,\tmp6_reg_712_reg[9]_i_2__0_n_1 ,\tmp6_reg_712_reg[9]_i_2__0_n_2 ,\tmp6_reg_712_reg[9]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] ,\phi_mul5_reg_168_reg_n_0_[4] }),
        .O(tmp_28_fu_387_p2__0[10:7]),
        .S({\tmp6_reg_712[9]_i_7__0_n_0 ,\tmp6_reg_712[9]_i_8__0_n_0 ,\tmp6_reg_712[9]_i_9__0_n_0 ,\tmp6_reg_712[9]_i_10__0_n_0 }));
  FDRE \tmp_110_cast_reg_671_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[0] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[0]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[10] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[10]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[11] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[11]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[1] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[2] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[3] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[4] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[5] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[6] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[7] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[8] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[9] ),
        .Q(tmp_110_cast_reg_671_reg__0__0[9]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[0] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[0]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[10] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[10]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[11] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[11]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[1] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[2] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[3] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[4] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[5] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[6] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[7] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[8] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(\out_w_reg_192_reg_n_0_[9] ),
        .Q(tmp_111_cast_reg_689_reg__0__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_112_fu_351_p2
       (.A({A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_112_fu_351_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_112_fu_351_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_684[10:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_112_fu_351_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_112_fu_351_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_6660),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state15),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state5),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_112_fu_351_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_112_fu_351_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_112_fu_351_p2_P_UNCONNECTED[47:11],tmp_112_fu_351_p2_n_95,tmp_112_fu_351_p2_n_96,tmp_112_fu_351_p2_n_97,tmp_112_fu_351_p2_n_98,tmp_112_fu_351_p2_n_99,tmp_112_fu_351_p2_n_100,tmp_112_fu_351_p2_n_101,tmp_112_fu_351_p2_n_102,tmp_112_fu_351_p2_n_103,tmp_112_fu_351_p2_n_104,tmp_112_fu_351_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_112_fu_351_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_112_fu_351_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_112_fu_351_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(ap_CS_fsm_state5),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_112_fu_351_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_10__1
       (.I0(phi_mul2_reg_156[4]),
        .I1(\out_h_reg_180_reg_n_0_[4] ),
        .O(tmp_112_fu_351_p2_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_11__1
       (.I0(phi_mul2_reg_156[3]),
        .I1(\out_h_reg_180_reg_n_0_[3] ),
        .O(tmp_112_fu_351_p2_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_12__1
       (.I0(phi_mul2_reg_156[2]),
        .I1(\out_h_reg_180_reg_n_0_[2] ),
        .O(tmp_112_fu_351_p2_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_13__1
       (.I0(phi_mul2_reg_156[1]),
        .I1(\out_h_reg_180_reg_n_0_[1] ),
        .O(tmp_112_fu_351_p2_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_112_fu_351_p2_i_14__1
       (.I0(\out_h_reg_180_reg_n_0_[0] ),
        .O(tmp_112_fu_351_p2_i_14__1_n_0));
  CARRY4 tmp_112_fu_351_p2_i_1__1
       (.CI(tmp_112_fu_351_p2_i_2__1_n_0),
        .CO({NLW_tmp_112_fu_351_p2_i_1__1_CO_UNCONNECTED[3:2],tmp_112_fu_351_p2_i_1__1_n_2,tmp_112_fu_351_p2_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul2_reg_156[9:8]}),
        .O({NLW_tmp_112_fu_351_p2_i_1__1_O_UNCONNECTED[3],A[10:8]}),
        .S({1'b0,tmp_112_fu_351_p2_i_4__1_n_0,tmp_112_fu_351_p2_i_5__1_n_0,tmp_112_fu_351_p2_i_6__1_n_0}));
  CARRY4 tmp_112_fu_351_p2_i_2__1
       (.CI(tmp_112_fu_351_p2_i_3__1_n_0),
        .CO({tmp_112_fu_351_p2_i_2__1_n_0,tmp_112_fu_351_p2_i_2__1_n_1,tmp_112_fu_351_p2_i_2__1_n_2,tmp_112_fu_351_p2_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_156[7:4]),
        .O(A[7:4]),
        .S({tmp_112_fu_351_p2_i_7__1_n_0,tmp_112_fu_351_p2_i_8__1_n_0,tmp_112_fu_351_p2_i_9__1_n_0,tmp_112_fu_351_p2_i_10__1_n_0}));
  CARRY4 tmp_112_fu_351_p2_i_3__1
       (.CI(1'b0),
        .CO({tmp_112_fu_351_p2_i_3__1_n_0,tmp_112_fu_351_p2_i_3__1_n_1,tmp_112_fu_351_p2_i_3__1_n_2,tmp_112_fu_351_p2_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul2_reg_156[3:1],1'b0}),
        .O(A[3:0]),
        .S({tmp_112_fu_351_p2_i_11__1_n_0,tmp_112_fu_351_p2_i_12__1_n_0,tmp_112_fu_351_p2_i_13__1_n_0,tmp_112_fu_351_p2_i_14__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_4__1
       (.I0(phi_mul2_reg_156[10]),
        .I1(\out_h_reg_180_reg_n_0_[10] ),
        .O(tmp_112_fu_351_p2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_5__1
       (.I0(phi_mul2_reg_156[9]),
        .I1(\out_h_reg_180_reg_n_0_[9] ),
        .O(tmp_112_fu_351_p2_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_6__1
       (.I0(phi_mul2_reg_156[8]),
        .I1(\out_h_reg_180_reg_n_0_[8] ),
        .O(tmp_112_fu_351_p2_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_7__1
       (.I0(phi_mul2_reg_156[7]),
        .I1(\out_h_reg_180_reg_n_0_[7] ),
        .O(tmp_112_fu_351_p2_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_8__1
       (.I0(phi_mul2_reg_156[6]),
        .I1(\out_h_reg_180_reg_n_0_[6] ),
        .O(tmp_112_fu_351_p2_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_9__1
       (.I0(phi_mul2_reg_156[5]),
        .I1(\out_h_reg_180_reg_n_0_[5] ),
        .O(tmp_112_fu_351_p2_i_9__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_121_reg_730[1]_i_1 
       (.I0(p_shl3_cast_fu_442_p1[2]),
        .I1(p_shl3_cast_fu_442_p1[3]),
        .O(k_h_1_fu_405_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_121_reg_730[2]_i_1 
       (.I0(p_shl3_cast_fu_442_p1[3]),
        .I1(p_shl3_cast_fu_442_p1[2]),
        .O(tmp_121_fu_446_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_121_reg_730[3]_i_1 
       (.I0(p_shl3_cast_fu_442_p1[3]),
        .I1(p_shl3_cast_fu_442_p1[2]),
        .O(tmp_121_fu_446_p2[3]));
  FDRE \tmp_121_reg_730_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(p_shl3_cast_fu_442_p1[2]),
        .Q(tmp_121_reg_730[0]),
        .R(1'b0));
  FDRE \tmp_121_reg_730_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(k_h_1_fu_405_p2),
        .Q(tmp_121_reg_730[1]),
        .R(1'b0));
  FDRE \tmp_121_reg_730_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_121_fu_446_p2[2]),
        .Q(tmp_121_reg_730[2]),
        .R(1'b0));
  FDRE \tmp_121_reg_730_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_121_fu_446_p2[3]),
        .Q(tmp_121_reg_730[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228
   (Q,
    P,
    S,
    \Conv2D_3_b_load_cast_reg_648_reg[11]_0 ,
    \Conv2D_3_b_load_cast_reg_648_reg[11]_1 ,
    d0,
    CO,
    grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0,
    WEA,
    D,
    addr0,
    ce0,
    \ap_CS_fsm_reg[23] ,
    \Conv2D_3_b_load_cast_reg_648_reg[11]_2 ,
    ap_clk,
    DOADO,
    q0,
    grp_conv2d_fix16_228_fu_377_ap_start_reg,
    O,
    DI,
    \p_tmp_s_reg_773_reg[14]_i_3 ,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    Conv2D_3_array_address0,
    ram_reg_0_0,
    SR,
    \p_tmp_s_reg_773_reg[14]_0 );
  output [0:0]Q;
  output [0:0]P;
  output [0:0]S;
  output [11:0]\Conv2D_3_b_load_cast_reg_648_reg[11]_0 ;
  output [0:0]\Conv2D_3_b_load_cast_reg_648_reg[11]_1 ;
  output [15:0]d0;
  output [0:0]CO;
  output [10:0]grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0;
  output [0:0]WEA;
  output [1:0]D;
  output [11:0]addr0;
  output ce0;
  output \ap_CS_fsm_reg[23] ;
  output [0:0]\Conv2D_3_b_load_cast_reg_648_reg[11]_2 ;
  input ap_clk;
  input [15:0]DOADO;
  input [13:0]q0;
  input grp_conv2d_fix16_228_fu_377_ap_start_reg;
  input [0:0]O;
  input [0:0]DI;
  input [0:0]\p_tmp_s_reg_773_reg[14]_i_3 ;
  input [0:0]ram_reg_1;
  input [1:0]ram_reg_1_0;
  input [2:0]ram_reg_0;
  input [11:0]Conv2D_3_array_address0;
  input [0:0]ram_reg_0_0;
  input [0:0]SR;
  input [14:0]\p_tmp_s_reg_773_reg[14]_0 ;

  wire [11:0]A;
  wire [10:0]B;
  wire [0:0]CO;
  wire [11:0]Conv2D_3_array_address0;
  wire [11:0]\Conv2D_3_b_load_cast_reg_648_reg[11]_0 ;
  wire [0:0]\Conv2D_3_b_load_cast_reg_648_reg[11]_1 ;
  wire [0:0]\Conv2D_3_b_load_cast_reg_648_reg[11]_2 ;
  wire [1:0]D;
  wire [0:0]DI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [0:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm[13]_i_1__0_n_0 ;
  wire \ap_CS_fsm[13]_i_4_n_0 ;
  wire \ap_CS_fsm[13]_i_5_n_0 ;
  wire \ap_CS_fsm[13]_i_6_n_0 ;
  wire \ap_CS_fsm[13]_i_7_n_0 ;
  wire \ap_CS_fsm[13]_i_8_n_0 ;
  wire \ap_CS_fsm[13]_i_9_n_0 ;
  wire \ap_CS_fsm[2]_i_1__9_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[4]_i_4_n_0 ;
  wire \ap_CS_fsm[4]_i_5_n_0 ;
  wire \ap_CS_fsm[4]_i_6_n_0 ;
  wire \ap_CS_fsm[4]_i_7_n_0 ;
  wire \ap_CS_fsm[4]_i_8_n_0 ;
  wire \ap_CS_fsm[4]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[13]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[13]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ce0;
  wire [12:0]\conv2d_fix16_228_Conv2D_3_w_rom_U/q0_reg__0 ;
  wire [15:0]d0;
  wire exitcond2_fu_366_p2;
  wire exitcond3_fu_332_p2;
  wire exitcond4_fu_303_p2;
  wire exitcond5_fu_279_p2;
  wire [10:0]grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0;
  wire grp_conv2d_fix16_228_fu_377_ap_start_reg;
  wire [15:0]in_d_1_fu_371_p2;
  wire [15:0]in_d_1_reg_707;
  wire \in_d_1_reg_707_reg[12]_i_1_n_0 ;
  wire \in_d_1_reg_707_reg[12]_i_1_n_1 ;
  wire \in_d_1_reg_707_reg[12]_i_1_n_2 ;
  wire \in_d_1_reg_707_reg[12]_i_1_n_3 ;
  wire \in_d_1_reg_707_reg[15]_i_1_n_2 ;
  wire \in_d_1_reg_707_reg[15]_i_1_n_3 ;
  wire \in_d_1_reg_707_reg[4]_i_1_n_0 ;
  wire \in_d_1_reg_707_reg[4]_i_1_n_1 ;
  wire \in_d_1_reg_707_reg[4]_i_1_n_2 ;
  wire \in_d_1_reg_707_reg[4]_i_1_n_3 ;
  wire \in_d_1_reg_707_reg[8]_i_1_n_0 ;
  wire \in_d_1_reg_707_reg[8]_i_1_n_1 ;
  wire \in_d_1_reg_707_reg[8]_i_1_n_2 ;
  wire \in_d_1_reg_707_reg[8]_i_1_n_3 ;
  wire in_d_reg_203;
  wire \in_d_reg_203_reg_n_0_[0] ;
  wire \in_d_reg_203_reg_n_0_[10] ;
  wire \in_d_reg_203_reg_n_0_[11] ;
  wire \in_d_reg_203_reg_n_0_[12] ;
  wire \in_d_reg_203_reg_n_0_[13] ;
  wire \in_d_reg_203_reg_n_0_[14] ;
  wire \in_d_reg_203_reg_n_0_[15] ;
  wire \in_d_reg_203_reg_n_0_[1] ;
  wire \in_d_reg_203_reg_n_0_[2] ;
  wire \in_d_reg_203_reg_n_0_[3] ;
  wire \in_d_reg_203_reg_n_0_[4] ;
  wire \in_d_reg_203_reg_n_0_[5] ;
  wire \in_d_reg_203_reg_n_0_[6] ;
  wire \in_d_reg_203_reg_n_0_[7] ;
  wire \in_d_reg_203_reg_n_0_[8] ;
  wire \in_d_reg_203_reg_n_0_[9] ;
  wire [1:1]k_h_1_fu_405_p2;
  wire [1:0]k_h_1_reg_720;
  wire \k_h_1_reg_720[0]_i_1_n_0 ;
  wire \k_h_1_reg_720[1]_i_1_n_0 ;
  wire \k_h_reg_226[0]_i_1_n_0 ;
  wire \k_h_reg_226[1]_i_1_n_0 ;
  wire [1:0]k_w_1_reg_743;
  wire \k_w_1_reg_743[0]_i_1_n_0 ;
  wire \k_w_1_reg_743[1]_i_1_n_0 ;
  wire [1:0]k_w_reg_238;
  wire \k_w_reg_238[0]_i_1_n_0 ;
  wire \k_w_reg_238[1]_i_1_n_0 ;
  wire [11:1]next_mul3_fu_274_p2;
  wire [11:1]next_mul3_reg_630;
  wire \next_mul3_reg_630[5]_i_2_n_0 ;
  wire \next_mul3_reg_630[5]_i_3_n_0 ;
  wire \next_mul3_reg_630_reg[11]_i_1_n_3 ;
  wire \next_mul3_reg_630_reg[5]_i_1_n_0 ;
  wire \next_mul3_reg_630_reg[5]_i_1_n_1 ;
  wire \next_mul3_reg_630_reg[5]_i_1_n_2 ;
  wire \next_mul3_reg_630_reg[5]_i_1_n_3 ;
  wire \next_mul3_reg_630_reg[9]_i_1_n_0 ;
  wire \next_mul3_reg_630_reg[9]_i_1_n_1 ;
  wire \next_mul3_reg_630_reg[9]_i_1_n_2 ;
  wire \next_mul3_reg_630_reg[9]_i_1_n_3 ;
  wire [10:3]next_mul6_fu_269_p2;
  wire [10:3]next_mul6_reg_625;
  wire \next_mul6_reg_625_reg[10]_i_1_n_2 ;
  wire \next_mul6_reg_625_reg[10]_i_1_n_3 ;
  wire \next_mul6_reg_625_reg[7]_i_1_n_0 ;
  wire \next_mul6_reg_625_reg[7]_i_1_n_1 ;
  wire \next_mul6_reg_625_reg[7]_i_1_n_2 ;
  wire \next_mul6_reg_625_reg[7]_i_1_n_3 ;
  wire [10:4]next_mul_fu_361_p2;
  wire [10:4]next_mul_reg_699;
  wire \next_mul_reg_699_reg[10]_i_1_n_3 ;
  wire \next_mul_reg_699_reg[8]_i_1_n_0 ;
  wire \next_mul_reg_699_reg[8]_i_1_n_1 ;
  wire \next_mul_reg_699_reg[8]_i_1_n_2 ;
  wire \next_mul_reg_699_reg[8]_i_1_n_3 ;
  wire [15:0]out_d_3_fu_284_p2;
  wire [15:0]out_d_3_reg_638;
  wire \out_d_3_reg_638_reg[12]_i_1_n_0 ;
  wire \out_d_3_reg_638_reg[12]_i_1_n_1 ;
  wire \out_d_3_reg_638_reg[12]_i_1_n_2 ;
  wire \out_d_3_reg_638_reg[12]_i_1_n_3 ;
  wire \out_d_3_reg_638_reg[15]_i_1_n_2 ;
  wire \out_d_3_reg_638_reg[15]_i_1_n_3 ;
  wire \out_d_3_reg_638_reg[4]_i_1_n_0 ;
  wire \out_d_3_reg_638_reg[4]_i_1_n_1 ;
  wire \out_d_3_reg_638_reg[4]_i_1_n_2 ;
  wire \out_d_3_reg_638_reg[4]_i_1_n_3 ;
  wire \out_d_3_reg_638_reg[8]_i_1_n_0 ;
  wire \out_d_3_reg_638_reg[8]_i_1_n_1 ;
  wire \out_d_3_reg_638_reg[8]_i_1_n_2 ;
  wire \out_d_3_reg_638_reg[8]_i_1_n_3 ;
  wire out_d_reg_145;
  wire \out_d_reg_145_reg_n_0_[0] ;
  wire \out_d_reg_145_reg_n_0_[10] ;
  wire \out_d_reg_145_reg_n_0_[11] ;
  wire \out_d_reg_145_reg_n_0_[12] ;
  wire \out_d_reg_145_reg_n_0_[13] ;
  wire \out_d_reg_145_reg_n_0_[14] ;
  wire \out_d_reg_145_reg_n_0_[15] ;
  wire \out_d_reg_145_reg_n_0_[1] ;
  wire \out_d_reg_145_reg_n_0_[2] ;
  wire \out_d_reg_145_reg_n_0_[3] ;
  wire \out_d_reg_145_reg_n_0_[4] ;
  wire \out_d_reg_145_reg_n_0_[5] ;
  wire \out_d_reg_145_reg_n_0_[6] ;
  wire \out_d_reg_145_reg_n_0_[7] ;
  wire \out_d_reg_145_reg_n_0_[8] ;
  wire \out_d_reg_145_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_308_p2;
  wire [15:0]out_h_3_reg_661;
  wire \out_h_3_reg_661_reg[12]_i_1_n_0 ;
  wire \out_h_3_reg_661_reg[12]_i_1_n_1 ;
  wire \out_h_3_reg_661_reg[12]_i_1_n_2 ;
  wire \out_h_3_reg_661_reg[12]_i_1_n_3 ;
  wire \out_h_3_reg_661_reg[15]_i_1_n_2 ;
  wire \out_h_3_reg_661_reg[15]_i_1_n_3 ;
  wire \out_h_3_reg_661_reg[4]_i_1_n_0 ;
  wire \out_h_3_reg_661_reg[4]_i_1_n_1 ;
  wire \out_h_3_reg_661_reg[4]_i_1_n_2 ;
  wire \out_h_3_reg_661_reg[4]_i_1_n_3 ;
  wire \out_h_3_reg_661_reg[8]_i_1_n_0 ;
  wire \out_h_3_reg_661_reg[8]_i_1_n_1 ;
  wire \out_h_3_reg_661_reg[8]_i_1_n_2 ;
  wire \out_h_3_reg_661_reg[8]_i_1_n_3 ;
  wire out_h_reg_180;
  wire \out_h_reg_180_reg_n_0_[0] ;
  wire \out_h_reg_180_reg_n_0_[10] ;
  wire \out_h_reg_180_reg_n_0_[11] ;
  wire \out_h_reg_180_reg_n_0_[12] ;
  wire \out_h_reg_180_reg_n_0_[13] ;
  wire \out_h_reg_180_reg_n_0_[14] ;
  wire \out_h_reg_180_reg_n_0_[15] ;
  wire \out_h_reg_180_reg_n_0_[1] ;
  wire \out_h_reg_180_reg_n_0_[2] ;
  wire \out_h_reg_180_reg_n_0_[3] ;
  wire \out_h_reg_180_reg_n_0_[4] ;
  wire \out_h_reg_180_reg_n_0_[5] ;
  wire \out_h_reg_180_reg_n_0_[6] ;
  wire \out_h_reg_180_reg_n_0_[7] ;
  wire \out_h_reg_180_reg_n_0_[8] ;
  wire \out_h_reg_180_reg_n_0_[9] ;
  wire [15:0]out_w_3_fu_337_p2;
  wire [15:0]out_w_3_reg_684;
  wire \out_w_3_reg_684_reg[12]_i_1_n_0 ;
  wire \out_w_3_reg_684_reg[12]_i_1_n_1 ;
  wire \out_w_3_reg_684_reg[12]_i_1_n_2 ;
  wire \out_w_3_reg_684_reg[12]_i_1_n_3 ;
  wire \out_w_3_reg_684_reg[15]_i_1_n_2 ;
  wire \out_w_3_reg_684_reg[15]_i_1_n_3 ;
  wire \out_w_3_reg_684_reg[4]_i_1_n_0 ;
  wire \out_w_3_reg_684_reg[4]_i_1_n_1 ;
  wire \out_w_3_reg_684_reg[4]_i_1_n_2 ;
  wire \out_w_3_reg_684_reg[4]_i_1_n_3 ;
  wire \out_w_3_reg_684_reg[8]_i_1_n_0 ;
  wire \out_w_3_reg_684_reg[8]_i_1_n_1 ;
  wire \out_w_3_reg_684_reg[8]_i_1_n_2 ;
  wire \out_w_3_reg_684_reg[8]_i_1_n_3 ;
  wire [15:0]out_w_reg_192;
  wire [11:0]output_addr11_reg_694;
  wire [3:2]p_shl2_cast_fu_442_p1;
  wire p_tmp_s_reg_773;
  wire \p_tmp_s_reg_773[14]_i_16_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_17_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_18_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_20_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_21_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_22_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_23_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_24_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_25_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_26_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_27_n_0 ;
  wire [14:0]\p_tmp_s_reg_773_reg[14]_0 ;
  wire \p_tmp_s_reg_773_reg[14]_i_13_n_0 ;
  wire \p_tmp_s_reg_773_reg[14]_i_13_n_1 ;
  wire \p_tmp_s_reg_773_reg[14]_i_13_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_13_n_3 ;
  wire \p_tmp_s_reg_773_reg[14]_i_19_n_0 ;
  wire \p_tmp_s_reg_773_reg[14]_i_19_n_1 ;
  wire \p_tmp_s_reg_773_reg[14]_i_19_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_19_n_3 ;
  wire [0:0]\p_tmp_s_reg_773_reg[14]_i_3 ;
  wire \p_tmp_s_reg_773_reg[14]_i_8_n_1 ;
  wire \p_tmp_s_reg_773_reg[14]_i_8_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_8_n_3 ;
  wire \p_tmp_s_reg_773_reg_n_0_[0] ;
  wire \p_tmp_s_reg_773_reg_n_0_[10] ;
  wire \p_tmp_s_reg_773_reg_n_0_[11] ;
  wire \p_tmp_s_reg_773_reg_n_0_[12] ;
  wire \p_tmp_s_reg_773_reg_n_0_[13] ;
  wire \p_tmp_s_reg_773_reg_n_0_[14] ;
  wire \p_tmp_s_reg_773_reg_n_0_[1] ;
  wire \p_tmp_s_reg_773_reg_n_0_[2] ;
  wire \p_tmp_s_reg_773_reg_n_0_[3] ;
  wire \p_tmp_s_reg_773_reg_n_0_[4] ;
  wire \p_tmp_s_reg_773_reg_n_0_[5] ;
  wire \p_tmp_s_reg_773_reg_n_0_[6] ;
  wire \p_tmp_s_reg_773_reg_n_0_[7] ;
  wire \p_tmp_s_reg_773_reg_n_0_[8] ;
  wire \p_tmp_s_reg_773_reg_n_0_[9] ;
  wire [11:1]phi_mul2_reg_156;
  wire \phi_mul5_reg_168_reg_n_0_[10] ;
  wire \phi_mul5_reg_168_reg_n_0_[3] ;
  wire \phi_mul5_reg_168_reg_n_0_[4] ;
  wire \phi_mul5_reg_168_reg_n_0_[5] ;
  wire \phi_mul5_reg_168_reg_n_0_[6] ;
  wire \phi_mul5_reg_168_reg_n_0_[7] ;
  wire \phi_mul5_reg_168_reg_n_0_[8] ;
  wire \phi_mul5_reg_168_reg_n_0_[9] ;
  wire [10:4]phi_mul_reg_214;
  wire [13:0]q0;
  wire [11:0]q0_0;
  wire [2:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_i_24_n_0;
  wire ram_reg_0_i_28_n_2;
  wire ram_reg_0_i_28_n_3;
  wire ram_reg_0_i_41_n_0;
  wire ram_reg_0_i_41_n_1;
  wire ram_reg_0_i_41_n_2;
  wire ram_reg_0_i_41_n_3;
  wire ram_reg_0_i_42_n_0;
  wire ram_reg_0_i_43_n_0;
  wire ram_reg_0_i_44_n_0;
  wire ram_reg_0_i_45_n_0;
  wire ram_reg_0_i_46_n_0;
  wire ram_reg_0_i_47_n_0;
  wire [0:0]ram_reg_1;
  wire [1:0]ram_reg_1_0;
  wire ram_reg_i_33_n_2;
  wire ram_reg_i_33_n_3;
  wire ram_reg_i_40_n_0;
  wire ram_reg_i_40_n_1;
  wire ram_reg_i_40_n_2;
  wire ram_reg_i_40_n_3;
  wire ram_reg_i_49_n_0;
  wire ram_reg_i_49_n_1;
  wire ram_reg_i_49_n_2;
  wire ram_reg_i_49_n_3;
  wire ram_reg_i_63_n_0;
  wire ram_reg_i_64_n_0;
  wire ram_reg_i_65_n_0;
  wire ram_reg_i_66_n_0;
  wire ram_reg_i_67_n_0;
  wire ram_reg_i_69_n_0;
  wire ram_reg_i_70_n_0;
  wire ram_reg_i_71_n_0;
  wire ram_reg_i_72_n_0;
  wire ram_reg_i_73_n_0;
  wire ram_reg_i_74_n_0;
  wire ram_reg_i_75_n_0;
  wire ram_reg_i_76_n_0;
  wire ram_reg_i_78_n_0;
  wire ram_reg_i_79_n_0;
  wire ram_reg_i_80_n_0;
  wire ram_reg_i_81_n_0;
  wire ram_reg_i_82_n_0;
  wire ram_reg_i_83_n_0;
  wire ram_reg_i_84_n_0;
  wire tmp3_reg_735_reg_i_10_n_0;
  wire tmp3_reg_735_reg_i_11_n_0;
  wire tmp3_reg_735_reg_i_12_n_0;
  wire tmp3_reg_735_reg_i_13_n_0;
  wire tmp3_reg_735_reg_i_14_n_0;
  wire tmp3_reg_735_reg_i_15_n_2;
  wire tmp3_reg_735_reg_i_15_n_3;
  wire tmp3_reg_735_reg_i_16_n_0;
  wire tmp3_reg_735_reg_i_16_n_1;
  wire tmp3_reg_735_reg_i_16_n_2;
  wire tmp3_reg_735_reg_i_16_n_3;
  wire tmp3_reg_735_reg_i_17_n_0;
  wire tmp3_reg_735_reg_i_17_n_1;
  wire tmp3_reg_735_reg_i_17_n_2;
  wire tmp3_reg_735_reg_i_17_n_3;
  wire tmp3_reg_735_reg_i_18_n_0;
  wire tmp3_reg_735_reg_i_19_n_0;
  wire tmp3_reg_735_reg_i_1_n_2;
  wire tmp3_reg_735_reg_i_1_n_3;
  wire tmp3_reg_735_reg_i_2_n_0;
  wire tmp3_reg_735_reg_i_2_n_1;
  wire tmp3_reg_735_reg_i_2_n_2;
  wire tmp3_reg_735_reg_i_2_n_3;
  wire tmp3_reg_735_reg_i_3_n_0;
  wire tmp3_reg_735_reg_i_3_n_1;
  wire tmp3_reg_735_reg_i_3_n_2;
  wire tmp3_reg_735_reg_i_3_n_3;
  wire tmp3_reg_735_reg_i_4_n_0;
  wire tmp3_reg_735_reg_i_5_n_0;
  wire tmp3_reg_735_reg_i_6_n_0;
  wire tmp3_reg_735_reg_i_7_n_0;
  wire tmp3_reg_735_reg_i_8_n_0;
  wire tmp3_reg_735_reg_i_9_n_0;
  wire tmp3_reg_735_reg_n_100;
  wire tmp3_reg_735_reg_n_101;
  wire tmp3_reg_735_reg_n_102;
  wire tmp3_reg_735_reg_n_103;
  wire tmp3_reg_735_reg_n_104;
  wire tmp3_reg_735_reg_n_105;
  wire tmp3_reg_735_reg_n_95;
  wire tmp3_reg_735_reg_n_96;
  wire tmp3_reg_735_reg_n_97;
  wire tmp3_reg_735_reg_n_98;
  wire tmp3_reg_735_reg_n_99;
  wire [10:0]tmp4_cast_fu_420_p1;
  wire [10:2]tmp6_fu_393_p2;
  wire [10:0]tmp6_reg_712;
  wire \tmp6_reg_712[10]_i_3_n_0 ;
  wire \tmp6_reg_712[10]_i_5_n_0 ;
  wire \tmp6_reg_712[10]_i_6_n_0 ;
  wire \tmp6_reg_712[10]_i_7_n_0 ;
  wire \tmp6_reg_712[1]_i_2_n_0 ;
  wire \tmp6_reg_712[1]_i_3_n_0 ;
  wire \tmp6_reg_712[1]_i_4_n_0 ;
  wire \tmp6_reg_712[1]_i_5_n_0 ;
  wire \tmp6_reg_712[5]_i_2_n_0 ;
  wire \tmp6_reg_712[5]_i_3_n_0 ;
  wire \tmp6_reg_712[5]_i_4_n_0 ;
  wire \tmp6_reg_712[9]_i_10_n_0 ;
  wire \tmp6_reg_712[9]_i_3_n_0 ;
  wire \tmp6_reg_712[9]_i_4_n_0 ;
  wire \tmp6_reg_712[9]_i_5_n_0 ;
  wire \tmp6_reg_712[9]_i_6_n_0 ;
  wire \tmp6_reg_712[9]_i_7_n_0 ;
  wire \tmp6_reg_712[9]_i_8_n_0 ;
  wire \tmp6_reg_712[9]_i_9_n_0 ;
  wire \tmp6_reg_712_reg[10]_i_4_n_2 ;
  wire \tmp6_reg_712_reg[10]_i_4_n_3 ;
  wire \tmp6_reg_712_reg[10]_i_4_n_5 ;
  wire \tmp6_reg_712_reg[10]_i_4_n_6 ;
  wire \tmp6_reg_712_reg[10]_i_4_n_7 ;
  wire \tmp6_reg_712_reg[1]_i_1_n_0 ;
  wire \tmp6_reg_712_reg[1]_i_1_n_1 ;
  wire \tmp6_reg_712_reg[1]_i_1_n_2 ;
  wire \tmp6_reg_712_reg[1]_i_1_n_3 ;
  wire \tmp6_reg_712_reg[5]_i_1_n_0 ;
  wire \tmp6_reg_712_reg[5]_i_1_n_1 ;
  wire \tmp6_reg_712_reg[5]_i_1_n_2 ;
  wire \tmp6_reg_712_reg[5]_i_1_n_3 ;
  wire \tmp6_reg_712_reg[9]_i_1_n_0 ;
  wire \tmp6_reg_712_reg[9]_i_1_n_1 ;
  wire \tmp6_reg_712_reg[9]_i_1_n_2 ;
  wire \tmp6_reg_712_reg[9]_i_1_n_3 ;
  wire \tmp6_reg_712_reg[9]_i_2_n_0 ;
  wire \tmp6_reg_712_reg[9]_i_2_n_1 ;
  wire \tmp6_reg_712_reg[9]_i_2_n_2 ;
  wire \tmp6_reg_712_reg[9]_i_2_n_3 ;
  wire [10:0]tmp_110_cast_reg_671_reg__0;
  wire [10:0]tmp_111_cast_reg_689_reg__0;
  wire tmp_112_fu_351_p2_i_10_n_0;
  wire tmp_112_fu_351_p2_i_11_n_0;
  wire tmp_112_fu_351_p2_i_12_n_0;
  wire tmp_112_fu_351_p2_i_13_n_0;
  wire tmp_112_fu_351_p2_i_14_n_0;
  wire tmp_112_fu_351_p2_i_15_n_0;
  wire tmp_112_fu_351_p2_i_1_n_1;
  wire tmp_112_fu_351_p2_i_1_n_2;
  wire tmp_112_fu_351_p2_i_1_n_3;
  wire tmp_112_fu_351_p2_i_2_n_0;
  wire tmp_112_fu_351_p2_i_2_n_1;
  wire tmp_112_fu_351_p2_i_2_n_2;
  wire tmp_112_fu_351_p2_i_2_n_3;
  wire tmp_112_fu_351_p2_i_3_n_0;
  wire tmp_112_fu_351_p2_i_3_n_1;
  wire tmp_112_fu_351_p2_i_3_n_2;
  wire tmp_112_fu_351_p2_i_3_n_3;
  wire tmp_112_fu_351_p2_i_4_n_0;
  wire tmp_112_fu_351_p2_i_5_n_0;
  wire tmp_112_fu_351_p2_i_6_n_0;
  wire tmp_112_fu_351_p2_i_7_n_0;
  wire tmp_112_fu_351_p2_i_8_n_0;
  wire tmp_112_fu_351_p2_i_9_n_0;
  wire tmp_112_fu_351_p2_n_100;
  wire tmp_112_fu_351_p2_n_101;
  wire tmp_112_fu_351_p2_n_102;
  wire tmp_112_fu_351_p2_n_103;
  wire tmp_112_fu_351_p2_n_104;
  wire tmp_112_fu_351_p2_n_105;
  wire tmp_112_fu_351_p2_n_94;
  wire tmp_112_fu_351_p2_n_95;
  wire tmp_112_fu_351_p2_n_96;
  wire tmp_112_fu_351_p2_n_97;
  wire tmp_112_fu_351_p2_n_98;
  wire tmp_112_fu_351_p2_n_99;
  wire [3:2]tmp_120_fu_446_p2;
  wire [3:0]tmp_120_reg_730;
  wire [15:12]tmp_127_fu_532_p2;
  wire [4:3]tmp_24_fu_387_p2;
  wire [10:5]tmp_24_fu_387_p2__0;
  wire tmp_reg_6660;
  wire [3:2]\NLW_ap_CS_fsm_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_707_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_707_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul3_reg_630_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_630_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul6_reg_625_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul6_reg_625_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_699_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_699_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_638_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_638_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_661_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_661_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_684_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_684_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_773_reg[14]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_773_reg[14]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_773_reg[14]_i_8_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_28_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_28_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_41_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_33_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_33_O_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_735_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp3_reg_735_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp3_reg_735_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_735_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp3_reg_735_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp3_reg_735_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_735_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp3_reg_735_reg_i_1_O_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_735_reg_i_15_CO_UNCONNECTED;
  wire [3:3]NLW_tmp3_reg_735_reg_i_15_O_UNCONNECTED;
  wire [3:0]\NLW_tmp6_reg_712_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp6_reg_712_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp6_reg_712_reg[10]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_712_reg[10]_i_4_O_UNCONNECTED ;
  wire NLW_tmp_112_fu_351_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_112_fu_351_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_112_fu_351_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_112_fu_351_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_112_fu_351_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_112_fu_351_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_112_fu_351_p2_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp_112_fu_351_p2_i_1_CO_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228_Conv2D_3_b Conv2D_3_b_U
       (.Q({\out_d_reg_145_reg_n_0_[3] ,\out_d_reg_145_reg_n_0_[2] ,\out_d_reg_145_reg_n_0_[1] ,\out_d_reg_145_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[11] (q0_0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[10]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[11]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[8]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \Conv2D_3_b_load_cast_reg_648_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[9]),
        .Q(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228_Conv2D_3_w Conv2D_3_w_U
       (.DOADO(\conv2d_fix16_228_Conv2D_3_w_rom_U/q0_reg__0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_238(k_w_reg_238),
        .q0_reg(tmp_120_reg_730),
        .q0_reg_0(tmp6_reg_712));
  LUT4 #(
    .INIT(16'h55C0)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_conv2d_fix16_228_fu_377_ap_start_reg),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .I2(\ap_CS_fsm[0]_i_3_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_279_p2),
        .I5(ram_reg_0_i_24_n_0),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_CS_fsm_state9),
        .I1(Q),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(k_w_reg_238[1]),
        .I1(k_w_reg_238[0]),
        .I2(Q),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[13]_i_1__0 
       (.I0(exitcond2_fu_366_p2),
        .I1(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[13]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[13]_i_4 
       (.I0(\in_d_reg_203_reg_n_0_[15] ),
        .O(\ap_CS_fsm[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_5 
       (.I0(\in_d_reg_203_reg_n_0_[14] ),
        .I1(\in_d_reg_203_reg_n_0_[13] ),
        .I2(\in_d_reg_203_reg_n_0_[12] ),
        .O(\ap_CS_fsm[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_6 
       (.I0(\in_d_reg_203_reg_n_0_[11] ),
        .I1(\in_d_reg_203_reg_n_0_[10] ),
        .I2(\in_d_reg_203_reg_n_0_[9] ),
        .O(\ap_CS_fsm[13]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_7 
       (.I0(\in_d_reg_203_reg_n_0_[8] ),
        .I1(\in_d_reg_203_reg_n_0_[7] ),
        .I2(\in_d_reg_203_reg_n_0_[6] ),
        .O(\ap_CS_fsm[13]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[13]_i_8 
       (.I0(\in_d_reg_203_reg_n_0_[5] ),
        .I1(\in_d_reg_203_reg_n_0_[4] ),
        .I2(\in_d_reg_203_reg_n_0_[3] ),
        .O(\ap_CS_fsm[13]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_9 
       (.I0(\in_d_reg_203_reg_n_0_[2] ),
        .I1(\in_d_reg_203_reg_n_0_[1] ),
        .I2(\in_d_reg_203_reg_n_0_[0] ),
        .O(\ap_CS_fsm[13]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_conv2d_fix16_228_fu_377_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_303_p2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(grp_conv2d_fix16_228_fu_377_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond5_fu_279_p2),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(grp_conv2d_fix16_228_fu_377_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_279_p2),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(exitcond5_fu_279_p2),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\out_d_reg_145_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\out_d_reg_145_reg_n_0_[14] ),
        .I1(\out_d_reg_145_reg_n_0_[13] ),
        .I2(\out_d_reg_145_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\out_d_reg_145_reg_n_0_[11] ),
        .I1(\out_d_reg_145_reg_n_0_[10] ),
        .I2(\out_d_reg_145_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\out_d_reg_145_reg_n_0_[8] ),
        .I1(\out_d_reg_145_reg_n_0_[7] ),
        .I2(\out_d_reg_145_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\out_d_reg_145_reg_n_0_[5] ),
        .I1(\out_d_reg_145_reg_n_0_[4] ),
        .I2(\out_d_reg_145_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\out_d_reg_145_reg_n_0_[2] ),
        .I1(\out_d_reg_145_reg_n_0_[0] ),
        .I2(\out_d_reg_145_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_0_i_28_n_2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_303_p2),
        .O(tmp_reg_6660));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\out_h_reg_180_reg_n_0_[15] ),
        .O(\ap_CS_fsm[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(\out_h_reg_180_reg_n_0_[14] ),
        .I1(\out_h_reg_180_reg_n_0_[13] ),
        .I2(\out_h_reg_180_reg_n_0_[12] ),
        .O(\ap_CS_fsm[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(\out_h_reg_180_reg_n_0_[11] ),
        .I1(\out_h_reg_180_reg_n_0_[10] ),
        .I2(\out_h_reg_180_reg_n_0_[9] ),
        .O(\ap_CS_fsm[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(\out_h_reg_180_reg_n_0_[8] ),
        .I1(\out_h_reg_180_reg_n_0_[7] ),
        .I2(\out_h_reg_180_reg_n_0_[6] ),
        .O(\ap_CS_fsm[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[4]_i_8 
       (.I0(\out_h_reg_180_reg_n_0_[5] ),
        .I1(\out_h_reg_180_reg_n_0_[4] ),
        .I2(\out_h_reg_180_reg_n_0_[3] ),
        .O(\ap_CS_fsm[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[4]_i_9 
       (.I0(\out_h_reg_180_reg_n_0_[2] ),
        .I1(\out_h_reg_180_reg_n_0_[1] ),
        .I2(\out_h_reg_180_reg_n_0_[0] ),
        .O(\ap_CS_fsm[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state15),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h00FF8080)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(p_shl2_cast_fu_442_p1[3]),
        .I1(p_shl2_cast_fu_442_p1[2]),
        .I2(ap_CS_fsm_state8),
        .I3(ram_reg_0_i_28_n_2),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h74444444)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(exitcond2_fu_366_p2),
        .I1(ap_CS_fsm_state7),
        .I2(Q),
        .I3(k_w_reg_238[0]),
        .I4(k_w_reg_238[1]),
        .O(ap_NS_fsm[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(p_shl2_cast_fu_442_p1[3]),
        .I1(p_shl2_cast_fu_442_p1[2]),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state13),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[13]_i_1__0_n_0 ),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[13]_i_2 
       (.CI(\ap_CS_fsm_reg[13]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[13]_i_2_CO_UNCONNECTED [3:2],exitcond2_fu_366_p2,\ap_CS_fsm_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[13]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[13]_i_4_n_0 ,\ap_CS_fsm[13]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[13]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[13]_i_3_n_0 ,\ap_CS_fsm_reg[13]_i_3_n_1 ,\ap_CS_fsm_reg[13]_i_3_n_2 ,\ap_CS_fsm_reg[13]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[13]_i_6_n_0 ,\ap_CS_fsm[13]_i_7_n_0 ,\ap_CS_fsm[13]_i_8_n_0 ,\ap_CS_fsm[13]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__9_n_0 ),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3:2],exitcond5_fu_279_p2,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_0 ,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 ,\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_6660),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2 
       (.CI(\ap_CS_fsm_reg[4]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2_CO_UNCONNECTED [3:2],exitcond4_fu_303_p2,\ap_CS_fsm_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[4]_i_4_n_0 ,\ap_CS_fsm[4]_i_5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3_n_0 ,\ap_CS_fsm_reg[4]_i_3_n_1 ,\ap_CS_fsm_reg[4]_i_3_n_2 ,\ap_CS_fsm_reg[4]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_6_n_0 ,\ap_CS_fsm[4]_i_7_n_0 ,\ap_CS_fsm[4]_i_8_n_0 ,\ap_CS_fsm[4]_i_9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_conv2d_fix16_228_fu_377_ap_start_reg_i_1
       (.I0(ram_reg_0[0]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond5_fu_279_p2),
        .I3(grp_conv2d_fix16_228_fu_377_ap_start_reg),
        .O(\ap_CS_fsm_reg[23] ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_707[0]_i_1 
       (.I0(\in_d_reg_203_reg_n_0_[0] ),
        .O(in_d_1_fu_371_p2[0]));
  FDRE \in_d_1_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[0]),
        .Q(in_d_1_reg_707[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[10]),
        .Q(in_d_1_reg_707[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[11]),
        .Q(in_d_1_reg_707[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[12]),
        .Q(in_d_1_reg_707[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_707_reg[12]_i_1 
       (.CI(\in_d_1_reg_707_reg[8]_i_1_n_0 ),
        .CO({\in_d_1_reg_707_reg[12]_i_1_n_0 ,\in_d_1_reg_707_reg[12]_i_1_n_1 ,\in_d_1_reg_707_reg[12]_i_1_n_2 ,\in_d_1_reg_707_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[12:9]),
        .S({\in_d_reg_203_reg_n_0_[12] ,\in_d_reg_203_reg_n_0_[11] ,\in_d_reg_203_reg_n_0_[10] ,\in_d_reg_203_reg_n_0_[9] }));
  FDRE \in_d_1_reg_707_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[13]),
        .Q(in_d_1_reg_707[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[14]),
        .Q(in_d_1_reg_707[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[15]),
        .Q(in_d_1_reg_707[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_707_reg[15]_i_1 
       (.CI(\in_d_1_reg_707_reg[12]_i_1_n_0 ),
        .CO({\NLW_in_d_1_reg_707_reg[15]_i_1_CO_UNCONNECTED [3:2],\in_d_1_reg_707_reg[15]_i_1_n_2 ,\in_d_1_reg_707_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_707_reg[15]_i_1_O_UNCONNECTED [3],in_d_1_fu_371_p2[15:13]}),
        .S({1'b0,\in_d_reg_203_reg_n_0_[15] ,\in_d_reg_203_reg_n_0_[14] ,\in_d_reg_203_reg_n_0_[13] }));
  FDRE \in_d_1_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[1]),
        .Q(in_d_1_reg_707[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[2]),
        .Q(in_d_1_reg_707[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[3]),
        .Q(in_d_1_reg_707[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[4]),
        .Q(in_d_1_reg_707[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_707_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\in_d_1_reg_707_reg[4]_i_1_n_0 ,\in_d_1_reg_707_reg[4]_i_1_n_1 ,\in_d_1_reg_707_reg[4]_i_1_n_2 ,\in_d_1_reg_707_reg[4]_i_1_n_3 }),
        .CYINIT(\in_d_reg_203_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[4:1]),
        .S({\in_d_reg_203_reg_n_0_[4] ,\in_d_reg_203_reg_n_0_[3] ,\in_d_reg_203_reg_n_0_[2] ,\in_d_reg_203_reg_n_0_[1] }));
  FDRE \in_d_1_reg_707_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[5]),
        .Q(in_d_1_reg_707[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[6]),
        .Q(in_d_1_reg_707[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[7]),
        .Q(in_d_1_reg_707[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_707_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[8]),
        .Q(in_d_1_reg_707[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_707_reg[8]_i_1 
       (.CI(\in_d_1_reg_707_reg[4]_i_1_n_0 ),
        .CO({\in_d_1_reg_707_reg[8]_i_1_n_0 ,\in_d_1_reg_707_reg[8]_i_1_n_1 ,\in_d_1_reg_707_reg[8]_i_1_n_2 ,\in_d_1_reg_707_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[8:5]),
        .S({\in_d_reg_203_reg_n_0_[8] ,\in_d_reg_203_reg_n_0_[7] ,\in_d_reg_203_reg_n_0_[6] ,\in_d_reg_203_reg_n_0_[5] }));
  FDRE \in_d_1_reg_707_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[9]),
        .Q(in_d_1_reg_707[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04444444)) 
    \in_d_reg_203[15]_i_1 
       (.I0(ram_reg_0_i_28_n_2),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state8),
        .I3(p_shl2_cast_fu_442_p1[2]),
        .I4(p_shl2_cast_fu_442_p1[3]),
        .O(in_d_reg_203));
  LUT3 #(
    .INIT(8'h80)) 
    \in_d_reg_203[15]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(p_shl2_cast_fu_442_p1[2]),
        .I2(p_shl2_cast_fu_442_p1[3]),
        .O(ap_NS_fsm10_out));
  FDRE \in_d_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[0]),
        .Q(\in_d_reg_203_reg_n_0_[0] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[10]),
        .Q(\in_d_reg_203_reg_n_0_[10] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[11]),
        .Q(\in_d_reg_203_reg_n_0_[11] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[12]),
        .Q(\in_d_reg_203_reg_n_0_[12] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[13]),
        .Q(\in_d_reg_203_reg_n_0_[13] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[14]),
        .Q(\in_d_reg_203_reg_n_0_[14] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[15]),
        .Q(\in_d_reg_203_reg_n_0_[15] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[1]),
        .Q(\in_d_reg_203_reg_n_0_[1] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[2]),
        .Q(\in_d_reg_203_reg_n_0_[2] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[3]),
        .Q(\in_d_reg_203_reg_n_0_[3] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[4]),
        .Q(\in_d_reg_203_reg_n_0_[4] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[5]),
        .Q(\in_d_reg_203_reg_n_0_[5] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[6]),
        .Q(\in_d_reg_203_reg_n_0_[6] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[7]),
        .Q(\in_d_reg_203_reg_n_0_[7] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[8]),
        .Q(\in_d_reg_203_reg_n_0_[8] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_707[9]),
        .Q(\in_d_reg_203_reg_n_0_[9] ),
        .R(in_d_reg_203));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_1_reg_720[0]_i_1 
       (.I0(p_shl2_cast_fu_442_p1[2]),
        .I1(ap_CS_fsm_state8),
        .I2(k_h_1_reg_720[0]),
        .O(\k_h_1_reg_720[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_1_reg_720[1]_i_1 
       (.I0(p_shl2_cast_fu_442_p1[2]),
        .I1(p_shl2_cast_fu_442_p1[3]),
        .I2(ap_CS_fsm_state8),
        .I3(k_h_1_reg_720[1]),
        .O(\k_h_1_reg_720[1]_i_1_n_0 ));
  FDRE \k_h_1_reg_720_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_720[0]_i_1_n_0 ),
        .Q(k_h_1_reg_720[0]),
        .R(1'b0));
  FDRE \k_h_1_reg_720_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_720[1]_i_1_n_0 ),
        .Q(k_h_1_reg_720[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_226[0]_i_1 
       (.I0(p_shl2_cast_fu_442_p1[2]),
        .I1(k_h_1_reg_720[0]),
        .I2(k_w_reg_238[1]),
        .I3(k_w_reg_238[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_226[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_226[1]_i_1 
       (.I0(p_shl2_cast_fu_442_p1[3]),
        .I1(k_h_1_reg_720[1]),
        .I2(k_w_reg_238[1]),
        .I3(k_w_reg_238[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_226[1]_i_1_n_0 ));
  FDRE \k_h_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_226[0]_i_1_n_0 ),
        .Q(p_shl2_cast_fu_442_p1[2]),
        .R(1'b0));
  FDRE \k_h_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_226[1]_i_1_n_0 ),
        .Q(p_shl2_cast_fu_442_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_1_reg_743[0]_i_1 
       (.I0(k_w_reg_238[0]),
        .I1(Q),
        .I2(k_w_1_reg_743[0]),
        .O(\k_w_1_reg_743[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_1_reg_743[1]_i_1 
       (.I0(k_w_reg_238[0]),
        .I1(k_w_reg_238[1]),
        .I2(Q),
        .I3(k_w_1_reg_743[1]),
        .O(\k_w_1_reg_743[1]_i_1_n_0 ));
  FDRE \k_w_1_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_743[0]_i_1_n_0 ),
        .Q(k_w_1_reg_743[0]),
        .R(1'b0));
  FDRE \k_w_1_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_743[1]_i_1_n_0 ),
        .Q(k_w_1_reg_743[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_238[0]_i_1 
       (.I0(k_w_reg_238[0]),
        .I1(ap_CS_fsm_state13),
        .I2(k_w_1_reg_743[0]),
        .I3(ap_CS_fsm_state9),
        .O(\k_w_reg_238[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_238[1]_i_1 
       (.I0(k_w_reg_238[1]),
        .I1(ap_CS_fsm_state13),
        .I2(k_w_1_reg_743[1]),
        .I3(ap_CS_fsm_state9),
        .O(\k_w_reg_238[1]_i_1_n_0 ));
  FDRE \k_w_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_238[0]_i_1_n_0 ),
        .Q(k_w_reg_238[0]),
        .R(1'b0));
  FDRE \k_w_reg_238_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_238[1]_i_1_n_0 ),
        .Q(k_w_reg_238[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_6 network_mul_mul_16s_13s_29_1_1_U81
       (.DOADO(\conv2d_fix16_228_Conv2D_3_w_rom_U/q0_reg__0 ),
        .O(tmp_127_fu_532_p2),
        .P(P),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .d0(d0[11:0]),
        .p(DOADO),
        .q0(q0),
        .ram_reg_1({\p_tmp_s_reg_773_reg_n_0_[11] ,\p_tmp_s_reg_773_reg_n_0_[10] ,\p_tmp_s_reg_773_reg_n_0_[9] ,\p_tmp_s_reg_773_reg_n_0_[8] ,\p_tmp_s_reg_773_reg_n_0_[7] ,\p_tmp_s_reg_773_reg_n_0_[6] ,\p_tmp_s_reg_773_reg_n_0_[5] ,\p_tmp_s_reg_773_reg_n_0_[4] ,\p_tmp_s_reg_773_reg_n_0_[3] ,\p_tmp_s_reg_773_reg_n_0_[2] ,\p_tmp_s_reg_773_reg_n_0_[1] ,\p_tmp_s_reg_773_reg_n_0_[0] }),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_630[1]_i_1 
       (.I0(phi_mul2_reg_156[1]),
        .O(next_mul3_fu_274_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_630[5]_i_2 
       (.I0(phi_mul2_reg_156[3]),
        .O(\next_mul3_reg_630[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_630[5]_i_3 
       (.I0(phi_mul2_reg_156[2]),
        .O(\next_mul3_reg_630[5]_i_3_n_0 ));
  FDRE \next_mul3_reg_630_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[10]),
        .Q(next_mul3_reg_630[10]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[11]),
        .Q(next_mul3_reg_630[11]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_630_reg[11]_i_1 
       (.CI(\next_mul3_reg_630_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_630_reg[11]_i_1_CO_UNCONNECTED [3:1],\next_mul3_reg_630_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul2_reg_156[10]}),
        .O({\NLW_next_mul3_reg_630_reg[11]_i_1_O_UNCONNECTED [3:2],next_mul3_fu_274_p2[11:10]}),
        .S({1'b0,1'b0,phi_mul2_reg_156[11:10]}));
  FDRE \next_mul3_reg_630_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[1]),
        .Q(next_mul3_reg_630[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[2]),
        .Q(next_mul3_reg_630[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[3]),
        .Q(next_mul3_reg_630[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[4]),
        .Q(next_mul3_reg_630[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[5]),
        .Q(next_mul3_reg_630[5]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_630_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_630_reg[5]_i_1_n_0 ,\next_mul3_reg_630_reg[5]_i_1_n_1 ,\next_mul3_reg_630_reg[5]_i_1_n_2 ,\next_mul3_reg_630_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_156[1]),
        .DI(phi_mul2_reg_156[5:2]),
        .O(next_mul3_fu_274_p2[5:2]),
        .S({phi_mul2_reg_156[5:4],\next_mul3_reg_630[5]_i_2_n_0 ,\next_mul3_reg_630[5]_i_3_n_0 }));
  FDRE \next_mul3_reg_630_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[6]),
        .Q(next_mul3_reg_630[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[7]),
        .Q(next_mul3_reg_630[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[8]),
        .Q(next_mul3_reg_630[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_630_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[9]),
        .Q(next_mul3_reg_630[9]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_630_reg[9]_i_1 
       (.CI(\next_mul3_reg_630_reg[5]_i_1_n_0 ),
        .CO({\next_mul3_reg_630_reg[9]_i_1_n_0 ,\next_mul3_reg_630_reg[9]_i_1_n_1 ,\next_mul3_reg_630_reg[9]_i_1_n_2 ,\next_mul3_reg_630_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_156[9:6]),
        .O(next_mul3_fu_274_p2[9:6]),
        .S(phi_mul2_reg_156[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul6_reg_625[3]_i_1 
       (.I0(\phi_mul5_reg_168_reg_n_0_[3] ),
        .O(next_mul6_fu_269_p2[3]));
  FDRE \next_mul6_reg_625_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[10]),
        .Q(next_mul6_reg_625[10]),
        .R(1'b0));
  CARRY4 \next_mul6_reg_625_reg[10]_i_1 
       (.CI(\next_mul6_reg_625_reg[7]_i_1_n_0 ),
        .CO({\NLW_next_mul6_reg_625_reg[10]_i_1_CO_UNCONNECTED [3:2],\next_mul6_reg_625_reg[10]_i_1_n_2 ,\next_mul6_reg_625_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\phi_mul5_reg_168_reg_n_0_[9] ,\phi_mul5_reg_168_reg_n_0_[8] }),
        .O({\NLW_next_mul6_reg_625_reg[10]_i_1_O_UNCONNECTED [3],next_mul6_fu_269_p2[10:8]}),
        .S({1'b0,\phi_mul5_reg_168_reg_n_0_[10] ,\phi_mul5_reg_168_reg_n_0_[9] ,\phi_mul5_reg_168_reg_n_0_[8] }));
  FDRE \next_mul6_reg_625_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[3]),
        .Q(next_mul6_reg_625[3]),
        .R(1'b0));
  FDRE \next_mul6_reg_625_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[4]),
        .Q(next_mul6_reg_625[4]),
        .R(1'b0));
  FDRE \next_mul6_reg_625_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[5]),
        .Q(next_mul6_reg_625[5]),
        .R(1'b0));
  FDRE \next_mul6_reg_625_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[6]),
        .Q(next_mul6_reg_625[6]),
        .R(1'b0));
  FDRE \next_mul6_reg_625_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[7]),
        .Q(next_mul6_reg_625[7]),
        .R(1'b0));
  CARRY4 \next_mul6_reg_625_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\next_mul6_reg_625_reg[7]_i_1_n_0 ,\next_mul6_reg_625_reg[7]_i_1_n_1 ,\next_mul6_reg_625_reg[7]_i_1_n_2 ,\next_mul6_reg_625_reg[7]_i_1_n_3 }),
        .CYINIT(\phi_mul5_reg_168_reg_n_0_[3] ),
        .DI({\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] ,\phi_mul5_reg_168_reg_n_0_[4] }),
        .O(next_mul6_fu_269_p2[7:4]),
        .S({\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] ,\phi_mul5_reg_168_reg_n_0_[4] }));
  FDRE \next_mul6_reg_625_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[8]),
        .Q(next_mul6_reg_625[8]),
        .R(1'b0));
  FDRE \next_mul6_reg_625_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[9]),
        .Q(next_mul6_reg_625[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_699[4]_i_1 
       (.I0(phi_mul_reg_214[4]),
        .O(next_mul_fu_361_p2[4]));
  FDRE \next_mul_reg_699_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[10]),
        .Q(next_mul_reg_699[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_699_reg[10]_i_1 
       (.CI(\next_mul_reg_699_reg[8]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_699_reg[10]_i_1_CO_UNCONNECTED [3:1],\next_mul_reg_699_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_214[9]}),
        .O({\NLW_next_mul_reg_699_reg[10]_i_1_O_UNCONNECTED [3:2],next_mul_fu_361_p2[10:9]}),
        .S({1'b0,1'b0,phi_mul_reg_214[10:9]}));
  FDRE \next_mul_reg_699_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[4]),
        .Q(next_mul_reg_699[4]),
        .R(1'b0));
  FDRE \next_mul_reg_699_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[5]),
        .Q(next_mul_reg_699[5]),
        .R(1'b0));
  FDRE \next_mul_reg_699_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[6]),
        .Q(next_mul_reg_699[6]),
        .R(1'b0));
  FDRE \next_mul_reg_699_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[7]),
        .Q(next_mul_reg_699[7]),
        .R(1'b0));
  FDRE \next_mul_reg_699_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[8]),
        .Q(next_mul_reg_699[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_699_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_699_reg[8]_i_1_n_0 ,\next_mul_reg_699_reg[8]_i_1_n_1 ,\next_mul_reg_699_reg[8]_i_1_n_2 ,\next_mul_reg_699_reg[8]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_214[4]),
        .DI(phi_mul_reg_214[8:5]),
        .O(next_mul_fu_361_p2[8:5]),
        .S(phi_mul_reg_214[8:5]));
  FDRE \next_mul_reg_699_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[9]),
        .Q(next_mul_reg_699[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_638[0]_i_1 
       (.I0(\out_d_reg_145_reg_n_0_[0] ),
        .O(out_d_3_fu_284_p2[0]));
  FDRE \out_d_3_reg_638_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[0]),
        .Q(out_d_3_reg_638[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[10]),
        .Q(out_d_3_reg_638[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[11]),
        .Q(out_d_3_reg_638[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[12]),
        .Q(out_d_3_reg_638[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_638_reg[12]_i_1 
       (.CI(\out_d_3_reg_638_reg[8]_i_1_n_0 ),
        .CO({\out_d_3_reg_638_reg[12]_i_1_n_0 ,\out_d_3_reg_638_reg[12]_i_1_n_1 ,\out_d_3_reg_638_reg[12]_i_1_n_2 ,\out_d_3_reg_638_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[12:9]),
        .S({\out_d_reg_145_reg_n_0_[12] ,\out_d_reg_145_reg_n_0_[11] ,\out_d_reg_145_reg_n_0_[10] ,\out_d_reg_145_reg_n_0_[9] }));
  FDRE \out_d_3_reg_638_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[13]),
        .Q(out_d_3_reg_638[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[14]),
        .Q(out_d_3_reg_638[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[15]),
        .Q(out_d_3_reg_638[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_638_reg[15]_i_1 
       (.CI(\out_d_3_reg_638_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_3_reg_638_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_3_reg_638_reg[15]_i_1_n_2 ,\out_d_3_reg_638_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_638_reg[15]_i_1_O_UNCONNECTED [3],out_d_3_fu_284_p2[15:13]}),
        .S({1'b0,\out_d_reg_145_reg_n_0_[15] ,\out_d_reg_145_reg_n_0_[14] ,\out_d_reg_145_reg_n_0_[13] }));
  FDRE \out_d_3_reg_638_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[1]),
        .Q(out_d_3_reg_638[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[2]),
        .Q(out_d_3_reg_638[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[3]),
        .Q(out_d_3_reg_638[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[4]),
        .Q(out_d_3_reg_638[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_638_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_3_reg_638_reg[4]_i_1_n_0 ,\out_d_3_reg_638_reg[4]_i_1_n_1 ,\out_d_3_reg_638_reg[4]_i_1_n_2 ,\out_d_3_reg_638_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_145_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[4:1]),
        .S({\out_d_reg_145_reg_n_0_[4] ,\out_d_reg_145_reg_n_0_[3] ,\out_d_reg_145_reg_n_0_[2] ,\out_d_reg_145_reg_n_0_[1] }));
  FDRE \out_d_3_reg_638_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[5]),
        .Q(out_d_3_reg_638[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[6]),
        .Q(out_d_3_reg_638[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[7]),
        .Q(out_d_3_reg_638[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_638_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[8]),
        .Q(out_d_3_reg_638[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_638_reg[8]_i_1 
       (.CI(\out_d_3_reg_638_reg[4]_i_1_n_0 ),
        .CO({\out_d_3_reg_638_reg[8]_i_1_n_0 ,\out_d_3_reg_638_reg[8]_i_1_n_1 ,\out_d_3_reg_638_reg[8]_i_1_n_2 ,\out_d_3_reg_638_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[8:5]),
        .S({\out_d_reg_145_reg_n_0_[8] ,\out_d_reg_145_reg_n_0_[7] ,\out_d_reg_145_reg_n_0_[6] ,\out_d_reg_145_reg_n_0_[5] }));
  FDRE \out_d_3_reg_638_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[9]),
        .Q(out_d_3_reg_638[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_145[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_conv2d_fix16_228_fu_377_ap_start_reg),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_303_p2),
        .O(out_d_reg_145));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_145[15]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_303_p2),
        .O(ap_NS_fsm13_out));
  FDRE \out_d_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[0]),
        .Q(\out_d_reg_145_reg_n_0_[0] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[10]),
        .Q(\out_d_reg_145_reg_n_0_[10] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[11]),
        .Q(\out_d_reg_145_reg_n_0_[11] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[12]),
        .Q(\out_d_reg_145_reg_n_0_[12] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[13]),
        .Q(\out_d_reg_145_reg_n_0_[13] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[14]),
        .Q(\out_d_reg_145_reg_n_0_[14] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[15]),
        .Q(\out_d_reg_145_reg_n_0_[15] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[1]),
        .Q(\out_d_reg_145_reg_n_0_[1] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[2]),
        .Q(\out_d_reg_145_reg_n_0_[2] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[3]),
        .Q(\out_d_reg_145_reg_n_0_[3] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[4]),
        .Q(\out_d_reg_145_reg_n_0_[4] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[5]),
        .Q(\out_d_reg_145_reg_n_0_[5] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[6]),
        .Q(\out_d_reg_145_reg_n_0_[6] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[7]),
        .Q(\out_d_reg_145_reg_n_0_[7] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[8]),
        .Q(\out_d_reg_145_reg_n_0_[8] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_638[9]),
        .Q(\out_d_reg_145_reg_n_0_[9] ),
        .R(out_d_reg_145));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_661[0]_i_1 
       (.I0(\out_h_reg_180_reg_n_0_[0] ),
        .O(out_h_3_fu_308_p2[0]));
  FDRE \out_h_3_reg_661_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[0]),
        .Q(out_h_3_reg_661[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[10]),
        .Q(out_h_3_reg_661[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[11]),
        .Q(out_h_3_reg_661[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[12]),
        .Q(out_h_3_reg_661[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_661_reg[12]_i_1 
       (.CI(\out_h_3_reg_661_reg[8]_i_1_n_0 ),
        .CO({\out_h_3_reg_661_reg[12]_i_1_n_0 ,\out_h_3_reg_661_reg[12]_i_1_n_1 ,\out_h_3_reg_661_reg[12]_i_1_n_2 ,\out_h_3_reg_661_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[12:9]),
        .S({\out_h_reg_180_reg_n_0_[12] ,\out_h_reg_180_reg_n_0_[11] ,\out_h_reg_180_reg_n_0_[10] ,\out_h_reg_180_reg_n_0_[9] }));
  FDRE \out_h_3_reg_661_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[13]),
        .Q(out_h_3_reg_661[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[14]),
        .Q(out_h_3_reg_661[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[15]),
        .Q(out_h_3_reg_661[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_661_reg[15]_i_1 
       (.CI(\out_h_3_reg_661_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_3_reg_661_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_3_reg_661_reg[15]_i_1_n_2 ,\out_h_3_reg_661_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_661_reg[15]_i_1_O_UNCONNECTED [3],out_h_3_fu_308_p2[15:13]}),
        .S({1'b0,\out_h_reg_180_reg_n_0_[15] ,\out_h_reg_180_reg_n_0_[14] ,\out_h_reg_180_reg_n_0_[13] }));
  FDRE \out_h_3_reg_661_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[1]),
        .Q(out_h_3_reg_661[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[2]),
        .Q(out_h_3_reg_661[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[3]),
        .Q(out_h_3_reg_661[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[4]),
        .Q(out_h_3_reg_661[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_661_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_3_reg_661_reg[4]_i_1_n_0 ,\out_h_3_reg_661_reg[4]_i_1_n_1 ,\out_h_3_reg_661_reg[4]_i_1_n_2 ,\out_h_3_reg_661_reg[4]_i_1_n_3 }),
        .CYINIT(\out_h_reg_180_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[4:1]),
        .S({\out_h_reg_180_reg_n_0_[4] ,\out_h_reg_180_reg_n_0_[3] ,\out_h_reg_180_reg_n_0_[2] ,\out_h_reg_180_reg_n_0_[1] }));
  FDRE \out_h_3_reg_661_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[5]),
        .Q(out_h_3_reg_661[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[6]),
        .Q(out_h_3_reg_661[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[7]),
        .Q(out_h_3_reg_661[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_661_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[8]),
        .Q(out_h_3_reg_661[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_661_reg[8]_i_1 
       (.CI(\out_h_3_reg_661_reg[4]_i_1_n_0 ),
        .CO({\out_h_3_reg_661_reg[8]_i_1_n_0 ,\out_h_3_reg_661_reg[8]_i_1_n_1 ,\out_h_3_reg_661_reg[8]_i_1_n_2 ,\out_h_3_reg_661_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[8:5]),
        .S({\out_h_reg_180_reg_n_0_[8] ,\out_h_reg_180_reg_n_0_[7] ,\out_h_reg_180_reg_n_0_[6] ,\out_h_reg_180_reg_n_0_[5] }));
  FDRE \out_h_3_reg_661_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[9]),
        .Q(out_h_3_reg_661[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \out_h_reg_180[15]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_28_n_2),
        .I2(ap_CS_fsm_state3),
        .O(out_h_reg_180));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_180[15]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_28_n_2),
        .O(ap_NS_fsm12_out));
  FDRE \out_h_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[0]),
        .Q(\out_h_reg_180_reg_n_0_[0] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[10]),
        .Q(\out_h_reg_180_reg_n_0_[10] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[11]),
        .Q(\out_h_reg_180_reg_n_0_[11] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[12]),
        .Q(\out_h_reg_180_reg_n_0_[12] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[13]),
        .Q(\out_h_reg_180_reg_n_0_[13] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[14]),
        .Q(\out_h_reg_180_reg_n_0_[14] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[15]),
        .Q(\out_h_reg_180_reg_n_0_[15] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[1]),
        .Q(\out_h_reg_180_reg_n_0_[1] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[2]),
        .Q(\out_h_reg_180_reg_n_0_[2] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[3]),
        .Q(\out_h_reg_180_reg_n_0_[3] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[4]),
        .Q(\out_h_reg_180_reg_n_0_[4] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[5]),
        .Q(\out_h_reg_180_reg_n_0_[5] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[6]),
        .Q(\out_h_reg_180_reg_n_0_[6] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[7]),
        .Q(\out_h_reg_180_reg_n_0_[7] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[8]),
        .Q(\out_h_reg_180_reg_n_0_[8] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_661[9]),
        .Q(\out_h_reg_180_reg_n_0_[9] ),
        .R(out_h_reg_180));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_684[0]_i_1 
       (.I0(out_w_reg_192[0]),
        .O(out_w_3_fu_337_p2[0]));
  FDRE \out_w_3_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[0]),
        .Q(out_w_3_reg_684[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[10]),
        .Q(out_w_3_reg_684[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[11]),
        .Q(out_w_3_reg_684[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[12]),
        .Q(out_w_3_reg_684[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_684_reg[12]_i_1 
       (.CI(\out_w_3_reg_684_reg[8]_i_1_n_0 ),
        .CO({\out_w_3_reg_684_reg[12]_i_1_n_0 ,\out_w_3_reg_684_reg[12]_i_1_n_1 ,\out_w_3_reg_684_reg[12]_i_1_n_2 ,\out_w_3_reg_684_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[12:9]),
        .S(out_w_reg_192[12:9]));
  FDRE \out_w_3_reg_684_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[13]),
        .Q(out_w_3_reg_684[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[14]),
        .Q(out_w_3_reg_684[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[15]),
        .Q(out_w_3_reg_684[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_684_reg[15]_i_1 
       (.CI(\out_w_3_reg_684_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_3_reg_684_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_3_reg_684_reg[15]_i_1_n_2 ,\out_w_3_reg_684_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_684_reg[15]_i_1_O_UNCONNECTED [3],out_w_3_fu_337_p2[15:13]}),
        .S({1'b0,out_w_reg_192[15:13]}));
  FDRE \out_w_3_reg_684_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[1]),
        .Q(out_w_3_reg_684[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[2]),
        .Q(out_w_3_reg_684[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[3]),
        .Q(out_w_3_reg_684[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[4]),
        .Q(out_w_3_reg_684[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_684_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_3_reg_684_reg[4]_i_1_n_0 ,\out_w_3_reg_684_reg[4]_i_1_n_1 ,\out_w_3_reg_684_reg[4]_i_1_n_2 ,\out_w_3_reg_684_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_192[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[4:1]),
        .S(out_w_reg_192[4:1]));
  FDRE \out_w_3_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[5]),
        .Q(out_w_3_reg_684[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[6]),
        .Q(out_w_3_reg_684[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[7]),
        .Q(out_w_3_reg_684[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_684_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[8]),
        .Q(out_w_3_reg_684[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_684_reg[8]_i_1 
       (.CI(\out_w_3_reg_684_reg[4]_i_1_n_0 ),
        .CO({\out_w_3_reg_684_reg[8]_i_1_n_0 ,\out_w_3_reg_684_reg[8]_i_1_n_1 ,\out_w_3_reg_684_reg[8]_i_1_n_2 ,\out_w_3_reg_684_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[8:5]),
        .S(out_w_reg_192[8:5]));
  FDRE \out_w_3_reg_684_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[9]),
        .Q(out_w_3_reg_684[9]),
        .R(1'b0));
  FDRE \out_w_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[0]),
        .Q(out_w_reg_192[0]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[10]),
        .Q(out_w_reg_192[10]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[11]),
        .Q(out_w_reg_192[11]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[12]),
        .Q(out_w_reg_192[12]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[13]),
        .Q(out_w_reg_192[13]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[14]),
        .Q(out_w_reg_192[14]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[15]),
        .Q(out_w_reg_192[15]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[1]),
        .Q(out_w_reg_192[1]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[2]),
        .Q(out_w_reg_192[2]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[3]),
        .Q(out_w_reg_192[3]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[4]),
        .Q(out_w_reg_192[4]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[5]),
        .Q(out_w_reg_192[5]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[6]),
        .Q(out_w_reg_192[6]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[7]),
        .Q(out_w_reg_192[7]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[8]),
        .Q(out_w_reg_192[8]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_684[9]),
        .Q(out_w_reg_192[9]),
        .R(ap_CS_fsm_state5));
  LUT2 #(
    .INIT(4'h2)) 
    \output_addr11_reg_694[11]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_0_i_28_n_2),
        .O(exitcond3_fu_332_p2));
  FDRE \output_addr11_reg_694_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_105),
        .Q(output_addr11_reg_694[0]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_95),
        .Q(output_addr11_reg_694[10]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[11] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_94),
        .Q(output_addr11_reg_694[11]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_104),
        .Q(output_addr11_reg_694[1]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_103),
        .Q(output_addr11_reg_694[2]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_102),
        .Q(output_addr11_reg_694[3]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_101),
        .Q(output_addr11_reg_694[4]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_100),
        .Q(output_addr11_reg_694[5]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_99),
        .Q(output_addr11_reg_694[6]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_98),
        .Q(output_addr11_reg_694[7]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_97),
        .Q(output_addr11_reg_694[8]),
        .R(1'b0));
  FDRE \output_addr11_reg_694_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_112_fu_351_p2_n_96),
        .Q(output_addr11_reg_694[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[11]_i_2 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [11]),
        .I1(q0[11]),
        .O(S));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_773[14]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(O),
        .O(p_tmp_s_reg_773));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_16 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [10]),
        .I1(q0[10]),
        .O(\p_tmp_s_reg_773[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_17 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [9]),
        .I1(q0[9]),
        .O(\p_tmp_s_reg_773[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_18 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [8]),
        .I1(q0[8]),
        .O(\p_tmp_s_reg_773[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_20 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [7]),
        .I1(q0[7]),
        .O(\p_tmp_s_reg_773[14]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_21 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [6]),
        .I1(q0[6]),
        .O(\p_tmp_s_reg_773[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_22 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [5]),
        .I1(q0[5]),
        .O(\p_tmp_s_reg_773[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_23 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [4]),
        .I1(q0[4]),
        .O(\p_tmp_s_reg_773[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_24 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [3]),
        .I1(q0[3]),
        .O(\p_tmp_s_reg_773[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_25 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [2]),
        .I1(q0[2]),
        .O(\p_tmp_s_reg_773[14]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_26 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [1]),
        .I1(q0[1]),
        .O(\p_tmp_s_reg_773[14]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_27 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [0]),
        .I1(q0[0]),
        .O(\p_tmp_s_reg_773[14]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_773[14]_i_4 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [11]),
        .O(\Conv2D_3_b_load_cast_reg_648_reg[11]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_7 
       (.I0(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [11]),
        .I1(q0[12]),
        .O(\Conv2D_3_b_load_cast_reg_648_reg[11]_2 ));
  FDRE \p_tmp_s_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[0] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[10] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[11] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[12] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[13] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[14] ),
        .R(p_tmp_s_reg_773));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_13 
       (.CI(\p_tmp_s_reg_773_reg[14]_i_19_n_0 ),
        .CO({\p_tmp_s_reg_773_reg[14]_i_13_n_0 ,\p_tmp_s_reg_773_reg[14]_i_13_n_1 ,\p_tmp_s_reg_773_reg[14]_i_13_n_2 ,\p_tmp_s_reg_773_reg[14]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [7:4]),
        .O(\NLW_p_tmp_s_reg_773_reg[14]_i_13_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_773[14]_i_20_n_0 ,\p_tmp_s_reg_773[14]_i_21_n_0 ,\p_tmp_s_reg_773[14]_i_22_n_0 ,\p_tmp_s_reg_773[14]_i_23_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_19 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_773_reg[14]_i_19_n_0 ,\p_tmp_s_reg_773_reg[14]_i_19_n_1 ,\p_tmp_s_reg_773_reg[14]_i_19_n_2 ,\p_tmp_s_reg_773_reg[14]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI(\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [3:0]),
        .O(\NLW_p_tmp_s_reg_773_reg[14]_i_19_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_773[14]_i_24_n_0 ,\p_tmp_s_reg_773[14]_i_25_n_0 ,\p_tmp_s_reg_773[14]_i_26_n_0 ,\p_tmp_s_reg_773[14]_i_27_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_8 
       (.CI(\p_tmp_s_reg_773_reg[14]_i_13_n_0 ),
        .CO({CO,\p_tmp_s_reg_773_reg[14]_i_8_n_1 ,\p_tmp_s_reg_773_reg[14]_i_8_n_2 ,\p_tmp_s_reg_773_reg[14]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\Conv2D_3_b_load_cast_reg_648_reg[11]_0 [10:8]}),
        .O(\NLW_p_tmp_s_reg_773_reg[14]_i_8_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_773_reg[14]_i_3 ,\p_tmp_s_reg_773[14]_i_16_n_0 ,\p_tmp_s_reg_773[14]_i_17_n_0 ,\p_tmp_s_reg_773[14]_i_18_n_0 }));
  FDRE \p_tmp_s_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[1] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[2] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[3] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[4] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[5] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[6] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[7] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[8] ),
        .R(p_tmp_s_reg_773));
  FDRE \p_tmp_s_reg_773_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_773_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_773_reg_n_0_[9] ),
        .R(p_tmp_s_reg_773));
  FDRE \phi_mul2_reg_156_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[10]),
        .Q(phi_mul2_reg_156[10]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[11]),
        .Q(phi_mul2_reg_156[11]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[1]),
        .Q(phi_mul2_reg_156[1]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[2]),
        .Q(phi_mul2_reg_156[2]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[3]),
        .Q(phi_mul2_reg_156[3]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[4]),
        .Q(phi_mul2_reg_156[4]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[5]),
        .Q(phi_mul2_reg_156[5]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[6]),
        .Q(phi_mul2_reg_156[6]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[7]),
        .Q(phi_mul2_reg_156[7]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[8]),
        .Q(phi_mul2_reg_156[8]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_630[9]),
        .Q(phi_mul2_reg_156[9]),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[10]),
        .Q(\phi_mul5_reg_168_reg_n_0_[10] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[3]),
        .Q(\phi_mul5_reg_168_reg_n_0_[3] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[4]),
        .Q(\phi_mul5_reg_168_reg_n_0_[4] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[5]),
        .Q(\phi_mul5_reg_168_reg_n_0_[5] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[6]),
        .Q(\phi_mul5_reg_168_reg_n_0_[6] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[7]),
        .Q(\phi_mul5_reg_168_reg_n_0_[7] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[8]),
        .Q(\phi_mul5_reg_168_reg_n_0_[8] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_625[9]),
        .Q(\phi_mul5_reg_168_reg_n_0_[9] ),
        .R(out_d_reg_145));
  FDRE \phi_mul_reg_214_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[10]),
        .Q(phi_mul_reg_214[10]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[4]),
        .Q(phi_mul_reg_214[4]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[5]),
        .Q(phi_mul_reg_214[5]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[6]),
        .Q(phi_mul_reg_214[6]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[7]),
        .Q(phi_mul_reg_214[7]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[8]),
        .Q(phi_mul_reg_214[8]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_699[9]),
        .Q(phi_mul_reg_214[9]),
        .R(in_d_reg_203));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0[2]),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_0_i_24_n_0),
        .I4(ram_reg_0[1]),
        .O(ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_10
       (.I0(Conv2D_3_array_address0[3]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[3]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_102),
        .O(addr0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_11
       (.I0(Conv2D_3_array_address0[2]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[2]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_103),
        .O(addr0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_12
       (.I0(Conv2D_3_array_address0[1]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[1]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_104),
        .O(addr0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_13
       (.I0(Conv2D_3_array_address0[0]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[0]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_105),
        .O(addr0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_2
       (.I0(Conv2D_3_array_address0[11]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[11]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_94),
        .O(addr0[11]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_0_i_23__3
       (.I0(ram_reg_0[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_0_i_28_n_2),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_24
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state13),
        .O(ram_reg_0_i_24_n_0));
  CARRY4 ram_reg_0_i_28
       (.CI(ram_reg_0_i_41_n_0),
        .CO({NLW_ram_reg_0_i_28_CO_UNCONNECTED[3:2],ram_reg_0_i_28_n_2,ram_reg_0_i_28_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_28_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_0_i_42_n_0,ram_reg_0_i_43_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_3
       (.I0(Conv2D_3_array_address0[10]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[10]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_95),
        .O(addr0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_4
       (.I0(Conv2D_3_array_address0[9]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[9]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_96),
        .O(addr0[9]));
  CARRY4 ram_reg_0_i_41
       (.CI(1'b0),
        .CO({ram_reg_0_i_41_n_0,ram_reg_0_i_41_n_1,ram_reg_0_i_41_n_2,ram_reg_0_i_41_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_41_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_44_n_0,ram_reg_0_i_45_n_0,ram_reg_0_i_46_n_0,ram_reg_0_i_47_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_42
       (.I0(out_w_reg_192[15]),
        .O(ram_reg_0_i_42_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_43
       (.I0(out_w_reg_192[14]),
        .I1(out_w_reg_192[13]),
        .I2(out_w_reg_192[12]),
        .O(ram_reg_0_i_43_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_44
       (.I0(out_w_reg_192[11]),
        .I1(out_w_reg_192[10]),
        .I2(out_w_reg_192[9]),
        .O(ram_reg_0_i_44_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_45
       (.I0(out_w_reg_192[8]),
        .I1(out_w_reg_192[7]),
        .I2(out_w_reg_192[6]),
        .O(ram_reg_0_i_45_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_0_i_46
       (.I0(out_w_reg_192[5]),
        .I1(out_w_reg_192[4]),
        .I2(out_w_reg_192[3]),
        .O(ram_reg_0_i_46_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_47
       (.I0(out_w_reg_192[2]),
        .I1(out_w_reg_192[1]),
        .I2(out_w_reg_192[0]),
        .O(ram_reg_0_i_47_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_5
       (.I0(Conv2D_3_array_address0[8]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[8]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_97),
        .O(addr0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_6
       (.I0(Conv2D_3_array_address0[7]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[7]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_98),
        .O(addr0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_7
       (.I0(Conv2D_3_array_address0[6]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[6]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_99),
        .O(addr0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_8
       (.I0(Conv2D_3_array_address0[5]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[5]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_100),
        .O(addr0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_9
       (.I0(Conv2D_3_array_address0[4]),
        .I1(ram_reg_0[2]),
        .I2(output_addr11_reg_694[4]),
        .I3(ram_reg_0_i_24_n_0),
        .I4(tmp_112_fu_351_p2_n_101),
        .O(addr0[4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_1_i_1
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state13),
        .I2(tmp_127_fu_532_p2[15]),
        .O(d0[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_2
       (.I0(\p_tmp_s_reg_773_reg_n_0_[14] ),
        .I1(tmp_127_fu_532_p2[14]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_3
       (.I0(\p_tmp_s_reg_773_reg_n_0_[13] ),
        .I1(tmp_127_fu_532_p2[13]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_4
       (.I0(\p_tmp_s_reg_773_reg_n_0_[12] ),
        .I1(tmp_127_fu_532_p2[12]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(d0[12]));
  CARRY4 ram_reg_i_33
       (.CI(ram_reg_i_40_n_0),
        .CO({NLW_ram_reg_i_33_CO_UNCONNECTED[3:2],ram_reg_i_33_n_2,ram_reg_i_33_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_i_63_n_0,ram_reg_i_64_n_0}),
        .O({NLW_ram_reg_i_33_O_UNCONNECTED[3],grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[10:8]}),
        .S({1'b0,ram_reg_i_65_n_0,ram_reg_i_66_n_0,ram_reg_i_67_n_0}));
  CARRY4 ram_reg_i_40
       (.CI(ram_reg_i_49_n_0),
        .CO({ram_reg_i_40_n_0,ram_reg_i_40_n_1,ram_reg_i_40_n_2,ram_reg_i_40_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_69_n_0,ram_reg_i_70_n_0,ram_reg_i_71_n_0,ram_reg_i_72_n_0}),
        .O(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[7:4]),
        .S({ram_reg_i_73_n_0,ram_reg_i_74_n_0,ram_reg_i_75_n_0,ram_reg_i_76_n_0}));
  CARRY4 ram_reg_i_49
       (.CI(1'b0),
        .CO({ram_reg_i_49_n_0,ram_reg_i_49_n_1,ram_reg_i_49_n_2,ram_reg_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_78_n_0,ram_reg_i_79_n_0,ram_reg_i_80_n_0,1'b0}),
        .O(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[3:0]),
        .S({ram_reg_i_81_n_0,ram_reg_i_82_n_0,ram_reg_i_83_n_0,ram_reg_i_84_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_63
       (.I0(tmp_111_cast_reg_689_reg__0[8]),
        .I1(tmp3_reg_735_reg_n_97),
        .O(ram_reg_i_63_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_64
       (.I0(tmp_111_cast_reg_689_reg__0[7]),
        .I1(tmp3_reg_735_reg_n_98),
        .O(ram_reg_i_64_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    ram_reg_i_65
       (.I0(tmp_111_cast_reg_689_reg__0[10]),
        .I1(tmp3_reg_735_reg_n_95),
        .I2(tmp_111_cast_reg_689_reg__0[9]),
        .I3(tmp3_reg_735_reg_n_96),
        .O(ram_reg_i_65_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_66
       (.I0(tmp3_reg_735_reg_n_97),
        .I1(tmp_111_cast_reg_689_reg__0[8]),
        .I2(tmp_111_cast_reg_689_reg__0[9]),
        .I3(tmp3_reg_735_reg_n_96),
        .O(ram_reg_i_66_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_67
       (.I0(tmp3_reg_735_reg_n_98),
        .I1(tmp_111_cast_reg_689_reg__0[7]),
        .I2(tmp_111_cast_reg_689_reg__0[8]),
        .I3(tmp3_reg_735_reg_n_97),
        .O(ram_reg_i_67_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_69
       (.I0(tmp_111_cast_reg_689_reg__0[6]),
        .I1(tmp3_reg_735_reg_n_99),
        .O(ram_reg_i_69_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_70
       (.I0(tmp_111_cast_reg_689_reg__0[5]),
        .I1(tmp3_reg_735_reg_n_100),
        .O(ram_reg_i_70_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_71
       (.I0(tmp_111_cast_reg_689_reg__0[4]),
        .I1(tmp3_reg_735_reg_n_101),
        .O(ram_reg_i_71_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_72
       (.I0(tmp_111_cast_reg_689_reg__0[3]),
        .I1(tmp3_reg_735_reg_n_102),
        .O(ram_reg_i_72_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_73
       (.I0(tmp3_reg_735_reg_n_99),
        .I1(tmp_111_cast_reg_689_reg__0[6]),
        .I2(tmp_111_cast_reg_689_reg__0[7]),
        .I3(tmp3_reg_735_reg_n_98),
        .O(ram_reg_i_73_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_74
       (.I0(tmp3_reg_735_reg_n_100),
        .I1(tmp_111_cast_reg_689_reg__0[5]),
        .I2(tmp_111_cast_reg_689_reg__0[6]),
        .I3(tmp3_reg_735_reg_n_99),
        .O(ram_reg_i_74_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_75
       (.I0(tmp3_reg_735_reg_n_101),
        .I1(tmp_111_cast_reg_689_reg__0[4]),
        .I2(tmp_111_cast_reg_689_reg__0[5]),
        .I3(tmp3_reg_735_reg_n_100),
        .O(ram_reg_i_75_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_76
       (.I0(tmp3_reg_735_reg_n_102),
        .I1(tmp_111_cast_reg_689_reg__0[3]),
        .I2(tmp_111_cast_reg_689_reg__0[4]),
        .I3(tmp3_reg_735_reg_n_101),
        .O(ram_reg_i_76_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_78
       (.I0(tmp_111_cast_reg_689_reg__0[2]),
        .I1(tmp3_reg_735_reg_n_103),
        .O(ram_reg_i_78_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_79
       (.I0(tmp3_reg_735_reg_n_104),
        .I1(k_w_reg_238[1]),
        .I2(tmp_111_cast_reg_689_reg__0[1]),
        .O(ram_reg_i_79_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_80
       (.I0(k_w_reg_238[0]),
        .I1(tmp_111_cast_reg_689_reg__0[0]),
        .I2(tmp3_reg_735_reg_n_105),
        .O(ram_reg_i_80_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_81
       (.I0(tmp3_reg_735_reg_n_103),
        .I1(tmp_111_cast_reg_689_reg__0[2]),
        .I2(tmp_111_cast_reg_689_reg__0[3]),
        .I3(tmp3_reg_735_reg_n_102),
        .O(ram_reg_i_81_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_i_82
       (.I0(tmp_111_cast_reg_689_reg__0[1]),
        .I1(k_w_reg_238[1]),
        .I2(tmp3_reg_735_reg_n_104),
        .I3(tmp_111_cast_reg_689_reg__0[2]),
        .I4(tmp3_reg_735_reg_n_103),
        .O(ram_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_83
       (.I0(tmp3_reg_735_reg_n_105),
        .I1(tmp_111_cast_reg_689_reg__0[0]),
        .I2(k_w_reg_238[0]),
        .I3(tmp_111_cast_reg_689_reg__0[1]),
        .I4(k_w_reg_238[1]),
        .I5(tmp3_reg_735_reg_n_104),
        .O(ram_reg_i_83_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_84
       (.I0(tmp3_reg_735_reg_n_105),
        .I1(k_w_reg_238[0]),
        .I2(tmp_111_cast_reg_689_reg__0[0]),
        .O(ram_reg_i_84_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp3_reg_735_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp3_reg_735_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp3_reg_735_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp3_reg_735_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp3_reg_735_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm[8]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state9),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp3_reg_735_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp3_reg_735_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp3_reg_735_reg_P_UNCONNECTED[47:11],tmp3_reg_735_reg_n_95,tmp3_reg_735_reg_n_96,tmp3_reg_735_reg_n_97,tmp3_reg_735_reg_n_98,tmp3_reg_735_reg_n_99,tmp3_reg_735_reg_n_100,tmp3_reg_735_reg_n_101,tmp3_reg_735_reg_n_102,tmp3_reg_735_reg_n_103,tmp3_reg_735_reg_n_104,tmp3_reg_735_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp3_reg_735_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp3_reg_735_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp3_reg_735_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp3_reg_735_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp3_reg_735_reg_i_1
       (.CI(tmp3_reg_735_reg_i_2_n_0),
        .CO({NLW_tmp3_reg_735_reg_i_1_CO_UNCONNECTED[3:2],tmp3_reg_735_reg_i_1_n_2,tmp3_reg_735_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_214[9:8]}),
        .O({NLW_tmp3_reg_735_reg_i_1_O_UNCONNECTED[3],B[10:8]}),
        .S({1'b0,tmp3_reg_735_reg_i_4_n_0,tmp3_reg_735_reg_i_5_n_0,tmp3_reg_735_reg_i_6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_10
       (.I0(phi_mul_reg_214[4]),
        .I1(tmp4_cast_fu_420_p1[4]),
        .O(tmp3_reg_735_reg_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_735_reg_i_11
       (.I0(tmp4_cast_fu_420_p1[3]),
        .O(tmp3_reg_735_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_735_reg_i_12
       (.I0(tmp4_cast_fu_420_p1[2]),
        .O(tmp3_reg_735_reg_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_735_reg_i_13
       (.I0(tmp4_cast_fu_420_p1[1]),
        .O(tmp3_reg_735_reg_i_13_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp3_reg_735_reg_i_14
       (.I0(tmp4_cast_fu_420_p1[0]),
        .O(tmp3_reg_735_reg_i_14_n_0));
  CARRY4 tmp3_reg_735_reg_i_15
       (.CI(tmp3_reg_735_reg_i_16_n_0),
        .CO({NLW_tmp3_reg_735_reg_i_15_CO_UNCONNECTED[3:2],tmp3_reg_735_reg_i_15_n_2,tmp3_reg_735_reg_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp3_reg_735_reg_i_15_O_UNCONNECTED[3],tmp4_cast_fu_420_p1[10:8]}),
        .S({1'b0,tmp_110_cast_reg_671_reg__0[10:8]}));
  CARRY4 tmp3_reg_735_reg_i_16
       (.CI(tmp3_reg_735_reg_i_17_n_0),
        .CO({tmp3_reg_735_reg_i_16_n_0,tmp3_reg_735_reg_i_16_n_1,tmp3_reg_735_reg_i_16_n_2,tmp3_reg_735_reg_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp4_cast_fu_420_p1[7:4]),
        .S(tmp_110_cast_reg_671_reg__0[7:4]));
  CARRY4 tmp3_reg_735_reg_i_17
       (.CI(1'b0),
        .CO({tmp3_reg_735_reg_i_17_n_0,tmp3_reg_735_reg_i_17_n_1,tmp3_reg_735_reg_i_17_n_2,tmp3_reg_735_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_shl2_cast_fu_442_p1}),
        .O(tmp4_cast_fu_420_p1[3:0]),
        .S({tmp_110_cast_reg_671_reg__0[3:2],tmp3_reg_735_reg_i_18_n_0,tmp3_reg_735_reg_i_19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_18
       (.I0(p_shl2_cast_fu_442_p1[3]),
        .I1(tmp_110_cast_reg_671_reg__0[1]),
        .O(tmp3_reg_735_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_19
       (.I0(p_shl2_cast_fu_442_p1[2]),
        .I1(tmp_110_cast_reg_671_reg__0[0]),
        .O(tmp3_reg_735_reg_i_19_n_0));
  CARRY4 tmp3_reg_735_reg_i_2
       (.CI(tmp3_reg_735_reg_i_3_n_0),
        .CO({tmp3_reg_735_reg_i_2_n_0,tmp3_reg_735_reg_i_2_n_1,tmp3_reg_735_reg_i_2_n_2,tmp3_reg_735_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_214[7:4]),
        .O(B[7:4]),
        .S({tmp3_reg_735_reg_i_7_n_0,tmp3_reg_735_reg_i_8_n_0,tmp3_reg_735_reg_i_9_n_0,tmp3_reg_735_reg_i_10_n_0}));
  CARRY4 tmp3_reg_735_reg_i_3
       (.CI(1'b0),
        .CO({tmp3_reg_735_reg_i_3_n_0,tmp3_reg_735_reg_i_3_n_1,tmp3_reg_735_reg_i_3_n_2,tmp3_reg_735_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[3:0]),
        .S({tmp3_reg_735_reg_i_11_n_0,tmp3_reg_735_reg_i_12_n_0,tmp3_reg_735_reg_i_13_n_0,tmp3_reg_735_reg_i_14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_4
       (.I0(phi_mul_reg_214[10]),
        .I1(tmp4_cast_fu_420_p1[10]),
        .O(tmp3_reg_735_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_5
       (.I0(phi_mul_reg_214[9]),
        .I1(tmp4_cast_fu_420_p1[9]),
        .O(tmp3_reg_735_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_6
       (.I0(phi_mul_reg_214[8]),
        .I1(tmp4_cast_fu_420_p1[8]),
        .O(tmp3_reg_735_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_7
       (.I0(phi_mul_reg_214[7]),
        .I1(tmp4_cast_fu_420_p1[7]),
        .O(tmp3_reg_735_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_8
       (.I0(phi_mul_reg_214[6]),
        .I1(tmp4_cast_fu_420_p1[6]),
        .O(tmp3_reg_735_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_735_reg_i_9
       (.I0(phi_mul_reg_214[5]),
        .I1(tmp4_cast_fu_420_p1[5]),
        .O(tmp3_reg_735_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp6_reg_712[10]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_366_p2),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[10]_i_3 
       (.I0(tmp_24_fu_387_p2__0[10]),
        .I1(\tmp6_reg_712_reg[10]_i_4_n_5 ),
        .O(\tmp6_reg_712[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[10]_i_5 
       (.I0(\phi_mul5_reg_168_reg_n_0_[10] ),
        .I1(\in_d_reg_203_reg_n_0_[10] ),
        .O(\tmp6_reg_712[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[10]_i_6 
       (.I0(\phi_mul5_reg_168_reg_n_0_[9] ),
        .I1(\in_d_reg_203_reg_n_0_[9] ),
        .O(\tmp6_reg_712[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[10]_i_7 
       (.I0(\phi_mul5_reg_168_reg_n_0_[8] ),
        .I1(\in_d_reg_203_reg_n_0_[8] ),
        .O(\tmp6_reg_712[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[1]_i_2 
       (.I0(\phi_mul5_reg_168_reg_n_0_[3] ),
        .I1(\in_d_reg_203_reg_n_0_[3] ),
        .O(\tmp6_reg_712[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_712[1]_i_3 
       (.I0(\in_d_reg_203_reg_n_0_[2] ),
        .O(\tmp6_reg_712[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_712[1]_i_4 
       (.I0(\in_d_reg_203_reg_n_0_[1] ),
        .O(\tmp6_reg_712[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_712[1]_i_5 
       (.I0(\in_d_reg_203_reg_n_0_[0] ),
        .O(\tmp6_reg_712[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[5]_i_2 
       (.I0(tmp_24_fu_387_p2__0[5]),
        .I1(tmp_24_fu_387_p2__0[8]),
        .O(\tmp6_reg_712[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[5]_i_3 
       (.I0(tmp_24_fu_387_p2[4]),
        .I1(tmp_24_fu_387_p2__0[7]),
        .O(\tmp6_reg_712[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[5]_i_4 
       (.I0(tmp_24_fu_387_p2[3]),
        .I1(tmp_24_fu_387_p2__0[6]),
        .O(\tmp6_reg_712[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_10 
       (.I0(\phi_mul5_reg_168_reg_n_0_[4] ),
        .I1(\in_d_reg_203_reg_n_0_[4] ),
        .O(\tmp6_reg_712[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_3 
       (.I0(tmp_24_fu_387_p2__0[9]),
        .I1(\tmp6_reg_712_reg[10]_i_4_n_6 ),
        .O(\tmp6_reg_712[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_4 
       (.I0(tmp_24_fu_387_p2__0[8]),
        .I1(\tmp6_reg_712_reg[10]_i_4_n_7 ),
        .O(\tmp6_reg_712[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_5 
       (.I0(tmp_24_fu_387_p2__0[7]),
        .I1(tmp_24_fu_387_p2__0[10]),
        .O(\tmp6_reg_712[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_6 
       (.I0(tmp_24_fu_387_p2__0[6]),
        .I1(tmp_24_fu_387_p2__0[9]),
        .O(\tmp6_reg_712[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_7 
       (.I0(\phi_mul5_reg_168_reg_n_0_[7] ),
        .I1(\in_d_reg_203_reg_n_0_[7] ),
        .O(\tmp6_reg_712[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_8 
       (.I0(\phi_mul5_reg_168_reg_n_0_[6] ),
        .I1(\in_d_reg_203_reg_n_0_[6] ),
        .O(\tmp6_reg_712[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_712[9]_i_9 
       (.I0(\phi_mul5_reg_168_reg_n_0_[5] ),
        .I1(\in_d_reg_203_reg_n_0_[5] ),
        .O(\tmp6_reg_712[9]_i_9_n_0 ));
  FDRE \tmp6_reg_712_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_24_fu_387_p2[3]),
        .Q(tmp6_reg_712[0]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[10]),
        .Q(tmp6_reg_712[10]),
        .R(1'b0));
  CARRY4 \tmp6_reg_712_reg[10]_i_2 
       (.CI(\tmp6_reg_712_reg[9]_i_1_n_0 ),
        .CO(\NLW_tmp6_reg_712_reg[10]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp6_reg_712_reg[10]_i_2_O_UNCONNECTED [3:1],tmp6_fu_393_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp6_reg_712[10]_i_3_n_0 }));
  CARRY4 \tmp6_reg_712_reg[10]_i_4 
       (.CI(\tmp6_reg_712_reg[9]_i_2_n_0 ),
        .CO({\NLW_tmp6_reg_712_reg[10]_i_4_CO_UNCONNECTED [3:2],\tmp6_reg_712_reg[10]_i_4_n_2 ,\tmp6_reg_712_reg[10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\phi_mul5_reg_168_reg_n_0_[9] ,\phi_mul5_reg_168_reg_n_0_[8] }),
        .O({\NLW_tmp6_reg_712_reg[10]_i_4_O_UNCONNECTED [3],\tmp6_reg_712_reg[10]_i_4_n_5 ,\tmp6_reg_712_reg[10]_i_4_n_6 ,\tmp6_reg_712_reg[10]_i_4_n_7 }),
        .S({1'b0,\tmp6_reg_712[10]_i_5_n_0 ,\tmp6_reg_712[10]_i_6_n_0 ,\tmp6_reg_712[10]_i_7_n_0 }));
  FDRE \tmp6_reg_712_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_24_fu_387_p2[4]),
        .Q(tmp6_reg_712[1]),
        .R(1'b0));
  CARRY4 \tmp6_reg_712_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_712_reg[1]_i_1_n_0 ,\tmp6_reg_712_reg[1]_i_1_n_1 ,\tmp6_reg_712_reg[1]_i_1_n_2 ,\tmp6_reg_712_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul5_reg_168_reg_n_0_[3] ,1'b0,1'b0,1'b0}),
        .O({tmp_24_fu_387_p2__0[6:5],tmp_24_fu_387_p2}),
        .S({\tmp6_reg_712[1]_i_2_n_0 ,\tmp6_reg_712[1]_i_3_n_0 ,\tmp6_reg_712[1]_i_4_n_0 ,\tmp6_reg_712[1]_i_5_n_0 }));
  FDRE \tmp6_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[2]),
        .Q(tmp6_reg_712[2]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[3]),
        .Q(tmp6_reg_712[3]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[4]),
        .Q(tmp6_reg_712[4]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[5]),
        .Q(tmp6_reg_712[5]),
        .R(1'b0));
  CARRY4 \tmp6_reg_712_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_712_reg[5]_i_1_n_0 ,\tmp6_reg_712_reg[5]_i_1_n_1 ,\tmp6_reg_712_reg[5]_i_1_n_2 ,\tmp6_reg_712_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_24_fu_387_p2__0[5],tmp_24_fu_387_p2,1'b0}),
        .O(tmp6_fu_393_p2[5:2]),
        .S({\tmp6_reg_712[5]_i_2_n_0 ,\tmp6_reg_712[5]_i_3_n_0 ,\tmp6_reg_712[5]_i_4_n_0 ,tmp_24_fu_387_p2__0[5]}));
  FDRE \tmp6_reg_712_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[6]),
        .Q(tmp6_reg_712[6]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[7]),
        .Q(tmp6_reg_712[7]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[8]),
        .Q(tmp6_reg_712[8]),
        .R(1'b0));
  FDRE \tmp6_reg_712_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[9]),
        .Q(tmp6_reg_712[9]),
        .R(1'b0));
  CARRY4 \tmp6_reg_712_reg[9]_i_1 
       (.CI(\tmp6_reg_712_reg[5]_i_1_n_0 ),
        .CO({\tmp6_reg_712_reg[9]_i_1_n_0 ,\tmp6_reg_712_reg[9]_i_1_n_1 ,\tmp6_reg_712_reg[9]_i_1_n_2 ,\tmp6_reg_712_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_24_fu_387_p2__0[9:6]),
        .O(tmp6_fu_393_p2[9:6]),
        .S({\tmp6_reg_712[9]_i_3_n_0 ,\tmp6_reg_712[9]_i_4_n_0 ,\tmp6_reg_712[9]_i_5_n_0 ,\tmp6_reg_712[9]_i_6_n_0 }));
  CARRY4 \tmp6_reg_712_reg[9]_i_2 
       (.CI(\tmp6_reg_712_reg[1]_i_1_n_0 ),
        .CO({\tmp6_reg_712_reg[9]_i_2_n_0 ,\tmp6_reg_712_reg[9]_i_2_n_1 ,\tmp6_reg_712_reg[9]_i_2_n_2 ,\tmp6_reg_712_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] ,\phi_mul5_reg_168_reg_n_0_[4] }),
        .O(tmp_24_fu_387_p2__0[10:7]),
        .S({\tmp6_reg_712[9]_i_7_n_0 ,\tmp6_reg_712[9]_i_8_n_0 ,\tmp6_reg_712[9]_i_9_n_0 ,\tmp6_reg_712[9]_i_10_n_0 }));
  FDRE \tmp_110_cast_reg_671_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[0] ),
        .Q(tmp_110_cast_reg_671_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[10] ),
        .Q(tmp_110_cast_reg_671_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[1] ),
        .Q(tmp_110_cast_reg_671_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[2] ),
        .Q(tmp_110_cast_reg_671_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[3] ),
        .Q(tmp_110_cast_reg_671_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[4] ),
        .Q(tmp_110_cast_reg_671_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[5] ),
        .Q(tmp_110_cast_reg_671_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[6] ),
        .Q(tmp_110_cast_reg_671_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[7] ),
        .Q(tmp_110_cast_reg_671_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[8] ),
        .Q(tmp_110_cast_reg_671_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_671_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[9] ),
        .Q(tmp_110_cast_reg_671_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[0]),
        .Q(tmp_111_cast_reg_689_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[10] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[10]),
        .Q(tmp_111_cast_reg_689_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[1]),
        .Q(tmp_111_cast_reg_689_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[2]),
        .Q(tmp_111_cast_reg_689_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[3]),
        .Q(tmp_111_cast_reg_689_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[4]),
        .Q(tmp_111_cast_reg_689_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[5]),
        .Q(tmp_111_cast_reg_689_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[6]),
        .Q(tmp_111_cast_reg_689_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[7]),
        .Q(tmp_111_cast_reg_689_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[8]),
        .Q(tmp_111_cast_reg_689_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_689_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[9]),
        .Q(tmp_111_cast_reg_689_reg__0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_112_fu_351_p2
       (.A({A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_112_fu_351_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_112_fu_351_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_684[11:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_112_fu_351_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_112_fu_351_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_6660),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state15),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state5),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_112_fu_351_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_112_fu_351_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_112_fu_351_p2_P_UNCONNECTED[47:12],tmp_112_fu_351_p2_n_94,tmp_112_fu_351_p2_n_95,tmp_112_fu_351_p2_n_96,tmp_112_fu_351_p2_n_97,tmp_112_fu_351_p2_n_98,tmp_112_fu_351_p2_n_99,tmp_112_fu_351_p2_n_100,tmp_112_fu_351_p2_n_101,tmp_112_fu_351_p2_n_102,tmp_112_fu_351_p2_n_103,tmp_112_fu_351_p2_n_104,tmp_112_fu_351_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_112_fu_351_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_112_fu_351_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_112_fu_351_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(ap_CS_fsm_state5),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_112_fu_351_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_112_fu_351_p2_i_1
       (.CI(tmp_112_fu_351_p2_i_2_n_0),
        .CO({NLW_tmp_112_fu_351_p2_i_1_CO_UNCONNECTED[3],tmp_112_fu_351_p2_i_1_n_1,tmp_112_fu_351_p2_i_1_n_2,tmp_112_fu_351_p2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul2_reg_156[10:8]}),
        .O(A[11:8]),
        .S({tmp_112_fu_351_p2_i_4_n_0,tmp_112_fu_351_p2_i_5_n_0,tmp_112_fu_351_p2_i_6_n_0,tmp_112_fu_351_p2_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_10
       (.I0(phi_mul2_reg_156[5]),
        .I1(\out_h_reg_180_reg_n_0_[5] ),
        .O(tmp_112_fu_351_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_11
       (.I0(phi_mul2_reg_156[4]),
        .I1(\out_h_reg_180_reg_n_0_[4] ),
        .O(tmp_112_fu_351_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_12
       (.I0(phi_mul2_reg_156[3]),
        .I1(\out_h_reg_180_reg_n_0_[3] ),
        .O(tmp_112_fu_351_p2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_13
       (.I0(phi_mul2_reg_156[2]),
        .I1(\out_h_reg_180_reg_n_0_[2] ),
        .O(tmp_112_fu_351_p2_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_14
       (.I0(phi_mul2_reg_156[1]),
        .I1(\out_h_reg_180_reg_n_0_[1] ),
        .O(tmp_112_fu_351_p2_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_112_fu_351_p2_i_15
       (.I0(\out_h_reg_180_reg_n_0_[0] ),
        .O(tmp_112_fu_351_p2_i_15_n_0));
  CARRY4 tmp_112_fu_351_p2_i_2
       (.CI(tmp_112_fu_351_p2_i_3_n_0),
        .CO({tmp_112_fu_351_p2_i_2_n_0,tmp_112_fu_351_p2_i_2_n_1,tmp_112_fu_351_p2_i_2_n_2,tmp_112_fu_351_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_156[7:4]),
        .O(A[7:4]),
        .S({tmp_112_fu_351_p2_i_8_n_0,tmp_112_fu_351_p2_i_9_n_0,tmp_112_fu_351_p2_i_10_n_0,tmp_112_fu_351_p2_i_11_n_0}));
  CARRY4 tmp_112_fu_351_p2_i_3
       (.CI(1'b0),
        .CO({tmp_112_fu_351_p2_i_3_n_0,tmp_112_fu_351_p2_i_3_n_1,tmp_112_fu_351_p2_i_3_n_2,tmp_112_fu_351_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({phi_mul2_reg_156[3:1],1'b0}),
        .O(A[3:0]),
        .S({tmp_112_fu_351_p2_i_12_n_0,tmp_112_fu_351_p2_i_13_n_0,tmp_112_fu_351_p2_i_14_n_0,tmp_112_fu_351_p2_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_4
       (.I0(phi_mul2_reg_156[11]),
        .I1(\out_h_reg_180_reg_n_0_[11] ),
        .O(tmp_112_fu_351_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_5
       (.I0(phi_mul2_reg_156[10]),
        .I1(\out_h_reg_180_reg_n_0_[10] ),
        .O(tmp_112_fu_351_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_6
       (.I0(phi_mul2_reg_156[9]),
        .I1(\out_h_reg_180_reg_n_0_[9] ),
        .O(tmp_112_fu_351_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_7
       (.I0(phi_mul2_reg_156[8]),
        .I1(\out_h_reg_180_reg_n_0_[8] ),
        .O(tmp_112_fu_351_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_8
       (.I0(phi_mul2_reg_156[7]),
        .I1(\out_h_reg_180_reg_n_0_[7] ),
        .O(tmp_112_fu_351_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_112_fu_351_p2_i_9
       (.I0(phi_mul2_reg_156[6]),
        .I1(\out_h_reg_180_reg_n_0_[6] ),
        .O(tmp_112_fu_351_p2_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_120_reg_730[1]_i_1 
       (.I0(p_shl2_cast_fu_442_p1[2]),
        .I1(p_shl2_cast_fu_442_p1[3]),
        .O(k_h_1_fu_405_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_120_reg_730[2]_i_1 
       (.I0(p_shl2_cast_fu_442_p1[3]),
        .I1(p_shl2_cast_fu_442_p1[2]),
        .O(tmp_120_fu_446_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_120_reg_730[3]_i_1 
       (.I0(p_shl2_cast_fu_442_p1[3]),
        .I1(p_shl2_cast_fu_442_p1[2]),
        .O(tmp_120_fu_446_p2[3]));
  FDRE \tmp_120_reg_730_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(p_shl2_cast_fu_442_p1[2]),
        .Q(tmp_120_reg_730[0]),
        .R(1'b0));
  FDRE \tmp_120_reg_730_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(k_h_1_fu_405_p2),
        .Q(tmp_120_reg_730[1]),
        .R(1'b0));
  FDRE \tmp_120_reg_730_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_120_fu_446_p2[2]),
        .Q(tmp_120_reg_730[2]),
        .R(1'b0));
  FDRE \tmp_120_reg_730_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_120_fu_446_p2[3]),
        .Q(tmp_120_reg_730[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228_Conv2D_3_b
   (\q0_reg[11] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [11:0]\q0_reg[11] ;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [11:0]\q0_reg[11] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228_Conv2D_3_b_rom conv2d_fix16_228_Conv2D_3_b_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[11]_0 (\q0_reg[11] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228_Conv2D_3_b_rom
   (\q0_reg[11]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [11:0]\q0_reg[11]_0 ;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [11:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [11:0]\q0_reg[11]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h3CB7)) 
    \q0[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hC309)) 
    \q0[10]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h1563)) 
    \q0[11]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFC39)) 
    \q0[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h3403)) 
    \q0[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hB440)) 
    \q0[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h64E4)) 
    \q0[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hDA55)) 
    \q0[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h56F3)) 
    \q0[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h47FA)) 
    \q0[7]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h47CC)) 
    \q0[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hD77A)) 
    \q0[9]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[11]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228_Conv2D_3_w
   (DOADO,
    ap_clk,
    Q,
    k_w_reg_238,
    q0_reg,
    q0_reg_0);
  output [12:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]k_w_reg_238;
  input [3:0]q0_reg;
  input [10:0]q0_reg_0;

  wire [12:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_238;
  wire [3:0]q0_reg;
  wire [10:0]q0_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228_Conv2D_3_w_rom conv2d_fix16_228_Conv2D_3_w_rom_U
       (.DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_238(k_w_reg_238),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228_Conv2D_3_w_rom
   (DOADO,
    ap_clk,
    Q,
    k_w_reg_238,
    q0_reg_0,
    q0_reg_1);
  output [12:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]k_w_reg_238;
  input [3:0]q0_reg_0;
  input [10:0]q0_reg_1;

  wire [12:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_238;
  wire [3:0]q0_reg_0;
  wire [10:0]q0_reg_1;
  wire q0_reg_i_10__1_n_0;
  wire q0_reg_i_11_n_0;
  wire q0_reg_i_12_n_0;
  wire q0_reg_i_13_n_0;
  wire q0_reg_i_14_n_0;
  wire q0_reg_i_15_n_0;
  wire q0_reg_i_16_n_0;
  wire q0_reg_i_1_n_2;
  wire q0_reg_i_1_n_3;
  wire q0_reg_i_2_n_0;
  wire q0_reg_i_2_n_1;
  wire q0_reg_i_2_n_2;
  wire q0_reg_i_2_n_3;
  wire q0_reg_i_3_n_0;
  wire q0_reg_i_3_n_1;
  wire q0_reg_i_3_n_2;
  wire q0_reg_i_3_n_3;
  wire q0_reg_i_4_n_0;
  wire q0_reg_i_5_n_0;
  wire q0_reg_i_6__1_n_0;
  wire q0_reg_i_7_n_0;
  wire q0_reg_i_8__1_n_0;
  wire q0_reg_i_9__1_n_0;
  wire [10:0]sel;
  wire NLW_q0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_q0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_q0_reg_DBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_q0_reg_SBITERR_UNCONNECTED;
  wire [31:13]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_q0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q0_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_q0_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_q0_reg_i_1_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "26624" *) 
  (* RTL_RAM_NAME = "Conv2D_3_w_U/conv2d_fix16_228_Conv2D_3_w_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1C5E07B803C602A3063C0346010E0956011319EE048A1E4203B80182163507F2),
    .INIT_01(256'h05281A9F021405B51A05037207081BE704400358181E08111F501AE705610462),
    .INIT_02(256'h1CB4091F1A4702CB0345021005EB07351AB70B2C02C7068E09B90421006318E0),
    .INIT_03(256'h03A2006A19AD035B18DA0560090E16EE04DA1BAA04371615192D03AF05630C6A),
    .INIT_04(256'h06F105C61D3A162C061417511D6B187D00C91C43020C04D91CAF06471BDC18B7),
    .INIT_05(256'h163D01870886158609B51C94008E022C0863036A05A8008007431562064E1E50),
    .INIT_06(256'h002B15670426066C00B705F706E915D21719047202F6159A048904B015BF00EF),
    .INIT_07(256'h01A017DC014A02B30BE119E91FC619B208F4007108F802DB095009C11A1C08D8),
    .INIT_08(256'h07D905D900991A2E1F92049C078A024C1A06060F02B61A9C015A191F1D651A75),
    .INIT_09(256'h171C08AF055D1C1800BE024319E01DF9001004FC056618CC0610167101581B44),
    .INIT_0A(256'h091F1DA61AC103B218EB184915F705A3190D07470523185E06991A0A09080378),
    .INIT_0B(256'h1A901FE5099C1995182105E71B431B2C05D107771DF615D115A31C6C16711D9B),
    .INIT_0C(256'h1E8C1FE4040C18251EAF16C31E9717D004CE19EC025D091C01AF19FC01D21622),
    .INIT_0D(256'h1CE91A5F0211169C15CC02CC062719860020071E1EFF17581A8D1AAD1BD21FD1),
    .INIT_0E(256'h1EE20741084703AB067501DB000A187F056805C71A45160E069E044B1ADB1B7A),
    .INIT_0F(256'h041E1EBF05091694168E1DBD094F1E7E17CD05D718DC05641F04184A06CE04F8),
    .INIT_10(256'h01C306D919A119081C891A6907961E0F012701A1042406DB08BE1C7901E91B12),
    .INIT_11(256'h1BD404E108B50A611CCE16481B5315F21ACC17451F9E18921DE209C416331E66),
    .INIT_12(256'h1BE00398030E15A31C8303BE02F109F305AE1BD306FF06BC1D5205B9045B1712),
    .INIT_13(256'h01FA1A95085D030E0149082B1B111C7B1EB90B0809BF1B5C1FF21E1401431E6A),
    .INIT_14(256'h089800F71F2E0114075D05B81DC401BB1A70024E029517A0198B187416290853),
    .INIT_15(256'h083A049C097501BA1E9E05731C270B12181206761AE51B821AF10AB202FA1C4D),
    .INIT_16(256'h03BC086A1FBF1EEE08671DF81C601C67095305011C181D1507931C3E03930244),
    .INIT_17(256'h09BC0A870496098708521ABC15F5083A1DC003E71CED19F11E67051C0776050F),
    .INIT_18(256'h1D1D01531D1019D300E61D1717D21AAC163D006700FC1F7C061F05EA18E31B8F),
    .INIT_19(256'h1E40055606E7172A018F1B5E05871CAC0734197C072702DA1E11018215621B39),
    .INIT_1A(256'h1C631CCB1A7616E70A66097F164A1C8408C41ACA073509541F6B146517631B65),
    .INIT_1B(256'h186900F918F805C90536066218CA16B418911989097C1BDF0146051F16DE0694),
    .INIT_1C(256'h157D032304531B1018741E3D1B83069F081B09FE1E24069C04D412A3198E0000),
    .INIT_1D(256'h05FB095117BD176C09A11D211D400325071718E003AD1FFA045003111C4A09F3),
    .INIT_1E(256'h00DA14DB053B05B1066F074406CF163C04951A881BBC189404D9059C009808E5),
    .INIT_1F(256'h1B5905AE00811E7503DB03E61986183F06B81CFB070408A318E60559035E0797),
    .INIT_20(256'h1F371BBD041616FC031916FD06571B51157E002409971EB804271812067E0139),
    .INIT_21(256'h048E07791B4419E90811021316FB13E31867075A037D02C91EB0029307660AB3),
    .INIT_22(256'h1610035D1AA301530C841B9E057F077705A60689014A0584049F040D16DC1886),
    .INIT_23(256'h024F024D0B621A54085602E4095E023304341C37048D17F81AC11A4600350162),
    .INIT_24(256'h0412022F052508121C2618A609C81CF2042F1B0E0676080D08091EDE1F581956),
    .INIT_25(256'h1DB21FC51A39086219E005B5048C085E07880A3C1A341D4F02E21C221F2E1EA0),
    .INIT_26(256'h1F2A082C025902661D12045217311A7B088502C60A50004016B5003219DE043D),
    .INIT_27(256'h1C4408A21C3F092B03661A5C09CA156E038709AD064107DA024A1C4002DC0B13),
    .INIT_28(256'h1CBF1E96021B00D403DB1F6604D505DA185E06B7059C168B09D7022518691D7C),
    .INIT_29(256'h0C59087C0A9E033A1AB7074F071A16D506821F1118741D81158A1B171B6D1BF0),
    .INIT_2A(256'h047316F200F40A8B0317073E1D9C014B0376160C054A18CD04A016ED0B401960),
    .INIT_2B(256'h14FA17080258182105D605E51972060A1B9E18AC01E01CED1C981CCF08D11B03),
    .INIT_2C(256'h1E3619B71D64059C06B700FB15B609921725045308600ACC1A250B5907C1022C),
    .INIT_2D(256'h18441CEC1BCD15691A8C08CD1FF208EA19BF176719210569012F07B603EE1E12),
    .INIT_2E(256'h084000361BA8095A177C1F460877033F193604861CDF098717791F0219CA053B),
    .INIT_2F(256'h14BA00E91C71187417730754055F02BA07E8160F184E01181F591FA71DCE1BD3),
    .INIT_30(256'h06811F1B05F801821DAD1EB4082003A31909066B18ED098D0A2201E61D010183),
    .INIT_31(256'h020A05D8076C07A61FAE02DE09B918F31D13043E1A8702F7068C1D5303050623),
    .INIT_32(256'h1AB31F3701CA093A083417130725083A19781A641E5718CA18AE16D9161D04DF),
    .INIT_33(256'h159F018A00C21DA81BA717411DDB05E3165E02BD14FC081D19E7039903AD0107),
    .INIT_34(256'h08661E91085608180A000B511ED800DB187C18751E5403170769147E08E5182A),
    .INIT_35(256'h068B077D16FD02F80956027000E91F6E1DE905EA17B208D31964056B01011A31),
    .INIT_36(256'h1DD51F5517451AF80583187F173D18CD19780ABE1AC9197A02981C7A1E64006B),
    .INIT_37(256'h0AFA04A11FE1028D03E409EA1C6006FF1DCB00A7040F03C618FA04ED05E91E08),
    .INIT_38(256'h07021AC2168915C507EB03911E3B1B1C02C9083401E9032C016D09EA1B4318D4),
    .INIT_39(256'h17AA05C908D203D5007F050509BA024918A2180F1EA8041316A615E51F8B18C2),
    .INIT_3A(256'h086109FD011A070800D81A4808831F730A5A1EDB038A16E108A71C24003018FD),
    .INIT_3B(256'h1D1B056A0B181B3A05CF06021A04068A0A23081A07CF16381E3D088C1E7D1EE2),
    .INIT_3C(256'h1AFF196101A51D7117AF059B16C50A881E7216F40AC91D2818321F0B1E521BC8),
    .INIT_3D(256'h0A111BDE1AE91874164419D91BC01AAD1CB11BA51E331B000A1C1A9202160795),
    .INIT_3E(256'h1698038F183101BF1F5D037D198505F2037B1BF308CC1CC31D9405E61D0D0901),
    .INIT_3F(256'h1B3004151EF21870052D15600149160106640479042018601FE60B29189C0081),
    .INIT_40(256'h00BF1EF71FEC09ED184D182B00F4179F06B51E5301D406F500C40647052500CB),
    .INIT_41(256'h019107E20B5E1926071D057B04AE091F1DB21C6A077806391C92024C189F18D7),
    .INIT_42(256'h03D91EBA168E19BE014C1A0B088E02C70A7C03E8092F08891CBC1BC404221570),
    .INIT_43(256'h0711015D06F71A4500121A8B1BB40B691AF4076000390663035E1CD309571642),
    .INIT_44(256'h17EE03E007AD1BE31DF6179C077418BC1B9B004216371E221CAB1D3818D806E1),
    .INIT_45(256'h01A11C131551078B1C690D340A1503131D9C1D180AA407C402900975056A19E5),
    .INIT_46(256'h018A03941BE506231C6E014A048315CC1C81187917FF15F51ED61EF21C030387),
    .INIT_47(256'h1E971EC11E6C07911CD6196F08D41BF41C221C04160216630B98184909220062),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b1,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_q0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_q0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_q0_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[31:13],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_q0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_q0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_q0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q0_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  CARRY4 q0_reg_i_1
       (.CI(q0_reg_i_2_n_0),
        .CO({NLW_q0_reg_i_1_CO_UNCONNECTED[3:2],q0_reg_i_1_n_2,q0_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,q0_reg_1[8:7]}),
        .O({NLW_q0_reg_i_1_O_UNCONNECTED[3],sel[10:8]}),
        .S({1'b0,q0_reg_i_4_n_0,q0_reg_i_5_n_0,q0_reg_i_6__1_n_0}));
  LUT6 #(
    .INIT(64'h2BFFFFFFD4000000)) 
    q0_reg_i_10__1
       (.I0(q0_reg_i_16_n_0),
        .I1(q0_reg_0[1]),
        .I2(k_w_reg_238[1]),
        .I3(q0_reg_0[2]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_1[5]),
        .O(q0_reg_i_10__1_n_0));
  LUT6 #(
    .INIT(64'h2BFFFFFFD4000000)) 
    q0_reg_i_11
       (.I0(q0_reg_i_16_n_0),
        .I1(q0_reg_0[1]),
        .I2(k_w_reg_238[1]),
        .I3(q0_reg_0[2]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_1[4]),
        .O(q0_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h95A96A565555AAAA)) 
    q0_reg_i_12
       (.I0(q0_reg_1[3]),
        .I1(k_w_reg_238[1]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_i_16_n_0),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_0[2]),
        .O(q0_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'hA9959595566A6A6A)) 
    q0_reg_i_13
       (.I0(q0_reg_1[2]),
        .I1(k_w_reg_238[1]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[0]),
        .I4(k_w_reg_238[0]),
        .I5(q0_reg_0[2]),
        .O(q0_reg_i_13_n_0));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    q0_reg_i_14
       (.I0(q0_reg_1[1]),
        .I1(k_w_reg_238[0]),
        .I2(q0_reg_0[0]),
        .I3(k_w_reg_238[1]),
        .I4(q0_reg_0[1]),
        .O(q0_reg_i_14_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_15
       (.I0(q0_reg_1[0]),
        .I1(q0_reg_0[0]),
        .I2(k_w_reg_238[0]),
        .O(q0_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_16
       (.I0(k_w_reg_238[0]),
        .I1(q0_reg_0[0]),
        .O(q0_reg_i_16_n_0));
  CARRY4 q0_reg_i_2
       (.CI(q0_reg_i_3_n_0),
        .CO({q0_reg_i_2_n_0,q0_reg_i_2_n_1,q0_reg_i_2_n_2,q0_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({q0_reg_1[6:5],q0_reg_i_7_n_0,q0_reg_1[4]}),
        .O(sel[7:4]),
        .S({q0_reg_i_8__1_n_0,q0_reg_i_9__1_n_0,q0_reg_i_10__1_n_0,q0_reg_i_11_n_0}));
  CARRY4 q0_reg_i_3
       (.CI(1'b0),
        .CO({q0_reg_i_3_n_0,q0_reg_i_3_n_1,q0_reg_i_3_n_2,q0_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(q0_reg_1[3:0]),
        .O(sel[3:0]),
        .S({q0_reg_i_12_n_0,q0_reg_i_13_n_0,q0_reg_i_14_n_0,q0_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_4
       (.I0(q0_reg_1[9]),
        .I1(q0_reg_1[10]),
        .O(q0_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_5
       (.I0(q0_reg_1[8]),
        .I1(q0_reg_1[9]),
        .O(q0_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_6__1
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[8]),
        .O(q0_reg_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h077FFFFFFFFFFFFF)) 
    q0_reg_i_7
       (.I0(k_w_reg_238[0]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_0[1]),
        .I3(k_w_reg_238[1]),
        .I4(q0_reg_0[2]),
        .I5(q0_reg_0[3]),
        .O(q0_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_8__1
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[7]),
        .O(q0_reg_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_9__1
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[6]),
        .O(q0_reg_i_9__1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2_Conv2D_1_b
   (\q0_reg[11] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [10:0]\q0_reg[11] ;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [10:0]\q0_reg[11] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2_Conv2D_1_b_rom conv2d_fix16_2_Conv2D_1_b_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[11]_0 (\q0_reg[11] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2_Conv2D_1_b_rom
   (\q0_reg[11]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [10:0]\q0_reg[11]_0 ;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [11:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [10:0]\q0_reg[11]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h3D)) 
    \q0[0]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \q0[10]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h86)) 
    \q0[11]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \q0[1]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \q0[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[3]_i_1__1 
       (.I0(Q[1]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \q0[4]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h79)) 
    \q0[5]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \q0[6]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \q0[7]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h92)) 
    \q0[9]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[11]_0 [9]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[11]_0 [8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2_Conv2D_1_w
   (DOADO,
    ap_clk,
    Q,
    k_w_reg_238,
    q0_reg,
    q0_reg_0);
  output [12:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]k_w_reg_238;
  input [3:0]q0_reg;
  input [10:0]q0_reg_0;

  wire [12:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_238;
  wire [3:0]q0_reg;
  wire [10:0]q0_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2_Conv2D_1_w_rom conv2d_fix16_2_Conv2D_1_w_rom_U
       (.DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_238(k_w_reg_238),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2_Conv2D_1_w_rom
   (DOADO,
    ap_clk,
    Q,
    k_w_reg_238,
    q0_reg_0,
    q0_reg_1);
  output [12:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]k_w_reg_238;
  input [3:0]q0_reg_0;
  input [10:0]q0_reg_1;

  wire [12:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_238;
  wire [3:0]q0_reg_0;
  wire [10:0]q0_reg_1;
  wire q0_reg_i_10__2_n_0;
  wire q0_reg_i_11__1_n_0;
  wire q0_reg_i_12__1_n_0;
  wire q0_reg_i_13__0_n_0;
  wire q0_reg_i_14__0_n_0;
  wire q0_reg_i_15__0_n_0;
  wire q0_reg_i_16__0_n_0;
  wire q0_reg_i_1__1_n_2;
  wire q0_reg_i_1__1_n_3;
  wire q0_reg_i_2__1_n_0;
  wire q0_reg_i_2__1_n_1;
  wire q0_reg_i_2__1_n_2;
  wire q0_reg_i_2__1_n_3;
  wire q0_reg_i_3__1_n_0;
  wire q0_reg_i_3__1_n_1;
  wire q0_reg_i_3__1_n_2;
  wire q0_reg_i_3__1_n_3;
  wire q0_reg_i_4__1_n_0;
  wire q0_reg_i_5__1_n_0;
  wire q0_reg_i_6__3_n_0;
  wire q0_reg_i_7__0_n_0;
  wire q0_reg_i_8__2_n_0;
  wire q0_reg_i_9__2_n_0;
  wire [10:0]sel;
  wire NLW_q0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_q0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_q0_reg_DBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_q0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_q0_reg_SBITERR_UNCONNECTED;
  wire [31:13]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_q0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q0_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_q0_reg_i_1__1_CO_UNCONNECTED;
  wire [3:3]NLW_q0_reg_i_1__1_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "26624" *) 
  (* RTL_RAM_NAME = "Conv2D_1_w_U/conv2d_fix16_2_Conv2D_1_w_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1E1D074119941EAD1635182D180407D907330745036719E208E51DA103F21FE7),
    .INIT_01(256'h184B1C20164407690B4C012E095F01ED03931DBE1CD0191C15A91B170542194E),
    .INIT_02(256'h191915BB192A055008AA179117E71FCC09DB0711015A0187154D06F41A411E66),
    .INIT_03(256'h0286000B049A15CF181707C51A5106D6156E088605F801EB1F9317F001E618D5),
    .INIT_04(256'h02FA05DD1F9802280961066207AC1966184D1968082402481B211D3E1D6607E7),
    .INIT_05(256'h1B0C00C4041A039D1F9E1E48084E03E40292072802DB08D11E1E05641F4F1E4D),
    .INIT_06(256'h1AEC15FC05FA1A690887078102F2066B1A9205EA197F02C502E50AC105D3004B),
    .INIT_07(256'h08AC1CF706B3072F045E1FB915870697043415BF063200311FB30A6209EB03DA),
    .INIT_08(256'h1A9300E31A9F01421D801FA300301EFA0A5A1C851ADD083516DB17781D301D77),
    .INIT_09(256'h1A4E086402D406080088192D18E7175608A909A417B31BE2059F0AB000DE18B1),
    .INIT_0A(256'h08861CE2088706DA03B30B5900D801551F2F0B3F031905A118D308A61B930540),
    .INIT_0B(256'h1A4404211B4005811F710DD301711A72069C1CBE1FCE1CAD08FC09C81C9B0397),
    .INIT_0C(256'h1CE61FDC15A31AC31F2215FE0177039406A401F01B9E001200530718017B1587),
    .INIT_0D(256'h0C2501F21D251CDE1E8D169808A11653062505120C431CF301AA023F0681070A),
    .INIT_0E(256'h082000270353026200F01EE71EA301B116C400E41794076E1DA91616160118BE),
    .INIT_0F(256'h1AF1160718991F5309560C3E1D8601E7049D01C5170B18B516D0058B057C0921),
    .INIT_10(256'h032607ED01AE036D031415B3179B1F9919A41B7919931847038D1F7A190D1CFA),
    .INIT_11(256'h00A6020507D5173C1E5617BE1A3804521A550AB204C50AB818541ACF08241B18),
    .INIT_12(256'h07B61FA918C40A1501460515023E073C1AB1088816AA196203691C6C085302EF),
    .INIT_13(256'h1B4900CB1B8D05E61A1F19A2176E0215180A0468188601441AA11D29019002BA),
    .INIT_14(256'h03E61C1606F009740996051904ED1CAE153F1F091E7505851C1306FA074C170E),
    .INIT_15(256'h15F31ECA016315941E4D1DB6006115D406A0049C1DFD1C87073E071001EA1F52),
    .INIT_16(256'h033417E2016305401CB1159607711EDF1CA2083300C507E91E6B18F71E88088F),
    .INIT_17(256'h1C29054B1F0C01EE19B5087A0106083F15FA07CC156D09201F58157E02180391),
    .INIT_18(256'h1A3B1CD41658096F16FA096E1F481DE31B0618C701F61F3E156C05AC08351F9E),
    .INIT_19(256'h03ED0265172E02D11E9D1E6E17BF02811FCF03A21EEB1BA51F8D17FD027F055C),
    .INIT_1A(256'h030701480A1A164D007F029618B70175187B034C099905DF1CDD04BC02A80220),
    .INIT_1B(256'h1F931AC01A7C172C170600FF1EE802C317D909C015EA095A066218B91AB31EA6),
    .INIT_1C(256'h03EC16FC1937177516C617E5090616A618C915EA1CAA02E0062B174C19521D13),
    .INIT_1D(256'h04FE1AA218C504AF19C5073C092119BC1E6807DE0578031516FD056800E80213),
    .INIT_1E(256'h1B39167A173309281972182D17AD18DC1B2F082002E601EB00F5004D077803EF),
    .INIT_1F(256'h003F1C8A041B1C3D197616741BCF09A8169A1AAB18AB1CFE03390AE308860AE8),
    .INIT_20(256'h192D0480185D1AFE060B03671873037905A7016618EA193C066C16AF010E0935),
    .INIT_21(256'h015D1BCD041207FC028305AF1E490A081A381D04167B069002961B38095D05A6),
    .INIT_22(256'h0A5618A91AAC01B815BF16BF09A5036E06C11B5A1D191924039402FD06FD03E0),
    .INIT_23(256'h095B18AC01651C2F1BFC198B17540843166508B71E3B04C000A006FD05501EDF),
    .INIT_24(256'h1C591A2008FB1F17189203B205E01F9D09681A1502DD1C171E9219F01F281415),
    .INIT_25(256'h0A4F1711017E1AF408251DB1169E1BF11CD3185F04EB007C1B1F03501F56191B),
    .INIT_26(256'h02BE1772061B0709162209581E3304D61A141A6A0013058A1638050219131DAF),
    .INIT_27(256'h1711017A1AC11FB21CD719641A5607C403E205D1181718D7068B1CD80A9D1DBC),
    .INIT_28(256'h177F196C1CEE1BB3080306A81CD803FA044305FB1E520A29048F1E1507FF1B22),
    .INIT_29(256'h15BD1F6B04AD04F508A404821E851E3D1D0F170007CA05C1071616E619410A17),
    .INIT_2A(256'h01951CD800B3193D187015AE05E218D1034D088B03481B361E421BDD1AFD1D71),
    .INIT_2B(256'h063F04991F7C1EA4169E1B7B07B31ECA170A04D401581CE41CAE167917EC09BE),
    .INIT_2C(256'h1569041B1C52003117C419F503E0162218681FFE171901DD1C3C05D41F2E1AAC),
    .INIT_2D(256'h158908EC16CB01A602F40A76026905F5149117141E96002709441C2A017E0964),
    .INIT_2E(256'h05B91AD3197B04F017A41957016F1EDE1C381DFE030A09471C0B012B03FB0B18),
    .INIT_2F(256'h07CF1A96063205B81F21062019CC029519280A7D19540370076800A906931D82),
    .INIT_30(256'h01C608A41F72095D0A0B1EDE1BE9075C1650036A06511DAE01A70181092118E5),
    .INIT_31(256'h024319620A51084404DF0B1817D71E5A01F8048300081B92089B167200E51E29),
    .INIT_32(256'h1F631FD104DD03581E0E029A08DF18F518C7062A1F450635042E1D731F320B24),
    .INIT_33(256'h19E80104015509E10B0D1A7517FF1995068D0450083A15341BAD18B401D81844),
    .INIT_34(256'h091301F0199A07981AF11E291C431E4601B7059C0A63161B1AD31E2B03230539),
    .INIT_35(256'h163A1C95043918401B6A095B0AAA044815511CBD031716121AA41CEF0359082E),
    .INIT_36(256'h1F4408D2010D1A490452050519CD04B51454055304101D8503A01CDC05DC018A),
    .INIT_37(256'h018406B700010B0A057406CF037E06A41B6616911A241FE817531DB3167808C3),
    .INIT_38(256'h0022023A1AF0048F001602F915C1007616E81E0A18021F0502B917360435038B),
    .INIT_39(256'h00B803130393099015B715EC18F21D25086405AB1F8719FA1E8E065515F10732),
    .INIT_3A(256'h1A421DDF192C184F076B02E00198162202760798194E1F981B3008521F1A02C7),
    .INIT_3B(256'h158A09A0071907DC06C71F6F1E2F17F306FC056119D6068606C5014E1D801A8C),
    .INIT_3C(256'h1C04192915B2060B166301981E10158B1704168F1946170D1A4A062E149C06D6),
    .INIT_3D(256'h16AE028A004608031D4D1D18169007FD013206D918B81A13154D176005D11B1C),
    .INIT_3E(256'h18F21C8818AF186018BB0454057D197401F70242073508641A6717AD1AED1BE0),
    .INIT_3F(256'h18641E0318F519FD03AD179C06F3079319DA04351BE2087615F807ED017B0188),
    .INIT_40(256'h025402EF14A2182504A71AFA1BF5091A03EF1F1A171F18FF172B1E2E05BE01CB),
    .INIT_41(256'h09621B3715A809151A9D02211EF3093403E3154601581ADB1F010BA609760C1D),
    .INIT_42(256'h07991D781B3A07291EEB024E1E9F1B42045805DC1BFA029B09E8007E1E261E25),
    .INIT_43(256'h1D5E1579197203681C7E002008361BF918BC05CC0021046A0DD707321C050770),
    .INIT_44(256'h09B11D1C03DA083218BA1E0A0414025D045E07E41B5107FD1DC01B501DF91DB5),
    .INIT_45(256'h168A1EA81952008B08EF0752198702900A4A022000491AB316D8059B19F105C8),
    .INIT_46(256'h0A671FAB1AC618ED1A83021F079005EB031306391BAD1FD90859187F1E9E0642),
    .INIT_47(256'h193119170387089D0528190101C31A4D1CB60A8F06D619E81AC11F2C19D9093A),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b1,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_q0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_q0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_q0_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[31:13],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_q0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_q0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_q0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q0_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2BFFFFFFD4000000)) 
    q0_reg_i_10__2
       (.I0(q0_reg_i_16__0_n_0),
        .I1(q0_reg_0[1]),
        .I2(k_w_reg_238[1]),
        .I3(q0_reg_0[2]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_1[5]),
        .O(q0_reg_i_10__2_n_0));
  LUT6 #(
    .INIT(64'h2BFFFFFFD4000000)) 
    q0_reg_i_11__1
       (.I0(q0_reg_i_16__0_n_0),
        .I1(q0_reg_0[1]),
        .I2(k_w_reg_238[1]),
        .I3(q0_reg_0[2]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_1[4]),
        .O(q0_reg_i_11__1_n_0));
  LUT6 #(
    .INIT(64'h95A96A565555AAAA)) 
    q0_reg_i_12__1
       (.I0(q0_reg_1[3]),
        .I1(k_w_reg_238[1]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_i_16__0_n_0),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_0[2]),
        .O(q0_reg_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hA9959595566A6A6A)) 
    q0_reg_i_13__0
       (.I0(q0_reg_1[2]),
        .I1(k_w_reg_238[1]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[0]),
        .I4(k_w_reg_238[0]),
        .I5(q0_reg_0[2]),
        .O(q0_reg_i_13__0_n_0));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    q0_reg_i_14__0
       (.I0(q0_reg_1[1]),
        .I1(k_w_reg_238[0]),
        .I2(q0_reg_0[0]),
        .I3(k_w_reg_238[1]),
        .I4(q0_reg_0[1]),
        .O(q0_reg_i_14__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_15__0
       (.I0(q0_reg_1[0]),
        .I1(q0_reg_0[0]),
        .I2(k_w_reg_238[0]),
        .O(q0_reg_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_16__0
       (.I0(k_w_reg_238[0]),
        .I1(q0_reg_0[0]),
        .O(q0_reg_i_16__0_n_0));
  CARRY4 q0_reg_i_1__1
       (.CI(q0_reg_i_2__1_n_0),
        .CO({NLW_q0_reg_i_1__1_CO_UNCONNECTED[3:2],q0_reg_i_1__1_n_2,q0_reg_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,q0_reg_1[8:7]}),
        .O({NLW_q0_reg_i_1__1_O_UNCONNECTED[3],sel[10:8]}),
        .S({1'b0,q0_reg_i_4__1_n_0,q0_reg_i_5__1_n_0,q0_reg_i_6__3_n_0}));
  CARRY4 q0_reg_i_2__1
       (.CI(q0_reg_i_3__1_n_0),
        .CO({q0_reg_i_2__1_n_0,q0_reg_i_2__1_n_1,q0_reg_i_2__1_n_2,q0_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({q0_reg_1[6:5],q0_reg_i_7__0_n_0,q0_reg_1[4]}),
        .O(sel[7:4]),
        .S({q0_reg_i_8__2_n_0,q0_reg_i_9__2_n_0,q0_reg_i_10__2_n_0,q0_reg_i_11__1_n_0}));
  CARRY4 q0_reg_i_3__1
       (.CI(1'b0),
        .CO({q0_reg_i_3__1_n_0,q0_reg_i_3__1_n_1,q0_reg_i_3__1_n_2,q0_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(q0_reg_1[3:0]),
        .O(sel[3:0]),
        .S({q0_reg_i_12__1_n_0,q0_reg_i_13__0_n_0,q0_reg_i_14__0_n_0,q0_reg_i_15__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_4__1
       (.I0(q0_reg_1[9]),
        .I1(q0_reg_1[10]),
        .O(q0_reg_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_5__1
       (.I0(q0_reg_1[8]),
        .I1(q0_reg_1[9]),
        .O(q0_reg_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_6__3
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[8]),
        .O(q0_reg_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h077FFFFFFFFFFFFF)) 
    q0_reg_i_7__0
       (.I0(k_w_reg_238[0]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_0[1]),
        .I3(k_w_reg_238[1]),
        .I4(q0_reg_0[2]),
        .I5(q0_reg_0[3]),
        .O(q0_reg_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_8__2
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[7]),
        .O(q0_reg_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_9__2
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[6]),
        .O(q0_reg_i_9__2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3
   (Q,
    P,
    S,
    \Conv2D_2_b_load_cast_reg_644_reg[10]_0 ,
    \Conv2D_2_b_load_cast_reg_644_reg[10]_1 ,
    DIADI,
    CO,
    grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0,
    WEA,
    D,
    ADDRARDADDR,
    Conv2D_2_array_ce0,
    SR,
    \ap_CS_fsm_reg[17] ,
    ap_clk,
    DOADO,
    \p_tmp_s_reg_769_reg[11]_0 ,
    grp_conv2d_fix16_3_fu_431_ap_start_reg,
    O,
    tmp_119_fu_529_p2,
    DI,
    \p_tmp_s_reg_769_reg[14]_i_3__0 ,
    ram_reg,
    Conv2D_2_array_address0,
    ram_reg_0,
    ap_rst_n,
    \p_tmp_s_reg_769_reg[14]_0 );
  output [0:0]Q;
  output [15:0]P;
  output [1:0]S;
  output [10:0]\Conv2D_2_b_load_cast_reg_644_reg[10]_0 ;
  output [0:0]\Conv2D_2_b_load_cast_reg_644_reg[10]_1 ;
  output [15:0]DIADI;
  output [0:0]CO;
  output [9:0]grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0;
  output [0:0]WEA;
  output [1:0]D;
  output [8:0]ADDRARDADDR;
  output Conv2D_2_array_ce0;
  output [0:0]SR;
  output \ap_CS_fsm_reg[17] ;
  input ap_clk;
  input [15:0]DOADO;
  input [11:0]\p_tmp_s_reg_769_reg[11]_0 ;
  input grp_conv2d_fix16_3_fu_431_ap_start_reg;
  input [0:0]O;
  input [15:0]tmp_119_fu_529_p2;
  input [0:0]DI;
  input [1:0]\p_tmp_s_reg_769_reg[14]_i_3__0 ;
  input [2:0]ram_reg;
  input [8:0]Conv2D_2_array_address0;
  input [0:0]ram_reg_0;
  input ap_rst_n;
  input [14:0]\p_tmp_s_reg_769_reg[14]_0 ;

  wire [8:0]A;
  wire [8:0]ADDRARDADDR;
  wire [9:0]B;
  wire [0:0]CO;
  wire [8:0]Conv2D_2_array_address0;
  wire Conv2D_2_array_ce0;
  wire [10:0]\Conv2D_2_b_load_cast_reg_644_reg[10]_0 ;
  wire [0:0]\Conv2D_2_b_load_cast_reg_644_reg[10]_1 ;
  wire [1:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [15:0]P;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[0]_i_2__2_n_0 ;
  wire \ap_CS_fsm[0]_i_3__2_n_0 ;
  wire \ap_CS_fsm[13]_i_1__3_n_0 ;
  wire \ap_CS_fsm[13]_i_4__2_n_0 ;
  wire \ap_CS_fsm[13]_i_5__2_n_0 ;
  wire \ap_CS_fsm[13]_i_6__2_n_0 ;
  wire \ap_CS_fsm[13]_i_7__2_n_0 ;
  wire \ap_CS_fsm[13]_i_8__2_n_0 ;
  wire \ap_CS_fsm[13]_i_9__2_n_0 ;
  wire \ap_CS_fsm[2]_i_1__12_n_0 ;
  wire \ap_CS_fsm[2]_i_4__2_n_0 ;
  wire \ap_CS_fsm[2]_i_5__2_n_0 ;
  wire \ap_CS_fsm[2]_i_6__2_n_0 ;
  wire \ap_CS_fsm[2]_i_7__2_n_0 ;
  wire \ap_CS_fsm[2]_i_8__2_n_0 ;
  wire \ap_CS_fsm[2]_i_9__2_n_0 ;
  wire \ap_CS_fsm[4]_i_4__2_n_0 ;
  wire \ap_CS_fsm[4]_i_5__2_n_0 ;
  wire \ap_CS_fsm[4]_i_6__2_n_0 ;
  wire \ap_CS_fsm[4]_i_7__2_n_0 ;
  wire \ap_CS_fsm[4]_i_8__2_n_0 ;
  wire \ap_CS_fsm[4]_i_9__2_n_0 ;
  wire \ap_CS_fsm_reg[13]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[13]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[13]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[13]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[13]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_rst_n;
  wire [13:0]\conv2d_fix16_3_Conv2D_2_w_rom_U/q0_reg__0 ;
  wire exitcond2_fu_366_p2;
  wire exitcond3_fu_332_p2;
  wire exitcond4_fu_303_p2;
  wire exitcond5_fu_279_p2;
  wire [9:0]grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0;
  wire grp_conv2d_fix16_3_fu_431_ap_start_reg;
  wire [15:0]in_d_1_fu_371_p2;
  wire [15:0]in_d_1_reg_703;
  wire \in_d_1_reg_703_reg[12]_i_1__0_n_0 ;
  wire \in_d_1_reg_703_reg[12]_i_1__0_n_1 ;
  wire \in_d_1_reg_703_reg[12]_i_1__0_n_2 ;
  wire \in_d_1_reg_703_reg[12]_i_1__0_n_3 ;
  wire \in_d_1_reg_703_reg[15]_i_1__0_n_2 ;
  wire \in_d_1_reg_703_reg[15]_i_1__0_n_3 ;
  wire \in_d_1_reg_703_reg[4]_i_1__0_n_0 ;
  wire \in_d_1_reg_703_reg[4]_i_1__0_n_1 ;
  wire \in_d_1_reg_703_reg[4]_i_1__0_n_2 ;
  wire \in_d_1_reg_703_reg[4]_i_1__0_n_3 ;
  wire \in_d_1_reg_703_reg[8]_i_1__0_n_0 ;
  wire \in_d_1_reg_703_reg[8]_i_1__0_n_1 ;
  wire \in_d_1_reg_703_reg[8]_i_1__0_n_2 ;
  wire \in_d_1_reg_703_reg[8]_i_1__0_n_3 ;
  wire in_d_reg_203;
  wire \in_d_reg_203_reg_n_0_[0] ;
  wire \in_d_reg_203_reg_n_0_[10] ;
  wire \in_d_reg_203_reg_n_0_[11] ;
  wire \in_d_reg_203_reg_n_0_[12] ;
  wire \in_d_reg_203_reg_n_0_[13] ;
  wire \in_d_reg_203_reg_n_0_[14] ;
  wire \in_d_reg_203_reg_n_0_[15] ;
  wire \in_d_reg_203_reg_n_0_[1] ;
  wire \in_d_reg_203_reg_n_0_[2] ;
  wire \in_d_reg_203_reg_n_0_[3] ;
  wire \in_d_reg_203_reg_n_0_[4] ;
  wire \in_d_reg_203_reg_n_0_[5] ;
  wire \in_d_reg_203_reg_n_0_[6] ;
  wire \in_d_reg_203_reg_n_0_[7] ;
  wire \in_d_reg_203_reg_n_0_[8] ;
  wire \in_d_reg_203_reg_n_0_[9] ;
  wire [1:1]k_h_1_fu_405_p2;
  wire [1:0]k_h_1_reg_716;
  wire \k_h_1_reg_716[0]_i_1__0_n_0 ;
  wire \k_h_1_reg_716[1]_i_1__0_n_0 ;
  wire \k_h_reg_226[0]_i_1__2_n_0 ;
  wire \k_h_reg_226[1]_i_1__2_n_0 ;
  wire [1:0]k_w_1_reg_739;
  wire \k_w_1_reg_739[0]_i_1__0_n_0 ;
  wire \k_w_1_reg_739[1]_i_1__0_n_0 ;
  wire [1:0]k_w_reg_238;
  wire \k_w_reg_238[0]_i_1__2_n_0 ;
  wire \k_w_reg_238[1]_i_1__2_n_0 ;
  wire [8:0]next_mul3_fu_274_p2;
  wire [8:0]next_mul3_reg_626;
  wire \next_mul3_reg_626[4]_i_2_n_0 ;
  wire \next_mul3_reg_626[4]_i_3_n_0 ;
  wire \next_mul3_reg_626_reg[4]_i_1_n_0 ;
  wire \next_mul3_reg_626_reg[4]_i_1_n_1 ;
  wire \next_mul3_reg_626_reg[4]_i_1_n_2 ;
  wire \next_mul3_reg_626_reg[4]_i_1_n_3 ;
  wire \next_mul3_reg_626_reg[8]_i_1_n_1 ;
  wire \next_mul3_reg_626_reg[8]_i_1_n_2 ;
  wire \next_mul3_reg_626_reg[8]_i_1_n_3 ;
  wire [9:3]next_mul6_fu_269_p2;
  wire [9:3]next_mul6_reg_621;
  wire \next_mul6_reg_621_reg[7]_i_1__0_n_0 ;
  wire \next_mul6_reg_621_reg[7]_i_1__0_n_1 ;
  wire \next_mul6_reg_621_reg[7]_i_1__0_n_2 ;
  wire \next_mul6_reg_621_reg[7]_i_1__0_n_3 ;
  wire \next_mul6_reg_621_reg[9]_i_1_n_3 ;
  wire [9:0]next_mul_fu_361_p2;
  wire [9:0]next_mul_reg_695;
  wire \next_mul_reg_695[4]_i_2_n_0 ;
  wire \next_mul_reg_695_reg[4]_i_1_n_0 ;
  wire \next_mul_reg_695_reg[4]_i_1_n_1 ;
  wire \next_mul_reg_695_reg[4]_i_1_n_2 ;
  wire \next_mul_reg_695_reg[4]_i_1_n_3 ;
  wire \next_mul_reg_695_reg[8]_i_1_n_0 ;
  wire \next_mul_reg_695_reg[8]_i_1_n_1 ;
  wire \next_mul_reg_695_reg[8]_i_1_n_2 ;
  wire \next_mul_reg_695_reg[8]_i_1_n_3 ;
  wire [15:0]out_d_3_fu_284_p2;
  wire [15:0]out_d_3_reg_634;
  wire \out_d_3_reg_634_reg[12]_i_1__0_n_0 ;
  wire \out_d_3_reg_634_reg[12]_i_1__0_n_1 ;
  wire \out_d_3_reg_634_reg[12]_i_1__0_n_2 ;
  wire \out_d_3_reg_634_reg[12]_i_1__0_n_3 ;
  wire \out_d_3_reg_634_reg[15]_i_1__0_n_2 ;
  wire \out_d_3_reg_634_reg[15]_i_1__0_n_3 ;
  wire \out_d_3_reg_634_reg[4]_i_1__0_n_0 ;
  wire \out_d_3_reg_634_reg[4]_i_1__0_n_1 ;
  wire \out_d_3_reg_634_reg[4]_i_1__0_n_2 ;
  wire \out_d_3_reg_634_reg[4]_i_1__0_n_3 ;
  wire \out_d_3_reg_634_reg[8]_i_1__0_n_0 ;
  wire \out_d_3_reg_634_reg[8]_i_1__0_n_1 ;
  wire \out_d_3_reg_634_reg[8]_i_1__0_n_2 ;
  wire \out_d_3_reg_634_reg[8]_i_1__0_n_3 ;
  wire out_d_reg_145;
  wire \out_d_reg_145_reg_n_0_[0] ;
  wire \out_d_reg_145_reg_n_0_[10] ;
  wire \out_d_reg_145_reg_n_0_[11] ;
  wire \out_d_reg_145_reg_n_0_[12] ;
  wire \out_d_reg_145_reg_n_0_[13] ;
  wire \out_d_reg_145_reg_n_0_[14] ;
  wire \out_d_reg_145_reg_n_0_[15] ;
  wire \out_d_reg_145_reg_n_0_[1] ;
  wire \out_d_reg_145_reg_n_0_[2] ;
  wire \out_d_reg_145_reg_n_0_[3] ;
  wire \out_d_reg_145_reg_n_0_[4] ;
  wire \out_d_reg_145_reg_n_0_[5] ;
  wire \out_d_reg_145_reg_n_0_[6] ;
  wire \out_d_reg_145_reg_n_0_[7] ;
  wire \out_d_reg_145_reg_n_0_[8] ;
  wire \out_d_reg_145_reg_n_0_[9] ;
  wire [15:0]out_h_3_fu_308_p2;
  wire [15:0]out_h_3_reg_657;
  wire \out_h_3_reg_657_reg[12]_i_1__0_n_0 ;
  wire \out_h_3_reg_657_reg[12]_i_1__0_n_1 ;
  wire \out_h_3_reg_657_reg[12]_i_1__0_n_2 ;
  wire \out_h_3_reg_657_reg[12]_i_1__0_n_3 ;
  wire \out_h_3_reg_657_reg[15]_i_1__0_n_2 ;
  wire \out_h_3_reg_657_reg[15]_i_1__0_n_3 ;
  wire \out_h_3_reg_657_reg[4]_i_1__0_n_0 ;
  wire \out_h_3_reg_657_reg[4]_i_1__0_n_1 ;
  wire \out_h_3_reg_657_reg[4]_i_1__0_n_2 ;
  wire \out_h_3_reg_657_reg[4]_i_1__0_n_3 ;
  wire \out_h_3_reg_657_reg[8]_i_1__0_n_0 ;
  wire \out_h_3_reg_657_reg[8]_i_1__0_n_1 ;
  wire \out_h_3_reg_657_reg[8]_i_1__0_n_2 ;
  wire \out_h_3_reg_657_reg[8]_i_1__0_n_3 ;
  wire out_h_reg_180;
  wire \out_h_reg_180_reg_n_0_[0] ;
  wire \out_h_reg_180_reg_n_0_[10] ;
  wire \out_h_reg_180_reg_n_0_[11] ;
  wire \out_h_reg_180_reg_n_0_[12] ;
  wire \out_h_reg_180_reg_n_0_[13] ;
  wire \out_h_reg_180_reg_n_0_[14] ;
  wire \out_h_reg_180_reg_n_0_[15] ;
  wire \out_h_reg_180_reg_n_0_[1] ;
  wire \out_h_reg_180_reg_n_0_[2] ;
  wire \out_h_reg_180_reg_n_0_[3] ;
  wire \out_h_reg_180_reg_n_0_[4] ;
  wire \out_h_reg_180_reg_n_0_[5] ;
  wire \out_h_reg_180_reg_n_0_[6] ;
  wire \out_h_reg_180_reg_n_0_[7] ;
  wire \out_h_reg_180_reg_n_0_[8] ;
  wire \out_h_reg_180_reg_n_0_[9] ;
  wire [15:0]out_w_3_fu_337_p2;
  wire [15:0]out_w_3_reg_680;
  wire \out_w_3_reg_680_reg[12]_i_1__0_n_0 ;
  wire \out_w_3_reg_680_reg[12]_i_1__0_n_1 ;
  wire \out_w_3_reg_680_reg[12]_i_1__0_n_2 ;
  wire \out_w_3_reg_680_reg[12]_i_1__0_n_3 ;
  wire \out_w_3_reg_680_reg[15]_i_1__0_n_2 ;
  wire \out_w_3_reg_680_reg[15]_i_1__0_n_3 ;
  wire \out_w_3_reg_680_reg[4]_i_1__0_n_0 ;
  wire \out_w_3_reg_680_reg[4]_i_1__0_n_1 ;
  wire \out_w_3_reg_680_reg[4]_i_1__0_n_2 ;
  wire \out_w_3_reg_680_reg[4]_i_1__0_n_3 ;
  wire \out_w_3_reg_680_reg[8]_i_1__0_n_0 ;
  wire \out_w_3_reg_680_reg[8]_i_1__0_n_1 ;
  wire \out_w_3_reg_680_reg[8]_i_1__0_n_2 ;
  wire \out_w_3_reg_680_reg[8]_i_1__0_n_3 ;
  wire [15:0]out_w_reg_192;
  wire [8:0]output_addr11_reg_690;
  wire [3:2]p_shl1_cast_fu_442_p1;
  wire p_tmp_s_reg_769;
  wire \p_tmp_s_reg_769[14]_i_16__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_17__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_19__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_20__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_21__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_22__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_23__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_24__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_25__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_26__0_n_0 ;
  wire [11:0]\p_tmp_s_reg_769_reg[11]_0 ;
  wire [14:0]\p_tmp_s_reg_769_reg[14]_0 ;
  wire \p_tmp_s_reg_769_reg[14]_i_12__0_n_0 ;
  wire \p_tmp_s_reg_769_reg[14]_i_12__0_n_1 ;
  wire \p_tmp_s_reg_769_reg[14]_i_12__0_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_12__0_n_3 ;
  wire \p_tmp_s_reg_769_reg[14]_i_18__0_n_0 ;
  wire \p_tmp_s_reg_769_reg[14]_i_18__0_n_1 ;
  wire \p_tmp_s_reg_769_reg[14]_i_18__0_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_18__0_n_3 ;
  wire [1:0]\p_tmp_s_reg_769_reg[14]_i_3__0 ;
  wire \p_tmp_s_reg_769_reg[14]_i_7__0_n_1 ;
  wire \p_tmp_s_reg_769_reg[14]_i_7__0_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_7__0_n_3 ;
  wire \p_tmp_s_reg_769_reg_n_0_[0] ;
  wire \p_tmp_s_reg_769_reg_n_0_[10] ;
  wire \p_tmp_s_reg_769_reg_n_0_[11] ;
  wire \p_tmp_s_reg_769_reg_n_0_[12] ;
  wire \p_tmp_s_reg_769_reg_n_0_[13] ;
  wire \p_tmp_s_reg_769_reg_n_0_[14] ;
  wire \p_tmp_s_reg_769_reg_n_0_[1] ;
  wire \p_tmp_s_reg_769_reg_n_0_[2] ;
  wire \p_tmp_s_reg_769_reg_n_0_[3] ;
  wire \p_tmp_s_reg_769_reg_n_0_[4] ;
  wire \p_tmp_s_reg_769_reg_n_0_[5] ;
  wire \p_tmp_s_reg_769_reg_n_0_[6] ;
  wire \p_tmp_s_reg_769_reg_n_0_[7] ;
  wire \p_tmp_s_reg_769_reg_n_0_[8] ;
  wire \p_tmp_s_reg_769_reg_n_0_[9] ;
  wire [8:0]phi_mul2_reg_156;
  wire \phi_mul5_reg_168_reg_n_0_[3] ;
  wire \phi_mul5_reg_168_reg_n_0_[4] ;
  wire \phi_mul5_reg_168_reg_n_0_[5] ;
  wire \phi_mul5_reg_168_reg_n_0_[6] ;
  wire \phi_mul5_reg_168_reg_n_0_[7] ;
  wire \phi_mul5_reg_168_reg_n_0_[8] ;
  wire \phi_mul5_reg_168_reg_n_0_[9] ;
  wire [9:0]phi_mul_reg_214;
  wire [10:0]q0;
  wire [2:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_i_28__0_n_0;
  wire ram_reg_i_32__1_n_3;
  wire ram_reg_i_33__0_n_2;
  wire ram_reg_i_33__0_n_3;
  wire ram_reg_i_37__0_n_0;
  wire ram_reg_i_37__0_n_1;
  wire ram_reg_i_37__0_n_2;
  wire ram_reg_i_37__0_n_3;
  wire ram_reg_i_46__0_n_0;
  wire ram_reg_i_46__0_n_1;
  wire ram_reg_i_46__0_n_2;
  wire ram_reg_i_46__0_n_3;
  wire ram_reg_i_50__0_n_0;
  wire ram_reg_i_50__0_n_1;
  wire ram_reg_i_50__0_n_2;
  wire ram_reg_i_50__0_n_3;
  wire ram_reg_i_51__0_n_0;
  wire ram_reg_i_52__0_n_0;
  wire ram_reg_i_53__1_n_0;
  wire ram_reg_i_54__1_n_0;
  wire ram_reg_i_55__1_n_0;
  wire ram_reg_i_56__0_n_0;
  wire ram_reg_i_60__1_n_0;
  wire ram_reg_i_61__1_n_0;
  wire ram_reg_i_62__1_n_0;
  wire ram_reg_i_64__2_n_0;
  wire ram_reg_i_65__1_n_0;
  wire ram_reg_i_66__1_n_0;
  wire ram_reg_i_67__1_n_0;
  wire ram_reg_i_68__0_n_0;
  wire ram_reg_i_69__1_n_0;
  wire ram_reg_i_70__1_n_0;
  wire ram_reg_i_71__1_n_0;
  wire ram_reg_i_73__0_n_0;
  wire ram_reg_i_74__0_n_0;
  wire ram_reg_i_75__0_n_0;
  wire ram_reg_i_76__0_n_0;
  wire ram_reg_i_77_n_0;
  wire ram_reg_i_78__0_n_0;
  wire ram_reg_i_79__0_n_0;
  wire tmp3_reg_731_reg_i_10__0_n_0;
  wire tmp3_reg_731_reg_i_11__0_n_0;
  wire tmp3_reg_731_reg_i_12__0_n_0;
  wire tmp3_reg_731_reg_i_13__0_n_0;
  wire tmp3_reg_731_reg_i_14__0_n_3;
  wire tmp3_reg_731_reg_i_15__0_n_0;
  wire tmp3_reg_731_reg_i_15__0_n_1;
  wire tmp3_reg_731_reg_i_15__0_n_2;
  wire tmp3_reg_731_reg_i_15__0_n_3;
  wire tmp3_reg_731_reg_i_16__0_n_0;
  wire tmp3_reg_731_reg_i_16__0_n_1;
  wire tmp3_reg_731_reg_i_16__0_n_2;
  wire tmp3_reg_731_reg_i_16__0_n_3;
  wire tmp3_reg_731_reg_i_17__0_n_0;
  wire tmp3_reg_731_reg_i_18__0_n_0;
  wire tmp3_reg_731_reg_i_1__0_n_3;
  wire tmp3_reg_731_reg_i_2__0_n_0;
  wire tmp3_reg_731_reg_i_2__0_n_1;
  wire tmp3_reg_731_reg_i_2__0_n_2;
  wire tmp3_reg_731_reg_i_2__0_n_3;
  wire tmp3_reg_731_reg_i_3__0_n_0;
  wire tmp3_reg_731_reg_i_3__0_n_1;
  wire tmp3_reg_731_reg_i_3__0_n_2;
  wire tmp3_reg_731_reg_i_3__0_n_3;
  wire tmp3_reg_731_reg_i_4__0_n_0;
  wire tmp3_reg_731_reg_i_5__0_n_0;
  wire tmp3_reg_731_reg_i_6__0_n_0;
  wire tmp3_reg_731_reg_i_7__0_n_0;
  wire tmp3_reg_731_reg_i_8__0_n_0;
  wire tmp3_reg_731_reg_i_9__0_n_0;
  wire tmp3_reg_731_reg_n_100;
  wire tmp3_reg_731_reg_n_101;
  wire tmp3_reg_731_reg_n_102;
  wire tmp3_reg_731_reg_n_103;
  wire tmp3_reg_731_reg_n_104;
  wire tmp3_reg_731_reg_n_105;
  wire tmp3_reg_731_reg_n_96;
  wire tmp3_reg_731_reg_n_97;
  wire tmp3_reg_731_reg_n_98;
  wire tmp3_reg_731_reg_n_99;
  wire [9:0]tmp4_cast_fu_420_p1;
  wire [9:2]tmp6_fu_393_p2;
  wire [9:0]tmp6_reg_708;
  wire \tmp6_reg_708[1]_i_2__0_n_0 ;
  wire \tmp6_reg_708[1]_i_3__0_n_0 ;
  wire \tmp6_reg_708[1]_i_4__0_n_0 ;
  wire \tmp6_reg_708[1]_i_5__0_n_0 ;
  wire \tmp6_reg_708[5]_i_2__0_n_0 ;
  wire \tmp6_reg_708[5]_i_3__0_n_0 ;
  wire \tmp6_reg_708[5]_i_4__0_n_0 ;
  wire \tmp6_reg_708[9]_i_10_n_0 ;
  wire \tmp6_reg_708[9]_i_11_n_0 ;
  wire \tmp6_reg_708[9]_i_13_n_0 ;
  wire \tmp6_reg_708[9]_i_14_n_0 ;
  wire \tmp6_reg_708[9]_i_4_n_0 ;
  wire \tmp6_reg_708[9]_i_5_n_0 ;
  wire \tmp6_reg_708[9]_i_6_n_0 ;
  wire \tmp6_reg_708[9]_i_7_n_0 ;
  wire \tmp6_reg_708[9]_i_8_n_0 ;
  wire \tmp6_reg_708[9]_i_9_n_0 ;
  wire \tmp6_reg_708_reg[1]_i_1__0_n_0 ;
  wire \tmp6_reg_708_reg[1]_i_1__0_n_1 ;
  wire \tmp6_reg_708_reg[1]_i_1__0_n_2 ;
  wire \tmp6_reg_708_reg[1]_i_1__0_n_3 ;
  wire \tmp6_reg_708_reg[5]_i_1__0_n_0 ;
  wire \tmp6_reg_708_reg[5]_i_1__0_n_1 ;
  wire \tmp6_reg_708_reg[5]_i_1__0_n_2 ;
  wire \tmp6_reg_708_reg[5]_i_1__0_n_3 ;
  wire \tmp6_reg_708_reg[9]_i_12_n_3 ;
  wire \tmp6_reg_708_reg[9]_i_12_n_6 ;
  wire \tmp6_reg_708_reg[9]_i_12_n_7 ;
  wire \tmp6_reg_708_reg[9]_i_2_n_1 ;
  wire \tmp6_reg_708_reg[9]_i_2_n_2 ;
  wire \tmp6_reg_708_reg[9]_i_2_n_3 ;
  wire \tmp6_reg_708_reg[9]_i_3_n_0 ;
  wire \tmp6_reg_708_reg[9]_i_3_n_1 ;
  wire \tmp6_reg_708_reg[9]_i_3_n_2 ;
  wire \tmp6_reg_708_reg[9]_i_3_n_3 ;
  wire \tmp6_reg_708_reg[9]_i_3_n_4 ;
  wire tmp_107_fu_351_p2_i_10_n_0;
  wire tmp_107_fu_351_p2_i_11_n_0;
  wire tmp_107_fu_351_p2_i_12_n_0;
  wire tmp_107_fu_351_p2_i_2_n_0;
  wire tmp_107_fu_351_p2_i_2_n_1;
  wire tmp_107_fu_351_p2_i_2_n_2;
  wire tmp_107_fu_351_p2_i_2_n_3;
  wire tmp_107_fu_351_p2_i_3_n_0;
  wire tmp_107_fu_351_p2_i_3_n_1;
  wire tmp_107_fu_351_p2_i_3_n_2;
  wire tmp_107_fu_351_p2_i_3_n_3;
  wire tmp_107_fu_351_p2_i_4_n_0;
  wire tmp_107_fu_351_p2_i_5_n_0;
  wire tmp_107_fu_351_p2_i_6_n_0;
  wire tmp_107_fu_351_p2_i_7_n_0;
  wire tmp_107_fu_351_p2_i_8_n_0;
  wire tmp_107_fu_351_p2_i_9_n_0;
  wire tmp_107_fu_351_p2_n_100;
  wire tmp_107_fu_351_p2_n_101;
  wire tmp_107_fu_351_p2_n_102;
  wire tmp_107_fu_351_p2_n_103;
  wire tmp_107_fu_351_p2_n_104;
  wire tmp_107_fu_351_p2_n_105;
  wire tmp_107_fu_351_p2_n_97;
  wire tmp_107_fu_351_p2_n_98;
  wire tmp_107_fu_351_p2_n_99;
  wire [9:0]tmp_110_cast_reg_667_reg__0__0;
  wire [9:0]tmp_111_cast_reg_685_reg__0__0;
  wire [3:2]tmp_112_fu_446_p2;
  wire [3:0]tmp_112_reg_726;
  wire [15:0]tmp_119_fu_529_p2;
  wire [4:3]tmp_21_fu_387_p2;
  wire [9:5]tmp_21_fu_387_p2__0;
  wire tmp_reg_6620;
  wire [3:2]\NLW_ap_CS_fsm_reg[13]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[13]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[13]_i_3__2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[4]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__2_O_UNCONNECTED ;
  wire [3:2]\NLW_in_d_1_reg_703_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_d_1_reg_703_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_626_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul6_reg_621_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul6_reg_621_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_next_mul_reg_695_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_695_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_3_reg_634_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_3_reg_634_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_3_reg_657_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_3_reg_657_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_3_reg_680_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_3_reg_680_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_769_reg[14]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_769_reg[14]_i_18__0_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_769_reg[14]_i_7__0_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_i_32__1_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_32__1_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_33__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_33__0_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_50__0_O_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp3_reg_731_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp3_reg_731_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp3_reg_731_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp3_reg_731_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp3_reg_731_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp3_reg_731_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_731_reg_i_14__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_731_reg_i_14__0_O_UNCONNECTED;
  wire [3:1]NLW_tmp3_reg_731_reg_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp3_reg_731_reg_i_1__0_O_UNCONNECTED;
  wire [3:1]\NLW_tmp6_reg_708_reg[9]_i_12_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp6_reg_708_reg[9]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_708_reg[9]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_107_fu_351_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_107_fu_351_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_107_fu_351_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_107_fu_351_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_107_fu_351_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_107_fu_351_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_107_fu_351_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_107_fu_351_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_107_fu_351_p2_CARRYOUT_UNCONNECTED;
  wire [47:9]NLW_tmp_107_fu_351_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_107_fu_351_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_107_fu_351_p2_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_107_fu_351_p2_i_1_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3_Conv2D_2_b Conv2D_2_b_U
       (.D(q0),
        .Q({\out_d_reg_145_reg_n_0_[2] ,\out_d_reg_145_reg_n_0_[1] ,\out_d_reg_145_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[0]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[10]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[1]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[2]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[3]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[4]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[5]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[6]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[7]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[8]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \Conv2D_2_b_load_cast_reg_644_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[9]),
        .Q(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3_Conv2D_2_w Conv2D_2_w_U
       (.DOADO(\conv2d_fix16_3_Conv2D_2_w_rom_U/q0_reg__0 ),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_238(k_w_reg_238),
        .q0_reg(tmp_112_reg_726),
        .q0_reg_0(tmp6_reg_708));
  LUT4 #(
    .INIT(16'h55C0)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_conv2d_fix16_3_fu_431_ap_start_reg),
        .I1(\ap_CS_fsm[0]_i_2__2_n_0 ),
        .I2(\ap_CS_fsm[0]_i_3__2_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_279_p2),
        .I5(ram_reg_i_28__0_n_0),
        .O(\ap_CS_fsm[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[0]_i_3__2 
       (.I0(ap_CS_fsm_state9),
        .I1(Q),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[0]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[10]_i_1__2 
       (.I0(k_w_reg_238[1]),
        .I1(k_w_reg_238[0]),
        .I2(Q),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[13]_i_1__3 
       (.I0(exitcond2_fu_366_p2),
        .I1(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[13]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[13]_i_4__2 
       (.I0(\in_d_reg_203_reg_n_0_[15] ),
        .O(\ap_CS_fsm[13]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_5__2 
       (.I0(\in_d_reg_203_reg_n_0_[14] ),
        .I1(\in_d_reg_203_reg_n_0_[13] ),
        .I2(\in_d_reg_203_reg_n_0_[12] ),
        .O(\ap_CS_fsm[13]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_6__2 
       (.I0(\in_d_reg_203_reg_n_0_[11] ),
        .I1(\in_d_reg_203_reg_n_0_[10] ),
        .I2(\in_d_reg_203_reg_n_0_[9] ),
        .O(\ap_CS_fsm[13]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_7__2 
       (.I0(\in_d_reg_203_reg_n_0_[8] ),
        .I1(\in_d_reg_203_reg_n_0_[7] ),
        .I2(\in_d_reg_203_reg_n_0_[6] ),
        .O(\ap_CS_fsm[13]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[13]_i_8__2 
       (.I0(\in_d_reg_203_reg_n_0_[5] ),
        .I1(\in_d_reg_203_reg_n_0_[4] ),
        .I2(\in_d_reg_203_reg_n_0_[3] ),
        .O(\ap_CS_fsm[13]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[13]_i_9__2 
       (.I0(\in_d_reg_203_reg_n_0_[2] ),
        .I1(\in_d_reg_203_reg_n_0_[1] ),
        .I2(\in_d_reg_203_reg_n_0_[0] ),
        .O(\ap_CS_fsm[13]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(grp_conv2d_fix16_3_fu_431_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond5_fu_279_p2),
        .I4(ram_reg[1]),
        .I5(ram_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(ram_reg[1]),
        .I1(grp_conv2d_fix16_3_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state2),
        .I4(exitcond5_fu_279_p2),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_conv2d_fix16_3_fu_431_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_303_p2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__12 
       (.I0(exitcond5_fu_279_p2),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(\out_d_reg_145_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(\out_d_reg_145_reg_n_0_[14] ),
        .I1(\out_d_reg_145_reg_n_0_[13] ),
        .I2(\out_d_reg_145_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__2 
       (.I0(\out_d_reg_145_reg_n_0_[11] ),
        .I1(\out_d_reg_145_reg_n_0_[10] ),
        .I2(\out_d_reg_145_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__2 
       (.I0(\out_d_reg_145_reg_n_0_[8] ),
        .I1(\out_d_reg_145_reg_n_0_[7] ),
        .I2(\out_d_reg_145_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[2]_i_8__2 
       (.I0(\out_d_reg_145_reg_n_0_[5] ),
        .I1(\out_d_reg_145_reg_n_0_[4] ),
        .I2(\out_d_reg_145_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__2 
       (.I0(\out_d_reg_145_reg_n_0_[2] ),
        .I1(\out_d_reg_145_reg_n_0_[0] ),
        .I2(\out_d_reg_145_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state6),
        .I2(ram_reg_i_33__0_n_2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_303_p2),
        .O(tmp_reg_6620));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[4]_i_4__2 
       (.I0(\out_h_reg_180_reg_n_0_[15] ),
        .O(\ap_CS_fsm[4]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_5__2 
       (.I0(\out_h_reg_180_reg_n_0_[14] ),
        .I1(\out_h_reg_180_reg_n_0_[13] ),
        .I2(\out_h_reg_180_reg_n_0_[12] ),
        .O(\ap_CS_fsm[4]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_6__2 
       (.I0(\out_h_reg_180_reg_n_0_[11] ),
        .I1(\out_h_reg_180_reg_n_0_[10] ),
        .I2(\out_h_reg_180_reg_n_0_[9] ),
        .O(\ap_CS_fsm[4]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_7__2 
       (.I0(\out_h_reg_180_reg_n_0_[8] ),
        .I1(\out_h_reg_180_reg_n_0_[7] ),
        .I2(\out_h_reg_180_reg_n_0_[6] ),
        .O(\ap_CS_fsm[4]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[4]_i_8__2 
       (.I0(\out_h_reg_180_reg_n_0_[5] ),
        .I1(\out_h_reg_180_reg_n_0_[4] ),
        .I2(\out_h_reg_180_reg_n_0_[3] ),
        .O(\ap_CS_fsm[4]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[4]_i_9__2 
       (.I0(\out_h_reg_180_reg_n_0_[2] ),
        .I1(\out_h_reg_180_reg_n_0_[1] ),
        .I2(\out_h_reg_180_reg_n_0_[0] ),
        .O(\ap_CS_fsm[4]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state15),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h00FF8080)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(p_shl1_cast_fu_442_p1[3]),
        .I1(p_shl1_cast_fu_442_p1[2]),
        .I2(ap_CS_fsm_state8),
        .I3(ram_reg_i_33__0_n_2),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h74444444)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(exitcond2_fu_366_p2),
        .I1(ap_CS_fsm_state7),
        .I2(Q),
        .I3(k_w_reg_238[0]),
        .I4(k_w_reg_238[1]),
        .O(ap_NS_fsm[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[8]_i_1__2 
       (.I0(p_shl1_cast_fu_442_p1[3]),
        .I1(p_shl1_cast_fu_442_p1[2]),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[9]_i_1__2 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state13),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[13]_i_1__3_n_0 ),
        .Q(ap_CS_fsm_state14),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[13]_i_2__2 
       (.CI(\ap_CS_fsm_reg[13]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[13]_i_2__2_CO_UNCONNECTED [3:2],exitcond2_fu_366_p2,\ap_CS_fsm_reg[13]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[13]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[13]_i_4__2_n_0 ,\ap_CS_fsm[13]_i_5__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[13]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[13]_i_3__2_n_0 ,\ap_CS_fsm_reg[13]_i_3__2_n_1 ,\ap_CS_fsm_reg[13]_i_3__2_n_2 ,\ap_CS_fsm_reg[13]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[13]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[13]_i_6__2_n_0 ,\ap_CS_fsm[13]_i_7__2_n_0 ,\ap_CS_fsm[13]_i_8__2_n_0 ,\ap_CS_fsm[13]_i_9__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__12_n_0 ),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__2 
       (.CI(\ap_CS_fsm_reg[2]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED [3:2],exitcond5_fu_279_p2,\ap_CS_fsm_reg[2]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__2_n_0 ,\ap_CS_fsm[2]_i_5__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__2_n_0 ,\ap_CS_fsm_reg[2]_i_3__2_n_1 ,\ap_CS_fsm_reg[2]_i_3__2_n_2 ,\ap_CS_fsm_reg[2]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__2_n_0 ,\ap_CS_fsm[2]_i_7__2_n_0 ,\ap_CS_fsm[2]_i_8__2_n_0 ,\ap_CS_fsm[2]_i_9__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_6620),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__2 
       (.CI(\ap_CS_fsm_reg[4]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2__2_CO_UNCONNECTED [3:2],exitcond4_fu_303_p2,\ap_CS_fsm_reg[4]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[4]_i_4__2_n_0 ,\ap_CS_fsm[4]_i_5__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__2_n_0 ,\ap_CS_fsm_reg[4]_i_3__2_n_1 ,\ap_CS_fsm_reg[4]_i_3__2_n_2 ,\ap_CS_fsm_reg[4]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_6__2_n_0 ,\ap_CS_fsm[4]_i_7__2_n_0 ,\ap_CS_fsm[4]_i_8__2_n_0 ,\ap_CS_fsm[4]_i_9__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_conv2d_fix16_3_fu_431_ap_start_reg_i_1
       (.I0(ram_reg[0]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond5_fu_279_p2),
        .I3(grp_conv2d_fix16_3_fu_431_ap_start_reg),
        .O(\ap_CS_fsm_reg[17] ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_1_reg_703[0]_i_1__0 
       (.I0(\in_d_reg_203_reg_n_0_[0] ),
        .O(in_d_1_fu_371_p2[0]));
  FDRE \in_d_1_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[0]),
        .Q(in_d_1_reg_703[0]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[10]),
        .Q(in_d_1_reg_703[10]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[11]),
        .Q(in_d_1_reg_703[11]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[12]),
        .Q(in_d_1_reg_703[12]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_703_reg[12]_i_1__0 
       (.CI(\in_d_1_reg_703_reg[8]_i_1__0_n_0 ),
        .CO({\in_d_1_reg_703_reg[12]_i_1__0_n_0 ,\in_d_1_reg_703_reg[12]_i_1__0_n_1 ,\in_d_1_reg_703_reg[12]_i_1__0_n_2 ,\in_d_1_reg_703_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[12:9]),
        .S({\in_d_reg_203_reg_n_0_[12] ,\in_d_reg_203_reg_n_0_[11] ,\in_d_reg_203_reg_n_0_[10] ,\in_d_reg_203_reg_n_0_[9] }));
  FDRE \in_d_1_reg_703_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[13]),
        .Q(in_d_1_reg_703[13]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[14]),
        .Q(in_d_1_reg_703[14]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[15]),
        .Q(in_d_1_reg_703[15]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_703_reg[15]_i_1__0 
       (.CI(\in_d_1_reg_703_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_in_d_1_reg_703_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\in_d_1_reg_703_reg[15]_i_1__0_n_2 ,\in_d_1_reg_703_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_d_1_reg_703_reg[15]_i_1__0_O_UNCONNECTED [3],in_d_1_fu_371_p2[15:13]}),
        .S({1'b0,\in_d_reg_203_reg_n_0_[15] ,\in_d_reg_203_reg_n_0_[14] ,\in_d_reg_203_reg_n_0_[13] }));
  FDRE \in_d_1_reg_703_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[1]),
        .Q(in_d_1_reg_703[1]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[2]),
        .Q(in_d_1_reg_703[2]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[3]),
        .Q(in_d_1_reg_703[3]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[4]),
        .Q(in_d_1_reg_703[4]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_703_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\in_d_1_reg_703_reg[4]_i_1__0_n_0 ,\in_d_1_reg_703_reg[4]_i_1__0_n_1 ,\in_d_1_reg_703_reg[4]_i_1__0_n_2 ,\in_d_1_reg_703_reg[4]_i_1__0_n_3 }),
        .CYINIT(\in_d_reg_203_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[4:1]),
        .S({\in_d_reg_203_reg_n_0_[4] ,\in_d_reg_203_reg_n_0_[3] ,\in_d_reg_203_reg_n_0_[2] ,\in_d_reg_203_reg_n_0_[1] }));
  FDRE \in_d_1_reg_703_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[5]),
        .Q(in_d_1_reg_703[5]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[6]),
        .Q(in_d_1_reg_703[6]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[7]),
        .Q(in_d_1_reg_703[7]),
        .R(1'b0));
  FDRE \in_d_1_reg_703_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[8]),
        .Q(in_d_1_reg_703[8]),
        .R(1'b0));
  CARRY4 \in_d_1_reg_703_reg[8]_i_1__0 
       (.CI(\in_d_1_reg_703_reg[4]_i_1__0_n_0 ),
        .CO({\in_d_1_reg_703_reg[8]_i_1__0_n_0 ,\in_d_1_reg_703_reg[8]_i_1__0_n_1 ,\in_d_1_reg_703_reg[8]_i_1__0_n_2 ,\in_d_1_reg_703_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_d_1_fu_371_p2[8:5]),
        .S({\in_d_reg_203_reg_n_0_[8] ,\in_d_reg_203_reg_n_0_[7] ,\in_d_reg_203_reg_n_0_[6] ,\in_d_reg_203_reg_n_0_[5] }));
  FDRE \in_d_1_reg_703_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_d_1_fu_371_p2[9]),
        .Q(in_d_1_reg_703[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04444444)) 
    \in_d_reg_203[15]_i_1__2 
       (.I0(ram_reg_i_33__0_n_2),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state8),
        .I3(p_shl1_cast_fu_442_p1[2]),
        .I4(p_shl1_cast_fu_442_p1[3]),
        .O(in_d_reg_203));
  LUT3 #(
    .INIT(8'h80)) 
    \in_d_reg_203[15]_i_2__2 
       (.I0(ap_CS_fsm_state8),
        .I1(p_shl1_cast_fu_442_p1[2]),
        .I2(p_shl1_cast_fu_442_p1[3]),
        .O(ap_NS_fsm10_out));
  FDRE \in_d_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[0]),
        .Q(\in_d_reg_203_reg_n_0_[0] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[10]),
        .Q(\in_d_reg_203_reg_n_0_[10] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[11]),
        .Q(\in_d_reg_203_reg_n_0_[11] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[12]),
        .Q(\in_d_reg_203_reg_n_0_[12] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[13]),
        .Q(\in_d_reg_203_reg_n_0_[13] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[14]),
        .Q(\in_d_reg_203_reg_n_0_[14] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[15]),
        .Q(\in_d_reg_203_reg_n_0_[15] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[1]),
        .Q(\in_d_reg_203_reg_n_0_[1] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[2]),
        .Q(\in_d_reg_203_reg_n_0_[2] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[3]),
        .Q(\in_d_reg_203_reg_n_0_[3] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[4]),
        .Q(\in_d_reg_203_reg_n_0_[4] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[5]),
        .Q(\in_d_reg_203_reg_n_0_[5] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[6]),
        .Q(\in_d_reg_203_reg_n_0_[6] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[7]),
        .Q(\in_d_reg_203_reg_n_0_[7] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[8]),
        .Q(\in_d_reg_203_reg_n_0_[8] ),
        .R(in_d_reg_203));
  FDRE \in_d_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(in_d_1_reg_703[9]),
        .Q(\in_d_reg_203_reg_n_0_[9] ),
        .R(in_d_reg_203));
  LUT1 #(
    .INIT(2'h1)) 
    \input_data_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_1_reg_716[0]_i_1__0 
       (.I0(p_shl1_cast_fu_442_p1[2]),
        .I1(ap_CS_fsm_state8),
        .I2(k_h_1_reg_716[0]),
        .O(\k_h_1_reg_716[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_1_reg_716[1]_i_1__0 
       (.I0(p_shl1_cast_fu_442_p1[2]),
        .I1(p_shl1_cast_fu_442_p1[3]),
        .I2(ap_CS_fsm_state8),
        .I3(k_h_1_reg_716[1]),
        .O(\k_h_1_reg_716[1]_i_1__0_n_0 ));
  FDRE \k_h_1_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_716[0]_i_1__0_n_0 ),
        .Q(k_h_1_reg_716[0]),
        .R(1'b0));
  FDRE \k_h_1_reg_716_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_1_reg_716[1]_i_1__0_n_0 ),
        .Q(k_h_1_reg_716[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_226[0]_i_1__2 
       (.I0(p_shl1_cast_fu_442_p1[2]),
        .I1(k_h_1_reg_716[0]),
        .I2(k_w_reg_238[1]),
        .I3(k_w_reg_238[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_226[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_reg_226[1]_i_1__2 
       (.I0(p_shl1_cast_fu_442_p1[3]),
        .I1(k_h_1_reg_716[1]),
        .I2(k_w_reg_238[1]),
        .I3(k_w_reg_238[0]),
        .I4(Q),
        .I5(ap_NS_fsm11_out),
        .O(\k_h_reg_226[1]_i_1__2_n_0 ));
  FDRE \k_h_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_226[0]_i_1__2_n_0 ),
        .Q(p_shl1_cast_fu_442_p1[2]),
        .R(1'b0));
  FDRE \k_h_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_226[1]_i_1__2_n_0 ),
        .Q(p_shl1_cast_fu_442_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_1_reg_739[0]_i_1__0 
       (.I0(k_w_reg_238[0]),
        .I1(Q),
        .I2(k_w_1_reg_739[0]),
        .O(\k_w_1_reg_739[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_1_reg_739[1]_i_1__0 
       (.I0(k_w_reg_238[0]),
        .I1(k_w_reg_238[1]),
        .I2(Q),
        .I3(k_w_1_reg_739[1]),
        .O(\k_w_1_reg_739[1]_i_1__0_n_0 ));
  FDRE \k_w_1_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_739[0]_i_1__0_n_0 ),
        .Q(k_w_1_reg_739[0]),
        .R(1'b0));
  FDRE \k_w_1_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_1_reg_739[1]_i_1__0_n_0 ),
        .Q(k_w_1_reg_739[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_238[0]_i_1__2 
       (.I0(k_w_reg_238[0]),
        .I1(ap_CS_fsm_state13),
        .I2(k_w_1_reg_739[0]),
        .I3(ap_CS_fsm_state9),
        .O(\k_w_reg_238[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \k_w_reg_238[1]_i_1__2 
       (.I0(k_w_reg_238[1]),
        .I1(ap_CS_fsm_state13),
        .I2(k_w_1_reg_739[1]),
        .I3(ap_CS_fsm_state9),
        .O(\k_w_reg_238[1]_i_1__2_n_0 ));
  FDRE \k_w_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_238[0]_i_1__2_n_0 ),
        .Q(k_w_reg_238[0]),
        .R(1'b0));
  FDRE \k_w_reg_238_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_238[1]_i_1__2_n_0 ),
        .Q(k_w_reg_238[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_14s_16s_30_1_1 network_mul_mul_14s_16s_30_1_1_U56
       (.DOADO(\conv2d_fix16_3_Conv2D_2_w_rom_U/q0_reg__0 ),
        .P(P),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .p(DOADO));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_626[0]_i_1 
       (.I0(phi_mul2_reg_156[0]),
        .O(next_mul3_fu_274_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_626[4]_i_2 
       (.I0(phi_mul2_reg_156[2]),
        .O(\next_mul3_reg_626[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_626[4]_i_3 
       (.I0(phi_mul2_reg_156[1]),
        .O(\next_mul3_reg_626[4]_i_3_n_0 ));
  FDRE \next_mul3_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[0]),
        .Q(next_mul3_reg_626[0]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[1]),
        .Q(next_mul3_reg_626[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[2]),
        .Q(next_mul3_reg_626[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[3]),
        .Q(next_mul3_reg_626[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[4]),
        .Q(next_mul3_reg_626[4]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_626_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_626_reg[4]_i_1_n_0 ,\next_mul3_reg_626_reg[4]_i_1_n_1 ,\next_mul3_reg_626_reg[4]_i_1_n_2 ,\next_mul3_reg_626_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_156[0]),
        .DI(phi_mul2_reg_156[4:1]),
        .O(next_mul3_fu_274_p2[4:1]),
        .S({phi_mul2_reg_156[4:3],\next_mul3_reg_626[4]_i_2_n_0 ,\next_mul3_reg_626[4]_i_3_n_0 }));
  FDRE \next_mul3_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[5]),
        .Q(next_mul3_reg_626[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[6]),
        .Q(next_mul3_reg_626[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[7]),
        .Q(next_mul3_reg_626[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_626_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_274_p2[8]),
        .Q(next_mul3_reg_626[8]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_626_reg[8]_i_1 
       (.CI(\next_mul3_reg_626_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_626_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul3_reg_626_reg[8]_i_1_n_1 ,\next_mul3_reg_626_reg[8]_i_1_n_2 ,\next_mul3_reg_626_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul2_reg_156[7:5]}),
        .O(next_mul3_fu_274_p2[8:5]),
        .S(phi_mul2_reg_156[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul6_reg_621[3]_i_1 
       (.I0(\phi_mul5_reg_168_reg_n_0_[3] ),
        .O(next_mul6_fu_269_p2[3]));
  FDRE \next_mul6_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[3]),
        .Q(next_mul6_reg_621[3]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[4]),
        .Q(next_mul6_reg_621[4]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[5]),
        .Q(next_mul6_reg_621[5]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[6]),
        .Q(next_mul6_reg_621[6]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[7]),
        .Q(next_mul6_reg_621[7]),
        .R(1'b0));
  CARRY4 \next_mul6_reg_621_reg[7]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul6_reg_621_reg[7]_i_1__0_n_0 ,\next_mul6_reg_621_reg[7]_i_1__0_n_1 ,\next_mul6_reg_621_reg[7]_i_1__0_n_2 ,\next_mul6_reg_621_reg[7]_i_1__0_n_3 }),
        .CYINIT(\phi_mul5_reg_168_reg_n_0_[3] ),
        .DI({\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] ,\phi_mul5_reg_168_reg_n_0_[4] }),
        .O(next_mul6_fu_269_p2[7:4]),
        .S({\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] ,\phi_mul5_reg_168_reg_n_0_[4] }));
  FDRE \next_mul6_reg_621_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[8]),
        .Q(next_mul6_reg_621[8]),
        .R(1'b0));
  FDRE \next_mul6_reg_621_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul6_fu_269_p2[9]),
        .Q(next_mul6_reg_621[9]),
        .R(1'b0));
  CARRY4 \next_mul6_reg_621_reg[9]_i_1 
       (.CI(\next_mul6_reg_621_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_next_mul6_reg_621_reg[9]_i_1_CO_UNCONNECTED [3:1],\next_mul6_reg_621_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_mul5_reg_168_reg_n_0_[8] }),
        .O({\NLW_next_mul6_reg_621_reg[9]_i_1_O_UNCONNECTED [3:2],next_mul6_fu_269_p2[9:8]}),
        .S({1'b0,1'b0,\phi_mul5_reg_168_reg_n_0_[9] ,\phi_mul5_reg_168_reg_n_0_[8] }));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_695[0]_i_1 
       (.I0(phi_mul_reg_214[0]),
        .O(next_mul_fu_361_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_695[4]_i_2 
       (.I0(phi_mul_reg_214[3]),
        .O(\next_mul_reg_695[4]_i_2_n_0 ));
  FDRE \next_mul_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[0]),
        .Q(next_mul_reg_695[0]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[1]),
        .Q(next_mul_reg_695[1]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[2]),
        .Q(next_mul_reg_695[2]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[3]),
        .Q(next_mul_reg_695[3]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[4]),
        .Q(next_mul_reg_695[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_695_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_695_reg[4]_i_1_n_0 ,\next_mul_reg_695_reg[4]_i_1_n_1 ,\next_mul_reg_695_reg[4]_i_1_n_2 ,\next_mul_reg_695_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_214[0]),
        .DI(phi_mul_reg_214[4:1]),
        .O(next_mul_fu_361_p2[4:1]),
        .S({phi_mul_reg_214[4],\next_mul_reg_695[4]_i_2_n_0 ,phi_mul_reg_214[2:1]}));
  FDRE \next_mul_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[5]),
        .Q(next_mul_reg_695[5]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[6]),
        .Q(next_mul_reg_695[6]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[7]),
        .Q(next_mul_reg_695[7]),
        .R(1'b0));
  FDRE \next_mul_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[8]),
        .Q(next_mul_reg_695[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_695_reg[8]_i_1 
       (.CI(\next_mul_reg_695_reg[4]_i_1_n_0 ),
        .CO({\next_mul_reg_695_reg[8]_i_1_n_0 ,\next_mul_reg_695_reg[8]_i_1_n_1 ,\next_mul_reg_695_reg[8]_i_1_n_2 ,\next_mul_reg_695_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_214[8:5]),
        .O(next_mul_fu_361_p2[8:5]),
        .S(phi_mul_reg_214[8:5]));
  FDRE \next_mul_reg_695_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(next_mul_fu_361_p2[9]),
        .Q(next_mul_reg_695[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_695_reg[9]_i_1__0 
       (.CI(\next_mul_reg_695_reg[8]_i_1_n_0 ),
        .CO(\NLW_next_mul_reg_695_reg[9]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul_reg_695_reg[9]_i_1__0_O_UNCONNECTED [3:1],next_mul_fu_361_p2[9]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_214[9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_3_reg_634[0]_i_1__0 
       (.I0(\out_d_reg_145_reg_n_0_[0] ),
        .O(out_d_3_fu_284_p2[0]));
  FDRE \out_d_3_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[0]),
        .Q(out_d_3_reg_634[0]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[10]),
        .Q(out_d_3_reg_634[10]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[11]),
        .Q(out_d_3_reg_634[11]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[12]),
        .Q(out_d_3_reg_634[12]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_634_reg[12]_i_1__0 
       (.CI(\out_d_3_reg_634_reg[8]_i_1__0_n_0 ),
        .CO({\out_d_3_reg_634_reg[12]_i_1__0_n_0 ,\out_d_3_reg_634_reg[12]_i_1__0_n_1 ,\out_d_3_reg_634_reg[12]_i_1__0_n_2 ,\out_d_3_reg_634_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[12:9]),
        .S({\out_d_reg_145_reg_n_0_[12] ,\out_d_reg_145_reg_n_0_[11] ,\out_d_reg_145_reg_n_0_[10] ,\out_d_reg_145_reg_n_0_[9] }));
  FDRE \out_d_3_reg_634_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[13]),
        .Q(out_d_3_reg_634[13]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[14]),
        .Q(out_d_3_reg_634[14]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[15]),
        .Q(out_d_3_reg_634[15]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_634_reg[15]_i_1__0 
       (.CI(\out_d_3_reg_634_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_d_3_reg_634_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_d_3_reg_634_reg[15]_i_1__0_n_2 ,\out_d_3_reg_634_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_3_reg_634_reg[15]_i_1__0_O_UNCONNECTED [3],out_d_3_fu_284_p2[15:13]}),
        .S({1'b0,\out_d_reg_145_reg_n_0_[15] ,\out_d_reg_145_reg_n_0_[14] ,\out_d_reg_145_reg_n_0_[13] }));
  FDRE \out_d_3_reg_634_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[1]),
        .Q(out_d_3_reg_634[1]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[2]),
        .Q(out_d_3_reg_634[2]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[3]),
        .Q(out_d_3_reg_634[3]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[4]),
        .Q(out_d_3_reg_634[4]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_634_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_d_3_reg_634_reg[4]_i_1__0_n_0 ,\out_d_3_reg_634_reg[4]_i_1__0_n_1 ,\out_d_3_reg_634_reg[4]_i_1__0_n_2 ,\out_d_3_reg_634_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_d_reg_145_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[4:1]),
        .S({\out_d_reg_145_reg_n_0_[4] ,\out_d_reg_145_reg_n_0_[3] ,\out_d_reg_145_reg_n_0_[2] ,\out_d_reg_145_reg_n_0_[1] }));
  FDRE \out_d_3_reg_634_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[5]),
        .Q(out_d_3_reg_634[5]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[6]),
        .Q(out_d_3_reg_634[6]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[7]),
        .Q(out_d_3_reg_634[7]),
        .R(1'b0));
  FDRE \out_d_3_reg_634_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[8]),
        .Q(out_d_3_reg_634[8]),
        .R(1'b0));
  CARRY4 \out_d_3_reg_634_reg[8]_i_1__0 
       (.CI(\out_d_3_reg_634_reg[4]_i_1__0_n_0 ),
        .CO({\out_d_3_reg_634_reg[8]_i_1__0_n_0 ,\out_d_3_reg_634_reg[8]_i_1__0_n_1 ,\out_d_3_reg_634_reg[8]_i_1__0_n_2 ,\out_d_3_reg_634_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_3_fu_284_p2[8:5]),
        .S({\out_d_reg_145_reg_n_0_[8] ,\out_d_reg_145_reg_n_0_[7] ,\out_d_reg_145_reg_n_0_[6] ,\out_d_reg_145_reg_n_0_[5] }));
  FDRE \out_d_3_reg_634_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_3_fu_284_p2[9]),
        .Q(out_d_3_reg_634[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_145[15]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_conv2d_fix16_3_fu_431_ap_start_reg),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond4_fu_303_p2),
        .O(out_d_reg_145));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_145[15]_i_2__2 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond4_fu_303_p2),
        .O(ap_NS_fsm13_out));
  FDRE \out_d_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[0]),
        .Q(\out_d_reg_145_reg_n_0_[0] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[10]),
        .Q(\out_d_reg_145_reg_n_0_[10] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[11]),
        .Q(\out_d_reg_145_reg_n_0_[11] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[12]),
        .Q(\out_d_reg_145_reg_n_0_[12] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[13]),
        .Q(\out_d_reg_145_reg_n_0_[13] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[14]),
        .Q(\out_d_reg_145_reg_n_0_[14] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[15]),
        .Q(\out_d_reg_145_reg_n_0_[15] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[1]),
        .Q(\out_d_reg_145_reg_n_0_[1] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[2]),
        .Q(\out_d_reg_145_reg_n_0_[2] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[3]),
        .Q(\out_d_reg_145_reg_n_0_[3] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[4]),
        .Q(\out_d_reg_145_reg_n_0_[4] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[5]),
        .Q(\out_d_reg_145_reg_n_0_[5] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[6]),
        .Q(\out_d_reg_145_reg_n_0_[6] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[7]),
        .Q(\out_d_reg_145_reg_n_0_[7] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[8]),
        .Q(\out_d_reg_145_reg_n_0_[8] ),
        .R(out_d_reg_145));
  FDRE \out_d_reg_145_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(out_d_3_reg_634[9]),
        .Q(\out_d_reg_145_reg_n_0_[9] ),
        .R(out_d_reg_145));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_3_reg_657[0]_i_1__0 
       (.I0(\out_h_reg_180_reg_n_0_[0] ),
        .O(out_h_3_fu_308_p2[0]));
  FDRE \out_h_3_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[0]),
        .Q(out_h_3_reg_657[0]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[10]),
        .Q(out_h_3_reg_657[10]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[11]),
        .Q(out_h_3_reg_657[11]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[12]),
        .Q(out_h_3_reg_657[12]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_657_reg[12]_i_1__0 
       (.CI(\out_h_3_reg_657_reg[8]_i_1__0_n_0 ),
        .CO({\out_h_3_reg_657_reg[12]_i_1__0_n_0 ,\out_h_3_reg_657_reg[12]_i_1__0_n_1 ,\out_h_3_reg_657_reg[12]_i_1__0_n_2 ,\out_h_3_reg_657_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[12:9]),
        .S({\out_h_reg_180_reg_n_0_[12] ,\out_h_reg_180_reg_n_0_[11] ,\out_h_reg_180_reg_n_0_[10] ,\out_h_reg_180_reg_n_0_[9] }));
  FDRE \out_h_3_reg_657_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[13]),
        .Q(out_h_3_reg_657[13]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[14]),
        .Q(out_h_3_reg_657[14]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[15]),
        .Q(out_h_3_reg_657[15]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_657_reg[15]_i_1__0 
       (.CI(\out_h_3_reg_657_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_h_3_reg_657_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_h_3_reg_657_reg[15]_i_1__0_n_2 ,\out_h_3_reg_657_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_3_reg_657_reg[15]_i_1__0_O_UNCONNECTED [3],out_h_3_fu_308_p2[15:13]}),
        .S({1'b0,\out_h_reg_180_reg_n_0_[15] ,\out_h_reg_180_reg_n_0_[14] ,\out_h_reg_180_reg_n_0_[13] }));
  FDRE \out_h_3_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[1]),
        .Q(out_h_3_reg_657[1]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[2]),
        .Q(out_h_3_reg_657[2]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[3]),
        .Q(out_h_3_reg_657[3]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[4]),
        .Q(out_h_3_reg_657[4]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_657_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_h_3_reg_657_reg[4]_i_1__0_n_0 ,\out_h_3_reg_657_reg[4]_i_1__0_n_1 ,\out_h_3_reg_657_reg[4]_i_1__0_n_2 ,\out_h_3_reg_657_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_h_reg_180_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[4:1]),
        .S({\out_h_reg_180_reg_n_0_[4] ,\out_h_reg_180_reg_n_0_[3] ,\out_h_reg_180_reg_n_0_[2] ,\out_h_reg_180_reg_n_0_[1] }));
  FDRE \out_h_3_reg_657_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[5]),
        .Q(out_h_3_reg_657[5]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[6]),
        .Q(out_h_3_reg_657[6]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[7]),
        .Q(out_h_3_reg_657[7]),
        .R(1'b0));
  FDRE \out_h_3_reg_657_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[8]),
        .Q(out_h_3_reg_657[8]),
        .R(1'b0));
  CARRY4 \out_h_3_reg_657_reg[8]_i_1__0 
       (.CI(\out_h_3_reg_657_reg[4]_i_1__0_n_0 ),
        .CO({\out_h_3_reg_657_reg[8]_i_1__0_n_0 ,\out_h_3_reg_657_reg[8]_i_1__0_n_1 ,\out_h_3_reg_657_reg[8]_i_1__0_n_2 ,\out_h_3_reg_657_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_3_fu_308_p2[8:5]),
        .S({\out_h_reg_180_reg_n_0_[8] ,\out_h_reg_180_reg_n_0_[7] ,\out_h_reg_180_reg_n_0_[6] ,\out_h_reg_180_reg_n_0_[5] }));
  FDRE \out_h_3_reg_657_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_3_fu_308_p2[9]),
        .Q(out_h_3_reg_657[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \out_h_reg_180[15]_i_1__2 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_33__0_n_2),
        .I2(ap_CS_fsm_state3),
        .O(out_h_reg_180));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_180[15]_i_2__2 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_33__0_n_2),
        .O(ap_NS_fsm12_out));
  FDRE \out_h_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[0]),
        .Q(\out_h_reg_180_reg_n_0_[0] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[10]),
        .Q(\out_h_reg_180_reg_n_0_[10] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[11]),
        .Q(\out_h_reg_180_reg_n_0_[11] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[12]),
        .Q(\out_h_reg_180_reg_n_0_[12] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[13]),
        .Q(\out_h_reg_180_reg_n_0_[13] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[14]),
        .Q(\out_h_reg_180_reg_n_0_[14] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[15]),
        .Q(\out_h_reg_180_reg_n_0_[15] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[1]),
        .Q(\out_h_reg_180_reg_n_0_[1] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[2]),
        .Q(\out_h_reg_180_reg_n_0_[2] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[3]),
        .Q(\out_h_reg_180_reg_n_0_[3] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[4]),
        .Q(\out_h_reg_180_reg_n_0_[4] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[5]),
        .Q(\out_h_reg_180_reg_n_0_[5] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[6]),
        .Q(\out_h_reg_180_reg_n_0_[6] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[7]),
        .Q(\out_h_reg_180_reg_n_0_[7] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[8]),
        .Q(\out_h_reg_180_reg_n_0_[8] ),
        .R(out_h_reg_180));
  FDRE \out_h_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_h_3_reg_657[9]),
        .Q(\out_h_reg_180_reg_n_0_[9] ),
        .R(out_h_reg_180));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_3_reg_680[0]_i_1__0 
       (.I0(out_w_reg_192[0]),
        .O(out_w_3_fu_337_p2[0]));
  FDRE \out_w_3_reg_680_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[0]),
        .Q(out_w_3_reg_680[0]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[10]),
        .Q(out_w_3_reg_680[10]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[11]),
        .Q(out_w_3_reg_680[11]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[12]),
        .Q(out_w_3_reg_680[12]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_680_reg[12]_i_1__0 
       (.CI(\out_w_3_reg_680_reg[8]_i_1__0_n_0 ),
        .CO({\out_w_3_reg_680_reg[12]_i_1__0_n_0 ,\out_w_3_reg_680_reg[12]_i_1__0_n_1 ,\out_w_3_reg_680_reg[12]_i_1__0_n_2 ,\out_w_3_reg_680_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[12:9]),
        .S(out_w_reg_192[12:9]));
  FDRE \out_w_3_reg_680_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[13]),
        .Q(out_w_3_reg_680[13]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[14]),
        .Q(out_w_3_reg_680[14]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[15]),
        .Q(out_w_3_reg_680[15]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_680_reg[15]_i_1__0 
       (.CI(\out_w_3_reg_680_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_w_3_reg_680_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_w_3_reg_680_reg[15]_i_1__0_n_2 ,\out_w_3_reg_680_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_3_reg_680_reg[15]_i_1__0_O_UNCONNECTED [3],out_w_3_fu_337_p2[15:13]}),
        .S({1'b0,out_w_reg_192[15:13]}));
  FDRE \out_w_3_reg_680_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[1]),
        .Q(out_w_3_reg_680[1]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[2]),
        .Q(out_w_3_reg_680[2]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[3]),
        .Q(out_w_3_reg_680[3]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[4]),
        .Q(out_w_3_reg_680[4]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_680_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_w_3_reg_680_reg[4]_i_1__0_n_0 ,\out_w_3_reg_680_reg[4]_i_1__0_n_1 ,\out_w_3_reg_680_reg[4]_i_1__0_n_2 ,\out_w_3_reg_680_reg[4]_i_1__0_n_3 }),
        .CYINIT(out_w_reg_192[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[4:1]),
        .S(out_w_reg_192[4:1]));
  FDRE \out_w_3_reg_680_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[5]),
        .Q(out_w_3_reg_680[5]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[6]),
        .Q(out_w_3_reg_680[6]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[7]),
        .Q(out_w_3_reg_680[7]),
        .R(1'b0));
  FDRE \out_w_3_reg_680_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[8]),
        .Q(out_w_3_reg_680[8]),
        .R(1'b0));
  CARRY4 \out_w_3_reg_680_reg[8]_i_1__0 
       (.CI(\out_w_3_reg_680_reg[4]_i_1__0_n_0 ),
        .CO({\out_w_3_reg_680_reg[8]_i_1__0_n_0 ,\out_w_3_reg_680_reg[8]_i_1__0_n_1 ,\out_w_3_reg_680_reg[8]_i_1__0_n_2 ,\out_w_3_reg_680_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_3_fu_337_p2[8:5]),
        .S(out_w_reg_192[8:5]));
  FDRE \out_w_3_reg_680_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_w_3_fu_337_p2[9]),
        .Q(out_w_3_reg_680[9]),
        .R(1'b0));
  FDRE \out_w_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[0]),
        .Q(out_w_reg_192[0]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[10]),
        .Q(out_w_reg_192[10]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[11]),
        .Q(out_w_reg_192[11]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[12]),
        .Q(out_w_reg_192[12]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[13]),
        .Q(out_w_reg_192[13]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[14]),
        .Q(out_w_reg_192[14]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[15]),
        .Q(out_w_reg_192[15]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[1]),
        .Q(out_w_reg_192[1]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[2]),
        .Q(out_w_reg_192[2]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[3]),
        .Q(out_w_reg_192[3]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[4]),
        .Q(out_w_reg_192[4]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[5]),
        .Q(out_w_reg_192[5]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[6]),
        .Q(out_w_reg_192[6]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[7]),
        .Q(out_w_reg_192[7]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[8]),
        .Q(out_w_reg_192[8]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_reg_192_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(out_w_3_reg_680[9]),
        .Q(out_w_reg_192[9]),
        .R(ap_CS_fsm_state5));
  LUT2 #(
    .INIT(4'h2)) 
    \output_addr11_reg_690[8]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ram_reg_i_33__0_n_2),
        .O(exitcond3_fu_332_p2));
  FDRE \output_addr11_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_107_fu_351_p2_n_105),
        .Q(output_addr11_reg_690[0]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_107_fu_351_p2_n_104),
        .Q(output_addr11_reg_690[1]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_107_fu_351_p2_n_103),
        .Q(output_addr11_reg_690[2]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_107_fu_351_p2_n_102),
        .Q(output_addr11_reg_690[3]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_107_fu_351_p2_n_101),
        .Q(output_addr11_reg_690[4]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_107_fu_351_p2_n_100),
        .Q(output_addr11_reg_690[5]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_107_fu_351_p2_n_99),
        .Q(output_addr11_reg_690[6]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_107_fu_351_p2_n_98),
        .Q(output_addr11_reg_690[7]),
        .R(1'b0));
  FDRE \output_addr11_reg_690_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(tmp_107_fu_351_p2_n_97),
        .Q(output_addr11_reg_690[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_769[11]_i_2__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [10]),
        .O(\Conv2D_2_b_load_cast_reg_644_reg[10]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[11]_i_3__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [10]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [11]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[11]_i_4__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [10]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [10]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_16__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [9]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [9]),
        .O(\p_tmp_s_reg_769[14]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_17__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [8]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [8]),
        .O(\p_tmp_s_reg_769[14]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_19__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [7]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [7]),
        .O(\p_tmp_s_reg_769[14]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_tmp_s_reg_769[14]_i_1__0 
       (.I0(ap_CS_fsm_state14),
        .I1(O),
        .O(p_tmp_s_reg_769));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_20__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [6]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [6]),
        .O(\p_tmp_s_reg_769[14]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_21__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [5]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [5]),
        .O(\p_tmp_s_reg_769[14]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_22__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [4]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [4]),
        .O(\p_tmp_s_reg_769[14]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_23__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [3]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [3]),
        .O(\p_tmp_s_reg_769[14]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_24__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [2]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [2]),
        .O(\p_tmp_s_reg_769[14]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_25__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [1]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [1]),
        .O(\p_tmp_s_reg_769[14]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_26__0 
       (.I0(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [0]),
        .I1(\p_tmp_s_reg_769_reg[11]_0 [0]),
        .O(\p_tmp_s_reg_769[14]_i_26__0_n_0 ));
  FDRE \p_tmp_s_reg_769_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [0]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[0] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [10]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[10] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [11]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[11] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [12]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[12] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [13]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[13] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [14]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[14] ),
        .R(p_tmp_s_reg_769));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_12__0 
       (.CI(\p_tmp_s_reg_769_reg[14]_i_18__0_n_0 ),
        .CO({\p_tmp_s_reg_769_reg[14]_i_12__0_n_0 ,\p_tmp_s_reg_769_reg[14]_i_12__0_n_1 ,\p_tmp_s_reg_769_reg[14]_i_12__0_n_2 ,\p_tmp_s_reg_769_reg[14]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [7:4]),
        .O(\NLW_p_tmp_s_reg_769_reg[14]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_769[14]_i_19__0_n_0 ,\p_tmp_s_reg_769[14]_i_20__0_n_0 ,\p_tmp_s_reg_769[14]_i_21__0_n_0 ,\p_tmp_s_reg_769[14]_i_22__0_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_18__0 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_769_reg[14]_i_18__0_n_0 ,\p_tmp_s_reg_769_reg[14]_i_18__0_n_1 ,\p_tmp_s_reg_769_reg[14]_i_18__0_n_2 ,\p_tmp_s_reg_769_reg[14]_i_18__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [3:0]),
        .O(\NLW_p_tmp_s_reg_769_reg[14]_i_18__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_769[14]_i_23__0_n_0 ,\p_tmp_s_reg_769[14]_i_24__0_n_0 ,\p_tmp_s_reg_769[14]_i_25__0_n_0 ,\p_tmp_s_reg_769[14]_i_26__0_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_7__0 
       (.CI(\p_tmp_s_reg_769_reg[14]_i_12__0_n_0 ),
        .CO({CO,\p_tmp_s_reg_769_reg[14]_i_7__0_n_1 ,\p_tmp_s_reg_769_reg[14]_i_7__0_n_2 ,\p_tmp_s_reg_769_reg[14]_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_tmp_s_reg_769_reg[11]_0 [10],DI,\Conv2D_2_b_load_cast_reg_644_reg[10]_0 [9:8]}),
        .O(\NLW_p_tmp_s_reg_769_reg[14]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_769_reg[14]_i_3__0 ,\p_tmp_s_reg_769[14]_i_16__0_n_0 ,\p_tmp_s_reg_769[14]_i_17__0_n_0 }));
  FDRE \p_tmp_s_reg_769_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [1]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[1] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [2]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[2] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [3]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[3] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [4]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[4] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [5]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[5] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [6]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[6] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [7]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[7] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [8]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[8] ),
        .R(p_tmp_s_reg_769));
  FDRE \p_tmp_s_reg_769_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\p_tmp_s_reg_769_reg[14]_0 [9]),
        .Q(\p_tmp_s_reg_769_reg_n_0_[9] ),
        .R(p_tmp_s_reg_769));
  FDRE \phi_mul2_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[0]),
        .Q(phi_mul2_reg_156[0]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[1]),
        .Q(phi_mul2_reg_156[1]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[2]),
        .Q(phi_mul2_reg_156[2]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[3]),
        .Q(phi_mul2_reg_156[3]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[4]),
        .Q(phi_mul2_reg_156[4]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[5]),
        .Q(phi_mul2_reg_156[5]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[6]),
        .Q(phi_mul2_reg_156[6]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[7]),
        .Q(phi_mul2_reg_156[7]),
        .R(out_d_reg_145));
  FDRE \phi_mul2_reg_156_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul3_reg_626[8]),
        .Q(phi_mul2_reg_156[8]),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[3]),
        .Q(\phi_mul5_reg_168_reg_n_0_[3] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[4]),
        .Q(\phi_mul5_reg_168_reg_n_0_[4] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[5]),
        .Q(\phi_mul5_reg_168_reg_n_0_[5] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[6]),
        .Q(\phi_mul5_reg_168_reg_n_0_[6] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[7]),
        .Q(\phi_mul5_reg_168_reg_n_0_[7] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[8]),
        .Q(\phi_mul5_reg_168_reg_n_0_[8] ),
        .R(out_d_reg_145));
  FDRE \phi_mul5_reg_168_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul6_reg_621[9]),
        .Q(\phi_mul5_reg_168_reg_n_0_[9] ),
        .R(out_d_reg_145));
  FDRE \phi_mul_reg_214_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[0]),
        .Q(phi_mul_reg_214[0]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[1]),
        .Q(phi_mul_reg_214[1]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[2]),
        .Q(phi_mul_reg_214[2]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[3]),
        .Q(phi_mul_reg_214[3]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[4]),
        .Q(phi_mul_reg_214[4]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[5]),
        .Q(phi_mul_reg_214[5]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[6]),
        .Q(phi_mul_reg_214[6]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[7]),
        .Q(phi_mul_reg_214[7]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[8]),
        .Q(phi_mul_reg_214[8]),
        .R(in_d_reg_203));
  FDRE \phi_mul_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_695[9]),
        .Q(phi_mul_reg_214[9]),
        .R(in_d_reg_203));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_1
       (.I0(ram_reg_0),
        .I1(ram_reg[2]),
        .I2(ap_CS_fsm_state6),
        .I3(ram_reg_i_28__0_n_0),
        .I4(ram_reg[1]),
        .O(Conv2D_2_array_ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_10__0
       (.I0(Conv2D_2_array_address0[0]),
        .I1(ram_reg[2]),
        .I2(output_addr11_reg_690[0]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(tmp_107_fu_351_p2_n_105),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_11
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state13),
        .I2(tmp_119_fu_529_p2[15]),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_12
       (.I0(\p_tmp_s_reg_769_reg_n_0_[14] ),
        .I1(tmp_119_fu_529_p2[14]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_13__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[13] ),
        .I1(tmp_119_fu_529_p2[13]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_14__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[12] ),
        .I1(tmp_119_fu_529_p2[12]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_15__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[11] ),
        .I1(tmp_119_fu_529_p2[11]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_16__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[10] ),
        .I1(tmp_119_fu_529_p2[10]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_17__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[9] ),
        .I1(tmp_119_fu_529_p2[9]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_18__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[8] ),
        .I1(tmp_119_fu_529_p2[8]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_19__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[7] ),
        .I1(tmp_119_fu_529_p2[7]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_20__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[6] ),
        .I1(tmp_119_fu_529_p2[6]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_21__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[5] ),
        .I1(tmp_119_fu_529_p2[5]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_22__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[4] ),
        .I1(tmp_119_fu_529_p2[4]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_23__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[3] ),
        .I1(tmp_119_fu_529_p2[3]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_24__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[2] ),
        .I1(tmp_119_fu_529_p2[2]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_25__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[1] ),
        .I1(tmp_119_fu_529_p2[1]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_26__0
       (.I0(\p_tmp_s_reg_769_reg_n_0_[0] ),
        .I1(tmp_119_fu_529_p2[0]),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_i_27__6
       (.I0(ram_reg[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state6),
        .I4(ram_reg_i_33__0_n_2),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_28__0
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state13),
        .O(ram_reg_i_28__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_2__0
       (.I0(Conv2D_2_array_address0[8]),
        .I1(ram_reg[2]),
        .I2(output_addr11_reg_690[8]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(tmp_107_fu_351_p2_n_97),
        .O(ADDRARDADDR[8]));
  CARRY4 ram_reg_i_32__1
       (.CI(ram_reg_i_37__0_n_0),
        .CO({NLW_ram_reg_i_32__1_CO_UNCONNECTED[3:1],ram_reg_i_32__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_60__1_n_0}),
        .O({NLW_ram_reg_i_32__1_O_UNCONNECTED[3:2],grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[9:8]}),
        .S({1'b0,1'b0,ram_reg_i_61__1_n_0,ram_reg_i_62__1_n_0}));
  CARRY4 ram_reg_i_33__0
       (.CI(ram_reg_i_50__0_n_0),
        .CO({NLW_ram_reg_i_33__0_CO_UNCONNECTED[3:2],ram_reg_i_33__0_n_2,ram_reg_i_33__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_33__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram_reg_i_51__0_n_0,ram_reg_i_52__0_n_0}));
  CARRY4 ram_reg_i_37__0
       (.CI(ram_reg_i_46__0_n_0),
        .CO({ram_reg_i_37__0_n_0,ram_reg_i_37__0_n_1,ram_reg_i_37__0_n_2,ram_reg_i_37__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_64__2_n_0,ram_reg_i_65__1_n_0,ram_reg_i_66__1_n_0,ram_reg_i_67__1_n_0}),
        .O(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[7:4]),
        .S({ram_reg_i_68__0_n_0,ram_reg_i_69__1_n_0,ram_reg_i_70__1_n_0,ram_reg_i_71__1_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_3__0
       (.I0(Conv2D_2_array_address0[7]),
        .I1(ram_reg[2]),
        .I2(output_addr11_reg_690[7]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(tmp_107_fu_351_p2_n_98),
        .O(ADDRARDADDR[7]));
  CARRY4 ram_reg_i_46__0
       (.CI(1'b0),
        .CO({ram_reg_i_46__0_n_0,ram_reg_i_46__0_n_1,ram_reg_i_46__0_n_2,ram_reg_i_46__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_73__0_n_0,ram_reg_i_74__0_n_0,ram_reg_i_75__0_n_0,1'b0}),
        .O(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[3:0]),
        .S({ram_reg_i_76__0_n_0,ram_reg_i_77_n_0,ram_reg_i_78__0_n_0,ram_reg_i_79__0_n_0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_4__0
       (.I0(Conv2D_2_array_address0[6]),
        .I1(ram_reg[2]),
        .I2(output_addr11_reg_690[6]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(tmp_107_fu_351_p2_n_99),
        .O(ADDRARDADDR[6]));
  CARRY4 ram_reg_i_50__0
       (.CI(1'b0),
        .CO({ram_reg_i_50__0_n_0,ram_reg_i_50__0_n_1,ram_reg_i_50__0_n_2,ram_reg_i_50__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_i_50__0_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_53__1_n_0,ram_reg_i_54__1_n_0,ram_reg_i_55__1_n_0,ram_reg_i_56__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_51__0
       (.I0(out_w_reg_192[15]),
        .O(ram_reg_i_51__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_52__0
       (.I0(out_w_reg_192[14]),
        .I1(out_w_reg_192[13]),
        .I2(out_w_reg_192[12]),
        .O(ram_reg_i_52__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_53__1
       (.I0(out_w_reg_192[11]),
        .I1(out_w_reg_192[10]),
        .I2(out_w_reg_192[9]),
        .O(ram_reg_i_53__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_54__1
       (.I0(out_w_reg_192[8]),
        .I1(out_w_reg_192[7]),
        .I2(out_w_reg_192[6]),
        .O(ram_reg_i_54__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_55__1
       (.I0(out_w_reg_192[5]),
        .I1(out_w_reg_192[4]),
        .I2(out_w_reg_192[3]),
        .O(ram_reg_i_55__1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_56__0
       (.I0(out_w_reg_192[2]),
        .I1(out_w_reg_192[1]),
        .I2(out_w_reg_192[0]),
        .O(ram_reg_i_56__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5__0
       (.I0(Conv2D_2_array_address0[5]),
        .I1(ram_reg[2]),
        .I2(output_addr11_reg_690[5]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(tmp_107_fu_351_p2_n_100),
        .O(ADDRARDADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_60__1
       (.I0(tmp_111_cast_reg_685_reg__0__0[7]),
        .I1(tmp3_reg_731_reg_n_98),
        .O(ram_reg_i_60__1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    ram_reg_i_61__1
       (.I0(tmp_111_cast_reg_685_reg__0__0[9]),
        .I1(tmp3_reg_731_reg_n_96),
        .I2(tmp_111_cast_reg_685_reg__0__0[8]),
        .I3(tmp3_reg_731_reg_n_97),
        .O(ram_reg_i_61__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_62__1
       (.I0(tmp3_reg_731_reg_n_98),
        .I1(tmp_111_cast_reg_685_reg__0__0[7]),
        .I2(tmp_111_cast_reg_685_reg__0__0[8]),
        .I3(tmp3_reg_731_reg_n_97),
        .O(ram_reg_i_62__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_64__2
       (.I0(tmp_111_cast_reg_685_reg__0__0[6]),
        .I1(tmp3_reg_731_reg_n_99),
        .O(ram_reg_i_64__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_65__1
       (.I0(tmp_111_cast_reg_685_reg__0__0[5]),
        .I1(tmp3_reg_731_reg_n_100),
        .O(ram_reg_i_65__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_66__1
       (.I0(tmp_111_cast_reg_685_reg__0__0[4]),
        .I1(tmp3_reg_731_reg_n_101),
        .O(ram_reg_i_66__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_67__1
       (.I0(tmp_111_cast_reg_685_reg__0__0[3]),
        .I1(tmp3_reg_731_reg_n_102),
        .O(ram_reg_i_67__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_68__0
       (.I0(tmp3_reg_731_reg_n_99),
        .I1(tmp_111_cast_reg_685_reg__0__0[6]),
        .I2(tmp_111_cast_reg_685_reg__0__0[7]),
        .I3(tmp3_reg_731_reg_n_98),
        .O(ram_reg_i_68__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_69__1
       (.I0(tmp3_reg_731_reg_n_100),
        .I1(tmp_111_cast_reg_685_reg__0__0[5]),
        .I2(tmp_111_cast_reg_685_reg__0__0[6]),
        .I3(tmp3_reg_731_reg_n_99),
        .O(ram_reg_i_69__1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6__0
       (.I0(Conv2D_2_array_address0[4]),
        .I1(ram_reg[2]),
        .I2(output_addr11_reg_690[4]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(tmp_107_fu_351_p2_n_101),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_70__1
       (.I0(tmp3_reg_731_reg_n_101),
        .I1(tmp_111_cast_reg_685_reg__0__0[4]),
        .I2(tmp_111_cast_reg_685_reg__0__0[5]),
        .I3(tmp3_reg_731_reg_n_100),
        .O(ram_reg_i_70__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_71__1
       (.I0(tmp3_reg_731_reg_n_102),
        .I1(tmp_111_cast_reg_685_reg__0__0[3]),
        .I2(tmp_111_cast_reg_685_reg__0__0[4]),
        .I3(tmp3_reg_731_reg_n_101),
        .O(ram_reg_i_71__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_73__0
       (.I0(tmp_111_cast_reg_685_reg__0__0[2]),
        .I1(tmp3_reg_731_reg_n_103),
        .O(ram_reg_i_73__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_74__0
       (.I0(tmp3_reg_731_reg_n_104),
        .I1(k_w_reg_238[1]),
        .I2(tmp_111_cast_reg_685_reg__0__0[1]),
        .O(ram_reg_i_74__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_75__0
       (.I0(k_w_reg_238[0]),
        .I1(tmp_111_cast_reg_685_reg__0__0[0]),
        .I2(tmp3_reg_731_reg_n_105),
        .O(ram_reg_i_75__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_76__0
       (.I0(tmp3_reg_731_reg_n_103),
        .I1(tmp_111_cast_reg_685_reg__0__0[2]),
        .I2(tmp_111_cast_reg_685_reg__0__0[3]),
        .I3(tmp3_reg_731_reg_n_102),
        .O(ram_reg_i_76__0_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_i_77
       (.I0(tmp_111_cast_reg_685_reg__0__0[1]),
        .I1(k_w_reg_238[1]),
        .I2(tmp3_reg_731_reg_n_104),
        .I3(tmp_111_cast_reg_685_reg__0__0[2]),
        .I4(tmp3_reg_731_reg_n_103),
        .O(ram_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_78__0
       (.I0(tmp3_reg_731_reg_n_105),
        .I1(tmp_111_cast_reg_685_reg__0__0[0]),
        .I2(k_w_reg_238[0]),
        .I3(tmp_111_cast_reg_685_reg__0__0[1]),
        .I4(k_w_reg_238[1]),
        .I5(tmp3_reg_731_reg_n_104),
        .O(ram_reg_i_78__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_79__0
       (.I0(k_w_reg_238[0]),
        .I1(tmp_111_cast_reg_685_reg__0__0[0]),
        .I2(tmp3_reg_731_reg_n_105),
        .O(ram_reg_i_79__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7__0
       (.I0(Conv2D_2_array_address0[3]),
        .I1(ram_reg[2]),
        .I2(output_addr11_reg_690[3]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(tmp_107_fu_351_p2_n_102),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8__0
       (.I0(Conv2D_2_array_address0[2]),
        .I1(ram_reg[2]),
        .I2(output_addr11_reg_690[2]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(tmp_107_fu_351_p2_n_103),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_9__0
       (.I0(Conv2D_2_array_address0[1]),
        .I1(ram_reg[2]),
        .I2(output_addr11_reg_690[1]),
        .I3(ram_reg_i_28__0_n_0),
        .I4(tmp_107_fu_351_p2_n_104),
        .O(ADDRARDADDR[1]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp3_reg_731_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp3_reg_731_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[9],B[9],B[9],B[9],B[9],B[9],B[9],B[9],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp3_reg_731_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp3_reg_731_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp3_reg_731_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm[8]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state9),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp3_reg_731_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp3_reg_731_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp3_reg_731_reg_P_UNCONNECTED[47:10],tmp3_reg_731_reg_n_96,tmp3_reg_731_reg_n_97,tmp3_reg_731_reg_n_98,tmp3_reg_731_reg_n_99,tmp3_reg_731_reg_n_100,tmp3_reg_731_reg_n_101,tmp3_reg_731_reg_n_102,tmp3_reg_731_reg_n_103,tmp3_reg_731_reg_n_104,tmp3_reg_731_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp3_reg_731_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp3_reg_731_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp3_reg_731_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp3_reg_731_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_10__0
       (.I0(phi_mul_reg_214[3]),
        .I1(tmp4_cast_fu_420_p1[3]),
        .O(tmp3_reg_731_reg_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_11__0
       (.I0(phi_mul_reg_214[2]),
        .I1(tmp4_cast_fu_420_p1[2]),
        .O(tmp3_reg_731_reg_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_12__0
       (.I0(phi_mul_reg_214[1]),
        .I1(tmp4_cast_fu_420_p1[1]),
        .O(tmp3_reg_731_reg_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_13__0
       (.I0(phi_mul_reg_214[0]),
        .I1(tmp4_cast_fu_420_p1[0]),
        .O(tmp3_reg_731_reg_i_13__0_n_0));
  CARRY4 tmp3_reg_731_reg_i_14__0
       (.CI(tmp3_reg_731_reg_i_15__0_n_0),
        .CO({NLW_tmp3_reg_731_reg_i_14__0_CO_UNCONNECTED[3:1],tmp3_reg_731_reg_i_14__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp3_reg_731_reg_i_14__0_O_UNCONNECTED[3:2],tmp4_cast_fu_420_p1[9:8]}),
        .S({1'b0,1'b0,tmp_110_cast_reg_667_reg__0__0[9:8]}));
  CARRY4 tmp3_reg_731_reg_i_15__0
       (.CI(tmp3_reg_731_reg_i_16__0_n_0),
        .CO({tmp3_reg_731_reg_i_15__0_n_0,tmp3_reg_731_reg_i_15__0_n_1,tmp3_reg_731_reg_i_15__0_n_2,tmp3_reg_731_reg_i_15__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp4_cast_fu_420_p1[7:4]),
        .S(tmp_110_cast_reg_667_reg__0__0[7:4]));
  CARRY4 tmp3_reg_731_reg_i_16__0
       (.CI(1'b0),
        .CO({tmp3_reg_731_reg_i_16__0_n_0,tmp3_reg_731_reg_i_16__0_n_1,tmp3_reg_731_reg_i_16__0_n_2,tmp3_reg_731_reg_i_16__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_shl1_cast_fu_442_p1}),
        .O(tmp4_cast_fu_420_p1[3:0]),
        .S({tmp_110_cast_reg_667_reg__0__0[3:2],tmp3_reg_731_reg_i_17__0_n_0,tmp3_reg_731_reg_i_18__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_17__0
       (.I0(p_shl1_cast_fu_442_p1[3]),
        .I1(tmp_110_cast_reg_667_reg__0__0[1]),
        .O(tmp3_reg_731_reg_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_18__0
       (.I0(p_shl1_cast_fu_442_p1[2]),
        .I1(tmp_110_cast_reg_667_reg__0__0[0]),
        .O(tmp3_reg_731_reg_i_18__0_n_0));
  CARRY4 tmp3_reg_731_reg_i_1__0
       (.CI(tmp3_reg_731_reg_i_2__0_n_0),
        .CO({NLW_tmp3_reg_731_reg_i_1__0_CO_UNCONNECTED[3:1],tmp3_reg_731_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_214[8]}),
        .O({NLW_tmp3_reg_731_reg_i_1__0_O_UNCONNECTED[3:2],B[9:8]}),
        .S({1'b0,1'b0,tmp3_reg_731_reg_i_4__0_n_0,tmp3_reg_731_reg_i_5__0_n_0}));
  CARRY4 tmp3_reg_731_reg_i_2__0
       (.CI(tmp3_reg_731_reg_i_3__0_n_0),
        .CO({tmp3_reg_731_reg_i_2__0_n_0,tmp3_reg_731_reg_i_2__0_n_1,tmp3_reg_731_reg_i_2__0_n_2,tmp3_reg_731_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_214[7:4]),
        .O(B[7:4]),
        .S({tmp3_reg_731_reg_i_6__0_n_0,tmp3_reg_731_reg_i_7__0_n_0,tmp3_reg_731_reg_i_8__0_n_0,tmp3_reg_731_reg_i_9__0_n_0}));
  CARRY4 tmp3_reg_731_reg_i_3__0
       (.CI(1'b0),
        .CO({tmp3_reg_731_reg_i_3__0_n_0,tmp3_reg_731_reg_i_3__0_n_1,tmp3_reg_731_reg_i_3__0_n_2,tmp3_reg_731_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_214[3:0]),
        .O(B[3:0]),
        .S({tmp3_reg_731_reg_i_10__0_n_0,tmp3_reg_731_reg_i_11__0_n_0,tmp3_reg_731_reg_i_12__0_n_0,tmp3_reg_731_reg_i_13__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_4__0
       (.I0(phi_mul_reg_214[9]),
        .I1(tmp4_cast_fu_420_p1[9]),
        .O(tmp3_reg_731_reg_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_5__0
       (.I0(phi_mul_reg_214[8]),
        .I1(tmp4_cast_fu_420_p1[8]),
        .O(tmp3_reg_731_reg_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_6__0
       (.I0(phi_mul_reg_214[7]),
        .I1(tmp4_cast_fu_420_p1[7]),
        .O(tmp3_reg_731_reg_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_7__0
       (.I0(phi_mul_reg_214[6]),
        .I1(tmp4_cast_fu_420_p1[6]),
        .O(tmp3_reg_731_reg_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_8__0
       (.I0(phi_mul_reg_214[5]),
        .I1(tmp4_cast_fu_420_p1[5]),
        .O(tmp3_reg_731_reg_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp3_reg_731_reg_i_9__0
       (.I0(phi_mul_reg_214[4]),
        .I1(tmp4_cast_fu_420_p1[4]),
        .O(tmp3_reg_731_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[1]_i_2__0 
       (.I0(\phi_mul5_reg_168_reg_n_0_[3] ),
        .I1(\in_d_reg_203_reg_n_0_[3] ),
        .O(\tmp6_reg_708[1]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_708[1]_i_3__0 
       (.I0(\in_d_reg_203_reg_n_0_[2] ),
        .O(\tmp6_reg_708[1]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_708[1]_i_4__0 
       (.I0(\in_d_reg_203_reg_n_0_[1] ),
        .O(\tmp6_reg_708[1]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_708[1]_i_5__0 
       (.I0(\in_d_reg_203_reg_n_0_[0] ),
        .O(\tmp6_reg_708[1]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[5]_i_2__0 
       (.I0(tmp_21_fu_387_p2__0[5]),
        .I1(tmp_21_fu_387_p2__0[8]),
        .O(\tmp6_reg_708[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[5]_i_3__0 
       (.I0(tmp_21_fu_387_p2[4]),
        .I1(tmp_21_fu_387_p2__0[7]),
        .O(\tmp6_reg_708[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[5]_i_4__0 
       (.I0(tmp_21_fu_387_p2[3]),
        .I1(tmp_21_fu_387_p2__0[6]),
        .O(\tmp6_reg_708[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp6_reg_708[9]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond2_fu_366_p2),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_10 
       (.I0(\phi_mul5_reg_168_reg_n_0_[5] ),
        .I1(\in_d_reg_203_reg_n_0_[5] ),
        .O(\tmp6_reg_708[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_11 
       (.I0(\phi_mul5_reg_168_reg_n_0_[4] ),
        .I1(\in_d_reg_203_reg_n_0_[4] ),
        .O(\tmp6_reg_708[9]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_13 
       (.I0(\phi_mul5_reg_168_reg_n_0_[9] ),
        .I1(\in_d_reg_203_reg_n_0_[9] ),
        .O(\tmp6_reg_708[9]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_14 
       (.I0(\phi_mul5_reg_168_reg_n_0_[8] ),
        .I1(\in_d_reg_203_reg_n_0_[8] ),
        .O(\tmp6_reg_708[9]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_4 
       (.I0(tmp_21_fu_387_p2__0[9]),
        .I1(\tmp6_reg_708_reg[9]_i_12_n_6 ),
        .O(\tmp6_reg_708[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_5 
       (.I0(tmp_21_fu_387_p2__0[8]),
        .I1(\tmp6_reg_708_reg[9]_i_12_n_7 ),
        .O(\tmp6_reg_708[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_6 
       (.I0(tmp_21_fu_387_p2__0[7]),
        .I1(\tmp6_reg_708_reg[9]_i_3_n_4 ),
        .O(\tmp6_reg_708[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_7 
       (.I0(tmp_21_fu_387_p2__0[6]),
        .I1(tmp_21_fu_387_p2__0[9]),
        .O(\tmp6_reg_708[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_8 
       (.I0(\phi_mul5_reg_168_reg_n_0_[7] ),
        .I1(\in_d_reg_203_reg_n_0_[7] ),
        .O(\tmp6_reg_708[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_708[9]_i_9 
       (.I0(\phi_mul5_reg_168_reg_n_0_[6] ),
        .I1(\in_d_reg_203_reg_n_0_[6] ),
        .O(\tmp6_reg_708[9]_i_9_n_0 ));
  FDRE \tmp6_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_21_fu_387_p2[3]),
        .Q(tmp6_reg_708[0]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp_21_fu_387_p2[4]),
        .Q(tmp6_reg_708[1]),
        .R(1'b0));
  CARRY4 \tmp6_reg_708_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp6_reg_708_reg[1]_i_1__0_n_0 ,\tmp6_reg_708_reg[1]_i_1__0_n_1 ,\tmp6_reg_708_reg[1]_i_1__0_n_2 ,\tmp6_reg_708_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul5_reg_168_reg_n_0_[3] ,1'b0,1'b0,1'b0}),
        .O({tmp_21_fu_387_p2__0[6:5],tmp_21_fu_387_p2}),
        .S({\tmp6_reg_708[1]_i_2__0_n_0 ,\tmp6_reg_708[1]_i_3__0_n_0 ,\tmp6_reg_708[1]_i_4__0_n_0 ,\tmp6_reg_708[1]_i_5__0_n_0 }));
  FDRE \tmp6_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[2]),
        .Q(tmp6_reg_708[2]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[3]),
        .Q(tmp6_reg_708[3]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[4]),
        .Q(tmp6_reg_708[4]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[5]),
        .Q(tmp6_reg_708[5]),
        .R(1'b0));
  CARRY4 \tmp6_reg_708_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp6_reg_708_reg[5]_i_1__0_n_0 ,\tmp6_reg_708_reg[5]_i_1__0_n_1 ,\tmp6_reg_708_reg[5]_i_1__0_n_2 ,\tmp6_reg_708_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_21_fu_387_p2__0[5],tmp_21_fu_387_p2,1'b0}),
        .O(tmp6_fu_393_p2[5:2]),
        .S({\tmp6_reg_708[5]_i_2__0_n_0 ,\tmp6_reg_708[5]_i_3__0_n_0 ,\tmp6_reg_708[5]_i_4__0_n_0 ,tmp_21_fu_387_p2__0[5]}));
  FDRE \tmp6_reg_708_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[6]),
        .Q(tmp6_reg_708[6]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[7]),
        .Q(tmp6_reg_708[7]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[8]),
        .Q(tmp6_reg_708[8]),
        .R(1'b0));
  FDRE \tmp6_reg_708_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(tmp6_fu_393_p2[9]),
        .Q(tmp6_reg_708[9]),
        .R(1'b0));
  CARRY4 \tmp6_reg_708_reg[9]_i_12 
       (.CI(\tmp6_reg_708_reg[9]_i_3_n_0 ),
        .CO({\NLW_tmp6_reg_708_reg[9]_i_12_CO_UNCONNECTED [3:1],\tmp6_reg_708_reg[9]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_mul5_reg_168_reg_n_0_[8] }),
        .O({\NLW_tmp6_reg_708_reg[9]_i_12_O_UNCONNECTED [3:2],\tmp6_reg_708_reg[9]_i_12_n_6 ,\tmp6_reg_708_reg[9]_i_12_n_7 }),
        .S({1'b0,1'b0,\tmp6_reg_708[9]_i_13_n_0 ,\tmp6_reg_708[9]_i_14_n_0 }));
  CARRY4 \tmp6_reg_708_reg[9]_i_2 
       (.CI(\tmp6_reg_708_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_tmp6_reg_708_reg[9]_i_2_CO_UNCONNECTED [3],\tmp6_reg_708_reg[9]_i_2_n_1 ,\tmp6_reg_708_reg[9]_i_2_n_2 ,\tmp6_reg_708_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_21_fu_387_p2__0[8:6]}),
        .O(tmp6_fu_393_p2[9:6]),
        .S({\tmp6_reg_708[9]_i_4_n_0 ,\tmp6_reg_708[9]_i_5_n_0 ,\tmp6_reg_708[9]_i_6_n_0 ,\tmp6_reg_708[9]_i_7_n_0 }));
  CARRY4 \tmp6_reg_708_reg[9]_i_3 
       (.CI(\tmp6_reg_708_reg[1]_i_1__0_n_0 ),
        .CO({\tmp6_reg_708_reg[9]_i_3_n_0 ,\tmp6_reg_708_reg[9]_i_3_n_1 ,\tmp6_reg_708_reg[9]_i_3_n_2 ,\tmp6_reg_708_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul5_reg_168_reg_n_0_[7] ,\phi_mul5_reg_168_reg_n_0_[6] ,\phi_mul5_reg_168_reg_n_0_[5] ,\phi_mul5_reg_168_reg_n_0_[4] }),
        .O({\tmp6_reg_708_reg[9]_i_3_n_4 ,tmp_21_fu_387_p2__0[9:7]}),
        .S({\tmp6_reg_708[9]_i_8_n_0 ,\tmp6_reg_708[9]_i_9_n_0 ,\tmp6_reg_708[9]_i_10_n_0 ,\tmp6_reg_708[9]_i_11_n_0 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_107_fu_351_p2
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_107_fu_351_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_107_fu_351_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_3_reg_680[8:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_107_fu_351_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_107_fu_351_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_reg_6620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_CS_fsm_state15),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state5),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_107_fu_351_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_107_fu_351_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_107_fu_351_p2_P_UNCONNECTED[47:9],tmp_107_fu_351_p2_n_97,tmp_107_fu_351_p2_n_98,tmp_107_fu_351_p2_n_99,tmp_107_fu_351_p2_n_100,tmp_107_fu_351_p2_n_101,tmp_107_fu_351_p2_n_102,tmp_107_fu_351_p2_n_103,tmp_107_fu_351_p2_n_104,tmp_107_fu_351_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_107_fu_351_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_107_fu_351_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_107_fu_351_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(ap_CS_fsm_state5),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_107_fu_351_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_107_fu_351_p2_i_1
       (.CI(tmp_107_fu_351_p2_i_2_n_0),
        .CO(NLW_tmp_107_fu_351_p2_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_107_fu_351_p2_i_1_O_UNCONNECTED[3:1],A[8]}),
        .S({1'b0,1'b0,1'b0,tmp_107_fu_351_p2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_107_fu_351_p2_i_10
       (.I0(phi_mul2_reg_156[2]),
        .I1(\out_h_reg_180_reg_n_0_[2] ),
        .O(tmp_107_fu_351_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_107_fu_351_p2_i_11
       (.I0(phi_mul2_reg_156[1]),
        .I1(\out_h_reg_180_reg_n_0_[1] ),
        .O(tmp_107_fu_351_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_107_fu_351_p2_i_12
       (.I0(phi_mul2_reg_156[0]),
        .I1(\out_h_reg_180_reg_n_0_[0] ),
        .O(tmp_107_fu_351_p2_i_12_n_0));
  CARRY4 tmp_107_fu_351_p2_i_2
       (.CI(tmp_107_fu_351_p2_i_3_n_0),
        .CO({tmp_107_fu_351_p2_i_2_n_0,tmp_107_fu_351_p2_i_2_n_1,tmp_107_fu_351_p2_i_2_n_2,tmp_107_fu_351_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_156[7:4]),
        .O(A[7:4]),
        .S({tmp_107_fu_351_p2_i_5_n_0,tmp_107_fu_351_p2_i_6_n_0,tmp_107_fu_351_p2_i_7_n_0,tmp_107_fu_351_p2_i_8_n_0}));
  CARRY4 tmp_107_fu_351_p2_i_3
       (.CI(1'b0),
        .CO({tmp_107_fu_351_p2_i_3_n_0,tmp_107_fu_351_p2_i_3_n_1,tmp_107_fu_351_p2_i_3_n_2,tmp_107_fu_351_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_156[3:0]),
        .O(A[3:0]),
        .S({tmp_107_fu_351_p2_i_9_n_0,tmp_107_fu_351_p2_i_10_n_0,tmp_107_fu_351_p2_i_11_n_0,tmp_107_fu_351_p2_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_107_fu_351_p2_i_4
       (.I0(phi_mul2_reg_156[8]),
        .I1(\out_h_reg_180_reg_n_0_[8] ),
        .O(tmp_107_fu_351_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_107_fu_351_p2_i_5
       (.I0(phi_mul2_reg_156[7]),
        .I1(\out_h_reg_180_reg_n_0_[7] ),
        .O(tmp_107_fu_351_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_107_fu_351_p2_i_6
       (.I0(phi_mul2_reg_156[6]),
        .I1(\out_h_reg_180_reg_n_0_[6] ),
        .O(tmp_107_fu_351_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_107_fu_351_p2_i_7
       (.I0(phi_mul2_reg_156[5]),
        .I1(\out_h_reg_180_reg_n_0_[5] ),
        .O(tmp_107_fu_351_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_107_fu_351_p2_i_8
       (.I0(phi_mul2_reg_156[4]),
        .I1(\out_h_reg_180_reg_n_0_[4] ),
        .O(tmp_107_fu_351_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_107_fu_351_p2_i_9
       (.I0(phi_mul2_reg_156[3]),
        .I1(\out_h_reg_180_reg_n_0_[3] ),
        .O(tmp_107_fu_351_p2_i_9_n_0));
  FDRE \tmp_110_cast_reg_667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[0] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[0]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[1] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[2] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[3] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[4] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[5] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[6] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[7] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[8] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_110_cast_reg_667_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\out_h_reg_180_reg_n_0_[9] ),
        .Q(tmp_110_cast_reg_667_reg__0__0[9]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[0] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[0]),
        .Q(tmp_111_cast_reg_685_reg__0__0[0]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[1] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[1]),
        .Q(tmp_111_cast_reg_685_reg__0__0[1]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[2] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[2]),
        .Q(tmp_111_cast_reg_685_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[3] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[3]),
        .Q(tmp_111_cast_reg_685_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[4] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[4]),
        .Q(tmp_111_cast_reg_685_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[5] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[5]),
        .Q(tmp_111_cast_reg_685_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[6] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[6]),
        .Q(tmp_111_cast_reg_685_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[7] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[7]),
        .Q(tmp_111_cast_reg_685_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[8] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[8]),
        .Q(tmp_111_cast_reg_685_reg__0__0[8]),
        .R(1'b0));
  FDRE \tmp_111_cast_reg_685_reg[9] 
       (.C(ap_clk),
        .CE(exitcond3_fu_332_p2),
        .D(out_w_reg_192[9]),
        .Q(tmp_111_cast_reg_685_reg__0__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_112_reg_726[1]_i_1 
       (.I0(p_shl1_cast_fu_442_p1[2]),
        .I1(p_shl1_cast_fu_442_p1[3]),
        .O(k_h_1_fu_405_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_112_reg_726[2]_i_1 
       (.I0(p_shl1_cast_fu_442_p1[3]),
        .I1(p_shl1_cast_fu_442_p1[2]),
        .O(tmp_112_fu_446_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_112_reg_726[3]_i_1 
       (.I0(p_shl1_cast_fu_442_p1[3]),
        .I1(p_shl1_cast_fu_442_p1[2]),
        .O(tmp_112_fu_446_p2[3]));
  FDRE \tmp_112_reg_726_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(p_shl1_cast_fu_442_p1[2]),
        .Q(tmp_112_reg_726[0]),
        .R(1'b0));
  FDRE \tmp_112_reg_726_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(k_h_1_fu_405_p2),
        .Q(tmp_112_reg_726[1]),
        .R(1'b0));
  FDRE \tmp_112_reg_726_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_112_fu_446_p2[2]),
        .Q(tmp_112_reg_726[2]),
        .R(1'b0));
  FDRE \tmp_112_reg_726_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(tmp_112_fu_446_p2[3]),
        .Q(tmp_112_reg_726[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3_Conv2D_2_b
   (D,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [10:0]D;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [10:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3_Conv2D_2_b_rom conv2d_fix16_3_Conv2D_2_b_rom_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3_Conv2D_2_b_rom
   (D,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [10:0]D;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire [10:0]p_0_out;
  wire \q0[3]_i_1_n_0 ;
  wire [0:0]\q0_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \q0[0]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h76)) 
    \q0[10]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \q0[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[2]));
  LUT4 #(
    .INIT(16'h3FAA)) 
    \q0[3]_i_1 
       (.I0(D[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_0 ),
        .O(\q0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \q0[4]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \q0[5]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hC9)) 
    \q0[6]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h5E)) 
    \q0[7]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \q0[8]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB6)) 
    \q0[9]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(D[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3_Conv2D_2_w
   (DOADO,
    ap_clk,
    Q,
    k_w_reg_238,
    q0_reg,
    q0_reg_0);
  output [13:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]k_w_reg_238;
  input [3:0]q0_reg;
  input [9:0]q0_reg_0;

  wire [13:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_238;
  wire [3:0]q0_reg;
  wire [9:0]q0_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3_Conv2D_2_w_rom conv2d_fix16_3_Conv2D_2_w_rom_U
       (.DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_238(k_w_reg_238),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3_Conv2D_2_w_rom
   (DOADO,
    ap_clk,
    Q,
    k_w_reg_238,
    q0_reg_0,
    q0_reg_1);
  output [13:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [1:0]k_w_reg_238;
  input [3:0]q0_reg_0;
  input [9:0]q0_reg_1;

  wire [13:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_238;
  wire [3:0]q0_reg_0;
  wire [9:0]q0_reg_1;
  wire q0_reg_i_10__3_n_0;
  wire q0_reg_i_11__2_n_0;
  wire q0_reg_i_12__2_n_0;
  wire q0_reg_i_13__1_n_0;
  wire q0_reg_i_14__1_n_0;
  wire q0_reg_i_15__1_n_0;
  wire q0_reg_i_1__2_n_3;
  wire q0_reg_i_2__2_n_0;
  wire q0_reg_i_2__2_n_1;
  wire q0_reg_i_2__2_n_2;
  wire q0_reg_i_2__2_n_3;
  wire q0_reg_i_3__2_n_0;
  wire q0_reg_i_3__2_n_1;
  wire q0_reg_i_3__2_n_2;
  wire q0_reg_i_3__2_n_3;
  wire q0_reg_i_4__2_n_0;
  wire q0_reg_i_5__2_n_0;
  wire q0_reg_i_6_n_0;
  wire q0_reg_i_7__3_n_0;
  wire q0_reg_i_8__3_n_0;
  wire q0_reg_i_9__3_n_0;
  wire [9:0]sel;
  wire [15:14]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_1__2_CO_UNCONNECTED;
  wire [3:2]NLW_q0_reg_i_1__2_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "14336" *) 
  (* RTL_RAM_NAME = "Conv2D_2_w_U/conv2d_fix16_3_Conv2D_2_w_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3F8501FF04E73D323E2003D30AE13EAC07753CC337E906D405333F0038C03F54),
    .INIT_01(256'h06600A72341236CA3858344A06E4046E3A7136BC0B5E3A8F012004A3092D0BE3),
    .INIT_02(256'h0C08366000DF375708D8062A00073F470188026D055C363C32E63564031B0B5B),
    .INIT_03(256'h06003D9C32EC3F5738D8350E3B6C0B58085309573F04354A360E08DF0BF101A7),
    .INIT_04(256'h3D8A397B3EB6065537CC0A8F3CAC00FC3D793C5834CF00A43C9D37560A2D363D),
    .INIT_05(256'h34F634B234220C993F5E07D83BB501F03FC03A5E379201353C0A38AE39C43DF6),
    .INIT_06(256'h08ED017634C802BD0687037F057C0A8A097E33093E003D5A03C3015D06693AEF),
    .INIT_07(256'h046208E406A5018F3843036D008C39EA0BA805BB095D3E7F044807470B740B5D),
    .INIT_08(256'h359034D23C5135B0330D092904313C0B03A306723D1D385832FC3ED006D00144),
    .INIT_09(256'h33AD05BC107303D83C5909510126008C039A0463365808B90150093E3AEE02B0),
    .INIT_0A(256'h363A386D3F2D022707F607AD035B38E306863BC005A23F6D368609E03FC93D35),
    .INIT_0B(256'h3D373CFF03283E813EC7005733560AAE09033BA232D23834027404563EA73E46),
    .INIT_0C(256'h36FB39FA39C1376C060039FC39F70B02065A08923E9F3FE009F907AA38B20B10),
    .INIT_0D(256'h032B34F13A103E4437FA3B8C04313DD536F800D43CAF373B0C5D0CC90622358F),
    .INIT_0E(256'h062103D53AA002F237F43B7F0A2C3E2602C437DE3D3D0A91366E06360CF438F2),
    .INIT_0F(256'h00AE06D00202074F098702A609B605EE088303E70AC207CE3E1D0C290AD50D18),
    .INIT_10(256'h0613393008763F73022A088B06590B4301993E1503EB06E4360E350A393B3CAC),
    .INIT_11(256'h05AB3FA603AC377C34510D503E9C39120B9837573E3705FE370E0CD1096F3CAA),
    .INIT_12(256'h080603C307123C9F35900CEF3D2635733C2407C4368506723D4C049F05E90DA1),
    .INIT_13(256'h36D0346C3B88059F00A5026F01143F13007B3B64016D3BE90C3600FC020D3A7C),
    .INIT_14(256'h3FD63453062A3B173E7700410B1935AE3E650BCF0546018B09230B453D6A344A),
    .INIT_15(256'h07D03826345307C30B593E92051036520460385003D405983AC00482379736F8),
    .INIT_16(256'h0B67085B025F3BCD0CF5026C03D53F64380E065800EA061A370905B93B7809AB),
    .INIT_17(256'h06273E8D06ED014D329434D23E57040F3469074909603BEF0AC1368E02C10929),
    .INIT_18(256'h35810C703EBC02C1366F3F983D060B993F6B3CA3059038EB084F3EA23B53021F),
    .INIT_19(256'h09A43B0602D30A3602C104480BED3DBD38DB3E8A01EA0C693D8B3B41052D39CF),
    .INIT_1A(256'h02773DE004BC089A028704CF018F331D081E051B3B6439E408E4347408F83F49),
    .INIT_1B(256'h0C1C3D6C06DE07BE08BC0D1D036107370BD202780016349637200C3938B00967),
    .INIT_1C(256'h0B893D313B2638FA05AF016438993FDD361234FF391F3B400B4007C43F843DBD),
    .INIT_1D(256'h343A077609F303F238403A1D36B70A6A06D60AB53FBF3A58047409DE33C33F87),
    .INIT_1E(256'h007E3503049F3D683D1F006909B43A59362000023880029A337204C13CB138CC),
    .INIT_1F(256'h06F936AD043F0B79318C048A0253031D0745351538640515122D3FE405DD06EA),
    .INIT_20(256'h0AAB3D3F017F03C33E20375839173FE23C0607750A413DC23DC603963B3C3FAB),
    .INIT_21(256'h00CA3BEB0BBB07B1012C3F38089A08F03B5936C637B03E0C3B3B3A6F0A710581),
    .INIT_22(256'h05AF0BE500AB332F3B2E393405DC392436DD066D3ED839D3032C06570B953BE2),
    .INIT_23(256'h06023CA80B7A3D9538453712060637C106393DF20B1B0984398B07E909833E6F),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:14],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h599AAAAAAAAAAAAA)) 
    q0_reg_i_10__3
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_i_15__1_n_0),
        .I2(q0_reg_0[1]),
        .I3(k_w_reg_238[1]),
        .I4(q0_reg_0[3]),
        .I5(q0_reg_0[2]),
        .O(q0_reg_i_10__3_n_0));
  LUT6 #(
    .INIT(64'h95A955556A56AAAA)) 
    q0_reg_i_11__2
       (.I0(q0_reg_0[3]),
        .I1(k_w_reg_238[1]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_i_15__1_n_0),
        .I4(q0_reg_0[2]),
        .I5(q0_reg_1[3]),
        .O(q0_reg_i_11__2_n_0));
  LUT6 #(
    .INIT(64'hAA959555556A6AAA)) 
    q0_reg_i_12__2
       (.I0(q0_reg_0[2]),
        .I1(k_w_reg_238[0]),
        .I2(q0_reg_0[0]),
        .I3(q0_reg_0[1]),
        .I4(k_w_reg_238[1]),
        .I5(q0_reg_1[2]),
        .O(q0_reg_i_12__2_n_0));
  LUT5 #(
    .INIT(32'h69999666)) 
    q0_reg_i_13__1
       (.I0(q0_reg_0[1]),
        .I1(k_w_reg_238[1]),
        .I2(k_w_reg_238[0]),
        .I3(q0_reg_0[0]),
        .I4(q0_reg_1[1]),
        .O(q0_reg_i_13__1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_14__1
       (.I0(k_w_reg_238[0]),
        .I1(q0_reg_0[0]),
        .I2(q0_reg_1[0]),
        .O(q0_reg_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_15__1
       (.I0(k_w_reg_238[0]),
        .I1(q0_reg_0[0]),
        .O(q0_reg_i_15__1_n_0));
  CARRY4 q0_reg_i_1__2
       (.CI(q0_reg_i_2__2_n_0),
        .CO({NLW_q0_reg_i_1__2_CO_UNCONNECTED[3:1],q0_reg_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q0_reg_1[7]}),
        .O({NLW_q0_reg_i_1__2_O_UNCONNECTED[3:2],sel[9:8]}),
        .S({1'b0,1'b0,q0_reg_i_4__2_n_0,q0_reg_i_5__2_n_0}));
  CARRY4 q0_reg_i_2__2
       (.CI(q0_reg_i_3__2_n_0),
        .CO({q0_reg_i_2__2_n_0,q0_reg_i_2__2_n_1,q0_reg_i_2__2_n_2,q0_reg_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({q0_reg_1[6:4],q0_reg_i_6_n_0}),
        .O(sel[7:4]),
        .S({q0_reg_i_7__3_n_0,q0_reg_i_8__3_n_0,q0_reg_i_9__3_n_0,q0_reg_i_10__3_n_0}));
  CARRY4 q0_reg_i_3__2
       (.CI(1'b0),
        .CO({q0_reg_i_3__2_n_0,q0_reg_i_3__2_n_1,q0_reg_i_3__2_n_2,q0_reg_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(q0_reg_1[3:0]),
        .O(sel[3:0]),
        .S({q0_reg_i_11__2_n_0,q0_reg_i_12__2_n_0,q0_reg_i_13__1_n_0,q0_reg_i_14__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_4__2
       (.I0(q0_reg_1[8]),
        .I1(q0_reg_1[9]),
        .O(q0_reg_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_5__2
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_1[8]),
        .O(q0_reg_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    q0_reg_i_6
       (.I0(q0_reg_1[4]),
        .O(q0_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_7__3
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_1[7]),
        .O(q0_reg_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_8__3
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_1[6]),
        .O(q0_reg_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_9__3
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_1[5]),
        .O(q0_reg_i_9__3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_Conv2D_4_w_0
   (DOADO,
    ap_clk,
    Q,
    q0_reg,
    q0_reg_0,
    k_w_reg_227);
  output [12:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [7:0]q0_reg;
  input [3:0]q0_reg_0;
  input [1:0]k_w_reg_227;

  wire [12:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_227;
  wire [7:0]q0_reg;
  wire [3:0]q0_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_Conv2D_4_w_0_rom conv2d_fix16_Conv2D_4_w_0_rom_U
       (.DOADO(DOADO),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_w_reg_227(k_w_reg_227),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_Conv2D_4_w_0_rom
   (DOADO,
    ap_clk,
    Q,
    q0_reg_0,
    q0_reg_1,
    k_w_reg_227);
  output [12:0]DOADO;
  input ap_clk;
  input [0:0]Q;
  input [7:0]q0_reg_0;
  input [3:0]q0_reg_1;
  input [1:0]k_w_reg_227;

  wire [12:0]DOADO;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_w_reg_227;
  wire [7:0]q0_reg_0;
  wire [3:0]q0_reg_1;
  wire q0_reg_i_10__0_n_0;
  wire q0_reg_i_11__3_n_0;
  wire q0_reg_i_12__3_n_0;
  wire q0_reg_i_1__3_n_1;
  wire q0_reg_i_1__3_n_2;
  wire q0_reg_i_1__3_n_3;
  wire q0_reg_i_2__3_n_0;
  wire q0_reg_i_2__3_n_1;
  wire q0_reg_i_2__3_n_2;
  wire q0_reg_i_2__3_n_3;
  wire q0_reg_i_3__3_n_0;
  wire q0_reg_i_4__3_n_0;
  wire q0_reg_i_5__3_n_0;
  wire q0_reg_i_6__0_n_0;
  wire q0_reg_i_7__1_n_0;
  wire q0_reg_i_8__0_n_0;
  wire q0_reg_i_9__0_n_0;
  wire [7:0]sel;
  wire [15:13]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_q0_reg_i_1__3_CO_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d13" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3328" *) 
  (* RTL_RAM_NAME = "Conv2D_4_w_0_U/conv2d_fix16_Conv2D_4_w_0_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "12" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h025E12611EA41DEF0B6F1A9D12F90C7C059B1B9803F30B6404BC19781FB20A00),
    .INIT_01(256'h1DF605DC152E1C3F18C30B1908F019DE173E1C39061D1697137C1EA304A21750),
    .INIT_02(256'h1F221F2B0A061B051CFF00CD089E054316AB090201250998090413C61518040E),
    .INIT_03(256'h05D71A0D0C11038102D2026402FA18060A4F09CD1741157D19A70C910ABB1B19),
    .INIT_04(256'h1B1602DD16B91ED30967049907FF0B90123213B605B91A9417DB1CF318E207C4),
    .INIT_05(256'h17E11C1519411FD8062A179300BF043D1F3F0C51097D082D0843090603B10B7F),
    .INIT_06(256'h004212921AA01E0A15561C300AAE14CB0992013013631D7005E8133805FE03A6),
    .INIT_07(256'h17401A480610057B15DD0600135514F5011013B401F21387171C19C2069F00C4),
    .INIT_08(256'h1894128503C31191148E006502841E7E154A1BC9172905F21E04155A16B91185),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:13],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    q0_reg_i_10__0
       (.I0(q0_reg_0[1]),
        .I1(k_w_reg_227[0]),
        .I2(q0_reg_1[0]),
        .I3(k_w_reg_227[1]),
        .I4(q0_reg_1[1]),
        .O(q0_reg_i_10__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_11__3
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_1[0]),
        .I2(k_w_reg_227[0]),
        .O(q0_reg_i_11__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_12__3
       (.I0(k_w_reg_227[0]),
        .I1(q0_reg_1[0]),
        .O(q0_reg_i_12__3_n_0));
  CARRY4 q0_reg_i_1__3
       (.CI(q0_reg_i_2__3_n_0),
        .CO({NLW_q0_reg_i_1__3_CO_UNCONNECTED[3],q0_reg_i_1__3_n_1,q0_reg_i_1__3_n_2,q0_reg_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,q0_reg_0[5],q0_reg_i_3__3_n_0,q0_reg_0[4]}),
        .O(sel[7:4]),
        .S({q0_reg_i_4__3_n_0,q0_reg_i_5__3_n_0,q0_reg_i_6__0_n_0,q0_reg_i_7__1_n_0}));
  CARRY4 q0_reg_i_2__3
       (.CI(1'b0),
        .CO({q0_reg_i_2__3_n_0,q0_reg_i_2__3_n_1,q0_reg_i_2__3_n_2,q0_reg_i_2__3_n_3}),
        .CYINIT(1'b0),
        .DI(q0_reg_0[3:0]),
        .O(sel[3:0]),
        .S({q0_reg_i_8__0_n_0,q0_reg_i_9__0_n_0,q0_reg_i_10__0_n_0,q0_reg_i_11__3_n_0}));
  LUT6 #(
    .INIT(64'h777F7FFF7FFF7FFF)) 
    q0_reg_i_3__3
       (.I0(q0_reg_1[3]),
        .I1(q0_reg_1[2]),
        .I2(k_w_reg_227[1]),
        .I3(q0_reg_1[1]),
        .I4(q0_reg_1[0]),
        .I5(k_w_reg_227[0]),
        .O(q0_reg_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_4__3
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[7]),
        .O(q0_reg_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    q0_reg_i_5__3
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[6]),
        .O(q0_reg_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h2BFFFFFFD4000000)) 
    q0_reg_i_6__0
       (.I0(q0_reg_i_12__3_n_0),
        .I1(q0_reg_1[1]),
        .I2(k_w_reg_227[1]),
        .I3(q0_reg_1[2]),
        .I4(q0_reg_1[3]),
        .I5(q0_reg_0[5]),
        .O(q0_reg_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h77F7F7FF88080800)) 
    q0_reg_i_7__1
       (.I0(q0_reg_1[2]),
        .I1(q0_reg_1[3]),
        .I2(q0_reg_i_12__3_n_0),
        .I3(q0_reg_1[1]),
        .I4(k_w_reg_227[1]),
        .I5(q0_reg_0[4]),
        .O(q0_reg_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h95A96A565555AAAA)) 
    q0_reg_i_8__0
       (.I0(q0_reg_0[3]),
        .I1(k_w_reg_227[1]),
        .I2(q0_reg_1[1]),
        .I3(q0_reg_i_12__3_n_0),
        .I4(q0_reg_1[3]),
        .I5(q0_reg_1[2]),
        .O(q0_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hA9959595566A6A6A)) 
    q0_reg_i_9__0
       (.I0(q0_reg_0[2]),
        .I1(k_w_reg_227[1]),
        .I2(q0_reg_1[1]),
        .I3(q0_reg_1[0]),
        .I4(k_w_reg_227[0]),
        .I5(q0_reg_1[2]),
        .O(q0_reg_i_9__0_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_network_0_0,network,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "network,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TDATA,
    input_data_TDEST,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TDATA,
    output_data_TDEST,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [3:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [3:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TVALID" *) input input_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TREADY" *) output input_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDATA" *) input [31:0]input_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDEST" *) input [0:0]input_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TKEEP" *) input [3:0]input_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TSTRB" *) input [3:0]input_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TUSER" *) input [0:0]input_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TLAST" *) input [0:0]input_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]input_data_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TVALID" *) output output_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TREADY" *) input output_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDATA" *) output [31:0]output_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDEST" *) output [0:0]output_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TKEEP" *) output [3:0]output_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TSTRB" *) output [3:0]output_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TUSER" *) output [0:0]output_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TLAST" *) output [0:0]output_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]output_data_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [3:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [3:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire interrupt;
  wire [31:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [3:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [3:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire [3:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [3:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "37'b0000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "37'b0000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "37'b0000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "37'b0000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "37'b0000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "37'b0000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "37'b0000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "37'b0000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "37'b0000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "37'b0000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "37'b0000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "37'b0000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "37'b0000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "37'b0000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "37'b0000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "37'b0000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "37'b0000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "37'b0000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "37'b0000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "37'b0000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "37'b0000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "37'b0000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "37'b0000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "37'b0000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "37'b0000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "37'b0000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "37'b0000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "37'b0001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "37'b0010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "37'b0100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "37'b1000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "37'b0000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "37'b0000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "37'b0000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "37'b0000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "37'b0000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "37'b0000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_data_TDATA(input_data_TDATA),
        .input_data_TDEST(input_data_TDEST),
        .input_data_TID(input_data_TID),
        .input_data_TKEEP(input_data_TKEEP),
        .input_data_TLAST(input_data_TLAST),
        .input_data_TREADY(input_data_TREADY),
        .input_data_TSTRB(input_data_TSTRB),
        .input_data_TUSER(input_data_TUSER),
        .input_data_TVALID(input_data_TVALID),
        .interrupt(interrupt),
        .output_data_TDATA(output_data_TDATA),
        .output_data_TDEST(output_data_TDEST),
        .output_data_TID(output_data_TID),
        .output_data_TKEEP(output_data_TKEEP),
        .output_data_TLAST(output_data_TLAST),
        .output_data_TREADY(output_data_TREADY),
        .output_data_TSTRB(output_data_TSTRB),
        .output_data_TUSER(output_data_TUSER),
        .output_data_TVALID(output_data_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16
   (grp_max_pooling2d_fix16_fu_530_input_r_address0,
    D,
    MaxPooling2D_1_array_ce0,
    WEA,
    ADDRARDADDR,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[8]_0 ,
    ap_clk,
    ram_reg,
    grp_max_pooling2d_fix16_fu_530_ap_start_reg,
    Q,
    ram_reg_0,
    input_r_address0,
    SR);
  output [10:0]grp_max_pooling2d_fix16_fu_530_input_r_address0;
  output [1:0]D;
  output MaxPooling2D_1_array_ce0;
  output [0:0]WEA;
  output [8:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[8]_0 ;
  input ap_clk;
  input [0:0]ram_reg;
  input grp_max_pooling2d_fix16_fu_530_ap_start_reg;
  input [2:0]Q;
  input [0:0]ram_reg_0;
  input [8:0]input_r_address0;
  input [0:0]SR;

  wire [10:0]A;
  wire [8:0]ADDRARDADDR;
  wire [8:0]B;
  wire CEM;
  wire CEP;
  wire [1:0]D;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_10_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_11_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_12_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_2_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_2_n_1;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_2_n_2;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_2_n_3;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_3_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_3_n_1;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_3_n_2;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_3_n_3;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_4_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_5_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_6_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_7_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_8_n_0;
  wire MaxPooling2D_1_array_1_reg_476_reg_i_9_n_0;
  wire MaxPooling2D_1_array_ce0;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_4__9_n_0 ;
  wire \ap_CS_fsm[2]_i_5__9_n_0 ;
  wire \ap_CS_fsm[2]_i_6__9_n_0 ;
  wire \ap_CS_fsm[2]_i_7__9_n_0 ;
  wire \ap_CS_fsm[2]_i_8__8_n_0 ;
  wire \ap_CS_fsm[2]_i_9__9_n_0 ;
  wire \ap_CS_fsm[3]_i_4__1_n_0 ;
  wire \ap_CS_fsm[3]_i_5__1_n_0 ;
  wire \ap_CS_fsm[3]_i_6__1_n_0 ;
  wire \ap_CS_fsm[3]_i_7__1_n_0 ;
  wire \ap_CS_fsm[3]_i_8__3_n_0 ;
  wire \ap_CS_fsm[3]_i_9__0_n_0 ;
  wire \ap_CS_fsm[5]_i_4__4_n_0 ;
  wire \ap_CS_fsm[5]_i_5__4_n_0 ;
  wire \ap_CS_fsm[5]_i_6__4_n_0 ;
  wire \ap_CS_fsm[5]_i_7__4_n_0 ;
  wire \ap_CS_fsm[5]_i_8__6_n_0 ;
  wire \ap_CS_fsm[5]_i_9__3_n_0 ;
  wire \ap_CS_fsm[6]_i_1__10_n_0 ;
  wire \ap_CS_fsm[9]_i_1__6_n_0 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[2]_i_2__9_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__9_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__9_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__9_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__9_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2__4_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__4_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__4_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__4_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__4_n_3 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire exitcond2_fu_256_p2;
  wire exitcond3_fu_219_p2;
  wire exitcond4_fu_208_p2;
  wire [8:0]grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0;
  wire grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_we0;
  wire grp_max_pooling2d_fix16_fu_530_ap_start_reg;
  wire [10:0]grp_max_pooling2d_fix16_fu_530_input_r_address0;
  wire [1:0]in_h_1_reg_489;
  wire \in_h_1_reg_489[0]_i_1__0_n_0 ;
  wire \in_h_1_reg_489[1]_i_1__0_n_0 ;
  wire in_h_reg_1600;
  wire \in_h_reg_160[0]_i_1__0_n_0 ;
  wire \in_h_reg_160[1]_i_1__0_n_0 ;
  wire \in_h_reg_160_reg_n_0_[0] ;
  wire \in_h_reg_160_reg_n_0_[1] ;
  wire [1:0]in_w_1_reg_513;
  wire \in_w_1_reg_513[0]_i_1__0_n_0 ;
  wire \in_w_1_reg_513[1]_i_1__0_n_0 ;
  wire \in_w_reg_171[0]_i_1__0_n_0 ;
  wire \in_w_reg_171[1]_i_1__0_n_0 ;
  wire \in_w_reg_171_reg_n_0_[0] ;
  wire \in_w_reg_171_reg_n_0_[1] ;
  wire [8:0]input_r_address0;
  wire [8:0]next_mul3_fu_198_p2;
  wire [8:0]next_mul3_reg_422;
  wire \next_mul3_reg_422[4]_i_2_n_0 ;
  wire \next_mul3_reg_422[4]_i_3_n_0 ;
  wire \next_mul3_reg_422_reg[4]_i_1_n_0 ;
  wire \next_mul3_reg_422_reg[4]_i_1_n_1 ;
  wire \next_mul3_reg_422_reg[4]_i_1_n_2 ;
  wire \next_mul3_reg_422_reg[4]_i_1_n_3 ;
  wire \next_mul3_reg_422_reg[8]_i_1_n_1 ;
  wire \next_mul3_reg_422_reg[8]_i_1_n_2 ;
  wire \next_mul3_reg_422_reg[8]_i_1_n_3 ;
  wire [10:1]next_mul_fu_203_p2;
  wire [10:1]next_mul_reg_427;
  wire \next_mul_reg_427[5]_i_2_n_0 ;
  wire \next_mul_reg_427[5]_i_3_n_0 ;
  wire \next_mul_reg_427_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_427_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_427_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_427_reg[9]_i_1_n_0 ;
  wire \next_mul_reg_427_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_427_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[9]_i_1_n_3 ;
  wire [15:0]out_d_2_fu_213_p2;
  wire [15:0]out_d_2_reg_435;
  wire \out_d_2_reg_435_reg[12]_i_1__0_n_0 ;
  wire \out_d_2_reg_435_reg[12]_i_1__0_n_1 ;
  wire \out_d_2_reg_435_reg[12]_i_1__0_n_2 ;
  wire \out_d_2_reg_435_reg[12]_i_1__0_n_3 ;
  wire \out_d_2_reg_435_reg[15]_i_1__0_n_2 ;
  wire \out_d_2_reg_435_reg[15]_i_1__0_n_3 ;
  wire \out_d_2_reg_435_reg[4]_i_1__0_n_0 ;
  wire \out_d_2_reg_435_reg[4]_i_1__0_n_1 ;
  wire \out_d_2_reg_435_reg[4]_i_1__0_n_2 ;
  wire \out_d_2_reg_435_reg[4]_i_1__0_n_3 ;
  wire \out_d_2_reg_435_reg[8]_i_1__0_n_0 ;
  wire \out_d_2_reg_435_reg[8]_i_1__0_n_1 ;
  wire \out_d_2_reg_435_reg[8]_i_1__0_n_2 ;
  wire \out_d_2_reg_435_reg[8]_i_1__0_n_3 ;
  wire out_d_reg_102;
  wire \out_d_reg_102_reg_n_0_[0] ;
  wire \out_d_reg_102_reg_n_0_[10] ;
  wire \out_d_reg_102_reg_n_0_[11] ;
  wire \out_d_reg_102_reg_n_0_[12] ;
  wire \out_d_reg_102_reg_n_0_[13] ;
  wire \out_d_reg_102_reg_n_0_[14] ;
  wire \out_d_reg_102_reg_n_0_[15] ;
  wire \out_d_reg_102_reg_n_0_[1] ;
  wire \out_d_reg_102_reg_n_0_[2] ;
  wire \out_d_reg_102_reg_n_0_[3] ;
  wire \out_d_reg_102_reg_n_0_[4] ;
  wire \out_d_reg_102_reg_n_0_[5] ;
  wire \out_d_reg_102_reg_n_0_[6] ;
  wire \out_d_reg_102_reg_n_0_[7] ;
  wire \out_d_reg_102_reg_n_0_[8] ;
  wire \out_d_reg_102_reg_n_0_[9] ;
  wire [15:0]out_h_2_fu_224_p2;
  wire [15:0]out_h_2_reg_443;
  wire \out_h_2_reg_443_reg[12]_i_1__0_n_0 ;
  wire \out_h_2_reg_443_reg[12]_i_1__0_n_1 ;
  wire \out_h_2_reg_443_reg[12]_i_1__0_n_2 ;
  wire \out_h_2_reg_443_reg[12]_i_1__0_n_3 ;
  wire \out_h_2_reg_443_reg[15]_i_1__0_n_2 ;
  wire \out_h_2_reg_443_reg[15]_i_1__0_n_3 ;
  wire \out_h_2_reg_443_reg[4]_i_1__0_n_0 ;
  wire \out_h_2_reg_443_reg[4]_i_1__0_n_1 ;
  wire \out_h_2_reg_443_reg[4]_i_1__0_n_2 ;
  wire \out_h_2_reg_443_reg[4]_i_1__0_n_3 ;
  wire \out_h_2_reg_443_reg[8]_i_1__0_n_0 ;
  wire \out_h_2_reg_443_reg[8]_i_1__0_n_1 ;
  wire \out_h_2_reg_443_reg[8]_i_1__0_n_2 ;
  wire \out_h_2_reg_443_reg[8]_i_1__0_n_3 ;
  wire out_h_reg_1370;
  wire [15:0]out_w_2_fu_261_p2;
  wire [15:0]out_w_2_reg_466;
  wire \out_w_2_reg_466_reg[12]_i_1__0_n_0 ;
  wire \out_w_2_reg_466_reg[12]_i_1__0_n_1 ;
  wire \out_w_2_reg_466_reg[12]_i_1__0_n_2 ;
  wire \out_w_2_reg_466_reg[12]_i_1__0_n_3 ;
  wire \out_w_2_reg_466_reg[15]_i_1__0_n_2 ;
  wire \out_w_2_reg_466_reg[15]_i_1__0_n_3 ;
  wire \out_w_2_reg_466_reg[4]_i_1__0_n_0 ;
  wire \out_w_2_reg_466_reg[4]_i_1__0_n_1 ;
  wire \out_w_2_reg_466_reg[4]_i_1__0_n_2 ;
  wire \out_w_2_reg_466_reg[4]_i_1__0_n_3 ;
  wire \out_w_2_reg_466_reg[8]_i_1__0_n_0 ;
  wire \out_w_2_reg_466_reg[8]_i_1__0_n_1 ;
  wire \out_w_2_reg_466_reg[8]_i_1__0_n_2 ;
  wire \out_w_2_reg_466_reg[8]_i_1__0_n_3 ;
  wire out_w_reg_149;
  wire [8:0]phi_mul2_reg_125;
  wire [10:1]phi_mul_reg_113;
  wire [0:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_i_32__6_n_2;
  wire ram_reg_i_32__6_n_3;
  wire ram_reg_i_33__5_n_0;
  wire ram_reg_i_33__5_n_1;
  wire ram_reg_i_33__5_n_2;
  wire ram_reg_i_33__5_n_3;
  wire ram_reg_i_34__4_n_0;
  wire ram_reg_i_34__4_n_1;
  wire ram_reg_i_34__4_n_2;
  wire ram_reg_i_34__4_n_3;
  wire ram_reg_i_40__2_n_0;
  wire ram_reg_i_41__2_n_0;
  wire tmp2_reg_4940;
  wire tmp_17_reg_481;
  wire \tmp_17_reg_481[0]_i_1_n_0 ;
  wire [10:1]tmp_85_cast_reg_453;
  wire [16:1]tmp_85_fu_240_p3;
  wire [16:1]tmp_87_fu_271_p3;
  wire tmp_91_reg_504_reg_i_10_n_0;
  wire tmp_91_reg_504_reg_i_11_n_0;
  wire tmp_91_reg_504_reg_i_12_n_0;
  wire tmp_91_reg_504_reg_i_13_n_0;
  wire tmp_91_reg_504_reg_i_14_n_0;
  wire tmp_91_reg_504_reg_i_15_n_0;
  wire tmp_91_reg_504_reg_i_16_n_0;
  wire tmp_91_reg_504_reg_i_17_n_0;
  wire tmp_91_reg_504_reg_i_18_n_0;
  wire tmp_91_reg_504_reg_i_19_n_0;
  wire tmp_91_reg_504_reg_i_20_n_0;
  wire tmp_91_reg_504_reg_i_21_n_0;
  wire tmp_91_reg_504_reg_i_22_n_0;
  wire tmp_91_reg_504_reg_i_23_n_0;
  wire tmp_91_reg_504_reg_i_24_n_0;
  wire tmp_91_reg_504_reg_i_3_n_2;
  wire tmp_91_reg_504_reg_i_3_n_3;
  wire tmp_91_reg_504_reg_i_4_n_0;
  wire tmp_91_reg_504_reg_i_4_n_1;
  wire tmp_91_reg_504_reg_i_4_n_2;
  wire tmp_91_reg_504_reg_i_4_n_3;
  wire tmp_91_reg_504_reg_i_5_n_0;
  wire tmp_91_reg_504_reg_i_5_n_1;
  wire tmp_91_reg_504_reg_i_5_n_2;
  wire tmp_91_reg_504_reg_i_5_n_3;
  wire tmp_91_reg_504_reg_i_6_n_0;
  wire tmp_91_reg_504_reg_i_7_n_0;
  wire tmp_91_reg_504_reg_i_8_n_0;
  wire tmp_91_reg_504_reg_i_9_n_0;
  wire tmp_91_reg_504_reg_n_100;
  wire tmp_91_reg_504_reg_n_101;
  wire tmp_91_reg_504_reg_n_102;
  wire tmp_91_reg_504_reg_n_103;
  wire tmp_91_reg_504_reg_n_104;
  wire tmp_91_reg_504_reg_n_105;
  wire tmp_91_reg_504_reg_n_95;
  wire tmp_91_reg_504_reg_n_96;
  wire tmp_91_reg_504_reg_n_97;
  wire tmp_91_reg_504_reg_n_98;
  wire tmp_91_reg_504_reg_n_99;
  wire tmp_92_reg_518;
  wire \tmp_92_reg_518[0]_i_1_n_0 ;
  wire tmp_reg_4480;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_OVERFLOW_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_MaxPooling2D_1_array_1_reg_476_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_CARRYOUT_UNCONNECTED;
  wire [47:9]NLW_MaxPooling2D_1_array_1_reg_476_reg_P_UNCONNECTED;
  wire [47:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_MaxPooling2D_1_array_1_reg_476_reg_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_MaxPooling2D_1_array_1_reg_476_reg_i_1_O_UNCONNECTED;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__9_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__9_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__4_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_422_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_mul_reg_427_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_427_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_2_reg_435_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_2_reg_435_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_2_reg_443_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_2_reg_443_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_2_reg_466_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_2_reg_466_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_i_32__6_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_32__6_O_UNCONNECTED;
  wire NLW_tmp_91_reg_504_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_91_reg_504_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_91_reg_504_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_91_reg_504_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_91_reg_504_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_91_reg_504_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_91_reg_504_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_91_reg_504_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_91_reg_504_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_91_reg_504_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_91_reg_504_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_91_reg_504_reg_i_3_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_91_reg_504_reg_i_3_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    MaxPooling2D_1_array_1_reg_476_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_2_reg_466[8:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_reg_4480),
        .CEC(ap_NS_fsm10_out),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state4),
        .CEP(in_h_reg_1600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_MaxPooling2D_1_array_1_reg_476_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_MaxPooling2D_1_array_1_reg_476_reg_P_UNCONNECTED[47:9],grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0}),
        .PATTERNBDETECT(NLW_MaxPooling2D_1_array_1_reg_476_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_MaxPooling2D_1_array_1_reg_476_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_MaxPooling2D_1_array_1_reg_476_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_reg_149),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_MaxPooling2D_1_array_1_reg_476_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 MaxPooling2D_1_array_1_reg_476_reg_i_1
       (.CI(MaxPooling2D_1_array_1_reg_476_reg_i_2_n_0),
        .CO(NLW_MaxPooling2D_1_array_1_reg_476_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_MaxPooling2D_1_array_1_reg_476_reg_i_1_O_UNCONNECTED[3:1],B[8]}),
        .S({1'b0,1'b0,1'b0,MaxPooling2D_1_array_1_reg_476_reg_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_10
       (.I0(tmp_85_fu_240_p3[3]),
        .I1(phi_mul2_reg_125[2]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_11
       (.I0(tmp_85_fu_240_p3[2]),
        .I1(phi_mul2_reg_125[1]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_12
       (.I0(tmp_85_fu_240_p3[1]),
        .I1(phi_mul2_reg_125[0]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_12_n_0));
  CARRY4 MaxPooling2D_1_array_1_reg_476_reg_i_2
       (.CI(MaxPooling2D_1_array_1_reg_476_reg_i_3_n_0),
        .CO({MaxPooling2D_1_array_1_reg_476_reg_i_2_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_2_n_1,MaxPooling2D_1_array_1_reg_476_reg_i_2_n_2,MaxPooling2D_1_array_1_reg_476_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_85_fu_240_p3[8:5]),
        .O(B[7:4]),
        .S({MaxPooling2D_1_array_1_reg_476_reg_i_5_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_6_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_7_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_8_n_0}));
  CARRY4 MaxPooling2D_1_array_1_reg_476_reg_i_3
       (.CI(1'b0),
        .CO({MaxPooling2D_1_array_1_reg_476_reg_i_3_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_3_n_1,MaxPooling2D_1_array_1_reg_476_reg_i_3_n_2,MaxPooling2D_1_array_1_reg_476_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_85_fu_240_p3[4:1]),
        .O(B[3:0]),
        .S({MaxPooling2D_1_array_1_reg_476_reg_i_9_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_10_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_11_n_0,MaxPooling2D_1_array_1_reg_476_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_4
       (.I0(tmp_85_fu_240_p3[9]),
        .I1(phi_mul2_reg_125[8]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_5
       (.I0(tmp_85_fu_240_p3[8]),
        .I1(phi_mul2_reg_125[7]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_6
       (.I0(tmp_85_fu_240_p3[7]),
        .I1(phi_mul2_reg_125[6]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_7
       (.I0(tmp_85_fu_240_p3[6]),
        .I1(phi_mul2_reg_125[5]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_8
       (.I0(tmp_85_fu_240_p3[5]),
        .I1(phi_mul2_reg_125[4]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_1_array_1_reg_476_reg_i_9
       (.I0(tmp_85_fu_240_p3[4]),
        .I1(phi_mul2_reg_125[3]),
        .O(MaxPooling2D_1_array_1_reg_476_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(grp_max_pooling2d_fix16_fu_530_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond4_fu_208_p2),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_530_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond4_fu_208_p2),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[1]),
        .I1(grp_max_pooling2d_fix16_fu_530_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(exitcond4_fu_208_p2),
        .I4(ap_CS_fsm_state2),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(grp_max_pooling2d_fix16_fu_530_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond3_fu_219_p2),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_208_p2),
        .I2(exitcond2_fu_256_p2),
        .I3(ap_CS_fsm_state5),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__9 
       (.I0(\out_d_reg_102_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__9 
       (.I0(\out_d_reg_102_reg_n_0_[14] ),
        .I1(\out_d_reg_102_reg_n_0_[13] ),
        .I2(\out_d_reg_102_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__9_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__9 
       (.I0(\out_d_reg_102_reg_n_0_[11] ),
        .I1(\out_d_reg_102_reg_n_0_[10] ),
        .I2(\out_d_reg_102_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__9_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__9 
       (.I0(\out_d_reg_102_reg_n_0_[8] ),
        .I1(\out_d_reg_102_reg_n_0_[7] ),
        .I2(\out_d_reg_102_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[2]_i_8__8 
       (.I0(\out_d_reg_102_reg_n_0_[3] ),
        .I1(\out_d_reg_102_reg_n_0_[5] ),
        .I2(\out_d_reg_102_reg_n_0_[4] ),
        .O(\ap_CS_fsm[2]_i_8__8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__9 
       (.I0(\out_d_reg_102_reg_n_0_[2] ),
        .I1(\out_d_reg_102_reg_n_0_[1] ),
        .I2(\out_d_reg_102_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__8 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond3_fu_219_p2),
        .O(tmp_reg_4480));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4__1 
       (.I0(tmp_85_fu_240_p3[16]),
        .O(\ap_CS_fsm[3]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5__1 
       (.I0(tmp_85_fu_240_p3[15]),
        .I1(tmp_85_fu_240_p3[14]),
        .I2(tmp_85_fu_240_p3[13]),
        .O(\ap_CS_fsm[3]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6__1 
       (.I0(tmp_85_fu_240_p3[12]),
        .I1(tmp_85_fu_240_p3[11]),
        .I2(tmp_85_fu_240_p3[10]),
        .O(\ap_CS_fsm[3]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7__1 
       (.I0(tmp_85_fu_240_p3[9]),
        .I1(tmp_85_fu_240_p3[8]),
        .I2(tmp_85_fu_240_p3[7]),
        .O(\ap_CS_fsm[3]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_8__3 
       (.I0(tmp_85_fu_240_p3[6]),
        .I1(tmp_85_fu_240_p3[5]),
        .I2(tmp_85_fu_240_p3[4]),
        .O(\ap_CS_fsm[3]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(tmp_85_fu_240_p3[1]),
        .I1(tmp_85_fu_240_p3[3]),
        .I2(tmp_85_fu_240_p3[2]),
        .O(\ap_CS_fsm[3]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(ap_CS_fsm_state4),
        .I1(\in_h_reg_160_reg_n_0_[0] ),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[5]_i_1__9 
       (.I0(exitcond2_fu_256_p2),
        .I1(ap_CS_fsm_state5),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .I3(\in_w_reg_171_reg_n_0_[1] ),
        .I4(ap_CS_fsm_state9),
        .O(ap_NS_fsm[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_4__4 
       (.I0(tmp_87_fu_271_p3[16]),
        .O(\ap_CS_fsm[5]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_5__4 
       (.I0(tmp_87_fu_271_p3[15]),
        .I1(tmp_87_fu_271_p3[14]),
        .I2(tmp_87_fu_271_p3[13]),
        .O(\ap_CS_fsm[5]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6__4 
       (.I0(tmp_87_fu_271_p3[12]),
        .I1(tmp_87_fu_271_p3[11]),
        .I2(tmp_87_fu_271_p3[10]),
        .O(\ap_CS_fsm[5]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7__4 
       (.I0(tmp_87_fu_271_p3[9]),
        .I1(tmp_87_fu_271_p3[8]),
        .I2(tmp_87_fu_271_p3[7]),
        .O(\ap_CS_fsm[5]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_8__6 
       (.I0(tmp_87_fu_271_p3[6]),
        .I1(tmp_87_fu_271_p3[5]),
        .I2(tmp_87_fu_271_p3[4]),
        .O(\ap_CS_fsm[5]_i_8__6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[5]_i_9__3 
       (.I0(tmp_87_fu_271_p3[1]),
        .I1(tmp_87_fu_271_p3[3]),
        .I2(tmp_87_fu_271_p3[2]),
        .O(\ap_CS_fsm[5]_i_9__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[6]_i_1__10 
       (.I0(ap_CS_fsm_state6),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(\in_h_reg_160_reg_n_0_[0] ),
        .O(\ap_CS_fsm[6]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1__5 
       (.I0(CEP),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[8]));
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[9]_i_1__6 
       (.I0(ap_CS_fsm_state9),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .O(\ap_CS_fsm[9]_i_1__6_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__9 
       (.CI(\ap_CS_fsm_reg[2]_i_3__9_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__9_CO_UNCONNECTED [3:2],exitcond4_fu_208_p2,\ap_CS_fsm_reg[2]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__9_n_0 ,\ap_CS_fsm[2]_i_5__9_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__9 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__9_n_0 ,\ap_CS_fsm_reg[2]_i_3__9_n_1 ,\ap_CS_fsm_reg[2]_i_3__9_n_2 ,\ap_CS_fsm_reg[2]_i_3__9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__9_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__9_n_0 ,\ap_CS_fsm[2]_i_7__9_n_0 ,\ap_CS_fsm[2]_i_8__8_n_0 ,\ap_CS_fsm[2]_i_9__9_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_4480),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__1 
       (.CI(\ap_CS_fsm_reg[3]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED [3:2],exitcond3_fu_219_p2,\ap_CS_fsm_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__1_n_0 ,\ap_CS_fsm[3]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__1_n_0 ,\ap_CS_fsm_reg[3]_i_3__1_n_1 ,\ap_CS_fsm_reg[3]_i_3__1_n_2 ,\ap_CS_fsm_reg[3]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6__1_n_0 ,\ap_CS_fsm[3]_i_7__1_n_0 ,\ap_CS_fsm[3]_i_8__3_n_0 ,\ap_CS_fsm[3]_i_9__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__4 
       (.CI(\ap_CS_fsm_reg[5]_i_3__4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2__4_CO_UNCONNECTED [3:2],exitcond2_fu_256_p2,\ap_CS_fsm_reg[5]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4__4_n_0 ,\ap_CS_fsm[5]_i_5__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__4_n_0 ,\ap_CS_fsm_reg[5]_i_3__4_n_1 ,\ap_CS_fsm_reg[5]_i_3__4_n_2 ,\ap_CS_fsm_reg[5]_i_3__4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_6__4_n_0 ,\ap_CS_fsm[5]_i_7__4_n_0 ,\ap_CS_fsm[5]_i_8__6_n_0 ,\ap_CS_fsm[5]_i_9__3_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__10_n_0 ),
        .Q(CEM),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEM),
        .Q(CEP),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__6_n_0 ),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_max_pooling2d_fix16_fu_530_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(exitcond4_fu_208_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_max_pooling2d_fix16_fu_530_ap_start_reg),
        .O(\ap_CS_fsm_reg[13] ));
  LUT3 #(
    .INIT(8'h74)) 
    \in_h_1_reg_489[0]_i_1__0 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(in_h_1_reg_489[0]),
        .O(\in_h_1_reg_489[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_h_1_reg_489[1]_i_1__0 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state6),
        .I3(in_h_1_reg_489[1]),
        .O(\in_h_1_reg_489[1]_i_1__0_n_0 ));
  FDRE \in_h_1_reg_489_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_489[0]_i_1__0_n_0 ),
        .Q(in_h_1_reg_489[0]),
        .R(1'b0));
  FDRE \in_h_1_reg_489_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_489[1]_i_1__0_n_0 ),
        .Q(in_h_1_reg_489[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \in_h_reg_160[0]_i_1__0 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(in_h_1_reg_489[0]),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state5),
        .I4(exitcond2_fu_256_p2),
        .O(\in_h_reg_160[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \in_h_reg_160[1]_i_1__0 
       (.I0(\in_h_reg_160_reg_n_0_[1] ),
        .I1(in_h_1_reg_489[1]),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state5),
        .I4(exitcond2_fu_256_p2),
        .O(\in_h_reg_160[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \in_h_reg_160[1]_i_2__0 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm1));
  FDRE \in_h_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_160[0]_i_1__0_n_0 ),
        .Q(\in_h_reg_160_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \in_h_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_160[1]_i_1__0_n_0 ),
        .Q(\in_h_reg_160_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \in_w_1_reg_513[0]_i_1__0 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state9),
        .I2(in_w_1_reg_513[0]),
        .O(\in_w_1_reg_513[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_w_1_reg_513[1]_i_1__0 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state9),
        .I3(in_w_1_reg_513[1]),
        .O(\in_w_1_reg_513[1]_i_1__0_n_0 ));
  FDRE \in_w_1_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_513[0]_i_1__0_n_0 ),
        .Q(in_w_1_reg_513[0]),
        .R(1'b0));
  FDRE \in_w_1_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_513[1]_i_1__0_n_0 ),
        .Q(in_w_1_reg_513[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \in_w_reg_171[0]_i_1__0 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state10),
        .I2(in_w_1_reg_513[0]),
        .I3(CEP),
        .O(\in_w_reg_171[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \in_w_reg_171[1]_i_1__0 
       (.I0(\in_w_reg_171_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state10),
        .I2(in_w_1_reg_513[1]),
        .I3(CEP),
        .O(\in_w_reg_171[1]_i_1__0_n_0 ));
  FDRE \in_w_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_171[0]_i_1__0_n_0 ),
        .Q(\in_w_reg_171_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \in_w_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_171[1]_i_1__0_n_0 ),
        .Q(\in_w_reg_171_reg_n_0_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[0]_i_1 
       (.I0(phi_mul2_reg_125[0]),
        .O(next_mul3_fu_198_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[4]_i_2 
       (.I0(phi_mul2_reg_125[2]),
        .O(\next_mul3_reg_422[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[4]_i_3 
       (.I0(phi_mul2_reg_125[1]),
        .O(\next_mul3_reg_422[4]_i_3_n_0 ));
  FDRE \next_mul3_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[0]),
        .Q(next_mul3_reg_422[0]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[1]),
        .Q(next_mul3_reg_422[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[2]),
        .Q(next_mul3_reg_422[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[3]),
        .Q(next_mul3_reg_422[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[4]),
        .Q(next_mul3_reg_422[4]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_422_reg[4]_i_1_n_0 ,\next_mul3_reg_422_reg[4]_i_1_n_1 ,\next_mul3_reg_422_reg[4]_i_1_n_2 ,\next_mul3_reg_422_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_125[0]),
        .DI(phi_mul2_reg_125[4:1]),
        .O(next_mul3_fu_198_p2[4:1]),
        .S({phi_mul2_reg_125[4:3],\next_mul3_reg_422[4]_i_2_n_0 ,\next_mul3_reg_422[4]_i_3_n_0 }));
  FDRE \next_mul3_reg_422_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[5]),
        .Q(next_mul3_reg_422[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[6]),
        .Q(next_mul3_reg_422[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[7]),
        .Q(next_mul3_reg_422[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[8]),
        .Q(next_mul3_reg_422[8]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[8]_i_1 
       (.CI(\next_mul3_reg_422_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_422_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul3_reg_422_reg[8]_i_1_n_1 ,\next_mul3_reg_422_reg[8]_i_1_n_2 ,\next_mul3_reg_422_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul2_reg_125[7:5]}),
        .O(next_mul3_fu_198_p2[8:5]),
        .S(phi_mul2_reg_125[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[1]_i_1 
       (.I0(phi_mul_reg_113[1]),
        .O(next_mul_fu_203_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[5]_i_2 
       (.I0(phi_mul_reg_113[3]),
        .O(\next_mul_reg_427[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[5]_i_3 
       (.I0(phi_mul_reg_113[2]),
        .O(\next_mul_reg_427[5]_i_3_n_0 ));
  FDRE \next_mul_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[10]),
        .Q(next_mul_reg_427[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[10]_i_1__0 
       (.CI(\next_mul_reg_427_reg[9]_i_1_n_0 ),
        .CO(\NLW_next_mul_reg_427_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul_reg_427_reg[10]_i_1__0_O_UNCONNECTED [3:1],next_mul_fu_203_p2[10]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_113[10]}));
  FDRE \next_mul_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[1]),
        .Q(next_mul_reg_427[1]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[2]),
        .Q(next_mul_reg_427[2]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[3]),
        .Q(next_mul_reg_427[3]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[4]),
        .Q(next_mul_reg_427[4]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[5]),
        .Q(next_mul_reg_427[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_427_reg[5]_i_1_n_0 ,\next_mul_reg_427_reg[5]_i_1_n_1 ,\next_mul_reg_427_reg[5]_i_1_n_2 ,\next_mul_reg_427_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_113[1]),
        .DI(phi_mul_reg_113[5:2]),
        .O(next_mul_fu_203_p2[5:2]),
        .S({phi_mul_reg_113[5:4],\next_mul_reg_427[5]_i_2_n_0 ,\next_mul_reg_427[5]_i_3_n_0 }));
  FDRE \next_mul_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[6]),
        .Q(next_mul_reg_427[6]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[7]),
        .Q(next_mul_reg_427[7]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[8]),
        .Q(next_mul_reg_427[8]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[9]),
        .Q(next_mul_reg_427[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[9]_i_1 
       (.CI(\next_mul_reg_427_reg[5]_i_1_n_0 ),
        .CO({\next_mul_reg_427_reg[9]_i_1_n_0 ,\next_mul_reg_427_reg[9]_i_1_n_1 ,\next_mul_reg_427_reg[9]_i_1_n_2 ,\next_mul_reg_427_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_113[9:6]),
        .O(next_mul_fu_203_p2[9:6]),
        .S(phi_mul_reg_113[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_2_reg_435[0]_i_1__0 
       (.I0(\out_d_reg_102_reg_n_0_[0] ),
        .O(out_d_2_fu_213_p2[0]));
  FDRE \out_d_2_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[0]),
        .Q(out_d_2_reg_435[0]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[10]),
        .Q(out_d_2_reg_435[10]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[11]),
        .Q(out_d_2_reg_435[11]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[12]),
        .Q(out_d_2_reg_435[12]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[12]_i_1__0 
       (.CI(\out_d_2_reg_435_reg[8]_i_1__0_n_0 ),
        .CO({\out_d_2_reg_435_reg[12]_i_1__0_n_0 ,\out_d_2_reg_435_reg[12]_i_1__0_n_1 ,\out_d_2_reg_435_reg[12]_i_1__0_n_2 ,\out_d_2_reg_435_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[12:9]),
        .S({\out_d_reg_102_reg_n_0_[12] ,\out_d_reg_102_reg_n_0_[11] ,\out_d_reg_102_reg_n_0_[10] ,\out_d_reg_102_reg_n_0_[9] }));
  FDRE \out_d_2_reg_435_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[13]),
        .Q(out_d_2_reg_435[13]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[14]),
        .Q(out_d_2_reg_435[14]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[15]),
        .Q(out_d_2_reg_435[15]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[15]_i_1__0 
       (.CI(\out_d_2_reg_435_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_d_2_reg_435_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_d_2_reg_435_reg[15]_i_1__0_n_2 ,\out_d_2_reg_435_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_2_reg_435_reg[15]_i_1__0_O_UNCONNECTED [3],out_d_2_fu_213_p2[15:13]}),
        .S({1'b0,\out_d_reg_102_reg_n_0_[15] ,\out_d_reg_102_reg_n_0_[14] ,\out_d_reg_102_reg_n_0_[13] }));
  FDRE \out_d_2_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[1]),
        .Q(out_d_2_reg_435[1]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[2]),
        .Q(out_d_2_reg_435[2]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[3]),
        .Q(out_d_2_reg_435[3]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[4]),
        .Q(out_d_2_reg_435[4]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_d_2_reg_435_reg[4]_i_1__0_n_0 ,\out_d_2_reg_435_reg[4]_i_1__0_n_1 ,\out_d_2_reg_435_reg[4]_i_1__0_n_2 ,\out_d_2_reg_435_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_d_reg_102_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[4:1]),
        .S({\out_d_reg_102_reg_n_0_[4] ,\out_d_reg_102_reg_n_0_[3] ,\out_d_reg_102_reg_n_0_[2] ,\out_d_reg_102_reg_n_0_[1] }));
  FDRE \out_d_2_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[5]),
        .Q(out_d_2_reg_435[5]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[6]),
        .Q(out_d_2_reg_435[6]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[7]),
        .Q(out_d_2_reg_435[7]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[8]),
        .Q(out_d_2_reg_435[8]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[8]_i_1__0 
       (.CI(\out_d_2_reg_435_reg[4]_i_1__0_n_0 ),
        .CO({\out_d_2_reg_435_reg[8]_i_1__0_n_0 ,\out_d_2_reg_435_reg[8]_i_1__0_n_1 ,\out_d_2_reg_435_reg[8]_i_1__0_n_2 ,\out_d_2_reg_435_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[8:5]),
        .S({\out_d_reg_102_reg_n_0_[8] ,\out_d_reg_102_reg_n_0_[7] ,\out_d_reg_102_reg_n_0_[6] ,\out_d_reg_102_reg_n_0_[5] }));
  FDRE \out_d_2_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[9]),
        .Q(out_d_2_reg_435[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_102[15]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_530_ap_start_reg),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond3_fu_219_p2),
        .O(out_d_reg_102));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_102[15]_i_2__0 
       (.I0(exitcond3_fu_219_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm12_out));
  FDRE \out_d_reg_102_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[0]),
        .Q(\out_d_reg_102_reg_n_0_[0] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[10]),
        .Q(\out_d_reg_102_reg_n_0_[10] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[11]),
        .Q(\out_d_reg_102_reg_n_0_[11] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[12]),
        .Q(\out_d_reg_102_reg_n_0_[12] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[13]),
        .Q(\out_d_reg_102_reg_n_0_[13] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[14]),
        .Q(\out_d_reg_102_reg_n_0_[14] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[15]),
        .Q(\out_d_reg_102_reg_n_0_[15] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[1]),
        .Q(\out_d_reg_102_reg_n_0_[1] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[2]),
        .Q(\out_d_reg_102_reg_n_0_[2] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[3]),
        .Q(\out_d_reg_102_reg_n_0_[3] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[4]),
        .Q(\out_d_reg_102_reg_n_0_[4] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[5]),
        .Q(\out_d_reg_102_reg_n_0_[5] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[6]),
        .Q(\out_d_reg_102_reg_n_0_[6] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[7]),
        .Q(\out_d_reg_102_reg_n_0_[7] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[8]),
        .Q(\out_d_reg_102_reg_n_0_[8] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[9]),
        .Q(\out_d_reg_102_reg_n_0_[9] ),
        .R(out_d_reg_102));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_2_reg_443[0]_i_1__0 
       (.I0(tmp_85_fu_240_p3[1]),
        .O(out_h_2_fu_224_p2[0]));
  FDRE \out_h_2_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[0]),
        .Q(out_h_2_reg_443[0]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[10]),
        .Q(out_h_2_reg_443[10]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[11]),
        .Q(out_h_2_reg_443[11]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[12]),
        .Q(out_h_2_reg_443[12]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[12]_i_1__0 
       (.CI(\out_h_2_reg_443_reg[8]_i_1__0_n_0 ),
        .CO({\out_h_2_reg_443_reg[12]_i_1__0_n_0 ,\out_h_2_reg_443_reg[12]_i_1__0_n_1 ,\out_h_2_reg_443_reg[12]_i_1__0_n_2 ,\out_h_2_reg_443_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[12:9]),
        .S(tmp_85_fu_240_p3[13:10]));
  FDRE \out_h_2_reg_443_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[13]),
        .Q(out_h_2_reg_443[13]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[14]),
        .Q(out_h_2_reg_443[14]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[15]),
        .Q(out_h_2_reg_443[15]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[15]_i_1__0 
       (.CI(\out_h_2_reg_443_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_h_2_reg_443_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_h_2_reg_443_reg[15]_i_1__0_n_2 ,\out_h_2_reg_443_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_2_reg_443_reg[15]_i_1__0_O_UNCONNECTED [3],out_h_2_fu_224_p2[15:13]}),
        .S({1'b0,tmp_85_fu_240_p3[16:14]}));
  FDRE \out_h_2_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[1]),
        .Q(out_h_2_reg_443[1]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[2]),
        .Q(out_h_2_reg_443[2]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[3]),
        .Q(out_h_2_reg_443[3]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[4]),
        .Q(out_h_2_reg_443[4]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_h_2_reg_443_reg[4]_i_1__0_n_0 ,\out_h_2_reg_443_reg[4]_i_1__0_n_1 ,\out_h_2_reg_443_reg[4]_i_1__0_n_2 ,\out_h_2_reg_443_reg[4]_i_1__0_n_3 }),
        .CYINIT(tmp_85_fu_240_p3[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[4:1]),
        .S(tmp_85_fu_240_p3[5:2]));
  FDRE \out_h_2_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[5]),
        .Q(out_h_2_reg_443[5]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[6]),
        .Q(out_h_2_reg_443[6]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[7]),
        .Q(out_h_2_reg_443[7]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[8]),
        .Q(out_h_2_reg_443[8]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[8]_i_1__0 
       (.CI(\out_h_2_reg_443_reg[4]_i_1__0_n_0 ),
        .CO({\out_h_2_reg_443_reg[8]_i_1__0_n_0 ,\out_h_2_reg_443_reg[8]_i_1__0_n_1 ,\out_h_2_reg_443_reg[8]_i_1__0_n_2 ,\out_h_2_reg_443_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[8:5]),
        .S(tmp_85_fu_240_p3[9:6]));
  FDRE \out_h_2_reg_443_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[9]),
        .Q(out_h_2_reg_443[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_137[15]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_208_p2),
        .O(out_h_reg_1370));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_137[15]_i_2__0 
       (.I0(exitcond2_fu_256_p2),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm11_out));
  FDRE \out_h_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[0]),
        .Q(tmp_85_fu_240_p3[1]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[10]),
        .Q(tmp_85_fu_240_p3[11]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[11]),
        .Q(tmp_85_fu_240_p3[12]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[12]),
        .Q(tmp_85_fu_240_p3[13]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[13]),
        .Q(tmp_85_fu_240_p3[14]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[14]),
        .Q(tmp_85_fu_240_p3[15]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[15]),
        .Q(tmp_85_fu_240_p3[16]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[1]),
        .Q(tmp_85_fu_240_p3[2]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[2]),
        .Q(tmp_85_fu_240_p3[3]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[3]),
        .Q(tmp_85_fu_240_p3[4]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[4]),
        .Q(tmp_85_fu_240_p3[5]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[5]),
        .Q(tmp_85_fu_240_p3[6]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[6]),
        .Q(tmp_85_fu_240_p3[7]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[7]),
        .Q(tmp_85_fu_240_p3[8]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[8]),
        .Q(tmp_85_fu_240_p3[9]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[9]),
        .Q(tmp_85_fu_240_p3[10]),
        .R(out_h_reg_1370));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_2_reg_466[0]_i_1__0 
       (.I0(tmp_87_fu_271_p3[1]),
        .O(out_w_2_fu_261_p2[0]));
  FDRE \out_w_2_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[0]),
        .Q(out_w_2_reg_466[0]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[10]),
        .Q(out_w_2_reg_466[10]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[11]),
        .Q(out_w_2_reg_466[11]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[12]),
        .Q(out_w_2_reg_466[12]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[12]_i_1__0 
       (.CI(\out_w_2_reg_466_reg[8]_i_1__0_n_0 ),
        .CO({\out_w_2_reg_466_reg[12]_i_1__0_n_0 ,\out_w_2_reg_466_reg[12]_i_1__0_n_1 ,\out_w_2_reg_466_reg[12]_i_1__0_n_2 ,\out_w_2_reg_466_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[12:9]),
        .S(tmp_87_fu_271_p3[13:10]));
  FDRE \out_w_2_reg_466_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[13]),
        .Q(out_w_2_reg_466[13]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[14]),
        .Q(out_w_2_reg_466[14]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[15]),
        .Q(out_w_2_reg_466[15]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[15]_i_1__0 
       (.CI(\out_w_2_reg_466_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_w_2_reg_466_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_w_2_reg_466_reg[15]_i_1__0_n_2 ,\out_w_2_reg_466_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_2_reg_466_reg[15]_i_1__0_O_UNCONNECTED [3],out_w_2_fu_261_p2[15:13]}),
        .S({1'b0,tmp_87_fu_271_p3[16:14]}));
  FDRE \out_w_2_reg_466_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[1]),
        .Q(out_w_2_reg_466[1]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[2]),
        .Q(out_w_2_reg_466[2]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[3]),
        .Q(out_w_2_reg_466[3]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[4]),
        .Q(out_w_2_reg_466[4]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_w_2_reg_466_reg[4]_i_1__0_n_0 ,\out_w_2_reg_466_reg[4]_i_1__0_n_1 ,\out_w_2_reg_466_reg[4]_i_1__0_n_2 ,\out_w_2_reg_466_reg[4]_i_1__0_n_3 }),
        .CYINIT(tmp_87_fu_271_p3[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[4:1]),
        .S(tmp_87_fu_271_p3[5:2]));
  FDRE \out_w_2_reg_466_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[5]),
        .Q(out_w_2_reg_466[5]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[6]),
        .Q(out_w_2_reg_466[6]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[7]),
        .Q(out_w_2_reg_466[7]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[8]),
        .Q(out_w_2_reg_466[8]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[8]_i_1__0 
       (.CI(\out_w_2_reg_466_reg[4]_i_1__0_n_0 ),
        .CO({\out_w_2_reg_466_reg[8]_i_1__0_n_0 ,\out_w_2_reg_466_reg[8]_i_1__0_n_1 ,\out_w_2_reg_466_reg[8]_i_1__0_n_2 ,\out_w_2_reg_466_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[8:5]),
        .S(tmp_87_fu_271_p3[9:6]));
  FDRE \out_w_2_reg_466_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[9]),
        .Q(out_w_2_reg_466[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \out_w_reg_149[15]_i_1__0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state6),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(\in_h_reg_160_reg_n_0_[0] ),
        .O(out_w_reg_149));
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_reg_149[15]_i_2__0 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm10_out));
  FDRE \out_w_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[0]),
        .Q(tmp_87_fu_271_p3[1]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[10]),
        .Q(tmp_87_fu_271_p3[11]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[11]),
        .Q(tmp_87_fu_271_p3[12]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[12]),
        .Q(tmp_87_fu_271_p3[13]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[13]),
        .Q(tmp_87_fu_271_p3[14]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[14]),
        .Q(tmp_87_fu_271_p3[15]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[15]),
        .Q(tmp_87_fu_271_p3[16]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[1]),
        .Q(tmp_87_fu_271_p3[2]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[2]),
        .Q(tmp_87_fu_271_p3[3]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[3]),
        .Q(tmp_87_fu_271_p3[4]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[4]),
        .Q(tmp_87_fu_271_p3[5]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[5]),
        .Q(tmp_87_fu_271_p3[6]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[6]),
        .Q(tmp_87_fu_271_p3[7]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[7]),
        .Q(tmp_87_fu_271_p3[8]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[8]),
        .Q(tmp_87_fu_271_p3[9]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[9]),
        .Q(tmp_87_fu_271_p3[10]),
        .R(out_w_reg_149));
  FDRE \phi_mul2_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[0]),
        .Q(phi_mul2_reg_125[0]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[1]),
        .Q(phi_mul2_reg_125[1]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[2]),
        .Q(phi_mul2_reg_125[2]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[3]),
        .Q(phi_mul2_reg_125[3]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[4]),
        .Q(phi_mul2_reg_125[4]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[5]),
        .Q(phi_mul2_reg_125[5]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[6]),
        .Q(phi_mul2_reg_125[6]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[7]),
        .Q(phi_mul2_reg_125[7]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[8]),
        .Q(phi_mul2_reg_125[8]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[10]),
        .Q(phi_mul_reg_113[10]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[1]),
        .Q(phi_mul_reg_113[1]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[2]),
        .Q(phi_mul_reg_113[2]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[3]),
        .Q(phi_mul_reg_113[3]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[4]),
        .Q(phi_mul_reg_113[4]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[5]),
        .Q(phi_mul_reg_113[5]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[6]),
        .Q(phi_mul_reg_113[6]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[7]),
        .Q(phi_mul_reg_113[7]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[8]),
        .Q(phi_mul_reg_113[8]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[9]),
        .Q(phi_mul_reg_113[9]),
        .R(out_d_reg_102));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__6
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0[0]),
        .I1(Q[1]),
        .I2(input_r_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h8A00)) 
    ram_reg_i_11__4
       (.I0(ap_CS_fsm_state10),
        .I1(ram_reg),
        .I2(tmp_92_reg_518),
        .I3(Q[1]),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    ram_reg_i_12__2
       (.I0(tmp_92_reg_518),
        .I1(ram_reg),
        .I2(ap_CS_fsm_state10),
        .O(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_we0));
  LUT5 #(
    .INIT(32'hEFE0E0E0)) 
    ram_reg_i_1__3
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_we0),
        .I1(ap_CS_fsm_state9),
        .I2(Q[1]),
        .I3(ram_reg_0),
        .I4(Q[2]),
        .O(MaxPooling2D_1_array_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__6
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0[8]),
        .I1(Q[1]),
        .I2(input_r_address0[8]),
        .O(ADDRARDADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_30__7
       (.I0(ap_CS_fsm_state9),
        .I1(\in_w_reg_171_reg_n_0_[0] ),
        .I2(\in_w_reg_171_reg_n_0_[1] ),
        .O(\ap_CS_fsm_reg[8]_0 ));
  CARRY4 ram_reg_i_32__6
       (.CI(ram_reg_i_33__5_n_0),
        .CO({NLW_ram_reg_i_32__6_CO_UNCONNECTED[3:2],ram_reg_i_32__6_n_2,ram_reg_i_32__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_32__6_O_UNCONNECTED[3],grp_max_pooling2d_fix16_fu_530_input_r_address0[10:8]}),
        .S({1'b0,tmp_91_reg_504_reg_n_95,tmp_91_reg_504_reg_n_96,tmp_91_reg_504_reg_n_97}));
  CARRY4 ram_reg_i_33__5
       (.CI(ram_reg_i_34__4_n_0),
        .CO({ram_reg_i_33__5_n_0,ram_reg_i_33__5_n_1,ram_reg_i_33__5_n_2,ram_reg_i_33__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_max_pooling2d_fix16_fu_530_input_r_address0[7:4]),
        .S({tmp_91_reg_504_reg_n_98,tmp_91_reg_504_reg_n_99,tmp_91_reg_504_reg_n_100,tmp_91_reg_504_reg_n_101}));
  CARRY4 ram_reg_i_34__4
       (.CI(1'b0),
        .CO({ram_reg_i_34__4_n_0,ram_reg_i_34__4_n_1,ram_reg_i_34__4_n_2,ram_reg_i_34__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_91_reg_504_reg_n_104,tmp_91_reg_504_reg_n_105}),
        .O(grp_max_pooling2d_fix16_fu_530_input_r_address0[3:0]),
        .S({tmp_91_reg_504_reg_n_102,tmp_91_reg_504_reg_n_103,ram_reg_i_40__2_n_0,ram_reg_i_41__2_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__6
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0[7]),
        .I1(Q[1]),
        .I2(input_r_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_40__2
       (.I0(tmp_91_reg_504_reg_n_104),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .O(ram_reg_i_40__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_41__2
       (.I0(tmp_91_reg_504_reg_n_105),
        .I1(\in_w_reg_171_reg_n_0_[0] ),
        .O(ram_reg_i_41__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__6
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0[6]),
        .I1(Q[1]),
        .I2(input_r_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__6
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0[5]),
        .I1(Q[1]),
        .I2(input_r_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__6
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0[4]),
        .I1(Q[1]),
        .I2(input_r_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__6
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0[3]),
        .I1(Q[1]),
        .I2(input_r_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__6
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0[2]),
        .I1(Q[1]),
        .I2(input_r_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__6
       (.I0(grp_max_pooling2d_fix16_fu_530_MaxPooling2D_1_array_address0[1]),
        .I1(Q[1]),
        .I2(input_r_address0[1]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_17_reg_481[0]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_17_reg_481),
        .O(\tmp_17_reg_481[0]_i_1_n_0 ));
  FDRE \tmp_17_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_17_reg_481[0]_i_1_n_0 ),
        .Q(tmp_17_reg_481),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[10]),
        .Q(tmp_85_cast_reg_453[10]),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[1]),
        .Q(tmp_85_cast_reg_453[1]),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[2]),
        .Q(tmp_85_cast_reg_453[2]),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[3]),
        .Q(tmp_85_cast_reg_453[3]),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[4]),
        .Q(tmp_85_cast_reg_453[4]),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[5]),
        .Q(tmp_85_cast_reg_453[5]),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[6]),
        .Q(tmp_85_cast_reg_453[6]),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[7]),
        .Q(tmp_85_cast_reg_453[7]),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[8]),
        .Q(tmp_85_cast_reg_453[8]),
        .R(1'b0));
  FDRE \tmp_85_cast_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_85_fu_240_p3[9]),
        .Q(tmp_85_cast_reg_453[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_91_reg_504_reg
       (.A({A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_91_reg_504_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_91_reg_504_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_87_fu_271_p3[10:1],1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_91_reg_504_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_91_reg_504_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp2_reg_4940),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(in_h_reg_1600),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_91_reg_504_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_91_reg_504_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_91_reg_504_reg_P_UNCONNECTED[47:11],tmp_91_reg_504_reg_n_95,tmp_91_reg_504_reg_n_96,tmp_91_reg_504_reg_n_97,tmp_91_reg_504_reg_n_98,tmp_91_reg_504_reg_n_99,tmp_91_reg_504_reg_n_100,tmp_91_reg_504_reg_n_101,tmp_91_reg_504_reg_n_102,tmp_91_reg_504_reg_n_103,tmp_91_reg_504_reg_n_104,tmp_91_reg_504_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_91_reg_504_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_91_reg_504_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_91_reg_504_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_91_reg_504_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    tmp_91_reg_504_reg_i_1
       (.I0(ap_CS_fsm_state6),
        .I1(\in_h_reg_160_reg_n_0_[0] ),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .O(tmp2_reg_4940));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_91_reg_504_reg_i_10
       (.I0(phi_mul_reg_113[7]),
        .I1(tmp_85_cast_reg_453[7]),
        .I2(tmp_85_cast_reg_453[8]),
        .I3(phi_mul_reg_113[8]),
        .O(tmp_91_reg_504_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_91_reg_504_reg_i_11
       (.I0(tmp_85_cast_reg_453[6]),
        .I1(phi_mul_reg_113[6]),
        .O(tmp_91_reg_504_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_91_reg_504_reg_i_12
       (.I0(tmp_85_cast_reg_453[5]),
        .I1(phi_mul_reg_113[5]),
        .O(tmp_91_reg_504_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_91_reg_504_reg_i_13
       (.I0(tmp_85_cast_reg_453[4]),
        .I1(phi_mul_reg_113[4]),
        .O(tmp_91_reg_504_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_91_reg_504_reg_i_14
       (.I0(tmp_85_cast_reg_453[3]),
        .I1(phi_mul_reg_113[3]),
        .O(tmp_91_reg_504_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_91_reg_504_reg_i_15
       (.I0(phi_mul_reg_113[6]),
        .I1(tmp_85_cast_reg_453[6]),
        .I2(tmp_85_cast_reg_453[7]),
        .I3(phi_mul_reg_113[7]),
        .O(tmp_91_reg_504_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_91_reg_504_reg_i_16
       (.I0(phi_mul_reg_113[5]),
        .I1(tmp_85_cast_reg_453[5]),
        .I2(tmp_85_cast_reg_453[6]),
        .I3(phi_mul_reg_113[6]),
        .O(tmp_91_reg_504_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_91_reg_504_reg_i_17
       (.I0(phi_mul_reg_113[4]),
        .I1(tmp_85_cast_reg_453[4]),
        .I2(tmp_85_cast_reg_453[5]),
        .I3(phi_mul_reg_113[5]),
        .O(tmp_91_reg_504_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_91_reg_504_reg_i_18
       (.I0(phi_mul_reg_113[3]),
        .I1(tmp_85_cast_reg_453[3]),
        .I2(tmp_85_cast_reg_453[4]),
        .I3(phi_mul_reg_113[4]),
        .O(tmp_91_reg_504_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_91_reg_504_reg_i_19
       (.I0(tmp_85_cast_reg_453[2]),
        .I1(phi_mul_reg_113[2]),
        .O(tmp_91_reg_504_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_91_reg_504_reg_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(exitcond2_fu_256_p2),
        .O(in_h_reg_1600));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_91_reg_504_reg_i_20
       (.I0(\in_h_reg_160_reg_n_0_[1] ),
        .I1(tmp_85_cast_reg_453[1]),
        .I2(phi_mul_reg_113[1]),
        .O(tmp_91_reg_504_reg_i_20_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_91_reg_504_reg_i_21
       (.I0(phi_mul_reg_113[2]),
        .I1(tmp_85_cast_reg_453[2]),
        .I2(tmp_85_cast_reg_453[3]),
        .I3(phi_mul_reg_113[3]),
        .O(tmp_91_reg_504_reg_i_21_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    tmp_91_reg_504_reg_i_22
       (.I0(phi_mul_reg_113[1]),
        .I1(tmp_85_cast_reg_453[1]),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(tmp_85_cast_reg_453[2]),
        .I4(phi_mul_reg_113[2]),
        .O(tmp_91_reg_504_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_91_reg_504_reg_i_23
       (.I0(1'b0),
        .I1(tmp_85_cast_reg_453[1]),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(phi_mul_reg_113[1]),
        .O(tmp_91_reg_504_reg_i_23_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_91_reg_504_reg_i_24
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .O(tmp_91_reg_504_reg_i_24_n_0));
  CARRY4 tmp_91_reg_504_reg_i_3
       (.CI(tmp_91_reg_504_reg_i_4_n_0),
        .CO({NLW_tmp_91_reg_504_reg_i_3_CO_UNCONNECTED[3:2],tmp_91_reg_504_reg_i_3_n_2,tmp_91_reg_504_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_91_reg_504_reg_i_6_n_0,tmp_91_reg_504_reg_i_7_n_0}),
        .O({NLW_tmp_91_reg_504_reg_i_3_O_UNCONNECTED[3],A[10:8]}),
        .S({1'b0,tmp_91_reg_504_reg_i_8_n_0,tmp_91_reg_504_reg_i_9_n_0,tmp_91_reg_504_reg_i_10_n_0}));
  CARRY4 tmp_91_reg_504_reg_i_4
       (.CI(tmp_91_reg_504_reg_i_5_n_0),
        .CO({tmp_91_reg_504_reg_i_4_n_0,tmp_91_reg_504_reg_i_4_n_1,tmp_91_reg_504_reg_i_4_n_2,tmp_91_reg_504_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_91_reg_504_reg_i_11_n_0,tmp_91_reg_504_reg_i_12_n_0,tmp_91_reg_504_reg_i_13_n_0,tmp_91_reg_504_reg_i_14_n_0}),
        .O(A[7:4]),
        .S({tmp_91_reg_504_reg_i_15_n_0,tmp_91_reg_504_reg_i_16_n_0,tmp_91_reg_504_reg_i_17_n_0,tmp_91_reg_504_reg_i_18_n_0}));
  CARRY4 tmp_91_reg_504_reg_i_5
       (.CI(1'b0),
        .CO({tmp_91_reg_504_reg_i_5_n_0,tmp_91_reg_504_reg_i_5_n_1,tmp_91_reg_504_reg_i_5_n_2,tmp_91_reg_504_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_91_reg_504_reg_i_19_n_0,tmp_91_reg_504_reg_i_20_n_0,1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp_91_reg_504_reg_i_21_n_0,tmp_91_reg_504_reg_i_22_n_0,tmp_91_reg_504_reg_i_23_n_0,tmp_91_reg_504_reg_i_24_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_91_reg_504_reg_i_6
       (.I0(tmp_85_cast_reg_453[8]),
        .I1(phi_mul_reg_113[8]),
        .O(tmp_91_reg_504_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_91_reg_504_reg_i_7
       (.I0(tmp_85_cast_reg_453[7]),
        .I1(phi_mul_reg_113[7]),
        .O(tmp_91_reg_504_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_91_reg_504_reg_i_8
       (.I0(phi_mul_reg_113[9]),
        .I1(tmp_85_cast_reg_453[9]),
        .I2(tmp_85_cast_reg_453[10]),
        .I3(phi_mul_reg_113[10]),
        .O(tmp_91_reg_504_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_91_reg_504_reg_i_9
       (.I0(phi_mul_reg_113[8]),
        .I1(tmp_85_cast_reg_453[8]),
        .I2(tmp_85_cast_reg_453[9]),
        .I3(phi_mul_reg_113[9]),
        .O(tmp_91_reg_504_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFBC0C8)) 
    \tmp_92_reg_518[0]_i_1 
       (.I0(tmp_17_reg_481),
        .I1(ap_CS_fsm_state9),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .I3(\in_w_reg_171_reg_n_0_[1] ),
        .I4(tmp_92_reg_518),
        .O(\tmp_92_reg_518[0]_i_1_n_0 ));
  FDRE \tmp_92_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_92_reg_518[0]_i_1_n_0 ),
        .Q(tmp_92_reg_518),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16_1
   (grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0,
    D,
    ce0,
    WEA,
    addr0,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    ap_clk,
    ram_reg_0,
    grp_max_pooling2d_fix16_1_fu_517_ap_start_reg,
    Q,
    ram_reg_0_0,
    input_r_address0,
    SR);
  output [13:0]grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0;
  output [1:0]D;
  output ce0;
  output [0:0]WEA;
  output [11:0]addr0;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[8]_0 ;
  input ap_clk;
  input [0:0]ram_reg_0;
  input grp_max_pooling2d_fix16_1_fu_517_ap_start_reg;
  input [2:0]Q;
  input [0:0]ram_reg_0_0;
  input [11:0]input_r_address0;
  input [0:0]SR;

  wire [13:0]A;
  wire [11:0]B;
  wire CEM;
  wire CEP;
  wire [1:0]D;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_10_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_11_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_12_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_13_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_14_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_15_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_1_n_1;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_1_n_2;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_1_n_3;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_2_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_2_n_1;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_2_n_2;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_2_n_3;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_3_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_3_n_1;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_3_n_2;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_3_n_3;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_4_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_5_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_6_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_7_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_8_n_0;
  wire MaxPooling2D_0_array_1_reg_476_reg_i_9_n_0;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire \ap_CS_fsm[2]_i_4__8_n_0 ;
  wire \ap_CS_fsm[2]_i_5__8_n_0 ;
  wire \ap_CS_fsm[2]_i_6__8_n_0 ;
  wire \ap_CS_fsm[2]_i_7__8_n_0 ;
  wire \ap_CS_fsm[2]_i_8__10_n_0 ;
  wire \ap_CS_fsm[2]_i_9__8_n_0 ;
  wire \ap_CS_fsm[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire \ap_CS_fsm[3]_i_8__0_n_0 ;
  wire \ap_CS_fsm[3]_i_9__1_n_0 ;
  wire \ap_CS_fsm[5]_i_4__3_n_0 ;
  wire \ap_CS_fsm[5]_i_5__3_n_0 ;
  wire \ap_CS_fsm[5]_i_6__3_n_0 ;
  wire \ap_CS_fsm[5]_i_7__3_n_0 ;
  wire \ap_CS_fsm[5]_i_8__3_n_0 ;
  wire \ap_CS_fsm[5]_i_9__4_n_0 ;
  wire \ap_CS_fsm[6]_i_1__9_n_0 ;
  wire \ap_CS_fsm[9]_i_1__5_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__8_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__8_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__8_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__8_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__8_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2__3_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__3_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__3_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__3_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__3_n_3 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ce0;
  wire exitcond2_fu_256_p2;
  wire exitcond3_fu_219_p2;
  wire exitcond4_fu_208_p2;
  wire [13:0]grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0;
  wire [11:0]grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0;
  wire grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_we0;
  wire grp_max_pooling2d_fix16_1_fu_517_ap_start_reg;
  wire [1:0]in_h_1_reg_489;
  wire \in_h_1_reg_489[0]_i_1_n_0 ;
  wire \in_h_1_reg_489[1]_i_1_n_0 ;
  wire in_h_reg_1600;
  wire \in_h_reg_160[0]_i_1_n_0 ;
  wire \in_h_reg_160[1]_i_1_n_0 ;
  wire \in_h_reg_160_reg_n_0_[0] ;
  wire \in_h_reg_160_reg_n_0_[1] ;
  wire [1:0]in_w_1_reg_513;
  wire \in_w_1_reg_513[0]_i_1_n_0 ;
  wire \in_w_1_reg_513[1]_i_1_n_0 ;
  wire \in_w_reg_171[0]_i_1_n_0 ;
  wire \in_w_reg_171[1]_i_1_n_0 ;
  wire \in_w_reg_171_reg_n_0_[0] ;
  wire \in_w_reg_171_reg_n_0_[1] ;
  wire [11:0]input_r_address0;
  wire [11:1]next_mul3_fu_198_p2;
  wire [11:1]next_mul3_reg_422;
  wire \next_mul3_reg_422[5]_i_2_n_0 ;
  wire \next_mul3_reg_422[5]_i_3_n_0 ;
  wire \next_mul3_reg_422_reg[11]_i_1_n_3 ;
  wire \next_mul3_reg_422_reg[5]_i_1_n_0 ;
  wire \next_mul3_reg_422_reg[5]_i_1_n_1 ;
  wire \next_mul3_reg_422_reg[5]_i_1_n_2 ;
  wire \next_mul3_reg_422_reg[5]_i_1_n_3 ;
  wire \next_mul3_reg_422_reg[9]_i_1_n_0 ;
  wire \next_mul3_reg_422_reg[9]_i_1_n_1 ;
  wire \next_mul3_reg_422_reg[9]_i_1_n_2 ;
  wire \next_mul3_reg_422_reg[9]_i_1_n_3 ;
  wire [13:2]next_mul_fu_203_p2;
  wire [13:2]next_mul_reg_427;
  wire \next_mul_reg_427[6]_i_2_n_0 ;
  wire \next_mul_reg_427[6]_i_3_n_0 ;
  wire \next_mul_reg_427_reg[10]_i_1_n_0 ;
  wire \next_mul_reg_427_reg[10]_i_1_n_1 ;
  wire \next_mul_reg_427_reg[10]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[10]_i_1_n_3 ;
  wire \next_mul_reg_427_reg[13]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[13]_i_1_n_3 ;
  wire \next_mul_reg_427_reg[6]_i_1_n_0 ;
  wire \next_mul_reg_427_reg[6]_i_1_n_1 ;
  wire \next_mul_reg_427_reg[6]_i_1_n_2 ;
  wire \next_mul_reg_427_reg[6]_i_1_n_3 ;
  wire [15:0]out_d_2_fu_213_p2;
  wire [15:0]out_d_2_reg_435;
  wire \out_d_2_reg_435_reg[12]_i_1_n_0 ;
  wire \out_d_2_reg_435_reg[12]_i_1_n_1 ;
  wire \out_d_2_reg_435_reg[12]_i_1_n_2 ;
  wire \out_d_2_reg_435_reg[12]_i_1_n_3 ;
  wire \out_d_2_reg_435_reg[15]_i_1_n_2 ;
  wire \out_d_2_reg_435_reg[15]_i_1_n_3 ;
  wire \out_d_2_reg_435_reg[4]_i_1_n_0 ;
  wire \out_d_2_reg_435_reg[4]_i_1_n_1 ;
  wire \out_d_2_reg_435_reg[4]_i_1_n_2 ;
  wire \out_d_2_reg_435_reg[4]_i_1_n_3 ;
  wire \out_d_2_reg_435_reg[8]_i_1_n_0 ;
  wire \out_d_2_reg_435_reg[8]_i_1_n_1 ;
  wire \out_d_2_reg_435_reg[8]_i_1_n_2 ;
  wire \out_d_2_reg_435_reg[8]_i_1_n_3 ;
  wire out_d_reg_102;
  wire \out_d_reg_102_reg_n_0_[0] ;
  wire \out_d_reg_102_reg_n_0_[10] ;
  wire \out_d_reg_102_reg_n_0_[11] ;
  wire \out_d_reg_102_reg_n_0_[12] ;
  wire \out_d_reg_102_reg_n_0_[13] ;
  wire \out_d_reg_102_reg_n_0_[14] ;
  wire \out_d_reg_102_reg_n_0_[15] ;
  wire \out_d_reg_102_reg_n_0_[1] ;
  wire \out_d_reg_102_reg_n_0_[2] ;
  wire \out_d_reg_102_reg_n_0_[3] ;
  wire \out_d_reg_102_reg_n_0_[4] ;
  wire \out_d_reg_102_reg_n_0_[5] ;
  wire \out_d_reg_102_reg_n_0_[6] ;
  wire \out_d_reg_102_reg_n_0_[7] ;
  wire \out_d_reg_102_reg_n_0_[8] ;
  wire \out_d_reg_102_reg_n_0_[9] ;
  wire [15:0]out_h_2_fu_224_p2;
  wire [15:0]out_h_2_reg_443;
  wire \out_h_2_reg_443_reg[12]_i_1_n_0 ;
  wire \out_h_2_reg_443_reg[12]_i_1_n_1 ;
  wire \out_h_2_reg_443_reg[12]_i_1_n_2 ;
  wire \out_h_2_reg_443_reg[12]_i_1_n_3 ;
  wire \out_h_2_reg_443_reg[15]_i_1_n_2 ;
  wire \out_h_2_reg_443_reg[15]_i_1_n_3 ;
  wire \out_h_2_reg_443_reg[4]_i_1_n_0 ;
  wire \out_h_2_reg_443_reg[4]_i_1_n_1 ;
  wire \out_h_2_reg_443_reg[4]_i_1_n_2 ;
  wire \out_h_2_reg_443_reg[4]_i_1_n_3 ;
  wire \out_h_2_reg_443_reg[8]_i_1_n_0 ;
  wire \out_h_2_reg_443_reg[8]_i_1_n_1 ;
  wire \out_h_2_reg_443_reg[8]_i_1_n_2 ;
  wire \out_h_2_reg_443_reg[8]_i_1_n_3 ;
  wire out_h_reg_1370;
  wire [15:0]out_w_2_fu_261_p2;
  wire [15:0]out_w_2_reg_466;
  wire \out_w_2_reg_466_reg[12]_i_1_n_0 ;
  wire \out_w_2_reg_466_reg[12]_i_1_n_1 ;
  wire \out_w_2_reg_466_reg[12]_i_1_n_2 ;
  wire \out_w_2_reg_466_reg[12]_i_1_n_3 ;
  wire \out_w_2_reg_466_reg[15]_i_1_n_2 ;
  wire \out_w_2_reg_466_reg[15]_i_1_n_3 ;
  wire \out_w_2_reg_466_reg[4]_i_1_n_0 ;
  wire \out_w_2_reg_466_reg[4]_i_1_n_1 ;
  wire \out_w_2_reg_466_reg[4]_i_1_n_2 ;
  wire \out_w_2_reg_466_reg[4]_i_1_n_3 ;
  wire \out_w_2_reg_466_reg[8]_i_1_n_0 ;
  wire \out_w_2_reg_466_reg[8]_i_1_n_1 ;
  wire \out_w_2_reg_466_reg[8]_i_1_n_2 ;
  wire \out_w_2_reg_466_reg[8]_i_1_n_3 ;
  wire out_w_reg_149;
  wire [11:1]phi_mul2_reg_125;
  wire [13:2]phi_mul_reg_113;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_i_21__4_n_3;
  wire ram_reg_0_i_22__4_n_0;
  wire ram_reg_0_i_22__4_n_1;
  wire ram_reg_0_i_22__4_n_2;
  wire ram_reg_0_i_22__4_n_3;
  wire ram_reg_0_i_23__2_n_0;
  wire ram_reg_0_i_23__2_n_1;
  wire ram_reg_0_i_23__2_n_2;
  wire ram_reg_0_i_23__2_n_3;
  wire ram_reg_0_i_24__3_n_0;
  wire ram_reg_0_i_24__3_n_1;
  wire ram_reg_0_i_24__3_n_2;
  wire ram_reg_0_i_24__3_n_3;
  wire ram_reg_0_i_27__4_n_0;
  wire ram_reg_0_i_28__4_n_0;
  wire tmp2_reg_4940;
  wire tmp_15_reg_481;
  wire \tmp_15_reg_481[0]_i_1_n_0 ;
  wire [16:1]tmp_72_fu_240_p3;
  wire [16:1]tmp_74_fu_271_p3;
  wire tmp_78_reg_504_reg_i_10_n_0;
  wire tmp_78_reg_504_reg_i_11_n_0;
  wire tmp_78_reg_504_reg_i_12_n_0;
  wire tmp_78_reg_504_reg_i_13_n_0;
  wire tmp_78_reg_504_reg_i_14_n_0;
  wire tmp_78_reg_504_reg_i_15_n_0;
  wire tmp_78_reg_504_reg_i_16_n_0;
  wire tmp_78_reg_504_reg_i_17_n_0;
  wire tmp_78_reg_504_reg_i_18_n_0;
  wire tmp_78_reg_504_reg_i_19_n_0;
  wire tmp_78_reg_504_reg_i_20_n_0;
  wire tmp_78_reg_504_reg_i_21_n_0;
  wire tmp_78_reg_504_reg_i_22_n_0;
  wire tmp_78_reg_504_reg_i_23_n_0;
  wire tmp_78_reg_504_reg_i_24_n_0;
  wire tmp_78_reg_504_reg_i_25_n_0;
  wire tmp_78_reg_504_reg_i_26_n_0;
  wire tmp_78_reg_504_reg_i_27_n_0;
  wire tmp_78_reg_504_reg_i_28_n_0;
  wire tmp_78_reg_504_reg_i_29_n_0;
  wire tmp_78_reg_504_reg_i_30_n_0;
  wire tmp_78_reg_504_reg_i_31_n_0;
  wire tmp_78_reg_504_reg_i_3_n_3;
  wire tmp_78_reg_504_reg_i_4_n_0;
  wire tmp_78_reg_504_reg_i_4_n_1;
  wire tmp_78_reg_504_reg_i_4_n_2;
  wire tmp_78_reg_504_reg_i_4_n_3;
  wire tmp_78_reg_504_reg_i_5_n_0;
  wire tmp_78_reg_504_reg_i_5_n_1;
  wire tmp_78_reg_504_reg_i_5_n_2;
  wire tmp_78_reg_504_reg_i_5_n_3;
  wire tmp_78_reg_504_reg_i_6_n_0;
  wire tmp_78_reg_504_reg_i_6_n_1;
  wire tmp_78_reg_504_reg_i_6_n_2;
  wire tmp_78_reg_504_reg_i_6_n_3;
  wire tmp_78_reg_504_reg_i_7_n_0;
  wire tmp_78_reg_504_reg_i_8_n_0;
  wire tmp_78_reg_504_reg_i_9_n_0;
  wire tmp_78_reg_504_reg_n_100;
  wire tmp_78_reg_504_reg_n_101;
  wire tmp_78_reg_504_reg_n_102;
  wire tmp_78_reg_504_reg_n_103;
  wire tmp_78_reg_504_reg_n_104;
  wire tmp_78_reg_504_reg_n_105;
  wire tmp_78_reg_504_reg_n_92;
  wire tmp_78_reg_504_reg_n_93;
  wire tmp_78_reg_504_reg_n_94;
  wire tmp_78_reg_504_reg_n_95;
  wire tmp_78_reg_504_reg_n_96;
  wire tmp_78_reg_504_reg_n_97;
  wire tmp_78_reg_504_reg_n_98;
  wire tmp_78_reg_504_reg_n_99;
  wire tmp_79_reg_518;
  wire \tmp_79_reg_518[0]_i_1_n_0 ;
  wire [13:1]tmp_83_cast_reg_453;
  wire tmp_reg_4480;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_OVERFLOW_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_MaxPooling2D_0_array_1_reg_476_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_MaxPooling2D_0_array_1_reg_476_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_MaxPooling2D_0_array_1_reg_476_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_MaxPooling2D_0_array_1_reg_476_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_MaxPooling2D_0_array_1_reg_476_reg_P_UNCONNECTED;
  wire [47:0]NLW_MaxPooling2D_0_array_1_reg_476_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_MaxPooling2D_0_array_1_reg_476_reg_i_1_CO_UNCONNECTED;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__8_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__8_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__3_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul3_reg_422_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_422_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_427_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_427_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_2_reg_435_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_2_reg_435_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_2_reg_443_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_2_reg_443_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_2_reg_466_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_2_reg_466_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_21__4_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_21__4_O_UNCONNECTED;
  wire NLW_tmp_78_reg_504_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_78_reg_504_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_78_reg_504_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_78_reg_504_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_78_reg_504_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_78_reg_504_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_78_reg_504_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_78_reg_504_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_78_reg_504_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_78_reg_504_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_78_reg_504_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_78_reg_504_reg_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_78_reg_504_reg_i_3_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    MaxPooling2D_0_array_1_reg_476_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_2_reg_466[11:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_reg_4480),
        .CEC(ap_NS_fsm10_out),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_state4),
        .CEP(in_h_reg_1600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_MaxPooling2D_0_array_1_reg_476_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_MaxPooling2D_0_array_1_reg_476_reg_P_UNCONNECTED[47:12],grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0}),
        .PATTERNBDETECT(NLW_MaxPooling2D_0_array_1_reg_476_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_MaxPooling2D_0_array_1_reg_476_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_MaxPooling2D_0_array_1_reg_476_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_reg_149),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_MaxPooling2D_0_array_1_reg_476_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 MaxPooling2D_0_array_1_reg_476_reg_i_1
       (.CI(MaxPooling2D_0_array_1_reg_476_reg_i_2_n_0),
        .CO({NLW_MaxPooling2D_0_array_1_reg_476_reg_i_1_CO_UNCONNECTED[3],MaxPooling2D_0_array_1_reg_476_reg_i_1_n_1,MaxPooling2D_0_array_1_reg_476_reg_i_1_n_2,MaxPooling2D_0_array_1_reg_476_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_72_fu_240_p3[11:9]}),
        .O(B[11:8]),
        .S({MaxPooling2D_0_array_1_reg_476_reg_i_4_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_5_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_6_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_10
       (.I0(tmp_72_fu_240_p3[6]),
        .I1(phi_mul2_reg_125[5]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_11
       (.I0(tmp_72_fu_240_p3[5]),
        .I1(phi_mul2_reg_125[4]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_12
       (.I0(tmp_72_fu_240_p3[4]),
        .I1(phi_mul2_reg_125[3]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_13
       (.I0(tmp_72_fu_240_p3[3]),
        .I1(phi_mul2_reg_125[2]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_14
       (.I0(tmp_72_fu_240_p3[2]),
        .I1(phi_mul2_reg_125[1]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_15
       (.I0(tmp_72_fu_240_p3[1]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_15_n_0));
  CARRY4 MaxPooling2D_0_array_1_reg_476_reg_i_2
       (.CI(MaxPooling2D_0_array_1_reg_476_reg_i_3_n_0),
        .CO({MaxPooling2D_0_array_1_reg_476_reg_i_2_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_2_n_1,MaxPooling2D_0_array_1_reg_476_reg_i_2_n_2,MaxPooling2D_0_array_1_reg_476_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_72_fu_240_p3[8:5]),
        .O(B[7:4]),
        .S({MaxPooling2D_0_array_1_reg_476_reg_i_8_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_9_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_10_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_11_n_0}));
  CARRY4 MaxPooling2D_0_array_1_reg_476_reg_i_3
       (.CI(1'b0),
        .CO({MaxPooling2D_0_array_1_reg_476_reg_i_3_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_3_n_1,MaxPooling2D_0_array_1_reg_476_reg_i_3_n_2,MaxPooling2D_0_array_1_reg_476_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_72_fu_240_p3[4:1]),
        .O(B[3:0]),
        .S({MaxPooling2D_0_array_1_reg_476_reg_i_12_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_13_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_14_n_0,MaxPooling2D_0_array_1_reg_476_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_4
       (.I0(tmp_72_fu_240_p3[12]),
        .I1(phi_mul2_reg_125[11]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_5
       (.I0(tmp_72_fu_240_p3[11]),
        .I1(phi_mul2_reg_125[10]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_6
       (.I0(tmp_72_fu_240_p3[10]),
        .I1(phi_mul2_reg_125[9]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_7
       (.I0(tmp_72_fu_240_p3[9]),
        .I1(phi_mul2_reg_125[8]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_8
       (.I0(tmp_72_fu_240_p3[8]),
        .I1(phi_mul2_reg_125[7]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MaxPooling2D_0_array_1_reg_476_reg_i_9
       (.I0(tmp_72_fu_240_p3[7]),
        .I1(phi_mul2_reg_125[6]),
        .O(MaxPooling2D_0_array_1_reg_476_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(grp_max_pooling2d_fix16_1_fu_517_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond4_fu_208_p2),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(grp_max_pooling2d_fix16_1_fu_517_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond3_fu_219_p2),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_208_p2),
        .I2(exitcond2_fu_256_p2),
        .I3(ap_CS_fsm_state5),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__8 
       (.I0(\out_d_reg_102_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__8 
       (.I0(\out_d_reg_102_reg_n_0_[14] ),
        .I1(\out_d_reg_102_reg_n_0_[13] ),
        .I2(\out_d_reg_102_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__8 
       (.I0(\out_d_reg_102_reg_n_0_[11] ),
        .I1(\out_d_reg_102_reg_n_0_[10] ),
        .I2(\out_d_reg_102_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__8 
       (.I0(\out_d_reg_102_reg_n_0_[8] ),
        .I1(\out_d_reg_102_reg_n_0_[7] ),
        .I2(\out_d_reg_102_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__8_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__10 
       (.I0(\out_d_reg_102_reg_n_0_[5] ),
        .I1(\out_d_reg_102_reg_n_0_[4] ),
        .I2(\out_d_reg_102_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__8 
       (.I0(\out_d_reg_102_reg_n_0_[2] ),
        .I1(\out_d_reg_102_reg_n_0_[1] ),
        .I2(\out_d_reg_102_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__9 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond3_fu_219_p2),
        .O(tmp_reg_4480));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(tmp_72_fu_240_p3[16]),
        .O(\ap_CS_fsm[3]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(tmp_72_fu_240_p3[15]),
        .I1(tmp_72_fu_240_p3[14]),
        .I2(tmp_72_fu_240_p3[13]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(tmp_72_fu_240_p3[12]),
        .I1(tmp_72_fu_240_p3[11]),
        .I2(tmp_72_fu_240_p3[10]),
        .O(\ap_CS_fsm[3]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(tmp_72_fu_240_p3[9]),
        .I1(tmp_72_fu_240_p3[8]),
        .I2(tmp_72_fu_240_p3[7]),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[3]_i_8__0 
       (.I0(tmp_72_fu_240_p3[4]),
        .I1(tmp_72_fu_240_p3[6]),
        .I2(tmp_72_fu_240_p3[5]),
        .O(\ap_CS_fsm[3]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_9__1 
       (.I0(tmp_72_fu_240_p3[3]),
        .I1(tmp_72_fu_240_p3[2]),
        .I2(tmp_72_fu_240_p3[1]),
        .O(\ap_CS_fsm[3]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_CS_fsm_state4),
        .I1(\in_h_reg_160_reg_n_0_[0] ),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[5]_i_1__8 
       (.I0(exitcond2_fu_256_p2),
        .I1(ap_CS_fsm_state5),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .I3(\in_w_reg_171_reg_n_0_[1] ),
        .I4(ap_CS_fsm_state9),
        .O(ap_NS_fsm[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_4__3 
       (.I0(tmp_74_fu_271_p3[16]),
        .O(\ap_CS_fsm[5]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_5__3 
       (.I0(tmp_74_fu_271_p3[15]),
        .I1(tmp_74_fu_271_p3[14]),
        .I2(tmp_74_fu_271_p3[13]),
        .O(\ap_CS_fsm[5]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6__3 
       (.I0(tmp_74_fu_271_p3[12]),
        .I1(tmp_74_fu_271_p3[11]),
        .I2(tmp_74_fu_271_p3[10]),
        .O(\ap_CS_fsm[5]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7__3 
       (.I0(tmp_74_fu_271_p3[9]),
        .I1(tmp_74_fu_271_p3[8]),
        .I2(tmp_74_fu_271_p3[7]),
        .O(\ap_CS_fsm[5]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[5]_i_8__3 
       (.I0(tmp_74_fu_271_p3[4]),
        .I1(tmp_74_fu_271_p3[6]),
        .I2(tmp_74_fu_271_p3[5]),
        .O(\ap_CS_fsm[5]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_9__4 
       (.I0(tmp_74_fu_271_p3[3]),
        .I1(tmp_74_fu_271_p3[2]),
        .I2(tmp_74_fu_271_p3[1]),
        .O(\ap_CS_fsm[5]_i_9__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[6]_i_1__9 
       (.I0(ap_CS_fsm_state6),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(\in_h_reg_160_reg_n_0_[0] ),
        .O(\ap_CS_fsm[6]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1__4 
       (.I0(CEP),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[8]_i_1__6 
       (.I0(grp_max_pooling2d_fix16_1_fu_517_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond4_fu_208_p2),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[9]_i_1__4 
       (.I0(Q[1]),
        .I1(grp_max_pooling2d_fix16_1_fu_517_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(exitcond4_fu_208_p2),
        .I4(ap_CS_fsm_state2),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[9]_i_1__5 
       (.I0(ap_CS_fsm_state9),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .O(\ap_CS_fsm[9]_i_1__5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__8 
       (.CI(\ap_CS_fsm_reg[2]_i_3__8_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__8_CO_UNCONNECTED [3:2],exitcond4_fu_208_p2,\ap_CS_fsm_reg[2]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__8_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__8_n_0 ,\ap_CS_fsm[2]_i_5__8_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__8_n_0 ,\ap_CS_fsm_reg[2]_i_3__8_n_1 ,\ap_CS_fsm_reg[2]_i_3__8_n_2 ,\ap_CS_fsm_reg[2]_i_3__8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__8_n_0 ,\ap_CS_fsm[2]_i_7__8_n_0 ,\ap_CS_fsm[2]_i_8__10_n_0 ,\ap_CS_fsm[2]_i_9__8_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_reg_4480),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(\ap_CS_fsm_reg[3]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED [3:2],exitcond3_fu_219_p2,\ap_CS_fsm_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__0_n_0 ,\ap_CS_fsm[3]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__0_n_0 ,\ap_CS_fsm_reg[3]_i_3__0_n_1 ,\ap_CS_fsm_reg[3]_i_3__0_n_2 ,\ap_CS_fsm_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6__0_n_0 ,\ap_CS_fsm[3]_i_7__0_n_0 ,\ap_CS_fsm[3]_i_8__0_n_0 ,\ap_CS_fsm[3]_i_9__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__3 
       (.CI(\ap_CS_fsm_reg[5]_i_3__3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2__3_CO_UNCONNECTED [3:2],exitcond2_fu_256_p2,\ap_CS_fsm_reg[5]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4__3_n_0 ,\ap_CS_fsm[5]_i_5__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__3_n_0 ,\ap_CS_fsm_reg[5]_i_3__3_n_1 ,\ap_CS_fsm_reg[5]_i_3__3_n_2 ,\ap_CS_fsm_reg[5]_i_3__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_6__3_n_0 ,\ap_CS_fsm[5]_i_7__3_n_0 ,\ap_CS_fsm[5]_i_8__3_n_0 ,\ap_CS_fsm[5]_i_9__4_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__9_n_0 ),
        .Q(CEM),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEM),
        .Q(CEP),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__5_n_0 ),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_max_pooling2d_fix16_1_fu_517_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(exitcond4_fu_208_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_max_pooling2d_fix16_1_fu_517_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \in_h_1_reg_489[0]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(in_h_1_reg_489[0]),
        .O(\in_h_1_reg_489[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_h_1_reg_489[1]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state6),
        .I3(in_h_1_reg_489[1]),
        .O(\in_h_1_reg_489[1]_i_1_n_0 ));
  FDRE \in_h_1_reg_489_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_489[0]_i_1_n_0 ),
        .Q(in_h_1_reg_489[0]),
        .R(1'b0));
  FDRE \in_h_1_reg_489_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_1_reg_489[1]_i_1_n_0 ),
        .Q(in_h_1_reg_489[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \in_h_reg_160[0]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(in_h_1_reg_489[0]),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state5),
        .I4(exitcond2_fu_256_p2),
        .O(\in_h_reg_160[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \in_h_reg_160[1]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[1] ),
        .I1(in_h_1_reg_489[1]),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state5),
        .I4(exitcond2_fu_256_p2),
        .O(\in_h_reg_160[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \in_h_reg_160[1]_i_2 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state9),
        .O(ap_NS_fsm1));
  FDRE \in_h_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_160[0]_i_1_n_0 ),
        .Q(\in_h_reg_160_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \in_h_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_160[1]_i_1_n_0 ),
        .Q(\in_h_reg_160_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \in_w_1_reg_513[0]_i_1 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state9),
        .I2(in_w_1_reg_513[0]),
        .O(\in_w_1_reg_513[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_w_1_reg_513[1]_i_1 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state9),
        .I3(in_w_1_reg_513[1]),
        .O(\in_w_1_reg_513[1]_i_1_n_0 ));
  FDRE \in_w_1_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_513[0]_i_1_n_0 ),
        .Q(in_w_1_reg_513[0]),
        .R(1'b0));
  FDRE \in_w_1_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_1_reg_513[1]_i_1_n_0 ),
        .Q(in_w_1_reg_513[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \in_w_reg_171[0]_i_1 
       (.I0(\in_w_reg_171_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state10),
        .I2(in_w_1_reg_513[0]),
        .I3(CEP),
        .O(\in_w_reg_171[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \in_w_reg_171[1]_i_1 
       (.I0(\in_w_reg_171_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state10),
        .I2(in_w_1_reg_513[1]),
        .I3(CEP),
        .O(\in_w_reg_171[1]_i_1_n_0 ));
  FDRE \in_w_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_171[0]_i_1_n_0 ),
        .Q(\in_w_reg_171_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \in_w_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_171[1]_i_1_n_0 ),
        .Q(\in_w_reg_171_reg_n_0_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[1]_i_1 
       (.I0(phi_mul2_reg_125[1]),
        .O(next_mul3_fu_198_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[5]_i_2 
       (.I0(phi_mul2_reg_125[3]),
        .O(\next_mul3_reg_422[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_422[5]_i_3 
       (.I0(phi_mul2_reg_125[2]),
        .O(\next_mul3_reg_422[5]_i_3_n_0 ));
  FDRE \next_mul3_reg_422_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[10]),
        .Q(next_mul3_reg_422[10]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[11]),
        .Q(next_mul3_reg_422[11]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[11]_i_1 
       (.CI(\next_mul3_reg_422_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_422_reg[11]_i_1_CO_UNCONNECTED [3:1],\next_mul3_reg_422_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul2_reg_125[10]}),
        .O({\NLW_next_mul3_reg_422_reg[11]_i_1_O_UNCONNECTED [3:2],next_mul3_fu_198_p2[11:10]}),
        .S({1'b0,1'b0,phi_mul2_reg_125[11:10]}));
  FDRE \next_mul3_reg_422_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[1]),
        .Q(next_mul3_reg_422[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[2]),
        .Q(next_mul3_reg_422[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[3]),
        .Q(next_mul3_reg_422[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[4]),
        .Q(next_mul3_reg_422[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[5]),
        .Q(next_mul3_reg_422[5]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_422_reg[5]_i_1_n_0 ,\next_mul3_reg_422_reg[5]_i_1_n_1 ,\next_mul3_reg_422_reg[5]_i_1_n_2 ,\next_mul3_reg_422_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_125[1]),
        .DI(phi_mul2_reg_125[5:2]),
        .O(next_mul3_fu_198_p2[5:2]),
        .S({phi_mul2_reg_125[5:4],\next_mul3_reg_422[5]_i_2_n_0 ,\next_mul3_reg_422[5]_i_3_n_0 }));
  FDRE \next_mul3_reg_422_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[6]),
        .Q(next_mul3_reg_422[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[7]),
        .Q(next_mul3_reg_422[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[8]),
        .Q(next_mul3_reg_422[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_422_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_198_p2[9]),
        .Q(next_mul3_reg_422[9]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_422_reg[9]_i_1 
       (.CI(\next_mul3_reg_422_reg[5]_i_1_n_0 ),
        .CO({\next_mul3_reg_422_reg[9]_i_1_n_0 ,\next_mul3_reg_422_reg[9]_i_1_n_1 ,\next_mul3_reg_422_reg[9]_i_1_n_2 ,\next_mul3_reg_422_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_125[9:6]),
        .O(next_mul3_fu_198_p2[9:6]),
        .S(phi_mul2_reg_125[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[2]_i_1 
       (.I0(phi_mul_reg_113[2]),
        .O(next_mul_fu_203_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[6]_i_2 
       (.I0(phi_mul_reg_113[4]),
        .O(\next_mul_reg_427[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_427[6]_i_3 
       (.I0(phi_mul_reg_113[3]),
        .O(\next_mul_reg_427[6]_i_3_n_0 ));
  FDRE \next_mul_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[10]),
        .Q(next_mul_reg_427[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[10]_i_1 
       (.CI(\next_mul_reg_427_reg[6]_i_1_n_0 ),
        .CO({\next_mul_reg_427_reg[10]_i_1_n_0 ,\next_mul_reg_427_reg[10]_i_1_n_1 ,\next_mul_reg_427_reg[10]_i_1_n_2 ,\next_mul_reg_427_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_113[10:7]),
        .O(next_mul_fu_203_p2[10:7]),
        .S(phi_mul_reg_113[10:7]));
  FDRE \next_mul_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[11]),
        .Q(next_mul_reg_427[11]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[12]),
        .Q(next_mul_reg_427[12]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[13]),
        .Q(next_mul_reg_427[13]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[13]_i_1 
       (.CI(\next_mul_reg_427_reg[10]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_427_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_427_reg[13]_i_1_n_2 ,\next_mul_reg_427_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_113[12:11]}),
        .O({\NLW_next_mul_reg_427_reg[13]_i_1_O_UNCONNECTED [3],next_mul_fu_203_p2[13:11]}),
        .S({1'b0,phi_mul_reg_113[13:11]}));
  FDRE \next_mul_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[2]),
        .Q(next_mul_reg_427[2]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[3]),
        .Q(next_mul_reg_427[3]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[4]),
        .Q(next_mul_reg_427[4]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[5]),
        .Q(next_mul_reg_427[5]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[6]),
        .Q(next_mul_reg_427[6]),
        .R(1'b0));
  CARRY4 \next_mul_reg_427_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_427_reg[6]_i_1_n_0 ,\next_mul_reg_427_reg[6]_i_1_n_1 ,\next_mul_reg_427_reg[6]_i_1_n_2 ,\next_mul_reg_427_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_113[2]),
        .DI(phi_mul_reg_113[6:3]),
        .O(next_mul_fu_203_p2[6:3]),
        .S({phi_mul_reg_113[6:5],\next_mul_reg_427[6]_i_2_n_0 ,\next_mul_reg_427[6]_i_3_n_0 }));
  FDRE \next_mul_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[7]),
        .Q(next_mul_reg_427[7]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[8]),
        .Q(next_mul_reg_427[8]),
        .R(1'b0));
  FDRE \next_mul_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_203_p2[9]),
        .Q(next_mul_reg_427[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_2_reg_435[0]_i_1 
       (.I0(\out_d_reg_102_reg_n_0_[0] ),
        .O(out_d_2_fu_213_p2[0]));
  FDRE \out_d_2_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[0]),
        .Q(out_d_2_reg_435[0]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[10]),
        .Q(out_d_2_reg_435[10]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[11]),
        .Q(out_d_2_reg_435[11]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[12]),
        .Q(out_d_2_reg_435[12]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[12]_i_1 
       (.CI(\out_d_2_reg_435_reg[8]_i_1_n_0 ),
        .CO({\out_d_2_reg_435_reg[12]_i_1_n_0 ,\out_d_2_reg_435_reg[12]_i_1_n_1 ,\out_d_2_reg_435_reg[12]_i_1_n_2 ,\out_d_2_reg_435_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[12:9]),
        .S({\out_d_reg_102_reg_n_0_[12] ,\out_d_reg_102_reg_n_0_[11] ,\out_d_reg_102_reg_n_0_[10] ,\out_d_reg_102_reg_n_0_[9] }));
  FDRE \out_d_2_reg_435_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[13]),
        .Q(out_d_2_reg_435[13]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[14]),
        .Q(out_d_2_reg_435[14]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[15]),
        .Q(out_d_2_reg_435[15]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[15]_i_1 
       (.CI(\out_d_2_reg_435_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_2_reg_435_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_2_reg_435_reg[15]_i_1_n_2 ,\out_d_2_reg_435_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_2_reg_435_reg[15]_i_1_O_UNCONNECTED [3],out_d_2_fu_213_p2[15:13]}),
        .S({1'b0,\out_d_reg_102_reg_n_0_[15] ,\out_d_reg_102_reg_n_0_[14] ,\out_d_reg_102_reg_n_0_[13] }));
  FDRE \out_d_2_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[1]),
        .Q(out_d_2_reg_435[1]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[2]),
        .Q(out_d_2_reg_435[2]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[3]),
        .Q(out_d_2_reg_435[3]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[4]),
        .Q(out_d_2_reg_435[4]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_2_reg_435_reg[4]_i_1_n_0 ,\out_d_2_reg_435_reg[4]_i_1_n_1 ,\out_d_2_reg_435_reg[4]_i_1_n_2 ,\out_d_2_reg_435_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_102_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[4:1]),
        .S({\out_d_reg_102_reg_n_0_[4] ,\out_d_reg_102_reg_n_0_[3] ,\out_d_reg_102_reg_n_0_[2] ,\out_d_reg_102_reg_n_0_[1] }));
  FDRE \out_d_2_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[5]),
        .Q(out_d_2_reg_435[5]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[6]),
        .Q(out_d_2_reg_435[6]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[7]),
        .Q(out_d_2_reg_435[7]),
        .R(1'b0));
  FDRE \out_d_2_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[8]),
        .Q(out_d_2_reg_435[8]),
        .R(1'b0));
  CARRY4 \out_d_2_reg_435_reg[8]_i_1 
       (.CI(\out_d_2_reg_435_reg[4]_i_1_n_0 ),
        .CO({\out_d_2_reg_435_reg[8]_i_1_n_0 ,\out_d_2_reg_435_reg[8]_i_1_n_1 ,\out_d_2_reg_435_reg[8]_i_1_n_2 ,\out_d_2_reg_435_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_2_fu_213_p2[8:5]),
        .S({\out_d_reg_102_reg_n_0_[8] ,\out_d_reg_102_reg_n_0_[7] ,\out_d_reg_102_reg_n_0_[6] ,\out_d_reg_102_reg_n_0_[5] }));
  FDRE \out_d_2_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_2_fu_213_p2[9]),
        .Q(out_d_2_reg_435[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_102[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_max_pooling2d_fix16_1_fu_517_ap_start_reg),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond3_fu_219_p2),
        .O(out_d_reg_102));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_102[15]_i_2 
       (.I0(exitcond3_fu_219_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm12_out));
  FDRE \out_d_reg_102_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[0]),
        .Q(\out_d_reg_102_reg_n_0_[0] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[10]),
        .Q(\out_d_reg_102_reg_n_0_[10] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[11]),
        .Q(\out_d_reg_102_reg_n_0_[11] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[12]),
        .Q(\out_d_reg_102_reg_n_0_[12] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[13]),
        .Q(\out_d_reg_102_reg_n_0_[13] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[14]),
        .Q(\out_d_reg_102_reg_n_0_[14] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[15]),
        .Q(\out_d_reg_102_reg_n_0_[15] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[1]),
        .Q(\out_d_reg_102_reg_n_0_[1] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[2]),
        .Q(\out_d_reg_102_reg_n_0_[2] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[3]),
        .Q(\out_d_reg_102_reg_n_0_[3] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[4]),
        .Q(\out_d_reg_102_reg_n_0_[4] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[5]),
        .Q(\out_d_reg_102_reg_n_0_[5] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[6]),
        .Q(\out_d_reg_102_reg_n_0_[6] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[7]),
        .Q(\out_d_reg_102_reg_n_0_[7] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[8]),
        .Q(\out_d_reg_102_reg_n_0_[8] ),
        .R(out_d_reg_102));
  FDRE \out_d_reg_102_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(out_d_2_reg_435[9]),
        .Q(\out_d_reg_102_reg_n_0_[9] ),
        .R(out_d_reg_102));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_2_reg_443[0]_i_1 
       (.I0(tmp_72_fu_240_p3[1]),
        .O(out_h_2_fu_224_p2[0]));
  FDRE \out_h_2_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[0]),
        .Q(out_h_2_reg_443[0]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[10]),
        .Q(out_h_2_reg_443[10]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[11]),
        .Q(out_h_2_reg_443[11]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[12]),
        .Q(out_h_2_reg_443[12]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[12]_i_1 
       (.CI(\out_h_2_reg_443_reg[8]_i_1_n_0 ),
        .CO({\out_h_2_reg_443_reg[12]_i_1_n_0 ,\out_h_2_reg_443_reg[12]_i_1_n_1 ,\out_h_2_reg_443_reg[12]_i_1_n_2 ,\out_h_2_reg_443_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[12:9]),
        .S(tmp_72_fu_240_p3[13:10]));
  FDRE \out_h_2_reg_443_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[13]),
        .Q(out_h_2_reg_443[13]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[14]),
        .Q(out_h_2_reg_443[14]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[15]),
        .Q(out_h_2_reg_443[15]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[15]_i_1 
       (.CI(\out_h_2_reg_443_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_2_reg_443_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_2_reg_443_reg[15]_i_1_n_2 ,\out_h_2_reg_443_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_2_reg_443_reg[15]_i_1_O_UNCONNECTED [3],out_h_2_fu_224_p2[15:13]}),
        .S({1'b0,tmp_72_fu_240_p3[16:14]}));
  FDRE \out_h_2_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[1]),
        .Q(out_h_2_reg_443[1]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[2]),
        .Q(out_h_2_reg_443[2]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[3]),
        .Q(out_h_2_reg_443[3]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[4]),
        .Q(out_h_2_reg_443[4]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_2_reg_443_reg[4]_i_1_n_0 ,\out_h_2_reg_443_reg[4]_i_1_n_1 ,\out_h_2_reg_443_reg[4]_i_1_n_2 ,\out_h_2_reg_443_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_72_fu_240_p3[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[4:1]),
        .S(tmp_72_fu_240_p3[5:2]));
  FDRE \out_h_2_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[5]),
        .Q(out_h_2_reg_443[5]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[6]),
        .Q(out_h_2_reg_443[6]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[7]),
        .Q(out_h_2_reg_443[7]),
        .R(1'b0));
  FDRE \out_h_2_reg_443_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[8]),
        .Q(out_h_2_reg_443[8]),
        .R(1'b0));
  CARRY4 \out_h_2_reg_443_reg[8]_i_1 
       (.CI(\out_h_2_reg_443_reg[4]_i_1_n_0 ),
        .CO({\out_h_2_reg_443_reg[8]_i_1_n_0 ,\out_h_2_reg_443_reg[8]_i_1_n_1 ,\out_h_2_reg_443_reg[8]_i_1_n_2 ,\out_h_2_reg_443_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_2_fu_224_p2[8:5]),
        .S(tmp_72_fu_240_p3[9:6]));
  FDRE \out_h_2_reg_443_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_2_fu_224_p2[9]),
        .Q(out_h_2_reg_443[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_137[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond4_fu_208_p2),
        .O(out_h_reg_1370));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_137[15]_i_2 
       (.I0(exitcond2_fu_256_p2),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm11_out));
  FDRE \out_h_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[0]),
        .Q(tmp_72_fu_240_p3[1]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[10]),
        .Q(tmp_72_fu_240_p3[11]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[11]),
        .Q(tmp_72_fu_240_p3[12]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[12]),
        .Q(tmp_72_fu_240_p3[13]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[13]),
        .Q(tmp_72_fu_240_p3[14]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[14]),
        .Q(tmp_72_fu_240_p3[15]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[15]),
        .Q(tmp_72_fu_240_p3[16]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[1]),
        .Q(tmp_72_fu_240_p3[2]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[2]),
        .Q(tmp_72_fu_240_p3[3]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[3]),
        .Q(tmp_72_fu_240_p3[4]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[4]),
        .Q(tmp_72_fu_240_p3[5]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[5]),
        .Q(tmp_72_fu_240_p3[6]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[6]),
        .Q(tmp_72_fu_240_p3[7]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[7]),
        .Q(tmp_72_fu_240_p3[8]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[8]),
        .Q(tmp_72_fu_240_p3[9]),
        .R(out_h_reg_1370));
  FDRE \out_h_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_h_2_reg_443[9]),
        .Q(tmp_72_fu_240_p3[10]),
        .R(out_h_reg_1370));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_2_reg_466[0]_i_1 
       (.I0(tmp_74_fu_271_p3[1]),
        .O(out_w_2_fu_261_p2[0]));
  FDRE \out_w_2_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[0]),
        .Q(out_w_2_reg_466[0]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[10]),
        .Q(out_w_2_reg_466[10]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[11]),
        .Q(out_w_2_reg_466[11]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[12]),
        .Q(out_w_2_reg_466[12]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[12]_i_1 
       (.CI(\out_w_2_reg_466_reg[8]_i_1_n_0 ),
        .CO({\out_w_2_reg_466_reg[12]_i_1_n_0 ,\out_w_2_reg_466_reg[12]_i_1_n_1 ,\out_w_2_reg_466_reg[12]_i_1_n_2 ,\out_w_2_reg_466_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[12:9]),
        .S(tmp_74_fu_271_p3[13:10]));
  FDRE \out_w_2_reg_466_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[13]),
        .Q(out_w_2_reg_466[13]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[14]),
        .Q(out_w_2_reg_466[14]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[15]),
        .Q(out_w_2_reg_466[15]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[15]_i_1 
       (.CI(\out_w_2_reg_466_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_2_reg_466_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_2_reg_466_reg[15]_i_1_n_2 ,\out_w_2_reg_466_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_2_reg_466_reg[15]_i_1_O_UNCONNECTED [3],out_w_2_fu_261_p2[15:13]}),
        .S({1'b0,tmp_74_fu_271_p3[16:14]}));
  FDRE \out_w_2_reg_466_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[1]),
        .Q(out_w_2_reg_466[1]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[2]),
        .Q(out_w_2_reg_466[2]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[3]),
        .Q(out_w_2_reg_466[3]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[4]),
        .Q(out_w_2_reg_466[4]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_2_reg_466_reg[4]_i_1_n_0 ,\out_w_2_reg_466_reg[4]_i_1_n_1 ,\out_w_2_reg_466_reg[4]_i_1_n_2 ,\out_w_2_reg_466_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_74_fu_271_p3[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[4:1]),
        .S(tmp_74_fu_271_p3[5:2]));
  FDRE \out_w_2_reg_466_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[5]),
        .Q(out_w_2_reg_466[5]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[6]),
        .Q(out_w_2_reg_466[6]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[7]),
        .Q(out_w_2_reg_466[7]),
        .R(1'b0));
  FDRE \out_w_2_reg_466_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[8]),
        .Q(out_w_2_reg_466[8]),
        .R(1'b0));
  CARRY4 \out_w_2_reg_466_reg[8]_i_1 
       (.CI(\out_w_2_reg_466_reg[4]_i_1_n_0 ),
        .CO({\out_w_2_reg_466_reg[8]_i_1_n_0 ,\out_w_2_reg_466_reg[8]_i_1_n_1 ,\out_w_2_reg_466_reg[8]_i_1_n_2 ,\out_w_2_reg_466_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_2_fu_261_p2[8:5]),
        .S(tmp_74_fu_271_p3[9:6]));
  FDRE \out_w_2_reg_466_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(out_w_2_fu_261_p2[9]),
        .Q(out_w_2_reg_466[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \out_w_reg_149[15]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state6),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .I3(\in_h_reg_160_reg_n_0_[0] ),
        .O(out_w_reg_149));
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_reg_149[15]_i_2 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm10_out));
  FDRE \out_w_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[0]),
        .Q(tmp_74_fu_271_p3[1]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[10]),
        .Q(tmp_74_fu_271_p3[11]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[11]),
        .Q(tmp_74_fu_271_p3[12]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[12]),
        .Q(tmp_74_fu_271_p3[13]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[13]),
        .Q(tmp_74_fu_271_p3[14]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[14]),
        .Q(tmp_74_fu_271_p3[15]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[15]),
        .Q(tmp_74_fu_271_p3[16]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[1]),
        .Q(tmp_74_fu_271_p3[2]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[2]),
        .Q(tmp_74_fu_271_p3[3]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[3]),
        .Q(tmp_74_fu_271_p3[4]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[4]),
        .Q(tmp_74_fu_271_p3[5]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[5]),
        .Q(tmp_74_fu_271_p3[6]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[6]),
        .Q(tmp_74_fu_271_p3[7]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[7]),
        .Q(tmp_74_fu_271_p3[8]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[8]),
        .Q(tmp_74_fu_271_p3[9]),
        .R(out_w_reg_149));
  FDRE \out_w_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_w_2_reg_466[9]),
        .Q(tmp_74_fu_271_p3[10]),
        .R(out_w_reg_149));
  FDRE \phi_mul2_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[10]),
        .Q(phi_mul2_reg_125[10]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[11]),
        .Q(phi_mul2_reg_125[11]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[1]),
        .Q(phi_mul2_reg_125[1]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[2]),
        .Q(phi_mul2_reg_125[2]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[3]),
        .Q(phi_mul2_reg_125[3]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[4]),
        .Q(phi_mul2_reg_125[4]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[5]),
        .Q(phi_mul2_reg_125[5]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[6]),
        .Q(phi_mul2_reg_125[6]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[7]),
        .Q(phi_mul2_reg_125[7]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[8]),
        .Q(phi_mul2_reg_125[8]),
        .R(out_d_reg_102));
  FDRE \phi_mul2_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul3_reg_422[9]),
        .Q(phi_mul2_reg_125[9]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[10]),
        .Q(phi_mul_reg_113[10]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[11]),
        .Q(phi_mul_reg_113[11]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[12]),
        .Q(phi_mul_reg_113[12]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[13]),
        .Q(phi_mul_reg_113[13]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[2]),
        .Q(phi_mul_reg_113[2]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[3]),
        .Q(phi_mul_reg_113[3]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[4]),
        .Q(phi_mul_reg_113[4]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[5]),
        .Q(phi_mul_reg_113[5]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[6]),
        .Q(phi_mul_reg_113[6]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[7]),
        .Q(phi_mul_reg_113[7]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[8]),
        .Q(phi_mul_reg_113[8]),
        .R(out_d_reg_102));
  FDRE \phi_mul_reg_113_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(next_mul_reg_427[9]),
        .Q(phi_mul_reg_113[9]),
        .R(out_d_reg_102));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[3]),
        .I1(Q[1]),
        .I2(input_r_address0[3]),
        .O(addr0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[2]),
        .I1(Q[1]),
        .I2(input_r_address0[2]),
        .O(addr0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[1]),
        .I1(Q[1]),
        .I2(input_r_address0[1]),
        .O(addr0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[0]),
        .I1(Q[1]),
        .I2(input_r_address0[0]),
        .O(addr0[0]));
  LUT4 #(
    .INIT(16'h8A00)) 
    ram_reg_0_i_14__3
       (.I0(ap_CS_fsm_state10),
        .I1(ram_reg_0),
        .I2(tmp_79_reg_518),
        .I3(Q[1]),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    ram_reg_0_i_15__1
       (.I0(tmp_79_reg_518),
        .I1(ram_reg_0),
        .I2(ap_CS_fsm_state10),
        .O(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_we0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_0_i_19__4
       (.I0(ap_CS_fsm_state9),
        .I1(\in_w_reg_171_reg_n_0_[0] ),
        .I2(\in_w_reg_171_reg_n_0_[1] ),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hEFE0E0E0)) 
    ram_reg_0_i_1__2
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_we0),
        .I1(ap_CS_fsm_state9),
        .I2(Q[1]),
        .I3(ram_reg_0_0),
        .I4(Q[2]),
        .O(ce0));
  CARRY4 ram_reg_0_i_21__4
       (.CI(ram_reg_0_i_22__4_n_0),
        .CO({NLW_ram_reg_0_i_21__4_CO_UNCONNECTED[3:1],ram_reg_0_i_21__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_21__4_O_UNCONNECTED[3:2],grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[13:12]}),
        .S({1'b0,1'b0,tmp_78_reg_504_reg_n_92,tmp_78_reg_504_reg_n_93}));
  CARRY4 ram_reg_0_i_22__4
       (.CI(ram_reg_0_i_23__2_n_0),
        .CO({ram_reg_0_i_22__4_n_0,ram_reg_0_i_22__4_n_1,ram_reg_0_i_22__4_n_2,ram_reg_0_i_22__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[11:8]),
        .S({tmp_78_reg_504_reg_n_94,tmp_78_reg_504_reg_n_95,tmp_78_reg_504_reg_n_96,tmp_78_reg_504_reg_n_97}));
  CARRY4 ram_reg_0_i_23__2
       (.CI(ram_reg_0_i_24__3_n_0),
        .CO({ram_reg_0_i_23__2_n_0,ram_reg_0_i_23__2_n_1,ram_reg_0_i_23__2_n_2,ram_reg_0_i_23__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[7:4]),
        .S({tmp_78_reg_504_reg_n_98,tmp_78_reg_504_reg_n_99,tmp_78_reg_504_reg_n_100,tmp_78_reg_504_reg_n_101}));
  CARRY4 ram_reg_0_i_24__3
       (.CI(1'b0),
        .CO({ram_reg_0_i_24__3_n_0,ram_reg_0_i_24__3_n_1,ram_reg_0_i_24__3_n_2,ram_reg_0_i_24__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_78_reg_504_reg_n_104,tmp_78_reg_504_reg_n_105}),
        .O(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0[3:0]),
        .S({tmp_78_reg_504_reg_n_102,tmp_78_reg_504_reg_n_103,ram_reg_0_i_27__4_n_0,ram_reg_0_i_28__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_27__4
       (.I0(tmp_78_reg_504_reg_n_104),
        .I1(\in_w_reg_171_reg_n_0_[1] ),
        .O(ram_reg_0_i_27__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_28__4
       (.I0(tmp_78_reg_504_reg_n_105),
        .I1(\in_w_reg_171_reg_n_0_[0] ),
        .O(ram_reg_0_i_28__4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[11]),
        .I1(Q[1]),
        .I2(input_r_address0[11]),
        .O(addr0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[10]),
        .I1(Q[1]),
        .I2(input_r_address0[10]),
        .O(addr0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[9]),
        .I1(Q[1]),
        .I2(input_r_address0[9]),
        .O(addr0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[8]),
        .I1(Q[1]),
        .I2(input_r_address0[8]),
        .O(addr0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[7]),
        .I1(Q[1]),
        .I2(input_r_address0[7]),
        .O(addr0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[6]),
        .I1(Q[1]),
        .I2(input_r_address0[6]),
        .O(addr0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[5]),
        .I1(Q[1]),
        .I2(input_r_address0[5]),
        .O(addr0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__3
       (.I0(grp_max_pooling2d_fix16_1_fu_517_MaxPooling2D_0_array_address0[4]),
        .I1(Q[1]),
        .I2(input_r_address0[4]),
        .O(addr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_15_reg_481[0]_i_1 
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_15_reg_481),
        .O(\tmp_15_reg_481[0]_i_1_n_0 ));
  FDRE \tmp_15_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_15_reg_481[0]_i_1_n_0 ),
        .Q(tmp_15_reg_481),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_78_reg_504_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_78_reg_504_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_78_reg_504_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_74_fu_271_p3[13:1],1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_78_reg_504_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_78_reg_504_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp2_reg_4940),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(in_h_reg_1600),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEM),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_78_reg_504_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_78_reg_504_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_78_reg_504_reg_P_UNCONNECTED[47:14],tmp_78_reg_504_reg_n_92,tmp_78_reg_504_reg_n_93,tmp_78_reg_504_reg_n_94,tmp_78_reg_504_reg_n_95,tmp_78_reg_504_reg_n_96,tmp_78_reg_504_reg_n_97,tmp_78_reg_504_reg_n_98,tmp_78_reg_504_reg_n_99,tmp_78_reg_504_reg_n_100,tmp_78_reg_504_reg_n_101,tmp_78_reg_504_reg_n_102,tmp_78_reg_504_reg_n_103,tmp_78_reg_504_reg_n_104,tmp_78_reg_504_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_78_reg_504_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_78_reg_504_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_78_reg_504_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_78_reg_504_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    tmp_78_reg_504_reg_i_1
       (.I0(ap_CS_fsm_state6),
        .I1(\in_h_reg_160_reg_n_0_[0] ),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .O(tmp2_reg_4940));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_10
       (.I0(tmp_83_cast_reg_453[10]),
        .I1(phi_mul_reg_113[10]),
        .O(tmp_78_reg_504_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_11
       (.I0(tmp_83_cast_reg_453[9]),
        .I1(phi_mul_reg_113[9]),
        .O(tmp_78_reg_504_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_12
       (.I0(tmp_83_cast_reg_453[8]),
        .I1(phi_mul_reg_113[8]),
        .O(tmp_78_reg_504_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_13
       (.I0(tmp_83_cast_reg_453[7]),
        .I1(phi_mul_reg_113[7]),
        .O(tmp_78_reg_504_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_14
       (.I0(phi_mul_reg_113[10]),
        .I1(tmp_83_cast_reg_453[10]),
        .I2(tmp_83_cast_reg_453[11]),
        .I3(phi_mul_reg_113[11]),
        .O(tmp_78_reg_504_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_15
       (.I0(phi_mul_reg_113[9]),
        .I1(tmp_83_cast_reg_453[9]),
        .I2(tmp_83_cast_reg_453[10]),
        .I3(phi_mul_reg_113[10]),
        .O(tmp_78_reg_504_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_16
       (.I0(phi_mul_reg_113[8]),
        .I1(tmp_83_cast_reg_453[8]),
        .I2(tmp_83_cast_reg_453[9]),
        .I3(phi_mul_reg_113[9]),
        .O(tmp_78_reg_504_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_17
       (.I0(phi_mul_reg_113[7]),
        .I1(tmp_83_cast_reg_453[7]),
        .I2(tmp_83_cast_reg_453[8]),
        .I3(phi_mul_reg_113[8]),
        .O(tmp_78_reg_504_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_18
       (.I0(tmp_83_cast_reg_453[6]),
        .I1(phi_mul_reg_113[6]),
        .O(tmp_78_reg_504_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_19
       (.I0(tmp_83_cast_reg_453[5]),
        .I1(phi_mul_reg_113[5]),
        .O(tmp_78_reg_504_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_78_reg_504_reg_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(exitcond2_fu_256_p2),
        .O(in_h_reg_1600));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_20
       (.I0(tmp_83_cast_reg_453[4]),
        .I1(phi_mul_reg_113[4]),
        .O(tmp_78_reg_504_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_21
       (.I0(tmp_83_cast_reg_453[3]),
        .I1(phi_mul_reg_113[3]),
        .O(tmp_78_reg_504_reg_i_21_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_22
       (.I0(phi_mul_reg_113[6]),
        .I1(tmp_83_cast_reg_453[6]),
        .I2(tmp_83_cast_reg_453[7]),
        .I3(phi_mul_reg_113[7]),
        .O(tmp_78_reg_504_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_23
       (.I0(phi_mul_reg_113[5]),
        .I1(tmp_83_cast_reg_453[5]),
        .I2(tmp_83_cast_reg_453[6]),
        .I3(phi_mul_reg_113[6]),
        .O(tmp_78_reg_504_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_24
       (.I0(phi_mul_reg_113[4]),
        .I1(tmp_83_cast_reg_453[4]),
        .I2(tmp_83_cast_reg_453[5]),
        .I3(phi_mul_reg_113[5]),
        .O(tmp_78_reg_504_reg_i_24_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_25
       (.I0(phi_mul_reg_113[3]),
        .I1(tmp_83_cast_reg_453[3]),
        .I2(tmp_83_cast_reg_453[4]),
        .I3(phi_mul_reg_113[4]),
        .O(tmp_78_reg_504_reg_i_25_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_26
       (.I0(tmp_83_cast_reg_453[2]),
        .I1(phi_mul_reg_113[2]),
        .O(tmp_78_reg_504_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_27
       (.I0(\in_h_reg_160_reg_n_0_[1] ),
        .I1(tmp_83_cast_reg_453[1]),
        .O(tmp_78_reg_504_reg_i_27_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_28
       (.I0(phi_mul_reg_113[2]),
        .I1(tmp_83_cast_reg_453[2]),
        .I2(tmp_83_cast_reg_453[3]),
        .I3(phi_mul_reg_113[3]),
        .O(tmp_78_reg_504_reg_i_28_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_29
       (.I0(tmp_83_cast_reg_453[1]),
        .I1(\in_h_reg_160_reg_n_0_[1] ),
        .I2(tmp_83_cast_reg_453[2]),
        .I3(phi_mul_reg_113[2]),
        .O(tmp_78_reg_504_reg_i_29_n_0));
  CARRY4 tmp_78_reg_504_reg_i_3
       (.CI(tmp_78_reg_504_reg_i_4_n_0),
        .CO({NLW_tmp_78_reg_504_reg_i_3_CO_UNCONNECTED[3:1],tmp_78_reg_504_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_78_reg_504_reg_i_7_n_0}),
        .O({NLW_tmp_78_reg_504_reg_i_3_O_UNCONNECTED[3:2],A[13:12]}),
        .S({1'b0,1'b0,tmp_78_reg_504_reg_i_8_n_0,tmp_78_reg_504_reg_i_9_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_78_reg_504_reg_i_30
       (.I0(1'b0),
        .I1(tmp_83_cast_reg_453[1]),
        .I2(\in_h_reg_160_reg_n_0_[1] ),
        .O(tmp_78_reg_504_reg_i_30_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_78_reg_504_reg_i_31
       (.I0(\in_h_reg_160_reg_n_0_[0] ),
        .O(tmp_78_reg_504_reg_i_31_n_0));
  CARRY4 tmp_78_reg_504_reg_i_4
       (.CI(tmp_78_reg_504_reg_i_5_n_0),
        .CO({tmp_78_reg_504_reg_i_4_n_0,tmp_78_reg_504_reg_i_4_n_1,tmp_78_reg_504_reg_i_4_n_2,tmp_78_reg_504_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_78_reg_504_reg_i_10_n_0,tmp_78_reg_504_reg_i_11_n_0,tmp_78_reg_504_reg_i_12_n_0,tmp_78_reg_504_reg_i_13_n_0}),
        .O(A[11:8]),
        .S({tmp_78_reg_504_reg_i_14_n_0,tmp_78_reg_504_reg_i_15_n_0,tmp_78_reg_504_reg_i_16_n_0,tmp_78_reg_504_reg_i_17_n_0}));
  CARRY4 tmp_78_reg_504_reg_i_5
       (.CI(tmp_78_reg_504_reg_i_6_n_0),
        .CO({tmp_78_reg_504_reg_i_5_n_0,tmp_78_reg_504_reg_i_5_n_1,tmp_78_reg_504_reg_i_5_n_2,tmp_78_reg_504_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_78_reg_504_reg_i_18_n_0,tmp_78_reg_504_reg_i_19_n_0,tmp_78_reg_504_reg_i_20_n_0,tmp_78_reg_504_reg_i_21_n_0}),
        .O(A[7:4]),
        .S({tmp_78_reg_504_reg_i_22_n_0,tmp_78_reg_504_reg_i_23_n_0,tmp_78_reg_504_reg_i_24_n_0,tmp_78_reg_504_reg_i_25_n_0}));
  CARRY4 tmp_78_reg_504_reg_i_6
       (.CI(1'b0),
        .CO({tmp_78_reg_504_reg_i_6_n_0,tmp_78_reg_504_reg_i_6_n_1,tmp_78_reg_504_reg_i_6_n_2,tmp_78_reg_504_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_78_reg_504_reg_i_26_n_0,tmp_78_reg_504_reg_i_27_n_0,1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp_78_reg_504_reg_i_28_n_0,tmp_78_reg_504_reg_i_29_n_0,tmp_78_reg_504_reg_i_30_n_0,tmp_78_reg_504_reg_i_31_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_78_reg_504_reg_i_7
       (.I0(tmp_83_cast_reg_453[11]),
        .I1(phi_mul_reg_113[11]),
        .O(tmp_78_reg_504_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_8
       (.I0(phi_mul_reg_113[12]),
        .I1(tmp_83_cast_reg_453[12]),
        .I2(tmp_83_cast_reg_453[13]),
        .I3(phi_mul_reg_113[13]),
        .O(tmp_78_reg_504_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_78_reg_504_reg_i_9
       (.I0(phi_mul_reg_113[11]),
        .I1(tmp_83_cast_reg_453[11]),
        .I2(tmp_83_cast_reg_453[12]),
        .I3(phi_mul_reg_113[12]),
        .O(tmp_78_reg_504_reg_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFFBC0C8)) 
    \tmp_79_reg_518[0]_i_1 
       (.I0(tmp_15_reg_481),
        .I1(ap_CS_fsm_state9),
        .I2(\in_w_reg_171_reg_n_0_[0] ),
        .I3(\in_w_reg_171_reg_n_0_[1] ),
        .I4(tmp_79_reg_518),
        .O(\tmp_79_reg_518[0]_i_1_n_0 ));
  FDRE \tmp_79_reg_518_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_79_reg_518[0]_i_1_n_0 ),
        .Q(tmp_79_reg_518),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[10]),
        .Q(tmp_83_cast_reg_453[10]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[11]),
        .Q(tmp_83_cast_reg_453[11]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[12]),
        .Q(tmp_83_cast_reg_453[12]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[13]),
        .Q(tmp_83_cast_reg_453[13]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[1]),
        .Q(tmp_83_cast_reg_453[1]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[2]),
        .Q(tmp_83_cast_reg_453[2]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[3]),
        .Q(tmp_83_cast_reg_453[3]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[4]),
        .Q(tmp_83_cast_reg_453[4]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[5]),
        .Q(tmp_83_cast_reg_453[5]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[6]),
        .Q(tmp_83_cast_reg_453[6]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[7]),
        .Q(tmp_83_cast_reg_453[7]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[8]),
        .Q(tmp_83_cast_reg_453[8]),
        .R(1'b0));
  FDRE \tmp_83_cast_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_72_fu_240_p3[9]),
        .Q(tmp_83_cast_reg_453[9]),
        .R(1'b0));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "4" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "37'b0000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "37'b0000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "37'b0000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "37'b0000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "37'b0000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "37'b0000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "37'b0000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "37'b0000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "37'b0000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "37'b0000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "37'b0000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "37'b0000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "37'b0000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "37'b0000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "37'b0000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "37'b0000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "37'b0000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "37'b0000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "37'b0000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "37'b0000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "37'b0000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "37'b0000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "37'b0000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "37'b0000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "37'b0000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "37'b0000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "37'b0000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "37'b0001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "37'b0010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "37'b0100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "37'b1000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "37'b0000000000000000000000000000000001000" *) (* ap_ST_fsm_state5 = "37'b0000000000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "37'b0000000000000000000000000000000100000" *) 
(* ap_ST_fsm_state7 = "37'b0000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "37'b0000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "37'b0000000000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network
   (ap_clk,
    ap_rst_n,
    input_data_TDATA,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    input_data_TDEST,
    output_data_TDATA,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID,
    output_data_TDEST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [31:0]input_data_TDATA;
  input input_data_TVALID;
  output input_data_TREADY;
  input [3:0]input_data_TKEEP;
  input [3:0]input_data_TSTRB;
  input [0:0]input_data_TUSER;
  input [0:0]input_data_TLAST;
  input [0:0]input_data_TID;
  input [0:0]input_data_TDEST;
  output [31:0]output_data_TDATA;
  output output_data_TVALID;
  input output_data_TREADY;
  output [3:0]output_data_TKEEP;
  output [3:0]output_data_TSTRB;
  output [0:0]output_data_TUSER;
  output [0:0]output_data_TLAST;
  output [0:0]output_data_TID;
  output [0:0]output_data_TDEST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [3:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [3:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire Conv2D_0_array_U_n_16;
  wire Conv2D_0_array_U_n_50;
  wire Conv2D_0_array_U_n_51;
  wire [13:0]Conv2D_0_array_address0;
  wire Conv2D_0_array_ce0;
  wire [15:0]Conv2D_0_array_q0;
  wire Conv2D_1_array_U_n_16;
  wire Conv2D_1_array_U_n_17;
  wire Conv2D_1_array_U_n_35;
  wire Conv2D_1_array_U_n_36;
  wire Conv2D_1_array_U_n_37;
  wire [10:0]Conv2D_1_array_address0;
  wire Conv2D_1_array_ce0;
  wire [15:0]Conv2D_1_array_q0;
  wire Conv2D_1_array_we0;
  wire Conv2D_2_array_U_n_16;
  wire Conv2D_2_array_U_n_49;
  wire Conv2D_2_array_U_n_50;
  wire [8:0]Conv2D_2_array_address0;
  wire Conv2D_2_array_ce0;
  wire [15:0]Conv2D_2_array_q0;
  wire Conv2D_2_array_we0;
  wire Conv2D_3_array_U_n_16;
  wire Conv2D_3_array_U_n_17;
  wire Conv2D_3_array_U_n_34;
  wire Conv2D_3_array_U_n_35;
  wire Conv2D_3_array_U_n_36;
  wire [11:0]Conv2D_3_array_address0;
  wire Conv2D_3_array_ce0;
  wire [15:0]Conv2D_3_array_q0;
  wire Conv2D_3_array_we0;
  wire Conv2D_4_array_U_n_30;
  wire Conv2D_4_array_U_n_32;
  wire Conv2D_4_array_U_n_40;
  wire Conv2D_4_array_U_n_41;
  wire [9:0]Conv2D_4_array_address0;
  wire Conv2D_4_array_ce0;
  wire [15:0]Conv2D_4_array_q0;
  wire Conv2D_4_array_we0;
  wire [11:0]MaxPooling2D_0_array_address0;
  wire MaxPooling2D_0_array_ce0;
  wire [15:0]MaxPooling2D_0_array_q0;
  wire MaxPooling2D_0_array_we0;
  wire [8:0]MaxPooling2D_1_array_address0;
  wire MaxPooling2D_1_array_ce0;
  wire [15:0]MaxPooling2D_1_array_q0;
  wire MaxPooling2D_1_array_we0;
  wire [9:0]Padding2D_0_array_address0;
  wire Padding2D_0_array_ce0;
  wire [15:0]Padding2D_0_array_q0;
  wire Padding2D_0_array_we0;
  wire [11:0]Padding2D_1_array_address0;
  wire Padding2D_1_array_ce0;
  wire [15:0]Padding2D_1_array_q0;
  wire Padding2D_1_array_we0;
  wire [9:0]Padding2D_2_array_address0;
  wire Padding2D_2_array_ce0;
  wire [15:0]Padding2D_2_array_q0;
  wire Padding2D_2_array_we0;
  wire [10:0]Padding2D_3_array_address0;
  wire Padding2D_3_array_ce0;
  wire [15:0]Padding2D_3_array_q0;
  wire Padding2D_3_array_we0;
  wire [13:0]Padding2D_4_array_address0;
  wire Padding2D_4_array_ce0;
  wire [15:0]Padding2D_4_array_q0;
  wire [10:0]UpSampling2D_0_array_address0;
  wire UpSampling2D_0_array_ce0;
  wire [15:0]UpSampling2D_0_array_q0;
  wire UpSampling2D_0_array_we0;
  wire [13:0]UpSampling2D_1_array_address0;
  wire UpSampling2D_1_array_ce0;
  wire [15:0]UpSampling2D_1_array_q0;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[33]_i_10_n_0 ;
  wire \ap_CS_fsm[33]_i_11_n_0 ;
  wire \ap_CS_fsm[33]_i_13_n_0 ;
  wire \ap_CS_fsm[33]_i_14_n_0 ;
  wire \ap_CS_fsm[33]_i_15_n_0 ;
  wire \ap_CS_fsm[33]_i_16_n_0 ;
  wire \ap_CS_fsm[33]_i_17_n_0 ;
  wire \ap_CS_fsm[33]_i_18_n_0 ;
  wire \ap_CS_fsm[33]_i_19_n_0 ;
  wire \ap_CS_fsm[33]_i_20_n_0 ;
  wire \ap_CS_fsm[33]_i_21_n_0 ;
  wire \ap_CS_fsm[33]_i_22_n_0 ;
  wire \ap_CS_fsm[33]_i_4_n_0 ;
  wire \ap_CS_fsm[33]_i_5_n_0 ;
  wire \ap_CS_fsm[33]_i_6_n_0 ;
  wire \ap_CS_fsm[33]_i_8_n_0 ;
  wire \ap_CS_fsm[33]_i_9_n_0 ;
  wire \ap_CS_fsm[34]_i_10_n_0 ;
  wire \ap_CS_fsm[34]_i_11_n_0 ;
  wire \ap_CS_fsm[34]_i_13_n_0 ;
  wire \ap_CS_fsm[34]_i_14_n_0 ;
  wire \ap_CS_fsm[34]_i_15_n_0 ;
  wire \ap_CS_fsm[34]_i_16_n_0 ;
  wire \ap_CS_fsm[34]_i_17_n_0 ;
  wire \ap_CS_fsm[34]_i_18_n_0 ;
  wire \ap_CS_fsm[34]_i_19_n_0 ;
  wire \ap_CS_fsm[34]_i_20_n_0 ;
  wire \ap_CS_fsm[34]_i_21_n_0 ;
  wire \ap_CS_fsm[34]_i_22_n_0 ;
  wire \ap_CS_fsm[34]_i_4_n_0 ;
  wire \ap_CS_fsm[34]_i_5_n_0 ;
  wire \ap_CS_fsm[34]_i_6_n_0 ;
  wire \ap_CS_fsm[34]_i_8_n_0 ;
  wire \ap_CS_fsm[34]_i_9_n_0 ;
  wire \ap_CS_fsm[36]_i_10_n_0 ;
  wire \ap_CS_fsm[36]_i_11_n_0 ;
  wire \ap_CS_fsm[36]_i_12_n_0 ;
  wire \ap_CS_fsm[36]_i_14_n_0 ;
  wire \ap_CS_fsm[36]_i_15_n_0 ;
  wire \ap_CS_fsm[36]_i_16_n_0 ;
  wire \ap_CS_fsm[36]_i_17_n_0 ;
  wire \ap_CS_fsm[36]_i_18_n_0 ;
  wire \ap_CS_fsm[36]_i_19_n_0 ;
  wire \ap_CS_fsm[36]_i_20_n_0 ;
  wire \ap_CS_fsm[36]_i_21_n_0 ;
  wire \ap_CS_fsm[36]_i_22_n_0 ;
  wire \ap_CS_fsm[36]_i_4_n_0 ;
  wire \ap_CS_fsm[36]_i_5_n_0 ;
  wire \ap_CS_fsm[36]_i_6_n_0 ;
  wire \ap_CS_fsm[36]_i_7_n_0 ;
  wire \ap_CS_fsm[36]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[33]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[33]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[33]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[33]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[33]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[33]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[34]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[34]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[34]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[34]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[34]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[34]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[34]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[34]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[34]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[34]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[34]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[36]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[36]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[36]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[36]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[36]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[36]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[36]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[36]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[36]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[36]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[36]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[36]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[36]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[36]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[36]_i_8_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [36:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm140_out;
  wire ap_NS_fsm142_out;
  wire ap_NS_fsm143_out;
  wire ap_NS_fsm159_out;
  wire ap_NS_fsm161_out;
  wire ap_NS_fsm162_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire depth1_reg_342;
  wire [31:1]depth_fu_1081_p2;
  wire [31:0]depth_reg_1389;
  wire \depth_reg_1389[0]_i_1_n_0 ;
  wire \depth_reg_1389_reg[12]_i_1_n_0 ;
  wire \depth_reg_1389_reg[12]_i_1_n_1 ;
  wire \depth_reg_1389_reg[12]_i_1_n_2 ;
  wire \depth_reg_1389_reg[12]_i_1_n_3 ;
  wire \depth_reg_1389_reg[16]_i_1_n_0 ;
  wire \depth_reg_1389_reg[16]_i_1_n_1 ;
  wire \depth_reg_1389_reg[16]_i_1_n_2 ;
  wire \depth_reg_1389_reg[16]_i_1_n_3 ;
  wire \depth_reg_1389_reg[20]_i_1_n_0 ;
  wire \depth_reg_1389_reg[20]_i_1_n_1 ;
  wire \depth_reg_1389_reg[20]_i_1_n_2 ;
  wire \depth_reg_1389_reg[20]_i_1_n_3 ;
  wire \depth_reg_1389_reg[24]_i_1_n_0 ;
  wire \depth_reg_1389_reg[24]_i_1_n_1 ;
  wire \depth_reg_1389_reg[24]_i_1_n_2 ;
  wire \depth_reg_1389_reg[24]_i_1_n_3 ;
  wire \depth_reg_1389_reg[28]_i_1_n_0 ;
  wire \depth_reg_1389_reg[28]_i_1_n_1 ;
  wire \depth_reg_1389_reg[28]_i_1_n_2 ;
  wire \depth_reg_1389_reg[28]_i_1_n_3 ;
  wire \depth_reg_1389_reg[31]_i_1_n_2 ;
  wire \depth_reg_1389_reg[31]_i_1_n_3 ;
  wire \depth_reg_1389_reg[4]_i_1_n_0 ;
  wire \depth_reg_1389_reg[4]_i_1_n_1 ;
  wire \depth_reg_1389_reg[4]_i_1_n_2 ;
  wire \depth_reg_1389_reg[4]_i_1_n_3 ;
  wire \depth_reg_1389_reg[8]_i_1_n_0 ;
  wire \depth_reg_1389_reg[8]_i_1_n_1 ;
  wire \depth_reg_1389_reg[8]_i_1_n_2 ;
  wire \depth_reg_1389_reg[8]_i_1_n_3 ;
  wire [9:0]grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0;
  wire grp_conv2d_fix16_1_fu_395_Padding2D_0_array_ce0;
  wire grp_conv2d_fix16_1_fu_395_ap_start_reg;
  wire grp_conv2d_fix16_1_fu_395_n_17;
  wire grp_conv2d_fix16_1_fu_395_n_18;
  wire grp_conv2d_fix16_1_fu_395_n_30;
  wire grp_conv2d_fix16_1_fu_395_n_47;
  wire grp_conv2d_fix16_1_fu_395_n_75;
  wire grp_conv2d_fix16_1_fu_395_n_76;
  wire grp_conv2d_fix16_1_fu_395_n_77;
  wire grp_conv2d_fix16_1_fu_395_n_78;
  wire grp_conv2d_fix16_1_fu_395_n_79;
  wire [15:0]grp_conv2d_fix16_1_fu_395_output_r_d0;
  wire [10:0]grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0;
  wire grp_conv2d_fix16_228_fu_377_Padding2D_3_array_ce0;
  wire grp_conv2d_fix16_228_fu_377_ap_start_reg;
  wire grp_conv2d_fix16_228_fu_377_n_15;
  wire grp_conv2d_fix16_228_fu_377_n_2;
  wire grp_conv2d_fix16_228_fu_377_n_32;
  wire grp_conv2d_fix16_228_fu_377_n_60;
  wire grp_conv2d_fix16_228_fu_377_n_61;
  wire [15:0]grp_conv2d_fix16_228_fu_377_output_r_d0;
  wire [15:0]grp_conv2d_fix16_2_fu_413_Conv2D_1_array_d0;
  wire [11:0]grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0;
  wire grp_conv2d_fix16_2_fu_413_Padding2D_1_array_ce0;
  wire grp_conv2d_fix16_2_fu_413_ap_start_reg;
  wire grp_conv2d_fix16_2_fu_413_n_14;
  wire grp_conv2d_fix16_2_fu_413_n_2;
  wire grp_conv2d_fix16_2_fu_413_n_31;
  wire grp_conv2d_fix16_2_fu_413_n_59;
  wire grp_conv2d_fix16_2_fu_413_n_60;
  wire [9:0]grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0;
  wire grp_conv2d_fix16_3_fu_431_Padding2D_2_array_ce0;
  wire grp_conv2d_fix16_3_fu_431_ap_start_reg;
  wire grp_conv2d_fix16_3_fu_431_n_17;
  wire grp_conv2d_fix16_3_fu_431_n_18;
  wire grp_conv2d_fix16_3_fu_431_n_30;
  wire grp_conv2d_fix16_3_fu_431_n_47;
  wire grp_conv2d_fix16_3_fu_431_n_72;
  wire [15:0]grp_conv2d_fix16_3_fu_431_output_r_d0;
  wire [13:0]grp_conv2d_fix16_fu_449_Padding2D_4_array_address0;
  wire grp_conv2d_fix16_fu_449_Padding2D_4_array_ce0;
  wire grp_conv2d_fix16_fu_449_ap_start_reg;
  wire grp_conv2d_fix16_fu_449_n_47;
  wire [15:0]grp_conv2d_fix16_fu_449_output_r_d0;
  wire [13:0]grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0;
  wire grp_max_pooling2d_fix16_1_fu_517_ap_start_reg;
  wire grp_max_pooling2d_fix16_1_fu_517_n_30;
  wire grp_max_pooling2d_fix16_1_fu_517_n_31;
  wire grp_max_pooling2d_fix16_fu_530_ap_start_reg;
  wire [10:0]grp_max_pooling2d_fix16_fu_530_input_r_address0;
  wire grp_max_pooling2d_fix16_fu_530_n_24;
  wire grp_max_pooling2d_fix16_fu_530_n_25;
  wire grp_padding2d_fix16_1_fu_491_ap_start_reg;
  wire [10:0]grp_padding2d_fix16_1_fu_491_input_r_address0;
  wire grp_padding2d_fix16_1_fu_491_input_r_ce0;
  wire grp_padding2d_fix16_1_fu_491_n_15;
  wire [15:0]grp_padding2d_fix16_1_fu_491_output_r_d0;
  wire grp_padding2d_fix16_2_fu_504_ap_start_reg;
  wire [8:0]grp_padding2d_fix16_2_fu_504_input_r_address0;
  wire grp_padding2d_fix16_2_fu_504_input_r_ce0;
  wire grp_padding2d_fix16_2_fu_504_n_14;
  wire [15:0]grp_padding2d_fix16_2_fu_504_output_r_d0;
  wire grp_padding2d_fix16_3_fu_478_ap_start_reg;
  wire [11:0]grp_padding2d_fix16_3_fu_478_input_r_address0;
  wire grp_padding2d_fix16_3_fu_478_input_r_ce0;
  wire grp_padding2d_fix16_3_fu_478_n_16;
  wire [15:0]grp_padding2d_fix16_3_fu_478_output_r_d0;
  wire grp_padding2d_fix16_4_fu_569_ap_start_reg;
  wire grp_padding2d_fix16_4_fu_569_ap_start_reg0;
  wire [9:3]grp_padding2d_fix16_4_fu_569_input_0_address0;
  wire grp_padding2d_fix16_4_fu_569_n_18;
  wire [15:0]grp_padding2d_fix16_4_fu_569_output_r_d0;
  wire grp_padding2d_fix16_fu_465_ap_start_reg;
  wire [13:0]grp_padding2d_fix16_fu_465_input_r_address0;
  wire grp_padding2d_fix16_fu_465_input_r_ce0;
  wire grp_padding2d_fix16_fu_465_n_17;
  wire grp_padding2d_fix16_fu_465_n_18;
  wire grp_padding2d_fix16_fu_465_n_19;
  wire grp_padding2d_fix16_fu_465_n_20;
  wire grp_padding2d_fix16_fu_465_n_21;
  wire [15:0]grp_padding2d_fix16_fu_465_output_r_d0;
  wire [8:0]grp_up_sampling2d_fix16_1_fu_556_Conv2D_2_array_address0;
  wire grp_up_sampling2d_fix16_1_fu_556_Conv2D_2_array_ce0;
  wire grp_up_sampling2d_fix16_1_fu_556_ap_start_reg;
  wire grp_up_sampling2d_fix16_1_fu_556_n_16;
  wire [11:0]grp_up_sampling2d_fix16_fu_543_Conv2D_3_array_address0;
  wire grp_up_sampling2d_fix16_fu_543_Conv2D_3_array_ce0;
  wire grp_up_sampling2d_fix16_fu_543_ap_start_reg;
  wire grp_up_sampling2d_fix16_fu_543_n_17;
  wire grp_up_sampling2d_fix16_fu_543_n_18;
  wire grp_up_sampling2d_fix16_fu_543_n_19;
  wire grp_up_sampling2d_fix16_fu_543_n_20;
  wire grp_up_sampling2d_fix16_fu_543_n_22;
  wire height2_reg_354;
  wire \height2_reg_354_reg_n_0_[0] ;
  wire \height2_reg_354_reg_n_0_[10] ;
  wire \height2_reg_354_reg_n_0_[11] ;
  wire \height2_reg_354_reg_n_0_[12] ;
  wire \height2_reg_354_reg_n_0_[13] ;
  wire \height2_reg_354_reg_n_0_[14] ;
  wire \height2_reg_354_reg_n_0_[15] ;
  wire \height2_reg_354_reg_n_0_[16] ;
  wire \height2_reg_354_reg_n_0_[17] ;
  wire \height2_reg_354_reg_n_0_[18] ;
  wire \height2_reg_354_reg_n_0_[19] ;
  wire \height2_reg_354_reg_n_0_[1] ;
  wire \height2_reg_354_reg_n_0_[20] ;
  wire \height2_reg_354_reg_n_0_[21] ;
  wire \height2_reg_354_reg_n_0_[22] ;
  wire \height2_reg_354_reg_n_0_[23] ;
  wire \height2_reg_354_reg_n_0_[24] ;
  wire \height2_reg_354_reg_n_0_[25] ;
  wire \height2_reg_354_reg_n_0_[26] ;
  wire \height2_reg_354_reg_n_0_[27] ;
  wire \height2_reg_354_reg_n_0_[28] ;
  wire \height2_reg_354_reg_n_0_[29] ;
  wire \height2_reg_354_reg_n_0_[2] ;
  wire \height2_reg_354_reg_n_0_[30] ;
  wire \height2_reg_354_reg_n_0_[31] ;
  wire \height2_reg_354_reg_n_0_[3] ;
  wire \height2_reg_354_reg_n_0_[4] ;
  wire \height2_reg_354_reg_n_0_[5] ;
  wire \height2_reg_354_reg_n_0_[6] ;
  wire \height2_reg_354_reg_n_0_[7] ;
  wire \height2_reg_354_reg_n_0_[8] ;
  wire \height2_reg_354_reg_n_0_[9] ;
  wire [4:0]height_2_fu_950_p2;
  wire [4:0]height_2_reg_1303;
  wire [31:1]height_3_fu_1127_p2;
  wire [31:0]height_3_reg_1402;
  wire \height_3_reg_1402[0]_i_1_n_0 ;
  wire \height_3_reg_1402_reg[12]_i_1_n_0 ;
  wire \height_3_reg_1402_reg[12]_i_1_n_1 ;
  wire \height_3_reg_1402_reg[12]_i_1_n_2 ;
  wire \height_3_reg_1402_reg[12]_i_1_n_3 ;
  wire \height_3_reg_1402_reg[16]_i_1_n_0 ;
  wire \height_3_reg_1402_reg[16]_i_1_n_1 ;
  wire \height_3_reg_1402_reg[16]_i_1_n_2 ;
  wire \height_3_reg_1402_reg[16]_i_1_n_3 ;
  wire \height_3_reg_1402_reg[20]_i_1_n_0 ;
  wire \height_3_reg_1402_reg[20]_i_1_n_1 ;
  wire \height_3_reg_1402_reg[20]_i_1_n_2 ;
  wire \height_3_reg_1402_reg[20]_i_1_n_3 ;
  wire \height_3_reg_1402_reg[24]_i_1_n_0 ;
  wire \height_3_reg_1402_reg[24]_i_1_n_1 ;
  wire \height_3_reg_1402_reg[24]_i_1_n_2 ;
  wire \height_3_reg_1402_reg[24]_i_1_n_3 ;
  wire \height_3_reg_1402_reg[28]_i_1_n_0 ;
  wire \height_3_reg_1402_reg[28]_i_1_n_1 ;
  wire \height_3_reg_1402_reg[28]_i_1_n_2 ;
  wire \height_3_reg_1402_reg[28]_i_1_n_3 ;
  wire \height_3_reg_1402_reg[31]_i_1_n_2 ;
  wire \height_3_reg_1402_reg[31]_i_1_n_3 ;
  wire \height_3_reg_1402_reg[4]_i_1_n_0 ;
  wire \height_3_reg_1402_reg[4]_i_1_n_1 ;
  wire \height_3_reg_1402_reg[4]_i_1_n_2 ;
  wire \height_3_reg_1402_reg[4]_i_1_n_3 ;
  wire \height_3_reg_1402_reg[8]_i_1_n_0 ;
  wire \height_3_reg_1402_reg[8]_i_1_n_1 ;
  wire \height_3_reg_1402_reg[8]_i_1_n_2 ;
  wire \height_3_reg_1402_reg[8]_i_1_n_3 ;
  wire input_0_array_0_U_n_18;
  wire [2:0]input_0_array_0_address0;
  wire input_0_array_0_ce0;
  wire [15:0]input_0_array_0_q0;
  wire input_0_array_0_we0;
  wire [31:0]input_data_TDATA;
  wire input_data_TREADY;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire input_data_V_data_V_0_ack_in;
  wire input_data_V_data_V_0_load_A;
  wire input_data_V_data_V_0_load_B;
  wire [15:0]input_data_V_data_V_0_payload_A;
  wire [15:0]input_data_V_data_V_0_payload_B;
  wire input_data_V_data_V_0_sel;
  wire input_data_V_data_V_0_sel_rd_i_1_n_0;
  wire input_data_V_data_V_0_sel_wr;
  wire input_data_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]input_data_V_data_V_0_state;
  wire \input_data_V_data_V_0_state[0]_i_1_n_0 ;
  wire \input_data_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]input_data_V_dest_V_0_state;
  wire \input_data_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \input_data_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \input_data_V_dest_V_0_state_reg_n_0_[0] ;
  wire input_data_V_user_V_0_ack_in;
  wire input_data_V_user_V_0_payload_A;
  wire \input_data_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire input_data_V_user_V_0_payload_B;
  wire \input_data_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire input_data_V_user_V_0_sel;
  wire input_data_V_user_V_0_sel_rd_i_1_n_0;
  wire input_data_V_user_V_0_sel_wr;
  wire input_data_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]input_data_V_user_V_0_state;
  wire \input_data_V_user_V_0_state[0]_i_1_n_0 ;
  wire \input_data_V_user_V_0_state_reg_n_0_[0] ;
  wire interrupt;
  wire network_AXILiteS_s_axi_U_n_0;
  wire [31:0]\^output_data_TDATA ;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire output_data_V_data_V_1_ack_in;
  wire output_data_V_data_V_1_load_A;
  wire output_data_V_data_V_1_load_B;
  wire [31:0]output_data_V_data_V_1_payload_A;
  wire [31:0]output_data_V_data_V_1_payload_B;
  wire output_data_V_data_V_1_sel;
  wire output_data_V_data_V_1_sel_rd_i_1_n_0;
  wire output_data_V_data_V_1_sel_wr;
  wire output_data_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_data_V_1_state;
  wire \output_data_V_data_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]output_data_V_dest_V_1_state;
  wire \output_data_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]output_data_V_id_V_1_state;
  wire \output_data_V_id_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_id_V_1_state_reg_n_0_[0] ;
  wire \output_data_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]output_data_V_keep_V_1_state;
  wire \output_data_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_keep_V_1_state_reg_n_0_[0] ;
  wire \output_data_V_keep_V_1_state_reg_n_0_[1] ;
  wire output_data_V_last_V_1_ack_in;
  wire output_data_V_last_V_1_payload_A;
  wire \output_data_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire output_data_V_last_V_1_payload_B;
  wire \output_data_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire output_data_V_last_V_1_sel;
  wire output_data_V_last_V_1_sel_rd_i_1_n_0;
  wire output_data_V_last_V_1_sel_wr;
  wire output_data_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_last_V_1_state;
  wire \output_data_V_last_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]output_data_V_strb_V_1_state;
  wire \output_data_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_strb_V_1_state_reg_n_0_[0] ;
  wire \output_data_V_strb_V_1_state_reg_n_0_[1] ;
  wire output_data_V_user_V_1_ack_in;
  wire output_data_V_user_V_1_payload_A;
  wire \output_data_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire output_data_V_user_V_1_payload_B;
  wire \output_data_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire output_data_V_user_V_1_sel;
  wire output_data_V_user_V_1_sel_rd_i_1_n_0;
  wire output_data_V_user_V_1_sel_wr;
  wire output_data_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]output_data_V_user_V_1_state;
  wire \output_data_V_user_V_1_state[0]_i_1_n_0 ;
  wire \output_data_V_user_V_1_state_reg_n_0_[0] ;
  wire [5:2]p_0_in;
  wire [36:5]p_shl2_cast_fu_1095_p1;
  wire [9:5]p_shl_cast_fu_964_p1;
  wire ram_reg_i_29__6_n_1;
  wire ram_reg_i_29__6_n_2;
  wire ram_reg_i_29__6_n_3;
  wire ram_reg_i_31__6_n_0;
  wire ram_reg_i_31__6_n_1;
  wire ram_reg_i_31__6_n_2;
  wire ram_reg_i_31__6_n_3;
  wire ram_reg_i_35__7_n_0;
  wire ram_reg_i_36__7_n_0;
  wire [3:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [3:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [15:15]tmp_109_fu_539_p2;
  wire [14:1]tmp_114_cast_fu_525_p2;
  wire [14:0]tmp_114_cast_fu_544_p2;
  wire [14:0]tmp_114_cast_fu_544_p2_0;
  wire [14:0]tmp_114_cast_fu_548_p2;
  wire [14:0]tmp_114_cast_fu_548_p2_1;
  wire [15:15]tmp_114_fu_519_p2;
  wire [15:15]tmp_114_fu_539_p2;
  wire [15:15]tmp_114_fu_543_p2;
  wire [15:15]tmp_114_fu_543_p2_2;
  wire [15:0]tmp_118_reg_764;
  wire [15:0]tmp_119_fu_529_p2;
  wire [9:2]tmp_11_fu_1166_p2;
  wire [9:2]tmp_11_reg_1407;
  wire \tmp_11_reg_1407[4]_i_2_n_0 ;
  wire \tmp_11_reg_1407[4]_i_3_n_0 ;
  wire \tmp_11_reg_1407[4]_i_4_n_0 ;
  wire \tmp_11_reg_1407[8]_i_10_n_0 ;
  wire \tmp_11_reg_1407[8]_i_11_n_0 ;
  wire \tmp_11_reg_1407[8]_i_4_n_0 ;
  wire \tmp_11_reg_1407[8]_i_5_n_0 ;
  wire \tmp_11_reg_1407[8]_i_6_n_0 ;
  wire \tmp_11_reg_1407[8]_i_7_n_0 ;
  wire \tmp_11_reg_1407[8]_i_8_n_0 ;
  wire \tmp_11_reg_1407[8]_i_9_n_0 ;
  wire \tmp_11_reg_1407[9]_i_2_n_0 ;
  wire \tmp_11_reg_1407[9]_i_4_n_0 ;
  wire \tmp_11_reg_1407[9]_i_5_n_0 ;
  wire \tmp_11_reg_1407_reg[4]_i_1_n_0 ;
  wire \tmp_11_reg_1407_reg[4]_i_1_n_1 ;
  wire \tmp_11_reg_1407_reg[4]_i_1_n_2 ;
  wire \tmp_11_reg_1407_reg[4]_i_1_n_3 ;
  wire \tmp_11_reg_1407_reg[8]_i_1_n_0 ;
  wire \tmp_11_reg_1407_reg[8]_i_1_n_1 ;
  wire \tmp_11_reg_1407_reg[8]_i_1_n_2 ;
  wire \tmp_11_reg_1407_reg[8]_i_1_n_3 ;
  wire \tmp_11_reg_1407_reg[8]_i_2_n_0 ;
  wire \tmp_11_reg_1407_reg[8]_i_2_n_1 ;
  wire \tmp_11_reg_1407_reg[8]_i_2_n_2 ;
  wire \tmp_11_reg_1407_reg[8]_i_2_n_3 ;
  wire \tmp_11_reg_1407_reg[9]_i_3_n_3 ;
  wire [9:3]tmp_12_fu_1196_p2;
  wire [15:0]tmp_133_reg_764;
  wire [15:0]tmp_134_fu_529_p2;
  wire [7:2]tmp_13_fu_1154_p1;
  wire [14:14]tmp_25_reg_768;
  wire [14:14]tmp_29_reg_768;
  wire [14:14]tmp_36_reg_731;
  wire [9:4]tmp_3_fu_980_p2;
  wire \tmp_3_reg_1308_reg_n_0_[2] ;
  wire \tmp_3_reg_1308_reg_n_0_[3] ;
  wire \tmp_3_reg_1308_reg_n_0_[4] ;
  wire \tmp_3_reg_1308_reg_n_0_[5] ;
  wire \tmp_3_reg_1308_reg_n_0_[6] ;
  wire \tmp_3_reg_1308_reg_n_0_[7] ;
  wire \tmp_3_reg_1308_reg_n_0_[8] ;
  wire \tmp_3_reg_1308_reg_n_0_[9] ;
  wire [10:0]tmp_3_reg_649;
  wire tmp_55_fu_1075_p2;
  wire tmp_58_fu_1121_p2;
  wire [11:0]tmp_5_reg_653;
  wire tmp_60_fu_1180_p2;
  wire \tmp_6_reg_1394[3]_i_1_n_0 ;
  wire [5:0]tmp_6_reg_1394_reg__0;
  wire [9:2]tmp_7_cast_fu_1016_p1;
  wire [11:0]tmp_7_reg_653;
  wire tmp_83_fu_381_p2;
  wire tmp_99_fu_381_p2;
  wire [10:0]tmp_9_reg_649;
  wire tmp_last_V_reg_1430;
  wire tmp_last_V_reg_14300;
  wire \tmp_last_V_reg_1430[0]_i_10_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_11_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_12_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_13_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_14_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_15_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_16_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_17_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_18_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_19_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_1_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_20_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_21_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_2_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_3_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_4_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_5_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_6_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_7_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_8_n_0 ;
  wire \tmp_last_V_reg_1430[0]_i_9_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_10_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_11_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_12_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_13_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_14_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_15_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_16_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_17_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_18_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_19_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_1_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_20_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_21_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_2_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_3_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_4_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_5_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_7_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_8_n_0 ;
  wire \tmp_user_V_1_reg_1425[0]_i_9_n_0 ;
  wire \tmp_user_V_1_reg_1425_reg_n_0_[0] ;
  wire [31:0]width3_reg_366;
  wire width3_reg_3660;
  wire [4:1]width_4_fu_992_p2;
  wire [31:0]width_5_fu_1186_p2;
  wire [31:0]width_5_reg_1415;
  wire \width_5_reg_1415_reg[12]_i_1_n_0 ;
  wire \width_5_reg_1415_reg[12]_i_1_n_1 ;
  wire \width_5_reg_1415_reg[12]_i_1_n_2 ;
  wire \width_5_reg_1415_reg[12]_i_1_n_3 ;
  wire \width_5_reg_1415_reg[16]_i_1_n_0 ;
  wire \width_5_reg_1415_reg[16]_i_1_n_1 ;
  wire \width_5_reg_1415_reg[16]_i_1_n_2 ;
  wire \width_5_reg_1415_reg[16]_i_1_n_3 ;
  wire \width_5_reg_1415_reg[20]_i_1_n_0 ;
  wire \width_5_reg_1415_reg[20]_i_1_n_1 ;
  wire \width_5_reg_1415_reg[20]_i_1_n_2 ;
  wire \width_5_reg_1415_reg[20]_i_1_n_3 ;
  wire \width_5_reg_1415_reg[24]_i_1_n_0 ;
  wire \width_5_reg_1415_reg[24]_i_1_n_1 ;
  wire \width_5_reg_1415_reg[24]_i_1_n_2 ;
  wire \width_5_reg_1415_reg[24]_i_1_n_3 ;
  wire \width_5_reg_1415_reg[28]_i_1_n_0 ;
  wire \width_5_reg_1415_reg[28]_i_1_n_1 ;
  wire \width_5_reg_1415_reg[28]_i_1_n_2 ;
  wire \width_5_reg_1415_reg[28]_i_1_n_3 ;
  wire \width_5_reg_1415_reg[31]_i_1_n_2 ;
  wire \width_5_reg_1415_reg[31]_i_1_n_3 ;
  wire \width_5_reg_1415_reg[4]_i_1_n_0 ;
  wire \width_5_reg_1415_reg[4]_i_1_n_1 ;
  wire \width_5_reg_1415_reg[4]_i_1_n_2 ;
  wire \width_5_reg_1415_reg[4]_i_1_n_3 ;
  wire \width_5_reg_1415_reg[8]_i_1_n_0 ;
  wire \width_5_reg_1415_reg[8]_i_1_n_1 ;
  wire \width_5_reg_1415_reg[8]_i_1_n_2 ;
  wire \width_5_reg_1415_reg[8]_i_1_n_3 ;
  wire \width_reg_331[0]_i_1_n_0 ;
  wire [4:0]width_reg_331_reg__0;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[33]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[33]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[34]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[34]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[36]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[36]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[36]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[36]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_reg_1389_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_reg_1389_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_height_3_reg_1402_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_3_reg_1402_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_i_29__6_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_31__6_O_UNCONNECTED;
  wire [0:0]\NLW_tmp_11_reg_1407_reg[4]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_11_reg_1407_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_11_reg_1407_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_11_reg_1407_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_11_reg_1407_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_11_reg_1407_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_width_5_reg_1415_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_5_reg_1415_reg[31]_i_1_O_UNCONNECTED ;

  assign output_data_TDATA[31] = \^output_data_TDATA [31];
  assign output_data_TDATA[30] = \^output_data_TDATA [31];
  assign output_data_TDATA[29] = \^output_data_TDATA [31];
  assign output_data_TDATA[28] = \^output_data_TDATA [31];
  assign output_data_TDATA[27] = \^output_data_TDATA [31];
  assign output_data_TDATA[26] = \^output_data_TDATA [31];
  assign output_data_TDATA[25] = \^output_data_TDATA [31];
  assign output_data_TDATA[24] = \^output_data_TDATA [31];
  assign output_data_TDATA[23] = \^output_data_TDATA [31];
  assign output_data_TDATA[22] = \^output_data_TDATA [31];
  assign output_data_TDATA[21] = \^output_data_TDATA [31];
  assign output_data_TDATA[20] = \^output_data_TDATA [31];
  assign output_data_TDATA[19] = \^output_data_TDATA [31];
  assign output_data_TDATA[18] = \^output_data_TDATA [31];
  assign output_data_TDATA[17] = \^output_data_TDATA [31];
  assign output_data_TDATA[16] = \^output_data_TDATA [31];
  assign output_data_TDATA[15] = \^output_data_TDATA [31];
  assign output_data_TDATA[14:0] = \^output_data_TDATA [14:0];
  assign output_data_TDEST[0] = \<const0> ;
  assign output_data_TID[0] = \<const0> ;
  assign output_data_TKEEP[3] = \<const0> ;
  assign output_data_TKEEP[2] = \<const0> ;
  assign output_data_TKEEP[1] = \<const0> ;
  assign output_data_TKEEP[0] = \<const0> ;
  assign output_data_TSTRB[3] = \<const0> ;
  assign output_data_TSTRB[2] = \<const0> ;
  assign output_data_TSTRB[1] = \<const0> ;
  assign output_data_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7] = \^s_axi_AXILiteS_RDATA [7];
  assign s_axi_AXILiteS_RDATA[6] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[5] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[4] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[3:0] = \^s_axi_AXILiteS_RDATA [3:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_0_array Conv2D_0_array_U
       (.ADDRARDADDR(Conv2D_0_array_address0),
        .CO(grp_conv2d_fix16_1_fu_395_n_47),
        .Conv2D_0_array_ce0(Conv2D_0_array_ce0),
        .D(tmp_114_cast_fu_544_p2),
        .DI(Conv2D_0_array_U_n_16),
        .O(tmp_114_fu_539_p2),
        .P(tmp_133_reg_764),
        .Q(tmp_9_reg_649),
        .S({grp_conv2d_fix16_1_fu_395_n_17,grp_conv2d_fix16_1_fu_395_n_18}),
        .WEA({grp_conv2d_fix16_1_fu_395_n_75,grp_conv2d_fix16_1_fu_395_n_76}),
        .ap_clk(ap_clk),
        .d0(grp_conv2d_fix16_1_fu_395_output_r_d0),
        .\p_tmp_s_reg_769_reg[11] (grp_conv2d_fix16_1_fu_395_n_30),
        .q0(Conv2D_0_array_q0),
        .ram_reg_0_i_19__2(MaxPooling2D_0_array_q0),
        .ram_reg_5({Conv2D_0_array_U_n_50,Conv2D_0_array_U_n_51}),
        .ram_reg_7(tmp_83_fu_381_p2),
        .ram_reg_7_0({grp_conv2d_fix16_1_fu_395_n_77,grp_conv2d_fix16_1_fu_395_n_78}),
        .tmp_134_fu_529_p2(tmp_134_fu_529_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_1_array Conv2D_1_array_U
       (.ADDRARDADDR(Conv2D_1_array_address0),
        .CO(grp_conv2d_fix16_2_fu_413_n_31),
        .Conv2D_1_array_ce0(Conv2D_1_array_ce0),
        .D(tmp_114_cast_fu_548_p2),
        .DI(Conv2D_1_array_U_n_16),
        .DIADI(grp_conv2d_fix16_2_fu_413_Conv2D_1_array_d0),
        .DOADO(Conv2D_1_array_q0),
        .O(tmp_114_fu_543_p2),
        .P(tmp_29_reg_768),
        .Q({tmp_7_reg_653[11:9],tmp_7_reg_653[7:0]}),
        .S(grp_conv2d_fix16_2_fu_413_n_2),
        .WEA(Conv2D_1_array_we0),
        .ap_clk(ap_clk),
        .\p_tmp_s_reg_773_reg[14] (grp_conv2d_fix16_2_fu_413_n_14),
        .\p_tmp_s_reg_773_reg[14]_0 (grp_conv2d_fix16_2_fu_413_n_60),
        .ram_reg(Conv2D_1_array_U_n_17),
        .ram_reg_0(tmp_99_fu_381_p2),
        .ram_reg_1({Conv2D_1_array_U_n_35,Conv2D_1_array_U_n_36}),
        .ram_reg_2(Conv2D_1_array_U_n_37),
        .ram_reg_i_16__5(MaxPooling2D_1_array_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_1_array Conv2D_2_array_U
       (.ADDRARDADDR(Conv2D_2_array_address0),
        .CO(grp_conv2d_fix16_3_fu_431_n_47),
        .Conv2D_2_array_ce0(Conv2D_2_array_ce0),
        .D(tmp_114_cast_fu_544_p2_0),
        .DI(Conv2D_2_array_U_n_16),
        .DIADI(grp_conv2d_fix16_3_fu_431_output_r_d0),
        .DOADO(Conv2D_2_array_q0),
        .O(tmp_109_fu_539_p2),
        .P(tmp_118_reg_764),
        .Q(tmp_3_reg_649),
        .S({grp_conv2d_fix16_3_fu_431_n_17,grp_conv2d_fix16_3_fu_431_n_18}),
        .WEA(Conv2D_2_array_we0),
        .ap_clk(ap_clk),
        .\p_tmp_s_reg_769_reg[11] (grp_conv2d_fix16_3_fu_431_n_30),
        .ram_reg({Conv2D_2_array_U_n_49,Conv2D_2_array_U_n_50}),
        .tmp_119_fu_529_p2(tmp_119_fu_529_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_0_array Conv2D_3_array_U
       (.CO(grp_conv2d_fix16_228_fu_377_n_32),
        .D(tmp_114_cast_fu_548_p2_1),
        .DI(Conv2D_3_array_U_n_16),
        .O(tmp_114_fu_543_p2_2),
        .P(tmp_25_reg_768),
        .Q(tmp_5_reg_653),
        .S(grp_conv2d_fix16_228_fu_377_n_2),
        .WEA(Conv2D_3_array_we0),
        .addr0(Conv2D_3_array_address0),
        .ap_clk(ap_clk),
        .ce0(Conv2D_3_array_ce0),
        .d0(grp_conv2d_fix16_228_fu_377_output_r_d0),
        .\p_tmp_s_reg_773_reg[14] (grp_conv2d_fix16_228_fu_377_n_15),
        .\p_tmp_s_reg_773_reg[14]_0 (grp_conv2d_fix16_228_fu_377_n_61),
        .q0(Conv2D_3_array_q0),
        .ram_reg_1(Conv2D_3_array_U_n_17),
        .ram_reg_1_0({Conv2D_3_array_U_n_34,Conv2D_3_array_U_n_35}),
        .ram_reg_1_1(Conv2D_3_array_U_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_4_array Conv2D_4_array_U
       (.ADDRARDADDR(Conv2D_4_array_address0),
        .Conv2D_4_array_ce0(Conv2D_4_array_ce0),
        .D(Conv2D_4_array_q0),
        .DI(Conv2D_4_array_U_n_32),
        .DIADI(grp_conv2d_fix16_fu_449_output_r_d0),
        .O(tmp_114_fu_519_p2),
        .P(tmp_36_reg_731),
        .Q(tmp_11_reg_1407),
        .S({Conv2D_4_array_U_n_40,Conv2D_4_array_U_n_41}),
        .WEA(Conv2D_4_array_we0),
        .ap_clk(ap_clk),
        .ram_reg({tmp_114_cast_fu_525_p2,Conv2D_4_array_U_n_30}),
        .ram_reg_i_30__6(width3_reg_366[9:2]),
        .\tmp_11_reg_1407_reg[8] (tmp_12_fu_1196_p2));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_0_array_0 MaxPooling2D_0_array_U
       (.WEA(MaxPooling2D_0_array_we0),
        .addr0(MaxPooling2D_0_array_address0),
        .ap_clk(ap_clk),
        .ce0(MaxPooling2D_0_array_ce0),
        .d0(Conv2D_0_array_q0),
        .q0(MaxPooling2D_0_array_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_1_array_1 MaxPooling2D_1_array_U
       (.ADDRARDADDR(MaxPooling2D_1_array_address0),
        .DOADO(Conv2D_1_array_q0),
        .MaxPooling2D_1_array_ce0(MaxPooling2D_1_array_ce0),
        .WEA(MaxPooling2D_1_array_we0),
        .ap_clk(ap_clk),
        .ram_reg(MaxPooling2D_1_array_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_0_array Padding2D_0_array_U
       (.ADDRARDADDR(Padding2D_0_array_address0),
        .DIADI(grp_padding2d_fix16_4_fu_569_output_r_d0),
        .DOADO(Padding2D_0_array_q0),
        .Padding2D_0_array_ce0(Padding2D_0_array_ce0),
        .WEA(Padding2D_0_array_we0),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_1_array Padding2D_1_array_U
       (.WEA(Padding2D_1_array_we0),
        .addr0(Padding2D_1_array_address0),
        .ap_clk(ap_clk),
        .ce0(Padding2D_1_array_ce0),
        .d0(grp_padding2d_fix16_3_fu_478_output_r_d0),
        .q0(Padding2D_1_array_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_2_array Padding2D_2_array_U
       (.ADDRARDADDR(Padding2D_2_array_address0),
        .DIADI(grp_padding2d_fix16_2_fu_504_output_r_d0),
        .DOADO(Padding2D_2_array_q0),
        .Padding2D_2_array_ce0(Padding2D_2_array_ce0),
        .WEA(Padding2D_2_array_we0),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_3_array Padding2D_3_array_U
       (.ADDRARDADDR(Padding2D_3_array_address0),
        .DIADI(grp_padding2d_fix16_1_fu_491_output_r_d0),
        .DOADO(Padding2D_3_array_q0),
        .Padding2D_3_array_ce0(Padding2D_3_array_ce0),
        .WEA(Padding2D_3_array_we0),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_4_array Padding2D_4_array_U
       (.ADDRARDADDR(Padding2D_4_array_address0),
        .Padding2D_4_array_ce0(Padding2D_4_array_ce0),
        .WEA({grp_padding2d_fix16_fu_465_n_17,grp_padding2d_fix16_fu_465_n_18}),
        .ap_clk(ap_clk),
        .d0(grp_padding2d_fix16_fu_465_output_r_d0),
        .q0(Padding2D_4_array_q0),
        .ram_reg_7({grp_padding2d_fix16_fu_465_n_19,grp_padding2d_fix16_fu_465_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_1_array_2 UpSampling2D_0_array_U
       (.ADDRARDADDR(UpSampling2D_0_array_address0),
        .DOADO(UpSampling2D_0_array_q0),
        .UpSampling2D_0_array_ce0(UpSampling2D_0_array_ce0),
        .WEA(UpSampling2D_0_array_we0),
        .ap_clk(ap_clk),
        .ram_reg(Conv2D_2_array_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_0_array_3 UpSampling2D_1_array_U
       (.ADDRARDADDR(UpSampling2D_1_array_address0),
        .UpSampling2D_1_array_ce0(UpSampling2D_1_array_ce0),
        .WEA({grp_up_sampling2d_fix16_fu_543_n_17,grp_up_sampling2d_fix16_fu_543_n_18}),
        .ap_clk(ap_clk),
        .d0(Conv2D_3_array_q0),
        .q0(UpSampling2D_1_array_q0),
        .ram_reg_7({grp_up_sampling2d_fix16_fu_543_n_19,grp_up_sampling2d_fix16_fu_543_n_20}));
  LUT4 #(
    .INIT(16'h1DFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(input_data_V_user_V_0_payload_A),
        .I1(input_data_V_user_V_0_sel),
        .I2(input_data_V_user_V_0_payload_B),
        .I3(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2000000)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(input_data_V_user_V_0_payload_A),
        .I1(input_data_V_user_V_0_sel),
        .I2(input_data_V_user_V_0_payload_B),
        .I3(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state2),
        .I5(ap_NS_fsm159_out),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(ap_CS_fsm_state32),
        .I1(tmp_55_fu_1075_p2),
        .I2(ap_CS_fsm_state34),
        .I3(tmp_60_fu_1180_p2),
        .O(ap_NS_fsm[32]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(ap_CS_fsm_state33),
        .I1(tmp_58_fu_1121_p2),
        .I2(ap_CS_fsm_state36),
        .I3(output_data_V_data_V_1_ack_in),
        .O(ap_NS_fsm[33]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_10 
       (.I0(\height2_reg_354_reg_n_0_[20] ),
        .I1(\height2_reg_354_reg_n_0_[21] ),
        .O(\ap_CS_fsm[33]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_11 
       (.I0(\height2_reg_354_reg_n_0_[18] ),
        .I1(\height2_reg_354_reg_n_0_[19] ),
        .O(\ap_CS_fsm[33]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_13 
       (.I0(\height2_reg_354_reg_n_0_[16] ),
        .I1(\height2_reg_354_reg_n_0_[17] ),
        .O(\ap_CS_fsm[33]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_14 
       (.I0(\height2_reg_354_reg_n_0_[14] ),
        .I1(\height2_reg_354_reg_n_0_[15] ),
        .O(\ap_CS_fsm[33]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_15 
       (.I0(\height2_reg_354_reg_n_0_[12] ),
        .I1(\height2_reg_354_reg_n_0_[13] ),
        .O(\ap_CS_fsm[33]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_16 
       (.I0(\height2_reg_354_reg_n_0_[10] ),
        .I1(\height2_reg_354_reg_n_0_[11] ),
        .O(\ap_CS_fsm[33]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_17 
       (.I0(\height2_reg_354_reg_n_0_[4] ),
        .I1(\height2_reg_354_reg_n_0_[5] ),
        .O(\ap_CS_fsm[33]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[33]_i_18 
       (.I0(\height2_reg_354_reg_n_0_[2] ),
        .I1(\height2_reg_354_reg_n_0_[3] ),
        .O(\ap_CS_fsm[33]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_19 
       (.I0(\height2_reg_354_reg_n_0_[8] ),
        .I1(\height2_reg_354_reg_n_0_[9] ),
        .O(\ap_CS_fsm[33]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_20 
       (.I0(\height2_reg_354_reg_n_0_[6] ),
        .I1(\height2_reg_354_reg_n_0_[7] ),
        .O(\ap_CS_fsm[33]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[33]_i_21 
       (.I0(\height2_reg_354_reg_n_0_[4] ),
        .I1(\height2_reg_354_reg_n_0_[5] ),
        .O(\ap_CS_fsm[33]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[33]_i_22 
       (.I0(\height2_reg_354_reg_n_0_[2] ),
        .I1(\height2_reg_354_reg_n_0_[3] ),
        .O(\ap_CS_fsm[33]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_4 
       (.I0(\height2_reg_354_reg_n_0_[30] ),
        .I1(\height2_reg_354_reg_n_0_[31] ),
        .O(\ap_CS_fsm[33]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_5 
       (.I0(\height2_reg_354_reg_n_0_[28] ),
        .I1(\height2_reg_354_reg_n_0_[29] ),
        .O(\ap_CS_fsm[33]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_6 
       (.I0(\height2_reg_354_reg_n_0_[26] ),
        .I1(\height2_reg_354_reg_n_0_[27] ),
        .O(\ap_CS_fsm[33]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_8 
       (.I0(\height2_reg_354_reg_n_0_[24] ),
        .I1(\height2_reg_354_reg_n_0_[25] ),
        .O(\ap_CS_fsm[33]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[33]_i_9 
       (.I0(\height2_reg_354_reg_n_0_[22] ),
        .I1(\height2_reg_354_reg_n_0_[23] ),
        .O(\ap_CS_fsm[33]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(ap_CS_fsm_state34),
        .I1(tmp_60_fu_1180_p2),
        .I2(output_data_V_data_V_1_ack_in),
        .I3(ap_CS_fsm_state35),
        .O(ap_NS_fsm[34]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_10 
       (.I0(width3_reg_366[20]),
        .I1(width3_reg_366[21]),
        .O(\ap_CS_fsm[34]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_11 
       (.I0(width3_reg_366[18]),
        .I1(width3_reg_366[19]),
        .O(\ap_CS_fsm[34]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_13 
       (.I0(width3_reg_366[16]),
        .I1(width3_reg_366[17]),
        .O(\ap_CS_fsm[34]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_14 
       (.I0(width3_reg_366[14]),
        .I1(width3_reg_366[15]),
        .O(\ap_CS_fsm[34]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_15 
       (.I0(width3_reg_366[12]),
        .I1(width3_reg_366[13]),
        .O(\ap_CS_fsm[34]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_16 
       (.I0(width3_reg_366[10]),
        .I1(width3_reg_366[11]),
        .O(\ap_CS_fsm[34]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_17 
       (.I0(width3_reg_366[4]),
        .I1(width3_reg_366[5]),
        .O(\ap_CS_fsm[34]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[34]_i_18 
       (.I0(width3_reg_366[2]),
        .I1(width3_reg_366[3]),
        .O(\ap_CS_fsm[34]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_19 
       (.I0(width3_reg_366[8]),
        .I1(width3_reg_366[9]),
        .O(\ap_CS_fsm[34]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_20 
       (.I0(width3_reg_366[6]),
        .I1(width3_reg_366[7]),
        .O(\ap_CS_fsm[34]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[34]_i_21 
       (.I0(width3_reg_366[4]),
        .I1(width3_reg_366[5]),
        .O(\ap_CS_fsm[34]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[34]_i_22 
       (.I0(width3_reg_366[2]),
        .I1(width3_reg_366[3]),
        .O(\ap_CS_fsm[34]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_4 
       (.I0(width3_reg_366[30]),
        .I1(width3_reg_366[31]),
        .O(\ap_CS_fsm[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_5 
       (.I0(width3_reg_366[28]),
        .I1(width3_reg_366[29]),
        .O(\ap_CS_fsm[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_6 
       (.I0(width3_reg_366[26]),
        .I1(width3_reg_366[27]),
        .O(\ap_CS_fsm[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_8 
       (.I0(width3_reg_366[24]),
        .I1(width3_reg_366[25]),
        .O(\ap_CS_fsm[34]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[34]_i_9 
       (.I0(width3_reg_366[22]),
        .I1(width3_reg_366[23]),
        .O(\ap_CS_fsm[34]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ap_CS_fsm_state36),
        .I1(ap_CS_fsm_state35),
        .I2(output_data_V_data_V_1_ack_in),
        .O(ap_NS_fsm[35]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(tmp_55_fu_1075_p2),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state37),
        .I3(network_AXILiteS_s_axi_U_n_0),
        .O(ap_NS_fsm[36]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_10 
       (.I0(p_shl2_cast_fu_1095_p1[25]),
        .I1(p_shl2_cast_fu_1095_p1[26]),
        .O(\ap_CS_fsm[36]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_11 
       (.I0(p_shl2_cast_fu_1095_p1[23]),
        .I1(p_shl2_cast_fu_1095_p1[24]),
        .O(\ap_CS_fsm[36]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_12 
       (.I0(p_shl2_cast_fu_1095_p1[21]),
        .I1(p_shl2_cast_fu_1095_p1[22]),
        .O(\ap_CS_fsm[36]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_14 
       (.I0(p_shl2_cast_fu_1095_p1[19]),
        .I1(p_shl2_cast_fu_1095_p1[20]),
        .O(\ap_CS_fsm[36]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_15 
       (.I0(p_shl2_cast_fu_1095_p1[17]),
        .I1(p_shl2_cast_fu_1095_p1[18]),
        .O(\ap_CS_fsm[36]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_16 
       (.I0(p_shl2_cast_fu_1095_p1[15]),
        .I1(p_shl2_cast_fu_1095_p1[16]),
        .O(\ap_CS_fsm[36]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_17 
       (.I0(p_shl2_cast_fu_1095_p1[13]),
        .I1(p_shl2_cast_fu_1095_p1[14]),
        .O(\ap_CS_fsm[36]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_18 
       (.I0(p_shl2_cast_fu_1095_p1[6]),
        .I1(p_shl2_cast_fu_1095_p1[5]),
        .O(\ap_CS_fsm[36]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_19 
       (.I0(p_shl2_cast_fu_1095_p1[11]),
        .I1(p_shl2_cast_fu_1095_p1[12]),
        .O(\ap_CS_fsm[36]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_20 
       (.I0(p_shl2_cast_fu_1095_p1[9]),
        .I1(p_shl2_cast_fu_1095_p1[10]),
        .O(\ap_CS_fsm[36]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_21 
       (.I0(p_shl2_cast_fu_1095_p1[7]),
        .I1(p_shl2_cast_fu_1095_p1[8]),
        .O(\ap_CS_fsm[36]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[36]_i_22 
       (.I0(p_shl2_cast_fu_1095_p1[5]),
        .I1(p_shl2_cast_fu_1095_p1[6]),
        .O(\ap_CS_fsm[36]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_4 
       (.I0(p_shl2_cast_fu_1095_p1[35]),
        .I1(p_shl2_cast_fu_1095_p1[36]),
        .O(\ap_CS_fsm[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_5 
       (.I0(p_shl2_cast_fu_1095_p1[33]),
        .I1(p_shl2_cast_fu_1095_p1[34]),
        .O(\ap_CS_fsm[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_6 
       (.I0(p_shl2_cast_fu_1095_p1[31]),
        .I1(p_shl2_cast_fu_1095_p1[32]),
        .O(\ap_CS_fsm[36]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_7 
       (.I0(p_shl2_cast_fu_1095_p1[29]),
        .I1(p_shl2_cast_fu_1095_p1[30]),
        .O(\ap_CS_fsm[36]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[36]_i_9 
       (.I0(p_shl2_cast_fu_1095_p1[27]),
        .I1(p_shl2_cast_fu_1095_p1[28]),
        .O(\ap_CS_fsm[36]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_NS_fsm161_out),
        .I1(input_0_array_0_U_n_18),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(p_shl_cast_fu_964_p1[5]),
        .I2(p_shl_cast_fu_964_p1[6]),
        .I3(p_shl_cast_fu_964_p1[8]),
        .I4(p_shl_cast_fu_964_p1[7]),
        .I5(p_shl_cast_fu_964_p1[9]),
        .O(grp_padding2d_fix16_4_fu_569_ap_start_reg0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[33]_i_12 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[33]_i_12_n_0 ,\ap_CS_fsm_reg[33]_i_12_n_1 ,\ap_CS_fsm_reg[33]_i_12_n_2 ,\ap_CS_fsm_reg[33]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[33]_i_17_n_0 ,\ap_CS_fsm[33]_i_18_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[33]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_19_n_0 ,\ap_CS_fsm[33]_i_20_n_0 ,\ap_CS_fsm[33]_i_21_n_0 ,\ap_CS_fsm[33]_i_22_n_0 }));
  CARRY4 \ap_CS_fsm_reg[33]_i_2 
       (.CI(\ap_CS_fsm_reg[33]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[33]_i_2_CO_UNCONNECTED [3],tmp_58_fu_1121_p2,\ap_CS_fsm_reg[33]_i_2_n_2 ,\ap_CS_fsm_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\height2_reg_354_reg_n_0_[31] ,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[33]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[33]_i_4_n_0 ,\ap_CS_fsm[33]_i_5_n_0 ,\ap_CS_fsm[33]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[33]_i_3 
       (.CI(\ap_CS_fsm_reg[33]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[33]_i_3_n_0 ,\ap_CS_fsm_reg[33]_i_3_n_1 ,\ap_CS_fsm_reg[33]_i_3_n_2 ,\ap_CS_fsm_reg[33]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[33]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_8_n_0 ,\ap_CS_fsm[33]_i_9_n_0 ,\ap_CS_fsm[33]_i_10_n_0 ,\ap_CS_fsm[33]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[33]_i_7 
       (.CI(\ap_CS_fsm_reg[33]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[33]_i_7_n_0 ,\ap_CS_fsm_reg[33]_i_7_n_1 ,\ap_CS_fsm_reg[33]_i_7_n_2 ,\ap_CS_fsm_reg[33]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[33]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[33]_i_13_n_0 ,\ap_CS_fsm[33]_i_14_n_0 ,\ap_CS_fsm[33]_i_15_n_0 ,\ap_CS_fsm[33]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[34]_i_12 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[34]_i_12_n_0 ,\ap_CS_fsm_reg[34]_i_12_n_1 ,\ap_CS_fsm_reg[34]_i_12_n_2 ,\ap_CS_fsm_reg[34]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[34]_i_17_n_0 ,\ap_CS_fsm[34]_i_18_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[34]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[34]_i_19_n_0 ,\ap_CS_fsm[34]_i_20_n_0 ,\ap_CS_fsm[34]_i_21_n_0 ,\ap_CS_fsm[34]_i_22_n_0 }));
  CARRY4 \ap_CS_fsm_reg[34]_i_2 
       (.CI(\ap_CS_fsm_reg[34]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[34]_i_2_CO_UNCONNECTED [3],tmp_60_fu_1180_p2,\ap_CS_fsm_reg[34]_i_2_n_2 ,\ap_CS_fsm_reg[34]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,width3_reg_366[31],1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[34]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[34]_i_4_n_0 ,\ap_CS_fsm[34]_i_5_n_0 ,\ap_CS_fsm[34]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[34]_i_3 
       (.CI(\ap_CS_fsm_reg[34]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[34]_i_3_n_0 ,\ap_CS_fsm_reg[34]_i_3_n_1 ,\ap_CS_fsm_reg[34]_i_3_n_2 ,\ap_CS_fsm_reg[34]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[34]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[34]_i_8_n_0 ,\ap_CS_fsm[34]_i_9_n_0 ,\ap_CS_fsm[34]_i_10_n_0 ,\ap_CS_fsm[34]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[34]_i_7 
       (.CI(\ap_CS_fsm_reg[34]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[34]_i_7_n_0 ,\ap_CS_fsm_reg[34]_i_7_n_1 ,\ap_CS_fsm_reg[34]_i_7_n_2 ,\ap_CS_fsm_reg[34]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[34]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[34]_i_13_n_0 ,\ap_CS_fsm[34]_i_14_n_0 ,\ap_CS_fsm[34]_i_15_n_0 ,\ap_CS_fsm[34]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[36]_i_13 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[36]_i_13_n_0 ,\ap_CS_fsm_reg[36]_i_13_n_1 ,\ap_CS_fsm_reg[36]_i_13_n_2 ,\ap_CS_fsm_reg[36]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[36]_i_18_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[36]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[36]_i_19_n_0 ,\ap_CS_fsm[36]_i_20_n_0 ,\ap_CS_fsm[36]_i_21_n_0 ,\ap_CS_fsm[36]_i_22_n_0 }));
  CARRY4 \ap_CS_fsm_reg[36]_i_2 
       (.CI(\ap_CS_fsm_reg[36]_i_3_n_0 ),
        .CO({tmp_55_fu_1075_p2,\ap_CS_fsm_reg[36]_i_2_n_1 ,\ap_CS_fsm_reg[36]_i_2_n_2 ,\ap_CS_fsm_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_shl2_cast_fu_1095_p1[36],1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[36]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[36]_i_4_n_0 ,\ap_CS_fsm[36]_i_5_n_0 ,\ap_CS_fsm[36]_i_6_n_0 ,\ap_CS_fsm[36]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[36]_i_3 
       (.CI(\ap_CS_fsm_reg[36]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[36]_i_3_n_0 ,\ap_CS_fsm_reg[36]_i_3_n_1 ,\ap_CS_fsm_reg[36]_i_3_n_2 ,\ap_CS_fsm_reg[36]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[36]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[36]_i_9_n_0 ,\ap_CS_fsm[36]_i_10_n_0 ,\ap_CS_fsm[36]_i_11_n_0 ,\ap_CS_fsm[36]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[36]_i_8 
       (.CI(\ap_CS_fsm_reg[36]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[36]_i_8_n_0 ,\ap_CS_fsm_reg[36]_i_8_n_1 ,\ap_CS_fsm_reg[36]_i_8_n_2 ,\ap_CS_fsm_reg[36]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[36]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[36]_i_14_n_0 ,\ap_CS_fsm[36]_i_15_n_0 ,\ap_CS_fsm[36]_i_16_n_0 ,\ap_CS_fsm[36]_i_17_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \depth1_reg_342[31]_i_2 
       (.I0(ap_CS_fsm_state33),
        .I1(tmp_58_fu_1121_p2),
        .O(ap_NS_fsm142_out));
  FDRE \depth1_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[0]),
        .Q(p_shl2_cast_fu_1095_p1[5]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[10]),
        .Q(p_shl2_cast_fu_1095_p1[15]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[11]),
        .Q(p_shl2_cast_fu_1095_p1[16]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[12]),
        .Q(p_shl2_cast_fu_1095_p1[17]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[13]),
        .Q(p_shl2_cast_fu_1095_p1[18]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[14]),
        .Q(p_shl2_cast_fu_1095_p1[19]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[15]),
        .Q(p_shl2_cast_fu_1095_p1[20]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[16]),
        .Q(p_shl2_cast_fu_1095_p1[21]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[17]),
        .Q(p_shl2_cast_fu_1095_p1[22]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[18]),
        .Q(p_shl2_cast_fu_1095_p1[23]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[19]),
        .Q(p_shl2_cast_fu_1095_p1[24]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[1]),
        .Q(p_shl2_cast_fu_1095_p1[6]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[20]),
        .Q(p_shl2_cast_fu_1095_p1[25]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[21]),
        .Q(p_shl2_cast_fu_1095_p1[26]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[22]),
        .Q(p_shl2_cast_fu_1095_p1[27]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[23]),
        .Q(p_shl2_cast_fu_1095_p1[28]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[24]),
        .Q(p_shl2_cast_fu_1095_p1[29]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[25]),
        .Q(p_shl2_cast_fu_1095_p1[30]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[26]),
        .Q(p_shl2_cast_fu_1095_p1[31]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[27]),
        .Q(p_shl2_cast_fu_1095_p1[32]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[28]),
        .Q(p_shl2_cast_fu_1095_p1[33]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[29]),
        .Q(p_shl2_cast_fu_1095_p1[34]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[2]),
        .Q(p_shl2_cast_fu_1095_p1[7]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[30]),
        .Q(p_shl2_cast_fu_1095_p1[35]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[31]),
        .Q(p_shl2_cast_fu_1095_p1[36]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[3]),
        .Q(p_shl2_cast_fu_1095_p1[8]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[4]),
        .Q(p_shl2_cast_fu_1095_p1[9]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[5]),
        .Q(p_shl2_cast_fu_1095_p1[10]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[6]),
        .Q(p_shl2_cast_fu_1095_p1[11]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[7]),
        .Q(p_shl2_cast_fu_1095_p1[12]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[8]),
        .Q(p_shl2_cast_fu_1095_p1[13]),
        .R(depth1_reg_342));
  FDRE \depth1_reg_342_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(depth_reg_1389[9]),
        .Q(p_shl2_cast_fu_1095_p1[14]),
        .R(depth1_reg_342));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_reg_1389[0]_i_1 
       (.I0(p_shl2_cast_fu_1095_p1[5]),
        .O(\depth_reg_1389[0]_i_1_n_0 ));
  FDRE \depth_reg_1389_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(\depth_reg_1389[0]_i_1_n_0 ),
        .Q(depth_reg_1389[0]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[10]),
        .Q(depth_reg_1389[10]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[11]),
        .Q(depth_reg_1389[11]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[12]),
        .Q(depth_reg_1389[12]),
        .R(1'b0));
  CARRY4 \depth_reg_1389_reg[12]_i_1 
       (.CI(\depth_reg_1389_reg[8]_i_1_n_0 ),
        .CO({\depth_reg_1389_reg[12]_i_1_n_0 ,\depth_reg_1389_reg[12]_i_1_n_1 ,\depth_reg_1389_reg[12]_i_1_n_2 ,\depth_reg_1389_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1081_p2[12:9]),
        .S(p_shl2_cast_fu_1095_p1[17:14]));
  FDRE \depth_reg_1389_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[13]),
        .Q(depth_reg_1389[13]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[14]),
        .Q(depth_reg_1389[14]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[15]),
        .Q(depth_reg_1389[15]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[16]),
        .Q(depth_reg_1389[16]),
        .R(1'b0));
  CARRY4 \depth_reg_1389_reg[16]_i_1 
       (.CI(\depth_reg_1389_reg[12]_i_1_n_0 ),
        .CO({\depth_reg_1389_reg[16]_i_1_n_0 ,\depth_reg_1389_reg[16]_i_1_n_1 ,\depth_reg_1389_reg[16]_i_1_n_2 ,\depth_reg_1389_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1081_p2[16:13]),
        .S(p_shl2_cast_fu_1095_p1[21:18]));
  FDRE \depth_reg_1389_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[17]),
        .Q(depth_reg_1389[17]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[18]),
        .Q(depth_reg_1389[18]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[19]),
        .Q(depth_reg_1389[19]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[1]),
        .Q(depth_reg_1389[1]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[20]),
        .Q(depth_reg_1389[20]),
        .R(1'b0));
  CARRY4 \depth_reg_1389_reg[20]_i_1 
       (.CI(\depth_reg_1389_reg[16]_i_1_n_0 ),
        .CO({\depth_reg_1389_reg[20]_i_1_n_0 ,\depth_reg_1389_reg[20]_i_1_n_1 ,\depth_reg_1389_reg[20]_i_1_n_2 ,\depth_reg_1389_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1081_p2[20:17]),
        .S(p_shl2_cast_fu_1095_p1[25:22]));
  FDRE \depth_reg_1389_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[21]),
        .Q(depth_reg_1389[21]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[22]),
        .Q(depth_reg_1389[22]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[23]),
        .Q(depth_reg_1389[23]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[24]),
        .Q(depth_reg_1389[24]),
        .R(1'b0));
  CARRY4 \depth_reg_1389_reg[24]_i_1 
       (.CI(\depth_reg_1389_reg[20]_i_1_n_0 ),
        .CO({\depth_reg_1389_reg[24]_i_1_n_0 ,\depth_reg_1389_reg[24]_i_1_n_1 ,\depth_reg_1389_reg[24]_i_1_n_2 ,\depth_reg_1389_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1081_p2[24:21]),
        .S(p_shl2_cast_fu_1095_p1[29:26]));
  FDRE \depth_reg_1389_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[25]),
        .Q(depth_reg_1389[25]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[26]),
        .Q(depth_reg_1389[26]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[27]),
        .Q(depth_reg_1389[27]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[28]),
        .Q(depth_reg_1389[28]),
        .R(1'b0));
  CARRY4 \depth_reg_1389_reg[28]_i_1 
       (.CI(\depth_reg_1389_reg[24]_i_1_n_0 ),
        .CO({\depth_reg_1389_reg[28]_i_1_n_0 ,\depth_reg_1389_reg[28]_i_1_n_1 ,\depth_reg_1389_reg[28]_i_1_n_2 ,\depth_reg_1389_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1081_p2[28:25]),
        .S(p_shl2_cast_fu_1095_p1[33:30]));
  FDRE \depth_reg_1389_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[29]),
        .Q(depth_reg_1389[29]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[2]),
        .Q(depth_reg_1389[2]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[30]),
        .Q(depth_reg_1389[30]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[31]),
        .Q(depth_reg_1389[31]),
        .R(1'b0));
  CARRY4 \depth_reg_1389_reg[31]_i_1 
       (.CI(\depth_reg_1389_reg[28]_i_1_n_0 ),
        .CO({\NLW_depth_reg_1389_reg[31]_i_1_CO_UNCONNECTED [3:2],\depth_reg_1389_reg[31]_i_1_n_2 ,\depth_reg_1389_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_reg_1389_reg[31]_i_1_O_UNCONNECTED [3],depth_fu_1081_p2[31:29]}),
        .S({1'b0,p_shl2_cast_fu_1095_p1[36:34]}));
  FDRE \depth_reg_1389_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[3]),
        .Q(depth_reg_1389[3]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[4]),
        .Q(depth_reg_1389[4]),
        .R(1'b0));
  CARRY4 \depth_reg_1389_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\depth_reg_1389_reg[4]_i_1_n_0 ,\depth_reg_1389_reg[4]_i_1_n_1 ,\depth_reg_1389_reg[4]_i_1_n_2 ,\depth_reg_1389_reg[4]_i_1_n_3 }),
        .CYINIT(p_shl2_cast_fu_1095_p1[5]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1081_p2[4:1]),
        .S(p_shl2_cast_fu_1095_p1[9:6]));
  FDRE \depth_reg_1389_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[5]),
        .Q(depth_reg_1389[5]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[6]),
        .Q(depth_reg_1389[6]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[7]),
        .Q(depth_reg_1389[7]),
        .R(1'b0));
  FDRE \depth_reg_1389_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[8]),
        .Q(depth_reg_1389[8]),
        .R(1'b0));
  CARRY4 \depth_reg_1389_reg[8]_i_1 
       (.CI(\depth_reg_1389_reg[4]_i_1_n_0 ),
        .CO({\depth_reg_1389_reg[8]_i_1_n_0 ,\depth_reg_1389_reg[8]_i_1_n_1 ,\depth_reg_1389_reg[8]_i_1_n_2 ,\depth_reg_1389_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_fu_1081_p2[8:5]),
        .S(p_shl2_cast_fu_1095_p1[13:10]));
  FDRE \depth_reg_1389_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state32),
        .D(depth_fu_1081_p2[9]),
        .Q(depth_reg_1389[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_1 grp_conv2d_fix16_1_fu_395
       (.ADDRARDADDR(Conv2D_0_array_address0),
        .CO(grp_conv2d_fix16_1_fu_395_n_47),
        .Conv2D_0_array_ce0(Conv2D_0_array_ce0),
        .\Conv2D_0_b_load_cast_reg_644_reg[10]_0 (tmp_9_reg_649),
        .\Conv2D_0_b_load_cast_reg_644_reg[10]_1 (grp_conv2d_fix16_1_fu_395_n_30),
        .D(ap_NS_fsm[7:6]),
        .DI(Conv2D_0_array_U_n_16),
        .DOADO(Padding2D_0_array_q0),
        .O(tmp_114_fu_539_p2),
        .P(tmp_133_reg_764),
        .Q(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_ce0),
        .S({grp_conv2d_fix16_1_fu_395_n_17,grp_conv2d_fix16_1_fu_395_n_18}),
        .SR(ap_rst_n_inv),
        .WEA({grp_conv2d_fix16_1_fu_395_n_75,grp_conv2d_fix16_1_fu_395_n_76}),
        .\ap_CS_fsm_reg[5]_0 (grp_conv2d_fix16_1_fu_395_n_79),
        .\ap_CS_fsm_reg[6]_0 ({grp_conv2d_fix16_1_fu_395_n_77,grp_conv2d_fix16_1_fu_395_n_78}),
        .ap_clk(ap_clk),
        .d0(grp_conv2d_fix16_1_fu_395_output_r_d0),
        .grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0),
        .grp_conv2d_fix16_1_fu_395_ap_start_reg(grp_conv2d_fix16_1_fu_395_ap_start_reg),
        .grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0),
        .\p_tmp_s_reg_769_reg[14]_0 (tmp_114_cast_fu_544_p2),
        .\p_tmp_s_reg_769_reg[14]_i_3 ({Conv2D_0_array_U_n_50,Conv2D_0_array_U_n_51}),
        .q0(Conv2D_0_array_q0[11:0]),
        .ram_reg_0({ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .ram_reg_0_0(grp_max_pooling2d_fix16_1_fu_517_n_31),
        .tmp_134_fu_529_p2(tmp_134_fu_529_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_1_fu_395_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_1_fu_395_n_79),
        .Q(grp_conv2d_fix16_1_fu_395_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_228 grp_conv2d_fix16_228_fu_377
       (.CO(grp_conv2d_fix16_228_fu_377_n_32),
        .Conv2D_3_array_address0(grp_up_sampling2d_fix16_fu_543_Conv2D_3_array_address0),
        .\Conv2D_3_b_load_cast_reg_648_reg[11]_0 (tmp_5_reg_653),
        .\Conv2D_3_b_load_cast_reg_648_reg[11]_1 (grp_conv2d_fix16_228_fu_377_n_15),
        .\Conv2D_3_b_load_cast_reg_648_reg[11]_2 (grp_conv2d_fix16_228_fu_377_n_61),
        .D(ap_NS_fsm[25:24]),
        .DI(Conv2D_3_array_U_n_16),
        .DOADO(Padding2D_3_array_q0),
        .O(tmp_114_fu_543_p2_2),
        .P(tmp_25_reg_768),
        .Q(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_ce0),
        .S(grp_conv2d_fix16_228_fu_377_n_2),
        .SR(ap_rst_n_inv),
        .WEA(Conv2D_3_array_we0),
        .addr0(Conv2D_3_array_address0),
        .\ap_CS_fsm_reg[23] (grp_conv2d_fix16_228_fu_377_n_60),
        .ap_clk(ap_clk),
        .ce0(Conv2D_3_array_ce0),
        .d0(grp_conv2d_fix16_228_fu_377_output_r_d0),
        .grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0),
        .grp_conv2d_fix16_228_fu_377_ap_start_reg(grp_conv2d_fix16_228_fu_377_ap_start_reg),
        .\p_tmp_s_reg_773_reg[14]_0 (tmp_114_cast_fu_548_p2_1),
        .\p_tmp_s_reg_773_reg[14]_i_3 (Conv2D_3_array_U_n_36),
        .q0(Conv2D_3_array_q0[13:0]),
        .ram_reg_0({ap_CS_fsm_state27,ap_CS_fsm_state25,ap_CS_fsm_state24}),
        .ram_reg_0_0(grp_up_sampling2d_fix16_fu_543_Conv2D_3_array_ce0),
        .ram_reg_1(Conv2D_3_array_U_n_17),
        .ram_reg_1_0({Conv2D_3_array_U_n_34,Conv2D_3_array_U_n_35}));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_228_fu_377_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_228_fu_377_n_60),
        .Q(grp_conv2d_fix16_228_fu_377_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_2 grp_conv2d_fix16_2_fu_413
       (.ADDRARDADDR(Conv2D_1_array_address0),
        .CO(grp_conv2d_fix16_2_fu_413_n_31),
        .Conv2D_1_array_ce0(Conv2D_1_array_ce0),
        .\Conv2D_1_b_load_cast_reg_648_reg[11]_0 ({tmp_7_reg_653[11:9],tmp_7_reg_653[7:0]}),
        .\Conv2D_1_b_load_cast_reg_648_reg[11]_1 (grp_conv2d_fix16_2_fu_413_n_14),
        .\Conv2D_1_b_load_cast_reg_648_reg[11]_2 (grp_conv2d_fix16_2_fu_413_n_60),
        .D(ap_NS_fsm[13:12]),
        .DI(Conv2D_1_array_U_n_16),
        .DIADI(grp_conv2d_fix16_2_fu_413_Conv2D_1_array_d0),
        .DOADO(Conv2D_1_array_q0[13:0]),
        .O(tmp_114_fu_543_p2),
        .P(tmp_29_reg_768),
        .Q(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_ce0),
        .S(grp_conv2d_fix16_2_fu_413_n_2),
        .SR(ap_rst_n_inv),
        .WEA(Conv2D_1_array_we0),
        .\ap_CS_fsm_reg[11]_0 (grp_conv2d_fix16_2_fu_413_n_59),
        .ap_clk(ap_clk),
        .grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0),
        .grp_conv2d_fix16_2_fu_413_ap_start_reg(grp_conv2d_fix16_2_fu_413_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_530_input_r_address0(grp_max_pooling2d_fix16_fu_530_input_r_address0),
        .\p_tmp_s_reg_773_reg[14]_0 (tmp_114_cast_fu_548_p2),
        .\p_tmp_s_reg_773_reg[14]_i_3__0 (Conv2D_1_array_U_n_37),
        .q0(Padding2D_1_array_q0),
        .ram_reg(Conv2D_1_array_U_n_17),
        .ram_reg_0({Conv2D_1_array_U_n_35,Conv2D_1_array_U_n_36}),
        .ram_reg_1({ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state12}),
        .ram_reg_2(grp_max_pooling2d_fix16_fu_530_n_25));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_2_fu_413_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_2_fu_413_n_59),
        .Q(grp_conv2d_fix16_2_fu_413_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16_3 grp_conv2d_fix16_3_fu_431
       (.ADDRARDADDR(Conv2D_2_array_address0),
        .CO(grp_conv2d_fix16_3_fu_431_n_47),
        .Conv2D_2_array_address0(grp_up_sampling2d_fix16_1_fu_556_Conv2D_2_array_address0),
        .Conv2D_2_array_ce0(Conv2D_2_array_ce0),
        .\Conv2D_2_b_load_cast_reg_644_reg[10]_0 (tmp_3_reg_649),
        .\Conv2D_2_b_load_cast_reg_644_reg[10]_1 (grp_conv2d_fix16_3_fu_431_n_30),
        .D(ap_NS_fsm[19:18]),
        .DI(Conv2D_2_array_U_n_16),
        .DIADI(grp_conv2d_fix16_3_fu_431_output_r_d0),
        .DOADO(Padding2D_2_array_q0),
        .O(tmp_109_fu_539_p2),
        .P(tmp_118_reg_764),
        .Q(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_ce0),
        .S({grp_conv2d_fix16_3_fu_431_n_17,grp_conv2d_fix16_3_fu_431_n_18}),
        .SR(ap_rst_n_inv),
        .WEA(Conv2D_2_array_we0),
        .\ap_CS_fsm_reg[17] (grp_conv2d_fix16_3_fu_431_n_72),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0),
        .grp_conv2d_fix16_3_fu_431_ap_start_reg(grp_conv2d_fix16_3_fu_431_ap_start_reg),
        .\p_tmp_s_reg_769_reg[11]_0 (Conv2D_2_array_q0[11:0]),
        .\p_tmp_s_reg_769_reg[14]_0 (tmp_114_cast_fu_544_p2_0),
        .\p_tmp_s_reg_769_reg[14]_i_3__0 ({Conv2D_2_array_U_n_49,Conv2D_2_array_U_n_50}),
        .ram_reg({ap_CS_fsm_state21,ap_CS_fsm_state19,ap_CS_fsm_state18}),
        .ram_reg_0(grp_up_sampling2d_fix16_1_fu_556_Conv2D_2_array_ce0),
        .tmp_119_fu_529_p2(tmp_119_fu_529_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_3_fu_431_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_3_fu_431_n_72),
        .Q(grp_conv2d_fix16_3_fu_431_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_fix16 grp_conv2d_fix16_fu_449
       (.ADDRARDADDR(Conv2D_4_array_address0),
        .CO(tmp_58_fu_1121_p2),
        .Conv2D_4_array_ce0(Conv2D_4_array_ce0),
        .D(Conv2D_4_array_q0[13:0]),
        .DI(Conv2D_4_array_U_n_32),
        .DIADI(grp_conv2d_fix16_fu_449_output_r_d0),
        .O(tmp_114_fu_519_p2),
        .P(tmp_36_reg_731),
        .Q(grp_conv2d_fix16_fu_449_Padding2D_4_array_ce0),
        .S({Conv2D_4_array_U_n_40,Conv2D_4_array_U_n_41}),
        .SR(depth1_reg_342),
        .WEA(Conv2D_4_array_we0),
        .\ap_CS_fsm_reg[0]_0 (ap_rst_n_inv),
        .\ap_CS_fsm_reg[29] (grp_conv2d_fix16_fu_449_n_47),
        .\ap_CS_fsm_reg[30] (ap_NS_fsm[31:30]),
        .ap_clk(ap_clk),
        .grp_conv2d_fix16_fu_449_Padding2D_4_array_address0(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0),
        .grp_conv2d_fix16_fu_449_ap_start_reg(grp_conv2d_fix16_fu_449_ap_start_reg),
        .\p_tmp_s_reg_736_reg[14]_0 ({tmp_114_cast_fu_525_p2,Conv2D_4_array_U_n_30}),
        .q0(Padding2D_4_array_q0),
        .ram_reg({ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state31,ap_CS_fsm_state30}),
        .ram_reg_0(width3_reg_366[2:0]),
        .ram_reg_1(tmp_11_reg_1407[2]),
        .ram_reg_2(tmp_12_fu_1196_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_conv2d_fix16_fu_449_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_conv2d_fix16_fu_449_n_47),
        .Q(grp_conv2d_fix16_fu_449_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16_1 grp_max_pooling2d_fix16_1_fu_517
       (.D(ap_NS_fsm[9:8]),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .SR(ap_rst_n_inv),
        .WEA(MaxPooling2D_0_array_we0),
        .addr0(MaxPooling2D_0_array_address0),
        .\ap_CS_fsm_reg[7]_0 (grp_max_pooling2d_fix16_1_fu_517_n_30),
        .\ap_CS_fsm_reg[8]_0 (grp_max_pooling2d_fix16_1_fu_517_n_31),
        .ap_clk(ap_clk),
        .ce0(MaxPooling2D_0_array_ce0),
        .grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0(grp_max_pooling2d_fix16_1_fu_517_Conv2D_0_array_address0),
        .grp_max_pooling2d_fix16_1_fu_517_ap_start_reg(grp_max_pooling2d_fix16_1_fu_517_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_3_fu_478_input_r_address0),
        .ram_reg_0(tmp_83_fu_381_p2),
        .ram_reg_0_0(grp_padding2d_fix16_3_fu_478_input_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_1_fu_517_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_1_fu_517_n_30),
        .Q(grp_max_pooling2d_fix16_1_fu_517_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16 grp_max_pooling2d_fix16_fu_530
       (.ADDRARDADDR(MaxPooling2D_1_array_address0),
        .D(ap_NS_fsm[15:14]),
        .MaxPooling2D_1_array_ce0(MaxPooling2D_1_array_ce0),
        .Q({ap_CS_fsm_state17,ap_CS_fsm_state15,ap_CS_fsm_state14}),
        .SR(ap_rst_n_inv),
        .WEA(MaxPooling2D_1_array_we0),
        .\ap_CS_fsm_reg[13] (grp_max_pooling2d_fix16_fu_530_n_24),
        .\ap_CS_fsm_reg[8]_0 (grp_max_pooling2d_fix16_fu_530_n_25),
        .ap_clk(ap_clk),
        .grp_max_pooling2d_fix16_fu_530_ap_start_reg(grp_max_pooling2d_fix16_fu_530_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_530_input_r_address0(grp_max_pooling2d_fix16_fu_530_input_r_address0),
        .input_r_address0(grp_padding2d_fix16_2_fu_504_input_r_address0),
        .ram_reg(tmp_99_fu_381_p2),
        .ram_reg_0(grp_padding2d_fix16_2_fu_504_input_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_fu_530_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_530_n_24),
        .Q(grp_max_pooling2d_fix16_fu_530_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16_1 grp_padding2d_fix16_1_fu_491
       (.ADDRARDADDR(Padding2D_3_array_address0),
        .D(ap_NS_fsm[23:22]),
        .DIADI(grp_padding2d_fix16_1_fu_491_output_r_d0),
        .DOADO(UpSampling2D_0_array_q0),
        .Padding2D_3_array_ce0(Padding2D_3_array_ce0),
        .Q({ap_CS_fsm_state25,ap_CS_fsm_state23,ap_CS_fsm_state22}),
        .SR(ap_rst_n_inv),
        .WEA(Padding2D_3_array_we0),
        .\ap_CS_fsm_reg[21] (grp_padding2d_fix16_1_fu_491_n_15),
        .ap_clk(ap_clk),
        .grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0),
        .grp_padding2d_fix16_1_fu_491_ap_start_reg(grp_padding2d_fix16_1_fu_491_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_1_fu_491_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_1_fu_491_input_r_ce0),
        .ram_reg(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_1_fu_491_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_1_fu_491_n_15),
        .Q(grp_padding2d_fix16_1_fu_491_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16_2 grp_padding2d_fix16_2_fu_504
       (.ADDRARDADDR(Padding2D_2_array_address0),
        .D(ap_NS_fsm[17:16]),
        .DIADI(grp_padding2d_fix16_2_fu_504_output_r_d0),
        .Padding2D_2_array_ce0(Padding2D_2_array_ce0),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state17,ap_CS_fsm_state16}),
        .SR(ap_rst_n_inv),
        .WEA(Padding2D_2_array_we0),
        .\ap_CS_fsm_reg[15] (grp_padding2d_fix16_2_fu_504_n_14),
        .ap_clk(ap_clk),
        .grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0),
        .grp_padding2d_fix16_2_fu_504_ap_start_reg(grp_padding2d_fix16_2_fu_504_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_2_fu_504_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_2_fu_504_input_r_ce0),
        .ram_reg(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_ce0),
        .ram_reg_0(MaxPooling2D_1_array_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_2_fu_504_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_2_fu_504_n_14),
        .Q(grp_padding2d_fix16_2_fu_504_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16_3 grp_padding2d_fix16_3_fu_478
       (.D(ap_NS_fsm[11:10]),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .SR(ap_rst_n_inv),
        .WEA(Padding2D_1_array_we0),
        .addr0(Padding2D_1_array_address0),
        .\ap_CS_fsm_reg[9] (grp_padding2d_fix16_3_fu_478_n_16),
        .ap_clk(ap_clk),
        .ce0(Padding2D_1_array_ce0),
        .d0(grp_padding2d_fix16_3_fu_478_output_r_d0),
        .grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0),
        .grp_padding2d_fix16_3_fu_478_ap_start_reg(grp_padding2d_fix16_3_fu_478_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_3_fu_478_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_3_fu_478_input_r_ce0),
        .q0(MaxPooling2D_0_array_q0),
        .ram_reg_0(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_3_fu_478_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_3_fu_478_n_16),
        .Q(grp_padding2d_fix16_3_fu_478_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16_4 grp_padding2d_fix16_4_fu_569
       (.ADDRARDADDR(input_0_array_0_address0),
        .D(ap_NS_fsm[5:4]),
        .DIADI(grp_padding2d_fix16_4_fu_569_output_r_d0),
        .DOADO(input_0_array_0_q0),
        .E(ap_NS_fsm159_out),
        .Padding2D_0_array_ce0(Padding2D_0_array_ce0),
        .Q(\tmp_3_reg_1308_reg_n_0_[2] ),
        .SR(ap_rst_n_inv),
        .WEA(Padding2D_0_array_we0),
        .ap_clk(ap_clk),
        .grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0),
        .grp_padding2d_fix16_4_fu_569_ap_start_reg(grp_padding2d_fix16_4_fu_569_ap_start_reg),
        .grp_padding2d_fix16_4_fu_569_ap_start_reg0(grp_padding2d_fix16_4_fu_569_ap_start_reg0),
        .grp_padding2d_fix16_4_fu_569_ap_start_reg_reg(grp_padding2d_fix16_4_fu_569_n_18),
        .input_0_address0(grp_padding2d_fix16_4_fu_569_input_0_address0),
        .input_0_array_0_ce0(input_0_array_0_ce0),
        .ram_reg(width_reg_331_reg__0[2:0]),
        .ram_reg_0({ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .ram_reg_1(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_ce0),
        .ram_reg_2(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .\tmp_23_reg_407_reg[9]_0 (Padding2D_0_array_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_4_fu_569_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_4_fu_569_n_18),
        .Q(grp_padding2d_fix16_4_fu_569_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16 grp_padding2d_fix16_fu_465
       (.ADDRARDADDR(Padding2D_4_array_address0),
        .D(ap_NS_fsm[29:28]),
        .Padding2D_4_array_ce0(Padding2D_4_array_ce0),
        .Q({ap_CS_fsm_state31,ap_CS_fsm_state29,ap_CS_fsm_state28}),
        .SR(ap_rst_n_inv),
        .WEA({grp_padding2d_fix16_fu_465_n_17,grp_padding2d_fix16_fu_465_n_18}),
        .\ap_CS_fsm_reg[27] (grp_padding2d_fix16_fu_465_n_21),
        .\ap_CS_fsm_reg[28] ({grp_padding2d_fix16_fu_465_n_19,grp_padding2d_fix16_fu_465_n_20}),
        .ap_clk(ap_clk),
        .d0(grp_padding2d_fix16_fu_465_output_r_d0),
        .grp_conv2d_fix16_fu_449_Padding2D_4_array_address0(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0),
        .grp_padding2d_fix16_fu_465_ap_start_reg(grp_padding2d_fix16_fu_465_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_fu_465_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_fu_465_input_r_ce0),
        .q0(UpSampling2D_1_array_q0),
        .ram_reg_0(grp_conv2d_fix16_fu_449_Padding2D_4_array_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_fu_465_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_465_n_21),
        .Q(grp_padding2d_fix16_fu_465_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16_1 grp_up_sampling2d_fix16_1_fu_556
       (.ADDRARDADDR(UpSampling2D_0_array_address0),
        .Conv2D_2_array_address0(grp_up_sampling2d_fix16_1_fu_556_Conv2D_2_array_address0),
        .Conv2D_2_array_ce0(grp_up_sampling2d_fix16_1_fu_556_Conv2D_2_array_ce0),
        .D(ap_NS_fsm[21:20]),
        .Q({ap_CS_fsm_state23,ap_CS_fsm_state21,ap_CS_fsm_state20}),
        .SR(ap_rst_n_inv),
        .UpSampling2D_0_array_ce0(UpSampling2D_0_array_ce0),
        .WEA(UpSampling2D_0_array_we0),
        .\ap_CS_fsm_reg[19] (grp_up_sampling2d_fix16_1_fu_556_n_16),
        .ap_clk(ap_clk),
        .grp_up_sampling2d_fix16_1_fu_556_ap_start_reg(grp_up_sampling2d_fix16_1_fu_556_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_1_fu_491_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_1_fu_491_input_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_1_fu_556_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_1_fu_556_n_16),
        .Q(grp_up_sampling2d_fix16_1_fu_556_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16 grp_up_sampling2d_fix16_fu_543
       (.ADDRARDADDR(UpSampling2D_1_array_address0),
        .Conv2D_3_array_address0(grp_up_sampling2d_fix16_fu_543_Conv2D_3_array_address0),
        .Conv2D_3_array_ce0(grp_up_sampling2d_fix16_fu_543_Conv2D_3_array_ce0),
        .D(ap_NS_fsm[27:26]),
        .Q({ap_CS_fsm_state29,ap_CS_fsm_state27,ap_CS_fsm_state26}),
        .SR(ap_rst_n_inv),
        .UpSampling2D_1_array_ce0(UpSampling2D_1_array_ce0),
        .WEA({grp_up_sampling2d_fix16_fu_543_n_17,grp_up_sampling2d_fix16_fu_543_n_18}),
        .\ap_CS_fsm_reg[25] (grp_up_sampling2d_fix16_fu_543_n_22),
        .\ap_CS_fsm_reg[5]_0 ({grp_up_sampling2d_fix16_fu_543_n_19,grp_up_sampling2d_fix16_fu_543_n_20}),
        .ap_clk(ap_clk),
        .grp_up_sampling2d_fix16_fu_543_ap_start_reg(grp_up_sampling2d_fix16_fu_543_ap_start_reg),
        .input_r_address0(grp_padding2d_fix16_fu_465_input_r_address0),
        .input_r_ce0(grp_padding2d_fix16_fu_465_input_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_fu_543_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_543_n_22),
        .Q(grp_up_sampling2d_fix16_fu_543_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8808)) 
    \height2_reg_354[31]_i_1 
       (.I0(ap_CS_fsm_state32),
        .I1(tmp_55_fu_1075_p2),
        .I2(ap_CS_fsm_state34),
        .I3(tmp_60_fu_1180_p2),
        .O(height2_reg_354));
  LUT2 #(
    .INIT(4'h2)) 
    \height2_reg_354[31]_i_2 
       (.I0(ap_CS_fsm_state34),
        .I1(tmp_60_fu_1180_p2),
        .O(ap_NS_fsm140_out));
  FDRE \height2_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[0]),
        .Q(\height2_reg_354_reg_n_0_[0] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[10]),
        .Q(\height2_reg_354_reg_n_0_[10] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[11]),
        .Q(\height2_reg_354_reg_n_0_[11] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[12]),
        .Q(\height2_reg_354_reg_n_0_[12] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[13]),
        .Q(\height2_reg_354_reg_n_0_[13] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[14]),
        .Q(\height2_reg_354_reg_n_0_[14] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[15]),
        .Q(\height2_reg_354_reg_n_0_[15] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[16]),
        .Q(\height2_reg_354_reg_n_0_[16] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[17]),
        .Q(\height2_reg_354_reg_n_0_[17] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[18]),
        .Q(\height2_reg_354_reg_n_0_[18] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[19]),
        .Q(\height2_reg_354_reg_n_0_[19] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[1]),
        .Q(\height2_reg_354_reg_n_0_[1] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[20]),
        .Q(\height2_reg_354_reg_n_0_[20] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[21]),
        .Q(\height2_reg_354_reg_n_0_[21] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[22]),
        .Q(\height2_reg_354_reg_n_0_[22] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[23]),
        .Q(\height2_reg_354_reg_n_0_[23] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[24]),
        .Q(\height2_reg_354_reg_n_0_[24] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[25]),
        .Q(\height2_reg_354_reg_n_0_[25] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[26]),
        .Q(\height2_reg_354_reg_n_0_[26] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[27]),
        .Q(\height2_reg_354_reg_n_0_[27] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[28]),
        .Q(\height2_reg_354_reg_n_0_[28] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[29]),
        .Q(\height2_reg_354_reg_n_0_[29] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[2]),
        .Q(\height2_reg_354_reg_n_0_[2] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[30]),
        .Q(\height2_reg_354_reg_n_0_[30] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[31]),
        .Q(\height2_reg_354_reg_n_0_[31] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[3]),
        .Q(\height2_reg_354_reg_n_0_[3] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[4]),
        .Q(\height2_reg_354_reg_n_0_[4] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[5]),
        .Q(\height2_reg_354_reg_n_0_[5] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[6]),
        .Q(\height2_reg_354_reg_n_0_[6] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[7]),
        .Q(\height2_reg_354_reg_n_0_[7] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[8]),
        .Q(\height2_reg_354_reg_n_0_[8] ),
        .R(height2_reg_354));
  FDRE \height2_reg_354_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(height_3_reg_1402[9]),
        .Q(\height2_reg_354_reg_n_0_[9] ),
        .R(height2_reg_354));
  LUT1 #(
    .INIT(2'h1)) 
    \height_2_reg_1303[0]_i_1 
       (.I0(p_shl_cast_fu_964_p1[5]),
        .O(height_2_fu_950_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height_2_reg_1303[1]_i_1 
       (.I0(p_shl_cast_fu_964_p1[5]),
        .I1(p_shl_cast_fu_964_p1[6]),
        .O(height_2_fu_950_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \height_2_reg_1303[2]_i_1 
       (.I0(p_shl_cast_fu_964_p1[6]),
        .I1(p_shl_cast_fu_964_p1[5]),
        .I2(p_shl_cast_fu_964_p1[7]),
        .O(height_2_fu_950_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \height_2_reg_1303[3]_i_1 
       (.I0(p_shl_cast_fu_964_p1[7]),
        .I1(p_shl_cast_fu_964_p1[8]),
        .I2(p_shl_cast_fu_964_p1[5]),
        .I3(p_shl_cast_fu_964_p1[6]),
        .O(height_2_fu_950_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \height_2_reg_1303[4]_i_1 
       (.I0(p_shl_cast_fu_964_p1[5]),
        .I1(p_shl_cast_fu_964_p1[6]),
        .I2(p_shl_cast_fu_964_p1[7]),
        .I3(p_shl_cast_fu_964_p1[8]),
        .I4(p_shl_cast_fu_964_p1[9]),
        .O(height_2_fu_950_p2[4]));
  FDRE \height_2_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_2_fu_950_p2[0]),
        .Q(height_2_reg_1303[0]),
        .R(1'b0));
  FDRE \height_2_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_2_fu_950_p2[1]),
        .Q(height_2_reg_1303[1]),
        .R(1'b0));
  FDRE \height_2_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_2_fu_950_p2[2]),
        .Q(height_2_reg_1303[2]),
        .R(1'b0));
  FDRE \height_2_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_2_fu_950_p2[3]),
        .Q(height_2_reg_1303[3]),
        .R(1'b0));
  FDRE \height_2_reg_1303_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_2_fu_950_p2[4]),
        .Q(height_2_reg_1303[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \height_3_reg_1402[0]_i_1 
       (.I0(\height2_reg_354_reg_n_0_[0] ),
        .O(\height_3_reg_1402[0]_i_1_n_0 ));
  FDRE \height_3_reg_1402_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(\height_3_reg_1402[0]_i_1_n_0 ),
        .Q(height_3_reg_1402[0]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[10]),
        .Q(height_3_reg_1402[10]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[11]),
        .Q(height_3_reg_1402[11]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[12]),
        .Q(height_3_reg_1402[12]),
        .R(1'b0));
  CARRY4 \height_3_reg_1402_reg[12]_i_1 
       (.CI(\height_3_reg_1402_reg[8]_i_1_n_0 ),
        .CO({\height_3_reg_1402_reg[12]_i_1_n_0 ,\height_3_reg_1402_reg[12]_i_1_n_1 ,\height_3_reg_1402_reg[12]_i_1_n_2 ,\height_3_reg_1402_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1127_p2[12:9]),
        .S({\height2_reg_354_reg_n_0_[12] ,\height2_reg_354_reg_n_0_[11] ,\height2_reg_354_reg_n_0_[10] ,\height2_reg_354_reg_n_0_[9] }));
  FDRE \height_3_reg_1402_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[13]),
        .Q(height_3_reg_1402[13]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[14]),
        .Q(height_3_reg_1402[14]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[15]),
        .Q(height_3_reg_1402[15]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[16]),
        .Q(height_3_reg_1402[16]),
        .R(1'b0));
  CARRY4 \height_3_reg_1402_reg[16]_i_1 
       (.CI(\height_3_reg_1402_reg[12]_i_1_n_0 ),
        .CO({\height_3_reg_1402_reg[16]_i_1_n_0 ,\height_3_reg_1402_reg[16]_i_1_n_1 ,\height_3_reg_1402_reg[16]_i_1_n_2 ,\height_3_reg_1402_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1127_p2[16:13]),
        .S({\height2_reg_354_reg_n_0_[16] ,\height2_reg_354_reg_n_0_[15] ,\height2_reg_354_reg_n_0_[14] ,\height2_reg_354_reg_n_0_[13] }));
  FDRE \height_3_reg_1402_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[17]),
        .Q(height_3_reg_1402[17]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[18]),
        .Q(height_3_reg_1402[18]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[19]),
        .Q(height_3_reg_1402[19]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[1]),
        .Q(height_3_reg_1402[1]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[20]),
        .Q(height_3_reg_1402[20]),
        .R(1'b0));
  CARRY4 \height_3_reg_1402_reg[20]_i_1 
       (.CI(\height_3_reg_1402_reg[16]_i_1_n_0 ),
        .CO({\height_3_reg_1402_reg[20]_i_1_n_0 ,\height_3_reg_1402_reg[20]_i_1_n_1 ,\height_3_reg_1402_reg[20]_i_1_n_2 ,\height_3_reg_1402_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1127_p2[20:17]),
        .S({\height2_reg_354_reg_n_0_[20] ,\height2_reg_354_reg_n_0_[19] ,\height2_reg_354_reg_n_0_[18] ,\height2_reg_354_reg_n_0_[17] }));
  FDRE \height_3_reg_1402_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[21]),
        .Q(height_3_reg_1402[21]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[22]),
        .Q(height_3_reg_1402[22]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[23]),
        .Q(height_3_reg_1402[23]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[24]),
        .Q(height_3_reg_1402[24]),
        .R(1'b0));
  CARRY4 \height_3_reg_1402_reg[24]_i_1 
       (.CI(\height_3_reg_1402_reg[20]_i_1_n_0 ),
        .CO({\height_3_reg_1402_reg[24]_i_1_n_0 ,\height_3_reg_1402_reg[24]_i_1_n_1 ,\height_3_reg_1402_reg[24]_i_1_n_2 ,\height_3_reg_1402_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1127_p2[24:21]),
        .S({\height2_reg_354_reg_n_0_[24] ,\height2_reg_354_reg_n_0_[23] ,\height2_reg_354_reg_n_0_[22] ,\height2_reg_354_reg_n_0_[21] }));
  FDRE \height_3_reg_1402_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[25]),
        .Q(height_3_reg_1402[25]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[26]),
        .Q(height_3_reg_1402[26]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[27]),
        .Q(height_3_reg_1402[27]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[28]),
        .Q(height_3_reg_1402[28]),
        .R(1'b0));
  CARRY4 \height_3_reg_1402_reg[28]_i_1 
       (.CI(\height_3_reg_1402_reg[24]_i_1_n_0 ),
        .CO({\height_3_reg_1402_reg[28]_i_1_n_0 ,\height_3_reg_1402_reg[28]_i_1_n_1 ,\height_3_reg_1402_reg[28]_i_1_n_2 ,\height_3_reg_1402_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1127_p2[28:25]),
        .S({\height2_reg_354_reg_n_0_[28] ,\height2_reg_354_reg_n_0_[27] ,\height2_reg_354_reg_n_0_[26] ,\height2_reg_354_reg_n_0_[25] }));
  FDRE \height_3_reg_1402_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[29]),
        .Q(height_3_reg_1402[29]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[2]),
        .Q(height_3_reg_1402[2]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[30]),
        .Q(height_3_reg_1402[30]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[31]),
        .Q(height_3_reg_1402[31]),
        .R(1'b0));
  CARRY4 \height_3_reg_1402_reg[31]_i_1 
       (.CI(\height_3_reg_1402_reg[28]_i_1_n_0 ),
        .CO({\NLW_height_3_reg_1402_reg[31]_i_1_CO_UNCONNECTED [3:2],\height_3_reg_1402_reg[31]_i_1_n_2 ,\height_3_reg_1402_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_3_reg_1402_reg[31]_i_1_O_UNCONNECTED [3],height_3_fu_1127_p2[31:29]}),
        .S({1'b0,\height2_reg_354_reg_n_0_[31] ,\height2_reg_354_reg_n_0_[30] ,\height2_reg_354_reg_n_0_[29] }));
  FDRE \height_3_reg_1402_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[3]),
        .Q(height_3_reg_1402[3]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[4]),
        .Q(height_3_reg_1402[4]),
        .R(1'b0));
  CARRY4 \height_3_reg_1402_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\height_3_reg_1402_reg[4]_i_1_n_0 ,\height_3_reg_1402_reg[4]_i_1_n_1 ,\height_3_reg_1402_reg[4]_i_1_n_2 ,\height_3_reg_1402_reg[4]_i_1_n_3 }),
        .CYINIT(\height2_reg_354_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1127_p2[4:1]),
        .S({\height2_reg_354_reg_n_0_[4] ,\height2_reg_354_reg_n_0_[3] ,\height2_reg_354_reg_n_0_[2] ,\height2_reg_354_reg_n_0_[1] }));
  FDRE \height_3_reg_1402_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[5]),
        .Q(height_3_reg_1402[5]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[6]),
        .Q(height_3_reg_1402[6]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[7]),
        .Q(height_3_reg_1402[7]),
        .R(1'b0));
  FDRE \height_3_reg_1402_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[8]),
        .Q(height_3_reg_1402[8]),
        .R(1'b0));
  CARRY4 \height_3_reg_1402_reg[8]_i_1 
       (.CI(\height_3_reg_1402_reg[4]_i_1_n_0 ),
        .CO({\height_3_reg_1402_reg[8]_i_1_n_0 ,\height_3_reg_1402_reg[8]_i_1_n_1 ,\height_3_reg_1402_reg[8]_i_1_n_2 ,\height_3_reg_1402_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_3_fu_1127_p2[8:5]),
        .S({\height2_reg_354_reg_n_0_[8] ,\height2_reg_354_reg_n_0_[7] ,\height2_reg_354_reg_n_0_[6] ,\height2_reg_354_reg_n_0_[5] }));
  FDRE \height_3_reg_1402_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(height_3_fu_1127_p2[9]),
        .Q(height_3_reg_1402[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888000)) 
    \height_reg_320[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .I2(input_data_V_user_V_0_payload_B),
        .I3(input_data_V_user_V_0_sel),
        .I4(input_data_V_user_V_0_payload_A),
        .O(ap_NS_fsm162_out));
  FDRE \height_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm159_out),
        .D(height_2_reg_1303[0]),
        .Q(p_shl_cast_fu_964_p1[5]),
        .R(ap_NS_fsm162_out));
  FDRE \height_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm159_out),
        .D(height_2_reg_1303[1]),
        .Q(p_shl_cast_fu_964_p1[6]),
        .R(ap_NS_fsm162_out));
  FDRE \height_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm159_out),
        .D(height_2_reg_1303[2]),
        .Q(p_shl_cast_fu_964_p1[7]),
        .R(ap_NS_fsm162_out));
  FDRE \height_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm159_out),
        .D(height_2_reg_1303[3]),
        .Q(p_shl_cast_fu_964_p1[8]),
        .R(ap_NS_fsm162_out));
  FDRE \height_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm159_out),
        .D(height_2_reg_1303[4]),
        .Q(p_shl_cast_fu_964_p1[9]),
        .R(ap_NS_fsm162_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_input_0_array_0 input_0_array_0_U
       (.ADDRARDADDR(input_0_array_0_address0),
        .DOADO(input_0_array_0_q0),
        .E(input_0_array_0_we0),
        .Q(ap_CS_fsm_state4),
        .\ap_CS_fsm_reg[3] (ap_NS_fsm159_out),
        .ap_clk(ap_clk),
        .\height_reg_320_reg[0] (width_reg_331_reg__0),
        .input_0_address0(grp_padding2d_fix16_4_fu_569_input_0_address0),
        .input_0_array_0_ce0(input_0_array_0_ce0),
        .input_data_V_data_V_0_sel(input_data_V_data_V_0_sel),
        .ram_reg(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .ram_reg_0(input_data_V_data_V_0_payload_B),
        .ram_reg_1(input_data_V_data_V_0_payload_A),
        .tmp_7_cast_fu_1016_p1(tmp_7_cast_fu_1016_p1[9:3]),
        .\width_reg_331_reg[1] (input_0_array_0_U_n_18));
  LUT3 #(
    .INIT(8'h0D)) 
    \input_data_V_data_V_0_payload_A[15]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .I1(input_data_V_data_V_0_ack_in),
        .I2(input_data_V_data_V_0_sel_wr),
        .O(input_data_V_data_V_0_load_A));
  FDRE \input_data_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[0]),
        .Q(input_data_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[10]),
        .Q(input_data_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[11]),
        .Q(input_data_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[12]),
        .Q(input_data_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[13]),
        .Q(input_data_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[14]),
        .Q(input_data_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[15]),
        .Q(input_data_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[1]),
        .Q(input_data_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[2]),
        .Q(input_data_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[3]),
        .Q(input_data_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[4]),
        .Q(input_data_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[5]),
        .Q(input_data_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[6]),
        .Q(input_data_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[7]),
        .Q(input_data_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[8]),
        .Q(input_data_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_A),
        .D(input_data_TDATA[9]),
        .Q(input_data_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \input_data_V_data_V_0_payload_B[15]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .I1(input_data_V_data_V_0_ack_in),
        .I2(input_data_V_data_V_0_sel_wr),
        .O(input_data_V_data_V_0_load_B));
  FDRE \input_data_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[0]),
        .Q(input_data_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[10]),
        .Q(input_data_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[11]),
        .Q(input_data_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[12]),
        .Q(input_data_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[13]),
        .Q(input_data_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[14]),
        .Q(input_data_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[15]),
        .Q(input_data_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[1]),
        .Q(input_data_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[2]),
        .Q(input_data_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[3]),
        .Q(input_data_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[4]),
        .Q(input_data_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[5]),
        .Q(input_data_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[6]),
        .Q(input_data_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[7]),
        .Q(input_data_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[8]),
        .Q(input_data_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \input_data_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(input_data_V_data_V_0_load_B),
        .D(input_data_TDATA[9]),
        .Q(input_data_V_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h9)) 
    input_data_V_data_V_0_sel_rd_i_1
       (.I0(\input_data_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(input_data_V_data_V_0_sel),
        .O(input_data_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_data_V_0_sel_rd_i_1_n_0),
        .Q(input_data_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_data_V_0_sel_wr_i_1
       (.I0(input_data_V_data_V_0_ack_in),
        .I1(input_data_TVALID),
        .I2(input_data_V_data_V_0_sel_wr),
        .O(input_data_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_data_V_0_sel_wr_i_1_n_0),
        .Q(input_data_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF000800AA00AA00)) 
    \input_data_V_data_V_0_state[0]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .I1(input_0_array_0_U_n_18),
        .I2(ap_CS_fsm_state2),
        .I3(ap_rst_n),
        .I4(input_data_TVALID),
        .I5(input_data_V_data_V_0_ack_in),
        .O(\input_data_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hDFFFDFDF)) 
    \input_data_V_data_V_0_state[1]_i_1 
       (.I0(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(input_0_array_0_U_n_18),
        .I3(input_data_TVALID),
        .I4(input_data_V_data_V_0_ack_in),
        .O(input_data_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_data_V_0_state),
        .Q(input_data_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF0C080C0)) 
    \input_data_V_dest_V_0_state[0]_i_1 
       (.I0(\input_data_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\input_data_V_dest_V_0_state_reg_n_0_[0] ),
        .I2(ap_rst_n),
        .I3(input_data_TREADY),
        .I4(input_data_TVALID),
        .O(\input_data_V_dest_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \input_data_V_dest_V_0_state[1]_i_2 
       (.I0(\input_data_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\input_data_V_dest_V_0_state_reg_n_0_[0] ),
        .I2(input_data_TVALID),
        .I3(input_data_TREADY),
        .O(input_data_V_dest_V_0_state));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \input_data_V_dest_V_0_state[1]_i_3 
       (.I0(input_0_array_0_U_n_18),
        .I1(ap_CS_fsm_state2),
        .I2(\input_data_V_data_V_0_state_reg_n_0_[0] ),
        .O(\input_data_V_dest_V_0_state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\input_data_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_dest_V_0_state),
        .Q(input_data_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_V_user_V_0_payload_A[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(\input_data_V_user_V_0_state_reg_n_0_[0] ),
        .I2(input_data_V_user_V_0_ack_in),
        .I3(input_data_V_user_V_0_sel_wr),
        .I4(input_data_V_user_V_0_payload_A),
        .O(\input_data_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \input_data_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(input_data_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \input_data_V_user_V_0_payload_B[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(\input_data_V_user_V_0_state_reg_n_0_[0] ),
        .I2(input_data_V_user_V_0_ack_in),
        .I3(input_data_V_user_V_0_sel_wr),
        .I4(input_data_V_user_V_0_payload_B),
        .O(\input_data_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \input_data_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(input_data_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    input_data_V_user_V_0_sel_rd_i_1
       (.I0(\input_data_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\input_data_V_user_V_0_state_reg_n_0_[0] ),
        .I2(input_data_V_user_V_0_sel),
        .O(input_data_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_user_V_0_sel_rd_i_1_n_0),
        .Q(input_data_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_V_user_V_0_sel_wr_i_1
       (.I0(input_data_V_user_V_0_ack_in),
        .I1(input_data_TVALID),
        .I2(input_data_V_user_V_0_sel_wr),
        .O(input_data_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    input_data_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_user_V_0_sel_wr_i_1_n_0),
        .Q(input_data_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF080A0A0)) 
    \input_data_V_user_V_0_state[0]_i_1 
       (.I0(\input_data_V_user_V_0_state_reg_n_0_[0] ),
        .I1(\input_data_V_dest_V_0_state[1]_i_3_n_0 ),
        .I2(ap_rst_n),
        .I3(input_data_TVALID),
        .I4(input_data_V_user_V_0_ack_in),
        .O(\input_data_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \input_data_V_user_V_0_state[1]_i_1 
       (.I0(\input_data_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\input_data_V_user_V_0_state_reg_n_0_[0] ),
        .I2(input_data_TVALID),
        .I3(input_data_V_user_V_0_ack_in),
        .O(input_data_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\input_data_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_V_user_V_0_state),
        .Q(input_data_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi network_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q({ap_CS_fsm_state37,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_0 ),
        .ap_clk(ap_clk),
        .int_ap_ready_reg_0(\output_data_V_keep_V_1_state_reg_n_0_[1] ),
        .int_ap_ready_reg_1(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .int_ap_ready_reg_2(\output_data_V_dest_V_1_state_reg_n_0_[1] ),
        .int_ap_ready_reg_3(output_data_TVALID),
        .int_ap_start_i_2_0(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .int_ap_start_i_2_1(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .int_ap_start_i_2_2(\output_data_V_strb_V_1_state_reg_n_0_[1] ),
        .int_ap_start_i_2_3(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .int_ap_start_i_2_4(\output_data_V_id_V_1_state_reg_n_0_[1] ),
        .int_ap_start_i_2_5(\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .int_ap_start_i_2_6(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .interrupt(interrupt),
        .output_data_V_data_V_1_ack_in(output_data_V_data_V_1_ack_in),
        .\output_data_V_keep_V_1_state_reg[1] (network_AXILiteS_s_axi_U_n_0),
        .output_data_V_last_V_1_ack_in(output_data_V_last_V_1_ack_in),
        .output_data_V_user_V_1_ack_in(output_data_V_user_V_1_ack_in),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA({\^s_axi_AXILiteS_RDATA [7],\^s_axi_AXILiteS_RDATA [3:0]}),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[0]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[0]),
        .I1(output_data_V_data_V_1_payload_A[0]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[10]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[10]),
        .I1(output_data_V_data_V_1_payload_A[10]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[11]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[11]),
        .I1(output_data_V_data_V_1_payload_A[11]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [11]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[12]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[12]),
        .I1(output_data_V_data_V_1_payload_A[12]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [12]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[13]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[13]),
        .I1(output_data_V_data_V_1_payload_A[13]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[14]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[14]),
        .I1(output_data_V_data_V_1_payload_A[14]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [14]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[15]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[31]),
        .I1(output_data_V_data_V_1_payload_A[31]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [31]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[1]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[1]),
        .I1(output_data_V_data_V_1_payload_A[1]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[2]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[2]),
        .I1(output_data_V_data_V_1_payload_A[2]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[3]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[3]),
        .I1(output_data_V_data_V_1_payload_A[3]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[4]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[4]),
        .I1(output_data_V_data_V_1_payload_A[4]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[5]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[5]),
        .I1(output_data_V_data_V_1_payload_A[5]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[6]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[6]),
        .I1(output_data_V_data_V_1_payload_A[6]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[7]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[7]),
        .I1(output_data_V_data_V_1_payload_A[7]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[8]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[8]),
        .I1(output_data_V_data_V_1_payload_A[8]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[9]_INST_0 
       (.I0(output_data_V_data_V_1_payload_B[9]),
        .I1(output_data_V_data_V_1_payload_A[9]),
        .I2(output_data_V_data_V_1_sel),
        .O(\^output_data_TDATA [9]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_data_TLAST[0]_INST_0 
       (.I0(output_data_V_last_V_1_payload_B),
        .I1(output_data_V_last_V_1_sel),
        .I2(output_data_V_last_V_1_payload_A),
        .O(output_data_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_data_TUSER[0]_INST_0 
       (.I0(output_data_V_user_V_1_payload_B),
        .I1(output_data_V_user_V_1_sel),
        .I2(output_data_V_user_V_1_payload_A),
        .O(output_data_TUSER));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_V_data_V_1_payload_A[31]_i_1 
       (.I0(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_V_data_V_1_sel_wr),
        .O(output_data_V_data_V_1_load_A));
  FDRE \output_data_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[0]),
        .Q(output_data_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[10]),
        .Q(output_data_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[11]),
        .Q(output_data_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[12]),
        .Q(output_data_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[13]),
        .Q(output_data_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[14]),
        .Q(output_data_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[1]),
        .Q(output_data_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[2]),
        .Q(output_data_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[15]),
        .Q(output_data_V_data_V_1_payload_A[31]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[3]),
        .Q(output_data_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[4]),
        .Q(output_data_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[5]),
        .Q(output_data_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[6]),
        .Q(output_data_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[7]),
        .Q(output_data_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[8]),
        .Q(output_data_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_A),
        .D(Conv2D_4_array_q0[9]),
        .Q(output_data_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \output_data_V_data_V_1_payload_B[31]_i_1 
       (.I0(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_V_data_V_1_sel_wr),
        .O(output_data_V_data_V_1_load_B));
  FDRE \output_data_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[0]),
        .Q(output_data_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[10]),
        .Q(output_data_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[11]),
        .Q(output_data_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[12]),
        .Q(output_data_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[13]),
        .Q(output_data_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[14]),
        .Q(output_data_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[1]),
        .Q(output_data_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[2]),
        .Q(output_data_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[15]),
        .Q(output_data_V_data_V_1_payload_B[31]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[3]),
        .Q(output_data_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[4]),
        .Q(output_data_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[5]),
        .Q(output_data_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[6]),
        .Q(output_data_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[7]),
        .Q(output_data_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[8]),
        .Q(output_data_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \output_data_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(output_data_V_data_V_1_load_B),
        .D(Conv2D_4_array_q0[9]),
        .Q(output_data_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_data_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_data_V_1_sel),
        .O(output_data_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_data_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_data_V_1_sel_wr_i_1
       (.I0(ap_CS_fsm_state35),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(output_data_V_data_V_1_sel_wr),
        .O(output_data_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_data_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFA00000)) 
    \output_data_V_data_V_1_state[0]_i_1 
       (.I0(ap_CS_fsm_state35),
        .I1(output_data_TREADY),
        .I2(output_data_V_data_V_1_ack_in),
        .I3(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\output_data_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \output_data_V_data_V_1_state[1]_i_1 
       (.I0(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(ap_CS_fsm_state35),
        .I3(output_data_V_data_V_1_ack_in),
        .O(output_data_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_data_V_1_state),
        .Q(output_data_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F880000FF000000)) 
    \output_data_V_dest_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(ap_CS_fsm_state35),
        .I2(output_data_TREADY),
        .I3(output_data_TVALID),
        .I4(ap_rst_n),
        .I5(\output_data_V_dest_V_1_state_reg_n_0_[1] ),
        .O(\output_data_V_dest_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_dest_V_1_state[1]_i_1 
       (.I0(output_data_TVALID),
        .I1(output_data_TREADY),
        .I2(\output_data_V_dest_V_1_state_reg_n_0_[1] ),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(ap_CS_fsm_state35),
        .O(output_data_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(output_data_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_dest_V_1_state),
        .Q(\output_data_V_dest_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F880000FF000000)) 
    \output_data_V_id_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(ap_CS_fsm_state35),
        .I2(output_data_TREADY),
        .I3(\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .I5(\output_data_V_id_V_1_state_reg_n_0_[1] ),
        .O(\output_data_V_id_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_id_V_1_state[1]_i_1 
       (.I0(\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(\output_data_V_id_V_1_state_reg_n_0_[1] ),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(ap_CS_fsm_state35),
        .O(output_data_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_id_V_1_state),
        .Q(\output_data_V_id_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F880000FF000000)) 
    \output_data_V_keep_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(ap_CS_fsm_state35),
        .I2(output_data_TREADY),
        .I3(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .I5(\output_data_V_keep_V_1_state_reg_n_0_[1] ),
        .O(\output_data_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_keep_V_1_state[1]_i_1 
       (.I0(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(\output_data_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(ap_CS_fsm_state35),
        .O(output_data_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_keep_V_1_state),
        .Q(\output_data_V_keep_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_V_last_V_1_payload_A[0]_i_1 
       (.I0(tmp_last_V_reg_1430),
        .I1(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_last_V_1_sel_wr),
        .I4(output_data_V_last_V_1_payload_A),
        .O(\output_data_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \output_data_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(output_data_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \output_data_V_last_V_1_payload_B[0]_i_1 
       (.I0(tmp_last_V_reg_1430),
        .I1(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_last_V_1_sel_wr),
        .I4(output_data_V_last_V_1_payload_B),
        .O(\output_data_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \output_data_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(output_data_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_last_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_last_V_1_sel),
        .O(output_data_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_last_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_last_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(ap_CS_fsm_state35),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_last_V_1_sel_wr),
        .O(output_data_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_last_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFF880000000000)) 
    \output_data_V_last_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(ap_CS_fsm_state35),
        .I2(output_data_TREADY),
        .I3(output_data_V_last_V_1_ack_in),
        .I4(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I5(ap_rst_n),
        .O(\output_data_V_last_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_last_V_1_state[1]_i_1 
       (.I0(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(ap_CS_fsm_state35),
        .O(output_data_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_last_V_1_state),
        .Q(output_data_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F880000FF000000)) 
    \output_data_V_strb_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(ap_CS_fsm_state35),
        .I2(output_data_TREADY),
        .I3(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .I5(\output_data_V_strb_V_1_state_reg_n_0_[1] ),
        .O(\output_data_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_strb_V_1_state[1]_i_1 
       (.I0(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(\output_data_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(ap_CS_fsm_state35),
        .O(output_data_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_strb_V_1_state),
        .Q(\output_data_V_strb_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_V_user_V_1_payload_A[0]_i_1 
       (.I0(\tmp_user_V_1_reg_1425_reg_n_0_[0] ),
        .I1(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_user_V_1_sel_wr),
        .I4(output_data_V_user_V_1_payload_A),
        .O(\output_data_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \output_data_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(output_data_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \output_data_V_user_V_1_payload_B[0]_i_1 
       (.I0(\tmp_user_V_1_reg_1425_reg_n_0_[0] ),
        .I1(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_user_V_1_sel_wr),
        .I4(output_data_V_user_V_1_payload_B),
        .O(\output_data_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \output_data_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(output_data_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_V_user_V_1_sel_rd_i_1
       (.I0(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_user_V_1_sel),
        .O(output_data_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_user_V_1_sel_rd_i_1_n_0),
        .Q(output_data_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_V_user_V_1_sel_wr_i_1
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(ap_CS_fsm_state35),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_user_V_1_sel_wr),
        .O(output_data_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    output_data_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_user_V_1_sel_wr_i_1_n_0),
        .Q(output_data_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFF880000000000)) 
    \output_data_V_user_V_1_state[0]_i_1 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(ap_CS_fsm_state35),
        .I2(output_data_TREADY),
        .I3(output_data_V_user_V_1_ack_in),
        .I4(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I5(ap_rst_n),
        .O(\output_data_V_user_V_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    \output_data_V_user_V_1_state[1]_i_1 
       (.I0(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_V_user_V_1_ack_in),
        .I3(output_data_V_data_V_1_ack_in),
        .I4(ap_CS_fsm_state35),
        .O(output_data_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\output_data_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_V_user_V_1_state),
        .Q(output_data_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  CARRY4 ram_reg_i_29__6
       (.CI(ram_reg_i_31__6_n_0),
        .CO({NLW_ram_reg_i_29__6_CO_UNCONNECTED[3],ram_reg_i_29__6_n_1,ram_reg_i_29__6_n_2,ram_reg_i_29__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_7_cast_fu_1016_p1[9:6]),
        .S({\tmp_3_reg_1308_reg_n_0_[9] ,\tmp_3_reg_1308_reg_n_0_[8] ,\tmp_3_reg_1308_reg_n_0_[7] ,\tmp_3_reg_1308_reg_n_0_[6] }));
  CARRY4 ram_reg_i_31__6
       (.CI(1'b0),
        .CO({ram_reg_i_31__6_n_0,ram_reg_i_31__6_n_1,ram_reg_i_31__6_n_2,ram_reg_i_31__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_3_reg_1308_reg_n_0_[4] ,\tmp_3_reg_1308_reg_n_0_[3] ,\tmp_3_reg_1308_reg_n_0_[2] }),
        .O({tmp_7_cast_fu_1016_p1[5:3],NLW_ram_reg_i_31__6_O_UNCONNECTED[0]}),
        .S({\tmp_3_reg_1308_reg_n_0_[5] ,ram_reg_i_35__7_n_0,ram_reg_i_36__7_n_0,tmp_7_cast_fu_1016_p1[2]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_35__7
       (.I0(\tmp_3_reg_1308_reg_n_0_[4] ),
        .I1(width_reg_331_reg__0[4]),
        .O(ram_reg_i_35__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_36__7
       (.I0(\tmp_3_reg_1308_reg_n_0_[3] ),
        .I1(width_reg_331_reg__0[3]),
        .O(ram_reg_i_36__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37__6
       (.I0(\tmp_3_reg_1308_reg_n_0_[2] ),
        .I1(width_reg_331_reg__0[2]),
        .O(tmp_7_cast_fu_1016_p1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_1407[4]_i_2 
       (.I0(\height2_reg_354_reg_n_0_[0] ),
        .O(\tmp_11_reg_1407[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1407[4]_i_3 
       (.I0(tmp_6_reg_1394_reg__0[0]),
        .I1(\height2_reg_354_reg_n_0_[2] ),
        .O(\tmp_11_reg_1407[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_1407[4]_i_4 
       (.I0(\height2_reg_354_reg_n_0_[1] ),
        .O(\tmp_11_reg_1407[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1407[8]_i_10 
       (.I0(\height2_reg_354_reg_n_0_[3] ),
        .I1(tmp_6_reg_1394_reg__0[1]),
        .O(\tmp_11_reg_1407[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1407[8]_i_11 
       (.I0(\height2_reg_354_reg_n_0_[2] ),
        .I1(tmp_6_reg_1394_reg__0[0]),
        .O(\tmp_11_reg_1407[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1407[8]_i_3 
       (.I0(\height2_reg_354_reg_n_0_[2] ),
        .I1(tmp_6_reg_1394_reg__0[0]),
        .O(tmp_13_fu_1154_p1[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1407[8]_i_4 
       (.I0(tmp_13_fu_1154_p1[3]),
        .I1(tmp_13_fu_1154_p1[6]),
        .O(\tmp_11_reg_1407[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_11_reg_1407[8]_i_5 
       (.I0(tmp_6_reg_1394_reg__0[0]),
        .I1(\height2_reg_354_reg_n_0_[2] ),
        .I2(tmp_13_fu_1154_p1[5]),
        .O(\tmp_11_reg_1407[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1407[8]_i_6 
       (.I0(\height2_reg_354_reg_n_0_[1] ),
        .I1(tmp_13_fu_1154_p1[4]),
        .O(\tmp_11_reg_1407[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1407[8]_i_7 
       (.I0(\height2_reg_354_reg_n_0_[0] ),
        .I1(tmp_13_fu_1154_p1[3]),
        .O(\tmp_11_reg_1407[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1407[8]_i_8 
       (.I0(\height2_reg_354_reg_n_0_[5] ),
        .I1(tmp_6_reg_1394_reg__0[3]),
        .O(\tmp_11_reg_1407[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1407[8]_i_9 
       (.I0(\height2_reg_354_reg_n_0_[4] ),
        .I1(tmp_6_reg_1394_reg__0[2]),
        .O(\tmp_11_reg_1407[8]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_11_reg_1407[9]_i_2 
       (.I0(tmp_13_fu_1154_p1[4]),
        .I1(tmp_13_fu_1154_p1[7]),
        .O(\tmp_11_reg_1407[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1407[9]_i_4 
       (.I0(\height2_reg_354_reg_n_0_[7] ),
        .I1(tmp_6_reg_1394_reg__0[5]),
        .O(\tmp_11_reg_1407[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_11_reg_1407[9]_i_5 
       (.I0(\height2_reg_354_reg_n_0_[6] ),
        .I1(tmp_6_reg_1394_reg__0[4]),
        .O(\tmp_11_reg_1407[9]_i_5_n_0 ));
  FDRE \tmp_11_reg_1407_reg[2] 
       (.C(ap_clk),
        .CE(width3_reg_3660),
        .D(tmp_11_fu_1166_p2[2]),
        .Q(tmp_11_reg_1407[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_1407_reg[3] 
       (.C(ap_clk),
        .CE(width3_reg_3660),
        .D(tmp_11_fu_1166_p2[3]),
        .Q(tmp_11_reg_1407[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_1407_reg[4] 
       (.C(ap_clk),
        .CE(width3_reg_3660),
        .D(tmp_11_fu_1166_p2[4]),
        .Q(tmp_11_reg_1407[4]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1407_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_11_reg_1407_reg[4]_i_1_n_0 ,\tmp_11_reg_1407_reg[4]_i_1_n_1 ,\tmp_11_reg_1407_reg[4]_i_1_n_2 ,\tmp_11_reg_1407_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_11_reg_1407[4]_i_2_n_0 ,1'b0}),
        .O({tmp_11_fu_1166_p2[4:2],\NLW_tmp_11_reg_1407_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_11_reg_1407[4]_i_3_n_0 ,\tmp_11_reg_1407[4]_i_4_n_0 ,\height2_reg_354_reg_n_0_[0] ,1'b0}));
  FDRE \tmp_11_reg_1407_reg[5] 
       (.C(ap_clk),
        .CE(width3_reg_3660),
        .D(tmp_11_fu_1166_p2[5]),
        .Q(tmp_11_reg_1407[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_1407_reg[6] 
       (.C(ap_clk),
        .CE(width3_reg_3660),
        .D(tmp_11_fu_1166_p2[6]),
        .Q(tmp_11_reg_1407[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_1407_reg[7] 
       (.C(ap_clk),
        .CE(width3_reg_3660),
        .D(tmp_11_fu_1166_p2[7]),
        .Q(tmp_11_reg_1407[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_1407_reg[8] 
       (.C(ap_clk),
        .CE(width3_reg_3660),
        .D(tmp_11_fu_1166_p2[8]),
        .Q(tmp_11_reg_1407[8]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1407_reg[8]_i_1 
       (.CI(\tmp_11_reg_1407_reg[4]_i_1_n_0 ),
        .CO({\tmp_11_reg_1407_reg[8]_i_1_n_0 ,\tmp_11_reg_1407_reg[8]_i_1_n_1 ,\tmp_11_reg_1407_reg[8]_i_1_n_2 ,\tmp_11_reg_1407_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_13_fu_1154_p1[3:2],\height2_reg_354_reg_n_0_[1] ,\height2_reg_354_reg_n_0_[0] }),
        .O(tmp_11_fu_1166_p2[8:5]),
        .S({\tmp_11_reg_1407[8]_i_4_n_0 ,\tmp_11_reg_1407[8]_i_5_n_0 ,\tmp_11_reg_1407[8]_i_6_n_0 ,\tmp_11_reg_1407[8]_i_7_n_0 }));
  CARRY4 \tmp_11_reg_1407_reg[8]_i_2 
       (.CI(1'b0),
        .CO({\tmp_11_reg_1407_reg[8]_i_2_n_0 ,\tmp_11_reg_1407_reg[8]_i_2_n_1 ,\tmp_11_reg_1407_reg[8]_i_2_n_2 ,\tmp_11_reg_1407_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\height2_reg_354_reg_n_0_[5] ,\height2_reg_354_reg_n_0_[4] ,\height2_reg_354_reg_n_0_[3] ,\height2_reg_354_reg_n_0_[2] }),
        .O({tmp_13_fu_1154_p1[5:3],\NLW_tmp_11_reg_1407_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_11_reg_1407[8]_i_8_n_0 ,\tmp_11_reg_1407[8]_i_9_n_0 ,\tmp_11_reg_1407[8]_i_10_n_0 ,\tmp_11_reg_1407[8]_i_11_n_0 }));
  FDRE \tmp_11_reg_1407_reg[9] 
       (.C(ap_clk),
        .CE(width3_reg_3660),
        .D(tmp_11_fu_1166_p2[9]),
        .Q(tmp_11_reg_1407[9]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1407_reg[9]_i_1 
       (.CI(\tmp_11_reg_1407_reg[8]_i_1_n_0 ),
        .CO(\NLW_tmp_11_reg_1407_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_11_reg_1407_reg[9]_i_1_O_UNCONNECTED [3:1],tmp_11_fu_1166_p2[9]}),
        .S({1'b0,1'b0,1'b0,\tmp_11_reg_1407[9]_i_2_n_0 }));
  CARRY4 \tmp_11_reg_1407_reg[9]_i_3 
       (.CI(\tmp_11_reg_1407_reg[8]_i_2_n_0 ),
        .CO({\NLW_tmp_11_reg_1407_reg[9]_i_3_CO_UNCONNECTED [3:1],\tmp_11_reg_1407_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\height2_reg_354_reg_n_0_[6] }),
        .O({\NLW_tmp_11_reg_1407_reg[9]_i_3_O_UNCONNECTED [3:2],tmp_13_fu_1154_p1[7:6]}),
        .S({1'b0,1'b0,\tmp_11_reg_1407[9]_i_4_n_0 ,\tmp_11_reg_1407[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_3_reg_1308[4]_i_1 
       (.I0(p_shl_cast_fu_964_p1[6]),
        .I1(p_shl_cast_fu_964_p1[5]),
        .I2(p_shl_cast_fu_964_p1[7]),
        .O(tmp_3_fu_980_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \tmp_3_reg_1308[5]_i_1 
       (.I0(p_shl_cast_fu_964_p1[6]),
        .I1(p_shl_cast_fu_964_p1[7]),
        .I2(p_shl_cast_fu_964_p1[5]),
        .I3(p_shl_cast_fu_964_p1[8]),
        .O(tmp_3_fu_980_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hC3C33CC6)) 
    \tmp_3_reg_1308[6]_i_1 
       (.I0(p_shl_cast_fu_964_p1[7]),
        .I1(p_shl_cast_fu_964_p1[9]),
        .I2(p_shl_cast_fu_964_p1[6]),
        .I3(p_shl_cast_fu_964_p1[5]),
        .I4(p_shl_cast_fu_964_p1[8]),
        .O(tmp_3_fu_980_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h6C663632)) 
    \tmp_3_reg_1308[7]_i_1 
       (.I0(p_shl_cast_fu_964_p1[9]),
        .I1(p_shl_cast_fu_964_p1[7]),
        .I2(p_shl_cast_fu_964_p1[8]),
        .I3(p_shl_cast_fu_964_p1[5]),
        .I4(p_shl_cast_fu_964_p1[6]),
        .O(tmp_3_fu_980_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h8999A8A8)) 
    \tmp_3_reg_1308[8]_i_1 
       (.I0(p_shl_cast_fu_964_p1[8]),
        .I1(p_shl_cast_fu_964_p1[7]),
        .I2(p_shl_cast_fu_964_p1[6]),
        .I3(p_shl_cast_fu_964_p1[5]),
        .I4(p_shl_cast_fu_964_p1[9]),
        .O(tmp_3_fu_980_p2[8]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00000000)) 
    \tmp_3_reg_1308[9]_i_1 
       (.I0(p_shl_cast_fu_964_p1[5]),
        .I1(p_shl_cast_fu_964_p1[6]),
        .I2(p_shl_cast_fu_964_p1[8]),
        .I3(p_shl_cast_fu_964_p1[7]),
        .I4(p_shl_cast_fu_964_p1[9]),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm161_out));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFFF80000)) 
    \tmp_3_reg_1308[9]_i_2 
       (.I0(p_shl_cast_fu_964_p1[5]),
        .I1(p_shl_cast_fu_964_p1[6]),
        .I2(p_shl_cast_fu_964_p1[7]),
        .I3(p_shl_cast_fu_964_p1[8]),
        .I4(p_shl_cast_fu_964_p1[9]),
        .O(tmp_3_fu_980_p2[9]));
  FDRE \tmp_3_reg_1308_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(p_shl_cast_fu_964_p1[5]),
        .Q(\tmp_3_reg_1308_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_3_reg_1308_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(height_2_fu_950_p2[1]),
        .Q(\tmp_3_reg_1308_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_3_reg_1308_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(tmp_3_fu_980_p2[4]),
        .Q(\tmp_3_reg_1308_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_3_reg_1308_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(tmp_3_fu_980_p2[5]),
        .Q(\tmp_3_reg_1308_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_3_reg_1308_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(tmp_3_fu_980_p2[6]),
        .Q(\tmp_3_reg_1308_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_3_reg_1308_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(tmp_3_fu_980_p2[7]),
        .Q(\tmp_3_reg_1308_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_3_reg_1308_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(tmp_3_fu_980_p2[8]),
        .Q(\tmp_3_reg_1308_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_3_reg_1308_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(tmp_3_fu_980_p2[9]),
        .Q(\tmp_3_reg_1308_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_6_reg_1394[3]_i_1 
       (.I0(p_shl2_cast_fu_1095_p1[5]),
        .I1(p_shl2_cast_fu_1095_p1[6]),
        .O(\tmp_6_reg_1394[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_6_reg_1394[4]_i_1 
       (.I0(p_shl2_cast_fu_1095_p1[6]),
        .I1(p_shl2_cast_fu_1095_p1[5]),
        .I2(p_shl2_cast_fu_1095_p1[7]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \tmp_6_reg_1394[5]_i_1 
       (.I0(p_shl2_cast_fu_1095_p1[6]),
        .I1(p_shl2_cast_fu_1095_p1[7]),
        .I2(p_shl2_cast_fu_1095_p1[5]),
        .I3(p_shl2_cast_fu_1095_p1[8]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \tmp_6_reg_1394[6]_i_1 
       (.I0(p_shl2_cast_fu_1095_p1[7]),
        .I1(p_shl2_cast_fu_1095_p1[5]),
        .I2(p_shl2_cast_fu_1095_p1[8]),
        .I3(p_shl2_cast_fu_1095_p1[9]),
        .I4(p_shl2_cast_fu_1095_p1[6]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_6_reg_1394[7]_i_1 
       (.I0(tmp_55_fu_1075_p2),
        .I1(ap_CS_fsm_state32),
        .O(ap_NS_fsm143_out));
  LUT6 #(
    .INIT(64'h8778C33CE11EF01E)) 
    \tmp_6_reg_1394[7]_i_2 
       (.I0(p_shl2_cast_fu_1095_p1[8]),
        .I1(p_shl2_cast_fu_1095_p1[9]),
        .I2(p_shl2_cast_fu_1095_p1[10]),
        .I3(p_shl2_cast_fu_1095_p1[7]),
        .I4(p_shl2_cast_fu_1095_p1[5]),
        .I5(p_shl2_cast_fu_1095_p1[6]),
        .O(p_0_in[5]));
  FDRE \tmp_6_reg_1394_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm143_out),
        .D(p_shl2_cast_fu_1095_p1[5]),
        .Q(tmp_6_reg_1394_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_1394_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm143_out),
        .D(\tmp_6_reg_1394[3]_i_1_n_0 ),
        .Q(tmp_6_reg_1394_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_1394_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm143_out),
        .D(p_0_in[2]),
        .Q(tmp_6_reg_1394_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_1394_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm143_out),
        .D(p_0_in[3]),
        .Q(tmp_6_reg_1394_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_1394_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm143_out),
        .D(p_0_in[4]),
        .Q(tmp_6_reg_1394_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_1394_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm143_out),
        .D(p_0_in[5]),
        .Q(tmp_6_reg_1394_reg__0[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \tmp_last_V_reg_1430[0]_i_1 
       (.I0(\tmp_last_V_reg_1430[0]_i_2_n_0 ),
        .I1(\tmp_last_V_reg_1430[0]_i_3_n_0 ),
        .I2(\tmp_last_V_reg_1430[0]_i_4_n_0 ),
        .I3(\tmp_last_V_reg_1430[0]_i_5_n_0 ),
        .I4(tmp_last_V_reg_14300),
        .I5(tmp_last_V_reg_1430),
        .O(\tmp_last_V_reg_1430[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_10 
       (.I0(p_shl2_cast_fu_1095_p1[25]),
        .I1(p_shl2_cast_fu_1095_p1[26]),
        .I2(p_shl2_cast_fu_1095_p1[23]),
        .I3(p_shl2_cast_fu_1095_p1[24]),
        .I4(p_shl2_cast_fu_1095_p1[28]),
        .I5(p_shl2_cast_fu_1095_p1[27]),
        .O(\tmp_last_V_reg_1430[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_11 
       (.I0(p_shl2_cast_fu_1095_p1[31]),
        .I1(p_shl2_cast_fu_1095_p1[32]),
        .I2(p_shl2_cast_fu_1095_p1[29]),
        .I3(p_shl2_cast_fu_1095_p1[30]),
        .I4(p_shl2_cast_fu_1095_p1[34]),
        .I5(p_shl2_cast_fu_1095_p1[33]),
        .O(\tmp_last_V_reg_1430[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_12 
       (.I0(p_shl2_cast_fu_1095_p1[13]),
        .I1(p_shl2_cast_fu_1095_p1[14]),
        .I2(p_shl2_cast_fu_1095_p1[11]),
        .I3(p_shl2_cast_fu_1095_p1[12]),
        .I4(p_shl2_cast_fu_1095_p1[16]),
        .I5(p_shl2_cast_fu_1095_p1[15]),
        .O(\tmp_last_V_reg_1430[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_last_V_reg_1430[0]_i_13 
       (.I0(p_shl2_cast_fu_1095_p1[5]),
        .I1(p_shl2_cast_fu_1095_p1[6]),
        .O(\tmp_last_V_reg_1430[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_last_V_reg_1430[0]_i_14 
       (.I0(p_shl2_cast_fu_1095_p1[8]),
        .I1(p_shl2_cast_fu_1095_p1[9]),
        .O(\tmp_last_V_reg_1430[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_15 
       (.I0(p_shl2_cast_fu_1095_p1[19]),
        .I1(p_shl2_cast_fu_1095_p1[20]),
        .I2(p_shl2_cast_fu_1095_p1[17]),
        .I3(p_shl2_cast_fu_1095_p1[18]),
        .I4(p_shl2_cast_fu_1095_p1[22]),
        .I5(p_shl2_cast_fu_1095_p1[21]),
        .O(\tmp_last_V_reg_1430[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_16 
       (.I0(width3_reg_366[10]),
        .I1(width3_reg_366[11]),
        .I2(width3_reg_366[8]),
        .I3(width3_reg_366[9]),
        .I4(width3_reg_366[13]),
        .I5(width3_reg_366[12]),
        .O(\tmp_last_V_reg_1430[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \tmp_last_V_reg_1430[0]_i_17 
       (.I0(width3_reg_366[4]),
        .I1(width3_reg_366[5]),
        .I2(width3_reg_366[3]),
        .I3(width3_reg_366[2]),
        .I4(width3_reg_366[7]),
        .I5(width3_reg_366[6]),
        .O(\tmp_last_V_reg_1430[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_18 
       (.I0(width3_reg_366[22]),
        .I1(width3_reg_366[23]),
        .I2(width3_reg_366[20]),
        .I3(width3_reg_366[21]),
        .I4(width3_reg_366[25]),
        .I5(width3_reg_366[24]),
        .O(\tmp_last_V_reg_1430[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_19 
       (.I0(width3_reg_366[16]),
        .I1(width3_reg_366[17]),
        .I2(width3_reg_366[14]),
        .I3(width3_reg_366[15]),
        .I4(width3_reg_366[19]),
        .I5(width3_reg_366[18]),
        .O(\tmp_last_V_reg_1430[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_last_V_reg_1430[0]_i_2 
       (.I0(\tmp_last_V_reg_1430[0]_i_6_n_0 ),
        .I1(\tmp_last_V_reg_1430[0]_i_7_n_0 ),
        .I2(\tmp_last_V_reg_1430[0]_i_8_n_0 ),
        .I3(\tmp_last_V_reg_1430[0]_i_9_n_0 ),
        .I4(\tmp_last_V_reg_1430[0]_i_10_n_0 ),
        .I5(\tmp_last_V_reg_1430[0]_i_11_n_0 ),
        .O(\tmp_last_V_reg_1430[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_20 
       (.I0(\height2_reg_354_reg_n_0_[24] ),
        .I1(\height2_reg_354_reg_n_0_[25] ),
        .I2(\height2_reg_354_reg_n_0_[22] ),
        .I3(\height2_reg_354_reg_n_0_[23] ),
        .I4(\height2_reg_354_reg_n_0_[27] ),
        .I5(\height2_reg_354_reg_n_0_[26] ),
        .O(\tmp_last_V_reg_1430[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \tmp_last_V_reg_1430[0]_i_21 
       (.I0(\height2_reg_354_reg_n_0_[30] ),
        .I1(\height2_reg_354_reg_n_0_[31] ),
        .I2(\height2_reg_354_reg_n_0_[28] ),
        .I3(\height2_reg_354_reg_n_0_[29] ),
        .I4(width3_reg_366[1]),
        .I5(width3_reg_366[0]),
        .O(\tmp_last_V_reg_1430[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \tmp_last_V_reg_1430[0]_i_3 
       (.I0(\tmp_last_V_reg_1430[0]_i_12_n_0 ),
        .I1(\tmp_last_V_reg_1430[0]_i_13_n_0 ),
        .I2(p_shl2_cast_fu_1095_p1[7]),
        .I3(p_shl2_cast_fu_1095_p1[10]),
        .I4(\tmp_last_V_reg_1430[0]_i_14_n_0 ),
        .I5(\tmp_last_V_reg_1430[0]_i_15_n_0 ),
        .O(\tmp_last_V_reg_1430[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_4 
       (.I0(width3_reg_366[28]),
        .I1(width3_reg_366[29]),
        .I2(width3_reg_366[26]),
        .I3(width3_reg_366[27]),
        .I4(width3_reg_366[31]),
        .I5(width3_reg_366[30]),
        .O(\tmp_last_V_reg_1430[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_last_V_reg_1430[0]_i_5 
       (.I0(\tmp_last_V_reg_1430[0]_i_16_n_0 ),
        .I1(\tmp_last_V_reg_1430[0]_i_17_n_0 ),
        .I2(\tmp_last_V_reg_1430[0]_i_18_n_0 ),
        .I3(\tmp_last_V_reg_1430[0]_i_19_n_0 ),
        .I4(\tmp_last_V_reg_1430[0]_i_20_n_0 ),
        .I5(\tmp_last_V_reg_1430[0]_i_21_n_0 ),
        .O(\tmp_last_V_reg_1430[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \tmp_last_V_reg_1430[0]_i_6 
       (.I0(\height2_reg_354_reg_n_0_[6] ),
        .I1(\height2_reg_354_reg_n_0_[7] ),
        .I2(\height2_reg_354_reg_n_0_[4] ),
        .I3(\height2_reg_354_reg_n_0_[5] ),
        .I4(\height2_reg_354_reg_n_0_[9] ),
        .I5(\height2_reg_354_reg_n_0_[8] ),
        .O(\tmp_last_V_reg_1430[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \tmp_last_V_reg_1430[0]_i_7 
       (.I0(\height2_reg_354_reg_n_0_[0] ),
        .I1(\height2_reg_354_reg_n_0_[1] ),
        .I2(p_shl2_cast_fu_1095_p1[35]),
        .I3(p_shl2_cast_fu_1095_p1[36]),
        .I4(\height2_reg_354_reg_n_0_[2] ),
        .I5(\height2_reg_354_reg_n_0_[3] ),
        .O(\tmp_last_V_reg_1430[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_8 
       (.I0(\height2_reg_354_reg_n_0_[18] ),
        .I1(\height2_reg_354_reg_n_0_[19] ),
        .I2(\height2_reg_354_reg_n_0_[16] ),
        .I3(\height2_reg_354_reg_n_0_[17] ),
        .I4(\height2_reg_354_reg_n_0_[21] ),
        .I5(\height2_reg_354_reg_n_0_[20] ),
        .O(\tmp_last_V_reg_1430[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_last_V_reg_1430[0]_i_9 
       (.I0(\height2_reg_354_reg_n_0_[12] ),
        .I1(\height2_reg_354_reg_n_0_[13] ),
        .I2(\height2_reg_354_reg_n_0_[10] ),
        .I3(\height2_reg_354_reg_n_0_[11] ),
        .I4(\height2_reg_354_reg_n_0_[15] ),
        .I5(\height2_reg_354_reg_n_0_[14] ),
        .O(\tmp_last_V_reg_1430[0]_i_9_n_0 ));
  FDRE \tmp_last_V_reg_1430_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_reg_1430[0]_i_1_n_0 ),
        .Q(tmp_last_V_reg_1430),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \tmp_user_V_1_reg_1425[0]_i_1 
       (.I0(\tmp_user_V_1_reg_1425[0]_i_2_n_0 ),
        .I1(\tmp_user_V_1_reg_1425[0]_i_3_n_0 ),
        .I2(\tmp_user_V_1_reg_1425[0]_i_4_n_0 ),
        .I3(\tmp_user_V_1_reg_1425[0]_i_5_n_0 ),
        .I4(tmp_last_V_reg_14300),
        .I5(\tmp_user_V_1_reg_1425_reg_n_0_[0] ),
        .O(\tmp_user_V_1_reg_1425[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_10 
       (.I0(width3_reg_366[0]),
        .I1(width3_reg_366[1]),
        .I2(\height2_reg_354_reg_n_0_[30] ),
        .I3(\height2_reg_354_reg_n_0_[31] ),
        .I4(width3_reg_366[3]),
        .I5(width3_reg_366[2]),
        .O(\tmp_user_V_1_reg_1425[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_11 
       (.I0(\height2_reg_354_reg_n_0_[8] ),
        .I1(\height2_reg_354_reg_n_0_[9] ),
        .I2(\height2_reg_354_reg_n_0_[6] ),
        .I3(\height2_reg_354_reg_n_0_[7] ),
        .I4(\height2_reg_354_reg_n_0_[11] ),
        .I5(\height2_reg_354_reg_n_0_[10] ),
        .O(\tmp_user_V_1_reg_1425[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_12 
       (.I0(\height2_reg_354_reg_n_0_[14] ),
        .I1(\height2_reg_354_reg_n_0_[15] ),
        .I2(\height2_reg_354_reg_n_0_[12] ),
        .I3(\height2_reg_354_reg_n_0_[13] ),
        .I4(\height2_reg_354_reg_n_0_[17] ),
        .I5(\height2_reg_354_reg_n_0_[16] ),
        .O(\tmp_user_V_1_reg_1425[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_user_V_1_reg_1425[0]_i_13 
       (.I0(width3_reg_366[26]),
        .I1(width3_reg_366[27]),
        .O(\tmp_user_V_1_reg_1425[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_14 
       (.I0(width3_reg_366[12]),
        .I1(width3_reg_366[13]),
        .I2(width3_reg_366[10]),
        .I3(width3_reg_366[11]),
        .I4(width3_reg_366[15]),
        .I5(width3_reg_366[14]),
        .O(\tmp_user_V_1_reg_1425[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_15 
       (.I0(width3_reg_366[18]),
        .I1(width3_reg_366[19]),
        .I2(width3_reg_366[16]),
        .I3(width3_reg_366[17]),
        .I4(width3_reg_366[21]),
        .I5(width3_reg_366[20]),
        .O(\tmp_user_V_1_reg_1425[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_16 
       (.I0(p_shl2_cast_fu_1095_p1[27]),
        .I1(p_shl2_cast_fu_1095_p1[28]),
        .I2(p_shl2_cast_fu_1095_p1[25]),
        .I3(p_shl2_cast_fu_1095_p1[26]),
        .I4(p_shl2_cast_fu_1095_p1[30]),
        .I5(p_shl2_cast_fu_1095_p1[29]),
        .O(\tmp_user_V_1_reg_1425[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_17 
       (.I0(p_shl2_cast_fu_1095_p1[21]),
        .I1(p_shl2_cast_fu_1095_p1[22]),
        .I2(p_shl2_cast_fu_1095_p1[19]),
        .I3(p_shl2_cast_fu_1095_p1[20]),
        .I4(p_shl2_cast_fu_1095_p1[24]),
        .I5(p_shl2_cast_fu_1095_p1[23]),
        .O(\tmp_user_V_1_reg_1425[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_18 
       (.I0(\height2_reg_354_reg_n_0_[2] ),
        .I1(\height2_reg_354_reg_n_0_[3] ),
        .I2(\height2_reg_354_reg_n_0_[0] ),
        .I3(\height2_reg_354_reg_n_0_[1] ),
        .I4(\height2_reg_354_reg_n_0_[5] ),
        .I5(\height2_reg_354_reg_n_0_[4] ),
        .O(\tmp_user_V_1_reg_1425[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_19 
       (.I0(p_shl2_cast_fu_1095_p1[33]),
        .I1(p_shl2_cast_fu_1095_p1[34]),
        .I2(p_shl2_cast_fu_1095_p1[31]),
        .I3(p_shl2_cast_fu_1095_p1[32]),
        .I4(p_shl2_cast_fu_1095_p1[36]),
        .I5(p_shl2_cast_fu_1095_p1[35]),
        .O(\tmp_user_V_1_reg_1425[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_user_V_1_reg_1425[0]_i_2 
       (.I0(\tmp_user_V_1_reg_1425[0]_i_7_n_0 ),
        .I1(\tmp_user_V_1_reg_1425[0]_i_8_n_0 ),
        .I2(\tmp_user_V_1_reg_1425[0]_i_9_n_0 ),
        .I3(\tmp_user_V_1_reg_1425[0]_i_10_n_0 ),
        .I4(\tmp_user_V_1_reg_1425[0]_i_11_n_0 ),
        .I5(\tmp_user_V_1_reg_1425[0]_i_12_n_0 ),
        .O(\tmp_user_V_1_reg_1425[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_20 
       (.I0(p_shl2_cast_fu_1095_p1[15]),
        .I1(p_shl2_cast_fu_1095_p1[16]),
        .I2(p_shl2_cast_fu_1095_p1[13]),
        .I3(p_shl2_cast_fu_1095_p1[14]),
        .I4(p_shl2_cast_fu_1095_p1[18]),
        .I5(p_shl2_cast_fu_1095_p1[17]),
        .O(\tmp_user_V_1_reg_1425[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_21 
       (.I0(\tmp_last_V_reg_1430[0]_i_13_n_0 ),
        .I1(\tmp_last_V_reg_1430[0]_i_14_n_0 ),
        .I2(p_shl2_cast_fu_1095_p1[11]),
        .I3(p_shl2_cast_fu_1095_p1[12]),
        .I4(p_shl2_cast_fu_1095_p1[7]),
        .I5(p_shl2_cast_fu_1095_p1[10]),
        .O(\tmp_user_V_1_reg_1425[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \tmp_user_V_1_reg_1425[0]_i_3 
       (.I0(\tmp_user_V_1_reg_1425[0]_i_13_n_0 ),
        .I1(width3_reg_366[23]),
        .I2(width3_reg_366[22]),
        .I3(width3_reg_366[25]),
        .I4(width3_reg_366[24]),
        .I5(\tmp_user_V_1_reg_1425[0]_i_14_n_0 ),
        .O(\tmp_user_V_1_reg_1425[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \tmp_user_V_1_reg_1425[0]_i_4 
       (.I0(tmp_last_V_reg_14300),
        .I1(width3_reg_366[29]),
        .I2(width3_reg_366[28]),
        .I3(width3_reg_366[31]),
        .I4(width3_reg_366[30]),
        .I5(\tmp_user_V_1_reg_1425[0]_i_15_n_0 ),
        .O(\tmp_user_V_1_reg_1425[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_user_V_1_reg_1425[0]_i_5 
       (.I0(\tmp_user_V_1_reg_1425[0]_i_16_n_0 ),
        .I1(\tmp_user_V_1_reg_1425[0]_i_17_n_0 ),
        .I2(\tmp_user_V_1_reg_1425[0]_i_18_n_0 ),
        .I3(\tmp_user_V_1_reg_1425[0]_i_19_n_0 ),
        .I4(\tmp_user_V_1_reg_1425[0]_i_20_n_0 ),
        .I5(\tmp_user_V_1_reg_1425[0]_i_21_n_0 ),
        .O(\tmp_user_V_1_reg_1425[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_user_V_1_reg_1425[0]_i_6 
       (.I0(tmp_60_fu_1180_p2),
        .I1(ap_CS_fsm_state34),
        .O(tmp_last_V_reg_14300));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_7 
       (.I0(\height2_reg_354_reg_n_0_[26] ),
        .I1(\height2_reg_354_reg_n_0_[27] ),
        .I2(\height2_reg_354_reg_n_0_[24] ),
        .I3(\height2_reg_354_reg_n_0_[25] ),
        .I4(\height2_reg_354_reg_n_0_[29] ),
        .I5(\height2_reg_354_reg_n_0_[28] ),
        .O(\tmp_user_V_1_reg_1425[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_8 
       (.I0(\height2_reg_354_reg_n_0_[20] ),
        .I1(\height2_reg_354_reg_n_0_[21] ),
        .I2(\height2_reg_354_reg_n_0_[18] ),
        .I3(\height2_reg_354_reg_n_0_[19] ),
        .I4(\height2_reg_354_reg_n_0_[23] ),
        .I5(\height2_reg_354_reg_n_0_[22] ),
        .O(\tmp_user_V_1_reg_1425[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_user_V_1_reg_1425[0]_i_9 
       (.I0(width3_reg_366[6]),
        .I1(width3_reg_366[7]),
        .I2(width3_reg_366[4]),
        .I3(width3_reg_366[5]),
        .I4(width3_reg_366[9]),
        .I5(width3_reg_366[8]),
        .O(\tmp_user_V_1_reg_1425[0]_i_9_n_0 ));
  FDRE \tmp_user_V_1_reg_1425_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_1_reg_1425[0]_i_1_n_0 ),
        .Q(\tmp_user_V_1_reg_1425_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \width3_reg_366[31]_i_1 
       (.I0(ap_CS_fsm_state33),
        .I1(tmp_58_fu_1121_p2),
        .O(width3_reg_3660));
  LUT2 #(
    .INIT(4'h8)) 
    \width3_reg_366[31]_i_2 
       (.I0(output_data_V_data_V_1_ack_in),
        .I1(ap_CS_fsm_state36),
        .O(ap_NS_fsm1));
  FDRE \width3_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[0]),
        .Q(width3_reg_366[0]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[10]),
        .Q(width3_reg_366[10]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[11]),
        .Q(width3_reg_366[11]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[12]),
        .Q(width3_reg_366[12]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[13]),
        .Q(width3_reg_366[13]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[14]),
        .Q(width3_reg_366[14]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[15]),
        .Q(width3_reg_366[15]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[16]),
        .Q(width3_reg_366[16]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[17]),
        .Q(width3_reg_366[17]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[18]),
        .Q(width3_reg_366[18]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[19]),
        .Q(width3_reg_366[19]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[1]),
        .Q(width3_reg_366[1]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[20]),
        .Q(width3_reg_366[20]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[21]),
        .Q(width3_reg_366[21]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[22]),
        .Q(width3_reg_366[22]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[23]),
        .Q(width3_reg_366[23]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[24]),
        .Q(width3_reg_366[24]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[25]),
        .Q(width3_reg_366[25]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[26]),
        .Q(width3_reg_366[26]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[27]),
        .Q(width3_reg_366[27]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[28]),
        .Q(width3_reg_366[28]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[29]),
        .Q(width3_reg_366[29]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[2]),
        .Q(width3_reg_366[2]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[30]),
        .Q(width3_reg_366[30]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[31]),
        .Q(width3_reg_366[31]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[3]),
        .Q(width3_reg_366[3]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[4]),
        .Q(width3_reg_366[4]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[5]),
        .Q(width3_reg_366[5]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[6]),
        .Q(width3_reg_366[6]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[7]),
        .Q(width3_reg_366[7]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[8]),
        .Q(width3_reg_366[8]),
        .R(width3_reg_3660));
  FDRE \width3_reg_366_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(width_5_reg_1415[9]),
        .Q(width3_reg_366[9]),
        .R(width3_reg_3660));
  LUT1 #(
    .INIT(2'h1)) 
    \width_5_reg_1415[0]_i_1 
       (.I0(width3_reg_366[0]),
        .O(width_5_fu_1186_p2[0]));
  FDRE \width_5_reg_1415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[0]),
        .Q(width_5_reg_1415[0]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[10]),
        .Q(width_5_reg_1415[10]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[11]),
        .Q(width_5_reg_1415[11]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[12]),
        .Q(width_5_reg_1415[12]),
        .R(1'b0));
  CARRY4 \width_5_reg_1415_reg[12]_i_1 
       (.CI(\width_5_reg_1415_reg[8]_i_1_n_0 ),
        .CO({\width_5_reg_1415_reg[12]_i_1_n_0 ,\width_5_reg_1415_reg[12]_i_1_n_1 ,\width_5_reg_1415_reg[12]_i_1_n_2 ,\width_5_reg_1415_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_5_fu_1186_p2[12:9]),
        .S(width3_reg_366[12:9]));
  FDRE \width_5_reg_1415_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[13]),
        .Q(width_5_reg_1415[13]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[14]),
        .Q(width_5_reg_1415[14]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[15]),
        .Q(width_5_reg_1415[15]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[16]),
        .Q(width_5_reg_1415[16]),
        .R(1'b0));
  CARRY4 \width_5_reg_1415_reg[16]_i_1 
       (.CI(\width_5_reg_1415_reg[12]_i_1_n_0 ),
        .CO({\width_5_reg_1415_reg[16]_i_1_n_0 ,\width_5_reg_1415_reg[16]_i_1_n_1 ,\width_5_reg_1415_reg[16]_i_1_n_2 ,\width_5_reg_1415_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_5_fu_1186_p2[16:13]),
        .S(width3_reg_366[16:13]));
  FDRE \width_5_reg_1415_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[17]),
        .Q(width_5_reg_1415[17]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[18]),
        .Q(width_5_reg_1415[18]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[19]),
        .Q(width_5_reg_1415[19]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[1]),
        .Q(width_5_reg_1415[1]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[20]),
        .Q(width_5_reg_1415[20]),
        .R(1'b0));
  CARRY4 \width_5_reg_1415_reg[20]_i_1 
       (.CI(\width_5_reg_1415_reg[16]_i_1_n_0 ),
        .CO({\width_5_reg_1415_reg[20]_i_1_n_0 ,\width_5_reg_1415_reg[20]_i_1_n_1 ,\width_5_reg_1415_reg[20]_i_1_n_2 ,\width_5_reg_1415_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_5_fu_1186_p2[20:17]),
        .S(width3_reg_366[20:17]));
  FDRE \width_5_reg_1415_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[21]),
        .Q(width_5_reg_1415[21]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[22]),
        .Q(width_5_reg_1415[22]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[23]),
        .Q(width_5_reg_1415[23]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[24]),
        .Q(width_5_reg_1415[24]),
        .R(1'b0));
  CARRY4 \width_5_reg_1415_reg[24]_i_1 
       (.CI(\width_5_reg_1415_reg[20]_i_1_n_0 ),
        .CO({\width_5_reg_1415_reg[24]_i_1_n_0 ,\width_5_reg_1415_reg[24]_i_1_n_1 ,\width_5_reg_1415_reg[24]_i_1_n_2 ,\width_5_reg_1415_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_5_fu_1186_p2[24:21]),
        .S(width3_reg_366[24:21]));
  FDRE \width_5_reg_1415_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[25]),
        .Q(width_5_reg_1415[25]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[26]),
        .Q(width_5_reg_1415[26]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[27]),
        .Q(width_5_reg_1415[27]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[28]),
        .Q(width_5_reg_1415[28]),
        .R(1'b0));
  CARRY4 \width_5_reg_1415_reg[28]_i_1 
       (.CI(\width_5_reg_1415_reg[24]_i_1_n_0 ),
        .CO({\width_5_reg_1415_reg[28]_i_1_n_0 ,\width_5_reg_1415_reg[28]_i_1_n_1 ,\width_5_reg_1415_reg[28]_i_1_n_2 ,\width_5_reg_1415_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_5_fu_1186_p2[28:25]),
        .S(width3_reg_366[28:25]));
  FDRE \width_5_reg_1415_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[29]),
        .Q(width_5_reg_1415[29]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[2]),
        .Q(width_5_reg_1415[2]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[30]),
        .Q(width_5_reg_1415[30]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[31]),
        .Q(width_5_reg_1415[31]),
        .R(1'b0));
  CARRY4 \width_5_reg_1415_reg[31]_i_1 
       (.CI(\width_5_reg_1415_reg[28]_i_1_n_0 ),
        .CO({\NLW_width_5_reg_1415_reg[31]_i_1_CO_UNCONNECTED [3:2],\width_5_reg_1415_reg[31]_i_1_n_2 ,\width_5_reg_1415_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_5_reg_1415_reg[31]_i_1_O_UNCONNECTED [3],width_5_fu_1186_p2[31:29]}),
        .S({1'b0,width3_reg_366[31:29]}));
  FDRE \width_5_reg_1415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[3]),
        .Q(width_5_reg_1415[3]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[4]),
        .Q(width_5_reg_1415[4]),
        .R(1'b0));
  CARRY4 \width_5_reg_1415_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\width_5_reg_1415_reg[4]_i_1_n_0 ,\width_5_reg_1415_reg[4]_i_1_n_1 ,\width_5_reg_1415_reg[4]_i_1_n_2 ,\width_5_reg_1415_reg[4]_i_1_n_3 }),
        .CYINIT(width3_reg_366[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_5_fu_1186_p2[4:1]),
        .S(width3_reg_366[4:1]));
  FDRE \width_5_reg_1415_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[5]),
        .Q(width_5_reg_1415[5]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[6]),
        .Q(width_5_reg_1415[6]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[7]),
        .Q(width_5_reg_1415[7]),
        .R(1'b0));
  FDRE \width_5_reg_1415_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[8]),
        .Q(width_5_reg_1415[8]),
        .R(1'b0));
  CARRY4 \width_5_reg_1415_reg[8]_i_1 
       (.CI(\width_5_reg_1415_reg[4]_i_1_n_0 ),
        .CO({\width_5_reg_1415_reg[8]_i_1_n_0 ,\width_5_reg_1415_reg[8]_i_1_n_1 ,\width_5_reg_1415_reg[8]_i_1_n_2 ,\width_5_reg_1415_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_5_fu_1186_p2[8:5]),
        .S(width3_reg_366[8:5]));
  FDRE \width_5_reg_1415_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(width_5_fu_1186_p2[9]),
        .Q(width_5_reg_1415[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_331[0]_i_1 
       (.I0(width_reg_331_reg__0[0]),
        .O(\width_reg_331[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \width_reg_331[1]_i_1 
       (.I0(width_reg_331_reg__0[0]),
        .I1(width_reg_331_reg__0[1]),
        .O(width_4_fu_992_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \width_reg_331[2]_i_1 
       (.I0(width_reg_331_reg__0[1]),
        .I1(width_reg_331_reg__0[0]),
        .I2(width_reg_331_reg__0[2]),
        .O(width_4_fu_992_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \width_reg_331[3]_i_1 
       (.I0(width_reg_331_reg__0[2]),
        .I1(width_reg_331_reg__0[0]),
        .I2(width_reg_331_reg__0[1]),
        .I3(width_reg_331_reg__0[3]),
        .O(width_4_fu_992_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h7F80FF00)) 
    \width_reg_331[4]_i_1 
       (.I0(width_reg_331_reg__0[3]),
        .I1(width_reg_331_reg__0[2]),
        .I2(width_reg_331_reg__0[1]),
        .I3(width_reg_331_reg__0[4]),
        .I4(width_reg_331_reg__0[0]),
        .O(width_4_fu_992_p2[4]));
  FDRE \width_reg_331_reg[0] 
       (.C(ap_clk),
        .CE(input_0_array_0_we0),
        .D(\width_reg_331[0]_i_1_n_0 ),
        .Q(width_reg_331_reg__0[0]),
        .R(ap_NS_fsm161_out));
  FDRE \width_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(input_0_array_0_we0),
        .D(width_4_fu_992_p2[1]),
        .Q(width_reg_331_reg__0[1]),
        .R(ap_NS_fsm161_out));
  FDRE \width_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(input_0_array_0_we0),
        .D(width_4_fu_992_p2[2]),
        .Q(width_reg_331_reg__0[2]),
        .R(ap_NS_fsm161_out));
  FDRE \width_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(input_0_array_0_we0),
        .D(width_4_fu_992_p2[3]),
        .Q(width_reg_331_reg__0[3]),
        .R(ap_NS_fsm161_out));
  FDRE \width_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(input_0_array_0_we0),
        .D(width_4_fu_992_p2[4]),
        .Q(width_reg_331_reg__0[4]),
        .R(ap_NS_fsm161_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi
   (\output_data_V_keep_V_1_state_reg[1] ,
    D,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RDATA,
    interrupt,
    Q,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    int_ap_ready_reg_2,
    int_ap_ready_reg_3,
    int_ap_start_i_2_0,
    output_data_V_data_V_1_ack_in,
    int_ap_start_i_2_1,
    output_data_V_user_V_1_ack_in,
    int_ap_start_i_2_2,
    int_ap_start_i_2_3,
    int_ap_start_i_2_4,
    int_ap_start_i_2_5,
    output_data_V_last_V_1_ack_in,
    int_ap_start_i_2_6,
    \ap_CS_fsm_reg[1] ,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_WDATA,
    SR,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_RREADY);
  output \output_data_V_keep_V_1_state_reg[1] ;
  output [1:0]D;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output [4:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input [2:0]Q;
  input int_ap_ready_reg_0;
  input int_ap_ready_reg_1;
  input int_ap_ready_reg_2;
  input int_ap_ready_reg_3;
  input int_ap_start_i_2_0;
  input output_data_V_data_V_1_ack_in;
  input int_ap_start_i_2_1;
  input output_data_V_user_V_1_ack_in;
  input int_ap_start_i_2_2;
  input int_ap_start_i_2_3;
  input int_ap_start_i_2_4;
  input int_ap_start_i_2_5;
  input output_data_V_last_V_1_ack_in;
  input int_ap_start_i_2_6;
  input \ap_CS_fsm_reg[1] ;
  input [3:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_ARVALID;
  input [2:0]s_axi_AXILiteS_WDATA;
  input [0:0]SR;
  input ap_clk;
  input [3:0]s_axi_AXILiteS_AWADDR;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_RREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_start;
  wire [7:1]data0;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire int_ap_ready_reg_2;
  wire int_ap_ready_reg_3;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_2_0;
  wire int_ap_start_i_2_1;
  wire int_ap_start_i_2_2;
  wire int_ap_start_i_2_3;
  wire int_ap_start_i_2_4;
  wire int_ap_start_i_2_5;
  wire int_ap_start_i_2_6;
  wire int_ap_start_i_4_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire interrupt;
  wire output_data_V_data_V_1_ack_in;
  wire \output_data_V_keep_V_1_state_reg[1] ;
  wire output_data_V_last_V_1_ack_in;
  wire output_data_V_user_V_1_ack_in;
  wire p_0_in__0;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire [3:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [3:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [4:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8FBB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(s_axi_AXILiteS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hF444F477)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(SR));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(Q[2]),
        .I1(\output_data_V_keep_V_1_state_reg[1] ),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h2F22)) 
    int_ap_done_i_1
       (.I0(Q[2]),
        .I1(\output_data_V_keep_V_1_state_reg[1] ),
        .I2(int_ap_done_i_2_n_0),
        .I3(data0[1]),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_1
       (.I0(Q[2]),
        .I1(\output_data_V_keep_V_1_state_reg[1] ),
        .O(ap_done));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFDFF20)) 
    int_ap_start_i_1
       (.I0(Q[2]),
        .I1(\output_data_V_keep_V_1_state_reg[1] ),
        .I2(data0[7]),
        .I3(int_ap_start3_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    int_ap_start_i_2
       (.I0(int_ap_start_i_4_n_0),
        .I1(int_ap_ready_reg_0),
        .I2(int_ap_ready_reg_1),
        .I3(int_ap_ready_reg_2),
        .I4(int_ap_ready_reg_3),
        .I5(int_ap_start_i_5_n_0),
        .O(\output_data_V_keep_V_1_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_3
       (.I0(s_axi_AXILiteS_WSTRB),
        .I1(int_auto_restart_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(s_axi_AXILiteS_WDATA[0]),
        .O(int_ap_start3_out));
  LUT4 #(
    .INIT(16'hFFDF)) 
    int_ap_start_i_4
       (.I0(int_ap_start_i_2_4),
        .I1(int_ap_start_i_2_5),
        .I2(output_data_V_last_V_1_ack_in),
        .I3(int_ap_start_i_2_6),
        .O(int_ap_start_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    int_ap_start_i_5
       (.I0(int_ap_start_i_2_0),
        .I1(output_data_V_data_V_1_ack_in),
        .I2(int_ap_start_i_2_1),
        .I3(output_data_V_user_V_1_ack_in),
        .I4(int_ap_start_i_2_2),
        .I5(int_ap_start_i_2_3),
        .O(int_ap_start_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SR));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    int_auto_restart_i_2
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(s_axi_AXILiteS_WSTRB),
        .I4(p_0_in__0),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in__0),
        .R(SR));
  LUT6 #(
    .INIT(64'h2FFF0FFFF222F000)) 
    \int_isr[0]_i_1 
       (.I0(Q[2]),
        .I1(\output_data_V_keep_V_1_state_reg[1] ),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .I3(int_isr6_out),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'h2FFF0FFFF222F000)) 
    \int_isr[1]_i_1 
       (.I0(Q[2]),
        .I1(\output_data_V_keep_V_1_state_reg[1] ),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .I3(int_isr6_out),
        .I4(p_0_in__0),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \rdata[0]_i_3 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(int_gie_reg_n_0),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8330000B8000000)) 
    \rdata[1]_i_1 
       (.I0(p_1_in),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(p_0_in__0),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[1]_i_2_n_0 ),
        .I5(data0[1]),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(data0[2]),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(data0[3]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(\rdata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(data0[7]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(s_axi_AXILiteS_ARADDR[2]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_1_n_0 ),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_0_array
   (q0,
    DI,
    O,
    tmp_134_fu_529_p2,
    D,
    ram_reg_7,
    ram_reg_5,
    Q,
    P,
    CO,
    \p_tmp_s_reg_769_reg[11] ,
    S,
    ram_reg_0_i_19__2,
    ap_clk,
    Conv2D_0_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output [15:0]q0;
  output [0:0]DI;
  output [0:0]O;
  output [15:0]tmp_134_fu_529_p2;
  output [14:0]D;
  output [0:0]ram_reg_7;
  output [1:0]ram_reg_5;
  input [10:0]Q;
  input [15:0]P;
  input [0:0]CO;
  input [0:0]\p_tmp_s_reg_769_reg[11] ;
  input [1:0]S;
  input [15:0]ram_reg_0_i_19__2;
  input ap_clk;
  input Conv2D_0_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_0_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [15:0]P;
  wire [10:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [0:0]\p_tmp_s_reg_769_reg[11] ;
  wire [15:0]q0;
  wire [15:0]ram_reg_0_i_19__2;
  wire [1:0]ram_reg_5;
  wire [0:0]ram_reg_7;
  wire [1:0]ram_reg_7_0;
  wire [15:0]tmp_134_fu_529_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_0_array_ram_13 network_Conv2D_0_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .Conv2D_0_array_ce0(Conv2D_0_array_ce0),
        .D(D),
        .DI(DI),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .d0(d0),
        .\p_tmp_s_reg_769_reg[11] (\p_tmp_s_reg_769_reg[11] ),
        .q0(q0),
        .ram_reg_0_i_19__2_0(ram_reg_0_i_19__2),
        .ram_reg_5_0(ram_reg_5),
        .ram_reg_7_0(ram_reg_7),
        .ram_reg_7_1(ram_reg_7_0),
        .tmp_134_fu_529_p2(tmp_134_fu_529_p2));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_0_array" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_0_array_3
   (q0,
    ap_clk,
    UpSampling2D_1_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7);
  output [15:0]q0;
  input ap_clk;
  input UpSampling2D_1_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire UpSampling2D_1_array_ce0;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [1:0]ram_reg_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_0_array_ram network_Conv2D_0_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .UpSampling2D_1_array_ce0(UpSampling2D_1_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0(q0),
        .ram_reg_7_0(ram_reg_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_0_array_ram
   (q0,
    ap_clk,
    UpSampling2D_1_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output [15:0]q0;
  input ap_clk;
  input UpSampling2D_1_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire UpSampling2D_1_array_ce0;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [1:0]ram_reg_7_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_0_array_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_0_array_ram_13
   (q0,
    DI,
    O,
    tmp_134_fu_529_p2,
    D,
    ram_reg_7_0,
    ram_reg_5_0,
    Q,
    P,
    CO,
    \p_tmp_s_reg_769_reg[11] ,
    S,
    ram_reg_0_i_19__2_0,
    ap_clk,
    Conv2D_0_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_1);
  output [15:0]q0;
  output [0:0]DI;
  output [0:0]O;
  output [15:0]tmp_134_fu_529_p2;
  output [14:0]D;
  output [0:0]ram_reg_7_0;
  output [1:0]ram_reg_5_0;
  input [10:0]Q;
  input [15:0]P;
  input [0:0]CO;
  input [0:0]\p_tmp_s_reg_769_reg[11] ;
  input [1:0]S;
  input [15:0]ram_reg_0_i_19__2_0;
  input ap_clk;
  input Conv2D_0_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_1;

  wire [13:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_0_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [15:0]P;
  wire [10:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire \p_tmp_s_reg_769[11]_i_5_n_0 ;
  wire \p_tmp_s_reg_769[11]_i_6_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_10_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_11_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_4_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_5_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_6_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_8_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_9_n_0 ;
  wire \p_tmp_s_reg_769[3]_i_2_n_0 ;
  wire \p_tmp_s_reg_769[3]_i_3_n_0 ;
  wire \p_tmp_s_reg_769[3]_i_4_n_0 ;
  wire \p_tmp_s_reg_769[3]_i_5_n_0 ;
  wire \p_tmp_s_reg_769[7]_i_2_n_0 ;
  wire \p_tmp_s_reg_769[7]_i_3_n_0 ;
  wire \p_tmp_s_reg_769[7]_i_4_n_0 ;
  wire \p_tmp_s_reg_769[7]_i_5_n_0 ;
  wire [0:0]\p_tmp_s_reg_769_reg[11] ;
  wire \p_tmp_s_reg_769_reg[11]_i_1_n_0 ;
  wire \p_tmp_s_reg_769_reg[11]_i_1_n_1 ;
  wire \p_tmp_s_reg_769_reg[11]_i_1_n_2 ;
  wire \p_tmp_s_reg_769_reg[11]_i_1_n_3 ;
  wire \p_tmp_s_reg_769_reg[14]_i_2_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_2_n_3 ;
  wire \p_tmp_s_reg_769_reg[14]_i_3_n_1 ;
  wire \p_tmp_s_reg_769_reg[14]_i_3_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_3_n_3 ;
  wire \p_tmp_s_reg_769_reg[3]_i_1_n_0 ;
  wire \p_tmp_s_reg_769_reg[3]_i_1_n_1 ;
  wire \p_tmp_s_reg_769_reg[3]_i_1_n_2 ;
  wire \p_tmp_s_reg_769_reg[3]_i_1_n_3 ;
  wire \p_tmp_s_reg_769_reg[7]_i_1_n_0 ;
  wire \p_tmp_s_reg_769_reg[7]_i_1_n_1 ;
  wire \p_tmp_s_reg_769_reg[7]_i_1_n_2 ;
  wire \p_tmp_s_reg_769_reg[7]_i_1_n_3 ;
  wire [15:0]q0;
  wire [15:0]ram_reg_0_i_19__2_0;
  wire ram_reg_0_i_19__2_n_1;
  wire ram_reg_0_i_19__2_n_2;
  wire ram_reg_0_i_19__2_n_3;
  wire ram_reg_0_i_25__0_n_0;
  wire ram_reg_0_i_25__0_n_1;
  wire ram_reg_0_i_25__0_n_2;
  wire ram_reg_0_i_25__0_n_3;
  wire ram_reg_0_i_29__0_n_0;
  wire ram_reg_0_i_30__0_n_0;
  wire ram_reg_0_i_31__0_n_0;
  wire ram_reg_0_i_32__0_n_0;
  wire ram_reg_0_i_43__3_n_0;
  wire ram_reg_0_i_43__3_n_1;
  wire ram_reg_0_i_43__3_n_2;
  wire ram_reg_0_i_43__3_n_3;
  wire ram_reg_0_i_44__3_n_0;
  wire ram_reg_0_i_45__3_n_0;
  wire ram_reg_0_i_46__3_n_0;
  wire ram_reg_0_i_47__3_n_0;
  wire ram_reg_0_i_48__1_n_0;
  wire ram_reg_0_i_49__1_n_0;
  wire ram_reg_0_i_50__1_n_0;
  wire ram_reg_0_i_51__1_n_0;
  wire ram_reg_0_i_52__1_n_0;
  wire ram_reg_0_i_53__1_n_0;
  wire ram_reg_0_i_54__1_n_0;
  wire ram_reg_0_i_55__1_n_0;
  wire ram_reg_0_i_56__1_n_0;
  wire ram_reg_0_i_57__1_n_0;
  wire ram_reg_0_i_58__1_n_0;
  wire ram_reg_0_i_59__1_n_0;
  wire ram_reg_2_i_4_n_0;
  wire ram_reg_2_i_4_n_1;
  wire ram_reg_2_i_4_n_2;
  wire ram_reg_2_i_4_n_3;
  wire ram_reg_2_i_5_n_0;
  wire ram_reg_2_i_6_n_0;
  wire ram_reg_2_i_7_n_0;
  wire ram_reg_2_i_8_n_0;
  wire ram_reg_4_i_3_n_0;
  wire ram_reg_4_i_3_n_1;
  wire ram_reg_4_i_3_n_2;
  wire ram_reg_4_i_3_n_3;
  wire ram_reg_4_i_4_n_0;
  wire ram_reg_4_i_5_n_0;
  wire ram_reg_4_i_6_n_0;
  wire ram_reg_4_i_7_n_0;
  wire [1:0]ram_reg_5_0;
  wire ram_reg_6_i_3_n_1;
  wire ram_reg_6_i_3_n_2;
  wire ram_reg_6_i_3_n_3;
  wire ram_reg_6_i_4_n_0;
  wire ram_reg_6_i_5_n_0;
  wire ram_reg_6_i_6_n_0;
  wire ram_reg_6_i_7_n_0;
  wire [0:0]ram_reg_7_0;
  wire [1:0]ram_reg_7_1;
  wire [15:0]tmp_134_fu_529_p2;
  wire [3:2]\NLW_p_tmp_s_reg_769_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_769_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_769_reg[14]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_p_tmp_s_reg_769_reg[14]_i_3_O_UNCONNECTED ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_19__2_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_43__3_O_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_ram_reg_6_i_3_CO_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[11]_i_5 
       (.I0(q0[9]),
        .I1(Q[9]),
        .O(\p_tmp_s_reg_769[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[11]_i_6 
       (.I0(q0[8]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_769[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_10 
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(\p_tmp_s_reg_769[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_11 
       (.I0(q0[11]),
        .I1(q0[12]),
        .O(\p_tmp_s_reg_769[14]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_769[14]_i_13 
       (.I0(q0[10]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_14 
       (.I0(q0[10]),
        .I1(q0[11]),
        .O(ram_reg_5_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_15 
       (.I0(q0[10]),
        .I1(Q[10]),
        .O(ram_reg_5_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_4 
       (.I0(q0[13]),
        .I1(q0[14]),
        .O(\p_tmp_s_reg_769[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_5 
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(\p_tmp_s_reg_769[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_6 
       (.I0(q0[11]),
        .I1(q0[12]),
        .O(\p_tmp_s_reg_769[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_8 
       (.I0(q0[14]),
        .I1(q0[15]),
        .O(\p_tmp_s_reg_769[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_9 
       (.I0(q0[13]),
        .I1(q0[14]),
        .O(\p_tmp_s_reg_769[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[3]_i_2 
       (.I0(q0[3]),
        .I1(Q[3]),
        .O(\p_tmp_s_reg_769[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[3]_i_3 
       (.I0(q0[2]),
        .I1(Q[2]),
        .O(\p_tmp_s_reg_769[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[3]_i_4 
       (.I0(q0[1]),
        .I1(Q[1]),
        .O(\p_tmp_s_reg_769[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[3]_i_5 
       (.I0(q0[0]),
        .I1(Q[0]),
        .O(\p_tmp_s_reg_769[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[7]_i_2 
       (.I0(q0[7]),
        .I1(Q[7]),
        .O(\p_tmp_s_reg_769[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[7]_i_3 
       (.I0(q0[6]),
        .I1(Q[6]),
        .O(\p_tmp_s_reg_769[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[7]_i_4 
       (.I0(q0[5]),
        .I1(Q[5]),
        .O(\p_tmp_s_reg_769[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[7]_i_5 
       (.I0(q0[4]),
        .I1(Q[4]),
        .O(\p_tmp_s_reg_769[7]_i_5_n_0 ));
  CARRY4 \p_tmp_s_reg_769_reg[11]_i_1 
       (.CI(\p_tmp_s_reg_769_reg[7]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_769_reg[11]_i_1_n_0 ,\p_tmp_s_reg_769_reg[11]_i_1_n_1 ,\p_tmp_s_reg_769_reg[11]_i_1_n_2 ,\p_tmp_s_reg_769_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_tmp_s_reg_769_reg[11] ,Q[10],q0[9:8]}),
        .O(D[11:8]),
        .S({S,\p_tmp_s_reg_769[11]_i_5_n_0 ,\p_tmp_s_reg_769[11]_i_6_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_2 
       (.CI(\p_tmp_s_reg_769_reg[11]_i_1_n_0 ),
        .CO({\NLW_p_tmp_s_reg_769_reg[14]_i_2_CO_UNCONNECTED [3:2],\p_tmp_s_reg_769_reg[14]_i_2_n_2 ,\p_tmp_s_reg_769_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,q0[12:11]}),
        .O({\NLW_p_tmp_s_reg_769_reg[14]_i_2_O_UNCONNECTED [3],D[14:12]}),
        .S({1'b0,\p_tmp_s_reg_769[14]_i_4_n_0 ,\p_tmp_s_reg_769[14]_i_5_n_0 ,\p_tmp_s_reg_769[14]_i_6_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_3 
       (.CI(CO),
        .CO({\NLW_p_tmp_s_reg_769_reg[14]_i_3_CO_UNCONNECTED [3],\p_tmp_s_reg_769_reg[14]_i_3_n_1 ,\p_tmp_s_reg_769_reg[14]_i_3_n_2 ,\p_tmp_s_reg_769_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,q0[13:11]}),
        .O({O,\NLW_p_tmp_s_reg_769_reg[14]_i_3_O_UNCONNECTED [2:0]}),
        .S({\p_tmp_s_reg_769[14]_i_8_n_0 ,\p_tmp_s_reg_769[14]_i_9_n_0 ,\p_tmp_s_reg_769[14]_i_10_n_0 ,\p_tmp_s_reg_769[14]_i_11_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_769_reg[3]_i_1_n_0 ,\p_tmp_s_reg_769_reg[3]_i_1_n_1 ,\p_tmp_s_reg_769_reg[3]_i_1_n_2 ,\p_tmp_s_reg_769_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[3:0]),
        .O(D[3:0]),
        .S({\p_tmp_s_reg_769[3]_i_2_n_0 ,\p_tmp_s_reg_769[3]_i_3_n_0 ,\p_tmp_s_reg_769[3]_i_4_n_0 ,\p_tmp_s_reg_769[3]_i_5_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[7]_i_1 
       (.CI(\p_tmp_s_reg_769_reg[3]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_769_reg[7]_i_1_n_0 ,\p_tmp_s_reg_769_reg[7]_i_1_n_1 ,\p_tmp_s_reg_769_reg[7]_i_1_n_2 ,\p_tmp_s_reg_769_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[7:4]),
        .O(D[7:4]),
        .S({\p_tmp_s_reg_769[7]_i_2_n_0 ,\p_tmp_s_reg_769[7]_i_3_n_0 ,\p_tmp_s_reg_769[7]_i_4_n_0 ,\p_tmp_s_reg_769[7]_i_5_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_0_i_19__2
       (.CI(ram_reg_0_i_43__3_n_0),
        .CO({ram_reg_7_0,ram_reg_0_i_19__2_n_1,ram_reg_0_i_19__2_n_2,ram_reg_0_i_19__2_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_44__3_n_0,ram_reg_0_i_45__3_n_0,ram_reg_0_i_46__3_n_0,ram_reg_0_i_47__3_n_0}),
        .O(NLW_ram_reg_0_i_19__2_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_48__1_n_0,ram_reg_0_i_49__1_n_0,ram_reg_0_i_50__1_n_0,ram_reg_0_i_51__1_n_0}));
  CARRY4 ram_reg_0_i_25__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_25__0_n_0,ram_reg_0_i_25__0_n_1,ram_reg_0_i_25__0_n_2,ram_reg_0_i_25__0_n_3}),
        .CYINIT(1'b0),
        .DI(q0[3:0]),
        .O(tmp_134_fu_529_p2[3:0]),
        .S({ram_reg_0_i_29__0_n_0,ram_reg_0_i_30__0_n_0,ram_reg_0_i_31__0_n_0,ram_reg_0_i_32__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_29__0
       (.I0(q0[3]),
        .I1(P[3]),
        .O(ram_reg_0_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_30__0
       (.I0(q0[2]),
        .I1(P[2]),
        .O(ram_reg_0_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_31__0
       (.I0(q0[1]),
        .I1(P[1]),
        .O(ram_reg_0_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_32__0
       (.I0(q0[0]),
        .I1(P[0]),
        .O(ram_reg_0_i_32__0_n_0));
  CARRY4 ram_reg_0_i_43__3
       (.CI(1'b0),
        .CO({ram_reg_0_i_43__3_n_0,ram_reg_0_i_43__3_n_1,ram_reg_0_i_43__3_n_2,ram_reg_0_i_43__3_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_52__1_n_0,ram_reg_0_i_53__1_n_0,ram_reg_0_i_54__1_n_0,ram_reg_0_i_55__1_n_0}),
        .O(NLW_ram_reg_0_i_43__3_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_56__1_n_0,ram_reg_0_i_57__1_n_0,ram_reg_0_i_58__1_n_0,ram_reg_0_i_59__1_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_44__3
       (.I0(q0[14]),
        .I1(ram_reg_0_i_19__2_0[14]),
        .I2(q0[15]),
        .I3(ram_reg_0_i_19__2_0[15]),
        .O(ram_reg_0_i_44__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_45__3
       (.I0(q0[12]),
        .I1(ram_reg_0_i_19__2_0[12]),
        .I2(ram_reg_0_i_19__2_0[13]),
        .I3(q0[13]),
        .O(ram_reg_0_i_45__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_46__3
       (.I0(q0[10]),
        .I1(ram_reg_0_i_19__2_0[10]),
        .I2(ram_reg_0_i_19__2_0[11]),
        .I3(q0[11]),
        .O(ram_reg_0_i_46__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_47__3
       (.I0(q0[8]),
        .I1(ram_reg_0_i_19__2_0[8]),
        .I2(ram_reg_0_i_19__2_0[9]),
        .I3(q0[9]),
        .O(ram_reg_0_i_47__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_48__1
       (.I0(q0[14]),
        .I1(ram_reg_0_i_19__2_0[14]),
        .I2(ram_reg_0_i_19__2_0[15]),
        .I3(q0[15]),
        .O(ram_reg_0_i_48__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_49__1
       (.I0(q0[12]),
        .I1(ram_reg_0_i_19__2_0[12]),
        .I2(q0[13]),
        .I3(ram_reg_0_i_19__2_0[13]),
        .O(ram_reg_0_i_49__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_50__1
       (.I0(q0[10]),
        .I1(ram_reg_0_i_19__2_0[10]),
        .I2(q0[11]),
        .I3(ram_reg_0_i_19__2_0[11]),
        .O(ram_reg_0_i_50__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_51__1
       (.I0(q0[8]),
        .I1(ram_reg_0_i_19__2_0[8]),
        .I2(q0[9]),
        .I3(ram_reg_0_i_19__2_0[9]),
        .O(ram_reg_0_i_51__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_52__1
       (.I0(q0[6]),
        .I1(ram_reg_0_i_19__2_0[6]),
        .I2(ram_reg_0_i_19__2_0[7]),
        .I3(q0[7]),
        .O(ram_reg_0_i_52__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_53__1
       (.I0(q0[4]),
        .I1(ram_reg_0_i_19__2_0[4]),
        .I2(ram_reg_0_i_19__2_0[5]),
        .I3(q0[5]),
        .O(ram_reg_0_i_53__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_54__1
       (.I0(q0[2]),
        .I1(ram_reg_0_i_19__2_0[2]),
        .I2(ram_reg_0_i_19__2_0[3]),
        .I3(q0[3]),
        .O(ram_reg_0_i_54__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_i_55__1
       (.I0(q0[0]),
        .I1(ram_reg_0_i_19__2_0[0]),
        .I2(ram_reg_0_i_19__2_0[1]),
        .I3(q0[1]),
        .O(ram_reg_0_i_55__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_56__1
       (.I0(q0[6]),
        .I1(ram_reg_0_i_19__2_0[6]),
        .I2(q0[7]),
        .I3(ram_reg_0_i_19__2_0[7]),
        .O(ram_reg_0_i_56__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_57__1
       (.I0(q0[4]),
        .I1(ram_reg_0_i_19__2_0[4]),
        .I2(q0[5]),
        .I3(ram_reg_0_i_19__2_0[5]),
        .O(ram_reg_0_i_57__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_58__1
       (.I0(q0[2]),
        .I1(ram_reg_0_i_19__2_0[2]),
        .I2(q0[3]),
        .I3(ram_reg_0_i_19__2_0[3]),
        .O(ram_reg_0_i_58__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_i_59__1
       (.I0(q0[0]),
        .I1(ram_reg_0_i_19__2_0[0]),
        .I2(q0[1]),
        .I3(ram_reg_0_i_19__2_0[1]),
        .O(ram_reg_0_i_59__1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_2_i_4
       (.CI(ram_reg_0_i_25__0_n_0),
        .CO({ram_reg_2_i_4_n_0,ram_reg_2_i_4_n_1,ram_reg_2_i_4_n_2,ram_reg_2_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(q0[7:4]),
        .O(tmp_134_fu_529_p2[7:4]),
        .S({ram_reg_2_i_5_n_0,ram_reg_2_i_6_n_0,ram_reg_2_i_7_n_0,ram_reg_2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_5
       (.I0(q0[7]),
        .I1(P[7]),
        .O(ram_reg_2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_6
       (.I0(q0[6]),
        .I1(P[6]),
        .O(ram_reg_2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_7
       (.I0(q0[5]),
        .I1(P[5]),
        .O(ram_reg_2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_8
       (.I0(q0[4]),
        .I1(P[4]),
        .O(ram_reg_2_i_8_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_4_i_3
       (.CI(ram_reg_2_i_4_n_0),
        .CO({ram_reg_4_i_3_n_0,ram_reg_4_i_3_n_1,ram_reg_4_i_3_n_2,ram_reg_4_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(q0[11:8]),
        .O(tmp_134_fu_529_p2[11:8]),
        .S({ram_reg_4_i_4_n_0,ram_reg_4_i_5_n_0,ram_reg_4_i_6_n_0,ram_reg_4_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_4
       (.I0(q0[11]),
        .I1(P[11]),
        .O(ram_reg_4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_5
       (.I0(q0[10]),
        .I1(P[10]),
        .O(ram_reg_4_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_6
       (.I0(q0[9]),
        .I1(P[9]),
        .O(ram_reg_4_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_7
       (.I0(q0[8]),
        .I1(P[8]),
        .O(ram_reg_4_i_7_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_1[0],ram_reg_7_1[0],ram_reg_7_1[0],ram_reg_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_1[0],ram_reg_7_1[0],ram_reg_7_1[0],ram_reg_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_6_i_3
       (.CI(ram_reg_4_i_3_n_0),
        .CO({NLW_ram_reg_6_i_3_CO_UNCONNECTED[3],ram_reg_6_i_3_n_1,ram_reg_6_i_3_n_2,ram_reg_6_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,q0[14:12]}),
        .O(tmp_134_fu_529_p2[15:12]),
        .S({ram_reg_6_i_4_n_0,ram_reg_6_i_5_n_0,ram_reg_6_i_6_n_0,ram_reg_6_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_6_i_4
       (.I0(q0[15]),
        .I1(P[15]),
        .O(ram_reg_6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_6_i_5
       (.I0(q0[14]),
        .I1(P[14]),
        .O(ram_reg_6_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_6_i_6
       (.I0(q0[13]),
        .I1(P[13]),
        .O(ram_reg_6_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_6_i_7
       (.I0(q0[12]),
        .I1(P[12]),
        .O(ram_reg_6_i_7_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "200704" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_1[1],ram_reg_7_1,ram_reg_7_1[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_1_array
   (DOADO,
    DI,
    ram_reg,
    O,
    D,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_clk,
    Conv2D_1_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    CO,
    S,
    \p_tmp_s_reg_773_reg[14] ,
    \p_tmp_s_reg_773_reg[14]_0 ,
    ram_reg_i_16__5,
    P);
  output [15:0]DOADO;
  output [0:0]DI;
  output [0:0]ram_reg;
  output [0:0]O;
  output [14:0]D;
  output [0:0]ram_reg_0;
  output [1:0]ram_reg_1;
  output [0:0]ram_reg_2;
  input ap_clk;
  input Conv2D_1_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [10:0]Q;
  input [0:0]CO;
  input [0:0]S;
  input [0:0]\p_tmp_s_reg_773_reg[14] ;
  input [0:0]\p_tmp_s_reg_773_reg[14]_0 ;
  input [15:0]ram_reg_i_16__5;
  input [0:0]P;

  wire [10:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_1_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [0:0]P;
  wire [10:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]\p_tmp_s_reg_773_reg[14] ;
  wire [0:0]\p_tmp_s_reg_773_reg[14]_0 ;
  wire [0:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:0]ram_reg_i_16__5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_1_array_ram_12 network_Conv2D_1_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .Conv2D_1_array_ce0(Conv2D_1_array_ce0),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\p_tmp_s_reg_773_reg[14] (\p_tmp_s_reg_773_reg[14] ),
        .\p_tmp_s_reg_773_reg[14]_0 (\p_tmp_s_reg_773_reg[14]_0 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_i_16__5_0(ram_reg_i_16__5));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_1_array" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_1_array_2
   (DOADO,
    ap_clk,
    UpSampling2D_0_array_ce0,
    ADDRARDADDR,
    ram_reg,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input UpSampling2D_0_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]ram_reg;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire UpSampling2D_0_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_1_array_ram network_Conv2D_1_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .UpSampling2D_0_array_ce0(UpSampling2D_0_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_1_array_ram
   (DOADO,
    ap_clk,
    UpSampling2D_0_array_ce0,
    ADDRARDADDR,
    ram_reg_0,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input UpSampling2D_0_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]ram_reg_0;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire UpSampling2D_0_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "25088" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:16],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(UpSampling2D_0_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_Conv2D_1_array_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_1_array_ram_12
   (DOADO,
    DI,
    ram_reg_0,
    O,
    D,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_clk,
    Conv2D_1_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    CO,
    S,
    \p_tmp_s_reg_773_reg[14] ,
    \p_tmp_s_reg_773_reg[14]_0 ,
    ram_reg_i_16__5_0,
    P);
  output [15:0]DOADO;
  output [0:0]DI;
  output [0:0]ram_reg_0;
  output [0:0]O;
  output [14:0]D;
  output [0:0]ram_reg_1;
  output [1:0]ram_reg_2;
  output [0:0]ram_reg_3;
  input ap_clk;
  input Conv2D_1_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [10:0]Q;
  input [0:0]CO;
  input [0:0]S;
  input [0:0]\p_tmp_s_reg_773_reg[14] ;
  input [0:0]\p_tmp_s_reg_773_reg[14]_0 ;
  input [15:0]ram_reg_i_16__5_0;
  input [0:0]P;

  wire [10:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_1_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [0:0]P;
  wire [10:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire \p_tmp_s_reg_773[11]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_773[11]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_773[11]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_10__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_11__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_12__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_6__0_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_9__0_n_0 ;
  wire \p_tmp_s_reg_773[3]_i_2__0_n_0 ;
  wire \p_tmp_s_reg_773[3]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_773[3]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_773[3]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_773[7]_i_2__0_n_0 ;
  wire \p_tmp_s_reg_773[7]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_773[7]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_773[7]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_773_reg[11]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_773_reg[11]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_773_reg[11]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_773_reg[11]_i_1__0_n_3 ;
  wire [0:0]\p_tmp_s_reg_773_reg[14] ;
  wire [0:0]\p_tmp_s_reg_773_reg[14]_0 ;
  wire \p_tmp_s_reg_773_reg[14]_i_2__0_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_2__0_n_3 ;
  wire \p_tmp_s_reg_773_reg[14]_i_3__0_n_1 ;
  wire \p_tmp_s_reg_773_reg[14]_i_3__0_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_3__0_n_3 ;
  wire \p_tmp_s_reg_773_reg[3]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_773_reg[3]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_773_reg[3]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_773_reg[3]_i_1__0_n_3 ;
  wire \p_tmp_s_reg_773_reg[7]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_773_reg[7]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_773_reg[7]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_773_reg[7]_i_1__0_n_3 ;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [1:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [15:0]ram_reg_i_16__5_0;
  wire ram_reg_i_16__5_n_1;
  wire ram_reg_i_16__5_n_2;
  wire ram_reg_i_16__5_n_3;
  wire ram_reg_i_34__5_n_0;
  wire ram_reg_i_34__5_n_1;
  wire ram_reg_i_34__5_n_2;
  wire ram_reg_i_34__5_n_3;
  wire ram_reg_i_35__6_n_0;
  wire ram_reg_i_36__5_n_0;
  wire ram_reg_i_37__4_n_0;
  wire ram_reg_i_38__3_n_0;
  wire ram_reg_i_39__3_n_0;
  wire ram_reg_i_40__3_n_0;
  wire ram_reg_i_41__3_n_0;
  wire ram_reg_i_42__4_n_0;
  wire ram_reg_i_43__2_n_0;
  wire ram_reg_i_44__2_n_0;
  wire ram_reg_i_45__4_n_0;
  wire ram_reg_i_46__3_n_0;
  wire ram_reg_i_47__3_n_0;
  wire ram_reg_i_48__4_n_0;
  wire ram_reg_i_49__4_n_0;
  wire ram_reg_i_50__4_n_0;
  wire [3:2]\NLW_p_tmp_s_reg_773_reg[14]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_773_reg[14]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_773_reg[14]_i_3__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_p_tmp_s_reg_773_reg[14]_i_3__0_O_UNCONNECTED ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_16__5_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_34__5_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[11]_i_3__0 
       (.I0(DOADO[10]),
        .I1(Q[9]),
        .O(\p_tmp_s_reg_773[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[11]_i_4__0 
       (.I0(DOADO[9]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_773[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[11]_i_5__0 
       (.I0(DOADO[8]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_773[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_10__0 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\p_tmp_s_reg_773[14]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_11__0 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\p_tmp_s_reg_773[14]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_12__0 
       (.I0(DOADO[11]),
        .I1(DOADO[12]),
        .O(\p_tmp_s_reg_773[14]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_773[14]_i_14__0 
       (.I0(DOADO[11]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_15__0 
       (.I0(DOADO[11]),
        .I1(Q[10]),
        .O(ram_reg_3));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_5__0 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\p_tmp_s_reg_773[14]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_6__0 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\p_tmp_s_reg_773[14]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_9__0 
       (.I0(DOADO[14]),
        .I1(DOADO[15]),
        .O(\p_tmp_s_reg_773[14]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[3]_i_2__0 
       (.I0(DOADO[3]),
        .I1(Q[3]),
        .O(\p_tmp_s_reg_773[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[3]_i_3__0 
       (.I0(DOADO[2]),
        .I1(Q[2]),
        .O(\p_tmp_s_reg_773[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[3]_i_4__0 
       (.I0(DOADO[1]),
        .I1(Q[1]),
        .O(\p_tmp_s_reg_773[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[3]_i_5__0 
       (.I0(DOADO[0]),
        .I1(Q[0]),
        .O(\p_tmp_s_reg_773[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[7]_i_2__0 
       (.I0(DOADO[7]),
        .I1(Q[7]),
        .O(\p_tmp_s_reg_773[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[7]_i_3__0 
       (.I0(DOADO[6]),
        .I1(Q[6]),
        .O(\p_tmp_s_reg_773[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[7]_i_4__0 
       (.I0(DOADO[5]),
        .I1(Q[5]),
        .O(\p_tmp_s_reg_773[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[7]_i_5__0 
       (.I0(DOADO[4]),
        .I1(Q[4]),
        .O(\p_tmp_s_reg_773[7]_i_5__0_n_0 ));
  CARRY4 \p_tmp_s_reg_773_reg[11]_i_1__0 
       (.CI(\p_tmp_s_reg_773_reg[7]_i_1__0_n_0 ),
        .CO({\p_tmp_s_reg_773_reg[11]_i_1__0_n_0 ,\p_tmp_s_reg_773_reg[11]_i_1__0_n_1 ,\p_tmp_s_reg_773_reg[11]_i_1__0_n_2 ,\p_tmp_s_reg_773_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[10],DOADO[10:8]}),
        .O(D[11:8]),
        .S({S,\p_tmp_s_reg_773[11]_i_3__0_n_0 ,\p_tmp_s_reg_773[11]_i_4__0_n_0 ,\p_tmp_s_reg_773[11]_i_5__0_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_2__0 
       (.CI(\p_tmp_s_reg_773_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_p_tmp_s_reg_773_reg[14]_i_2__0_CO_UNCONNECTED [3:2],\p_tmp_s_reg_773_reg[14]_i_2__0_n_2 ,\p_tmp_s_reg_773_reg[14]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DOADO[12],\p_tmp_s_reg_773_reg[14] }),
        .O({\NLW_p_tmp_s_reg_773_reg[14]_i_2__0_O_UNCONNECTED [3],D[14:12]}),
        .S({1'b0,\p_tmp_s_reg_773[14]_i_5__0_n_0 ,\p_tmp_s_reg_773[14]_i_6__0_n_0 ,\p_tmp_s_reg_773_reg[14]_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_3__0 
       (.CI(CO),
        .CO({\NLW_p_tmp_s_reg_773_reg[14]_i_3__0_CO_UNCONNECTED [3],\p_tmp_s_reg_773_reg[14]_i_3__0_n_1 ,\p_tmp_s_reg_773_reg[14]_i_3__0_n_2 ,\p_tmp_s_reg_773_reg[14]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DOADO[13:11]}),
        .O({O,\NLW_p_tmp_s_reg_773_reg[14]_i_3__0_O_UNCONNECTED [2:0]}),
        .S({\p_tmp_s_reg_773[14]_i_9__0_n_0 ,\p_tmp_s_reg_773[14]_i_10__0_n_0 ,\p_tmp_s_reg_773[14]_i_11__0_n_0 ,\p_tmp_s_reg_773[14]_i_12__0_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_773_reg[3]_i_1__0_n_0 ,\p_tmp_s_reg_773_reg[3]_i_1__0_n_1 ,\p_tmp_s_reg_773_reg[3]_i_1__0_n_2 ,\p_tmp_s_reg_773_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(D[3:0]),
        .S({\p_tmp_s_reg_773[3]_i_2__0_n_0 ,\p_tmp_s_reg_773[3]_i_3__0_n_0 ,\p_tmp_s_reg_773[3]_i_4__0_n_0 ,\p_tmp_s_reg_773[3]_i_5__0_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[7]_i_1__0 
       (.CI(\p_tmp_s_reg_773_reg[3]_i_1__0_n_0 ),
        .CO({\p_tmp_s_reg_773_reg[7]_i_1__0_n_0 ,\p_tmp_s_reg_773_reg[7]_i_1__0_n_1 ,\p_tmp_s_reg_773_reg[7]_i_1__0_n_2 ,\p_tmp_s_reg_773_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(D[7:4]),
        .S({\p_tmp_s_reg_773[7]_i_2__0_n_0 ,\p_tmp_s_reg_773[7]_i_3__0_n_0 ,\p_tmp_s_reg_773[7]_i_4__0_n_0 ,\p_tmp_s_reg_773[7]_i_5__0_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "25088" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:16],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Conv2D_1_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_i_16__5
       (.CI(ram_reg_i_34__5_n_0),
        .CO({ram_reg_1,ram_reg_i_16__5_n_1,ram_reg_i_16__5_n_2,ram_reg_i_16__5_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_35__6_n_0,ram_reg_i_36__5_n_0,ram_reg_i_37__4_n_0,ram_reg_i_38__3_n_0}),
        .O(NLW_ram_reg_i_16__5_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_39__3_n_0,ram_reg_i_40__3_n_0,ram_reg_i_41__3_n_0,ram_reg_i_42__4_n_0}));
  CARRY4 ram_reg_i_34__5
       (.CI(1'b0),
        .CO({ram_reg_i_34__5_n_0,ram_reg_i_34__5_n_1,ram_reg_i_34__5_n_2,ram_reg_i_34__5_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_43__2_n_0,ram_reg_i_44__2_n_0,ram_reg_i_45__4_n_0,ram_reg_i_46__3_n_0}),
        .O(NLW_ram_reg_i_34__5_O_UNCONNECTED[3:0]),
        .S({ram_reg_i_47__3_n_0,ram_reg_i_48__4_n_0,ram_reg_i_49__4_n_0,ram_reg_i_50__4_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_35__6
       (.I0(DOADO[14]),
        .I1(ram_reg_i_16__5_0[14]),
        .I2(DOADO[15]),
        .I3(ram_reg_i_16__5_0[15]),
        .O(ram_reg_i_35__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_36__5
       (.I0(DOADO[12]),
        .I1(ram_reg_i_16__5_0[12]),
        .I2(ram_reg_i_16__5_0[13]),
        .I3(DOADO[13]),
        .O(ram_reg_i_36__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_37__4
       (.I0(DOADO[10]),
        .I1(ram_reg_i_16__5_0[10]),
        .I2(ram_reg_i_16__5_0[11]),
        .I3(DOADO[11]),
        .O(ram_reg_i_37__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_38__3
       (.I0(DOADO[8]),
        .I1(ram_reg_i_16__5_0[8]),
        .I2(ram_reg_i_16__5_0[9]),
        .I3(DOADO[9]),
        .O(ram_reg_i_38__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_39__3
       (.I0(DOADO[14]),
        .I1(ram_reg_i_16__5_0[14]),
        .I2(ram_reg_i_16__5_0[15]),
        .I3(DOADO[15]),
        .O(ram_reg_i_39__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_40__3
       (.I0(DOADO[12]),
        .I1(ram_reg_i_16__5_0[12]),
        .I2(DOADO[13]),
        .I3(ram_reg_i_16__5_0[13]),
        .O(ram_reg_i_40__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_41__3
       (.I0(DOADO[10]),
        .I1(ram_reg_i_16__5_0[10]),
        .I2(DOADO[11]),
        .I3(ram_reg_i_16__5_0[11]),
        .O(ram_reg_i_41__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_42__0
       (.I0(DOADO[14]),
        .O(ram_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_42__4
       (.I0(DOADO[8]),
        .I1(ram_reg_i_16__5_0[8]),
        .I2(DOADO[9]),
        .I3(ram_reg_i_16__5_0[9]),
        .O(ram_reg_i_42__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_43__2
       (.I0(DOADO[6]),
        .I1(ram_reg_i_16__5_0[6]),
        .I2(ram_reg_i_16__5_0[7]),
        .I3(DOADO[7]),
        .O(ram_reg_i_43__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_43__5
       (.I0(DOADO[14]),
        .I1(DOADO[15]),
        .O(ram_reg_2[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_44__2
       (.I0(DOADO[4]),
        .I1(ram_reg_i_16__5_0[4]),
        .I2(ram_reg_i_16__5_0[5]),
        .I3(DOADO[5]),
        .O(ram_reg_i_44__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_44__5
       (.I0(DOADO[14]),
        .I1(P),
        .O(ram_reg_2[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_45__4
       (.I0(DOADO[2]),
        .I1(ram_reg_i_16__5_0[2]),
        .I2(ram_reg_i_16__5_0[3]),
        .I3(DOADO[3]),
        .O(ram_reg_i_45__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_i_46__3
       (.I0(DOADO[0]),
        .I1(ram_reg_i_16__5_0[0]),
        .I2(ram_reg_i_16__5_0[1]),
        .I3(DOADO[1]),
        .O(ram_reg_i_46__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_47__3
       (.I0(DOADO[6]),
        .I1(ram_reg_i_16__5_0[6]),
        .I2(DOADO[7]),
        .I3(ram_reg_i_16__5_0[7]),
        .O(ram_reg_i_47__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_48__4
       (.I0(DOADO[4]),
        .I1(ram_reg_i_16__5_0[4]),
        .I2(DOADO[5]),
        .I3(ram_reg_i_16__5_0[5]),
        .O(ram_reg_i_48__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_49__4
       (.I0(DOADO[2]),
        .I1(ram_reg_i_16__5_0[2]),
        .I2(DOADO[3]),
        .I3(ram_reg_i_16__5_0[3]),
        .O(ram_reg_i_49__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_i_50__4
       (.I0(DOADO[0]),
        .I1(ram_reg_i_16__5_0[0]),
        .I2(DOADO[1]),
        .I3(ram_reg_i_16__5_0[1]),
        .O(ram_reg_i_50__4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_4_array
   (D,
    ram_reg,
    O,
    DI,
    \tmp_11_reg_1407_reg[8] ,
    S,
    ap_clk,
    Conv2D_4_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    ram_reg_i_30__6,
    P);
  output [15:0]D;
  output [14:0]ram_reg;
  output [0:0]O;
  output [0:0]DI;
  output [6:0]\tmp_11_reg_1407_reg[8] ;
  output [1:0]S;
  input ap_clk;
  input Conv2D_4_array_ce0;
  input [9:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [7:0]Q;
  input [7:0]ram_reg_i_30__6;
  input [0:0]P;

  wire [9:0]ADDRARDADDR;
  wire Conv2D_4_array_ce0;
  wire [15:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [0:0]O;
  wire [0:0]P;
  wire [7:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire [14:0]ram_reg;
  wire [7:0]ram_reg_i_30__6;
  wire [6:0]\tmp_11_reg_1407_reg[8] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_4_array_ram network_Conv2D_4_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Conv2D_4_array_ce0(Conv2D_4_array_ce0),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_i_30__6_0(ram_reg_i_30__6),
        .\tmp_11_reg_1407_reg[8] (\tmp_11_reg_1407_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Conv2D_4_array_ram
   (D,
    ram_reg_0,
    O,
    DI,
    \tmp_11_reg_1407_reg[8] ,
    S,
    ap_clk,
    Conv2D_4_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    ram_reg_i_30__6_0,
    P);
  output [15:0]D;
  output [14:0]ram_reg_0;
  output [0:0]O;
  output [0:0]DI;
  output [6:0]\tmp_11_reg_1407_reg[8] ;
  output [1:0]S;
  input ap_clk;
  input Conv2D_4_array_ce0;
  input [9:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [7:0]Q;
  input [7:0]ram_reg_i_30__6_0;
  input [0:0]P;

  wire [9:0]ADDRARDADDR;
  wire Conv2D_4_array_ce0;
  wire [15:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [0:0]O;
  wire [0:0]P;
  wire [7:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire \p_tmp_s_reg_736[12]_i_2_n_0 ;
  wire \p_tmp_s_reg_736[12]_i_3_n_0 ;
  wire \p_tmp_s_reg_736[12]_i_4_n_0 ;
  wire \p_tmp_s_reg_736[14]_i_11_n_0 ;
  wire \p_tmp_s_reg_736[14]_i_12_n_0 ;
  wire \p_tmp_s_reg_736[14]_i_13_n_0 ;
  wire \p_tmp_s_reg_736[14]_i_14_n_0 ;
  wire \p_tmp_s_reg_736[14]_i_4_n_0 ;
  wire \p_tmp_s_reg_736[14]_i_5_n_0 ;
  wire \p_tmp_s_reg_736[14]_i_7_n_0 ;
  wire \p_tmp_s_reg_736[14]_i_8_n_0 ;
  wire \p_tmp_s_reg_736[14]_i_9_n_0 ;
  wire \p_tmp_s_reg_736[1]_i_2_n_0 ;
  wire \p_tmp_s_reg_736[1]_i_3_n_0 ;
  wire \p_tmp_s_reg_736[4]_i_2_n_0 ;
  wire \p_tmp_s_reg_736[4]_i_3_n_0 ;
  wire \p_tmp_s_reg_736[8]_i_2_n_0 ;
  wire \p_tmp_s_reg_736_reg[12]_i_1_n_0 ;
  wire \p_tmp_s_reg_736_reg[12]_i_1_n_1 ;
  wire \p_tmp_s_reg_736_reg[12]_i_1_n_2 ;
  wire \p_tmp_s_reg_736_reg[12]_i_1_n_3 ;
  wire \p_tmp_s_reg_736_reg[14]_i_10_n_0 ;
  wire \p_tmp_s_reg_736_reg[14]_i_10_n_1 ;
  wire \p_tmp_s_reg_736_reg[14]_i_10_n_2 ;
  wire \p_tmp_s_reg_736_reg[14]_i_10_n_3 ;
  wire \p_tmp_s_reg_736_reg[14]_i_2_n_3 ;
  wire \p_tmp_s_reg_736_reg[14]_i_3_n_2 ;
  wire \p_tmp_s_reg_736_reg[14]_i_3_n_3 ;
  wire \p_tmp_s_reg_736_reg[14]_i_6_n_0 ;
  wire \p_tmp_s_reg_736_reg[14]_i_6_n_1 ;
  wire \p_tmp_s_reg_736_reg[14]_i_6_n_2 ;
  wire \p_tmp_s_reg_736_reg[14]_i_6_n_3 ;
  wire \p_tmp_s_reg_736_reg[1]_i_1_n_0 ;
  wire \p_tmp_s_reg_736_reg[1]_i_1_n_1 ;
  wire \p_tmp_s_reg_736_reg[1]_i_1_n_2 ;
  wire \p_tmp_s_reg_736_reg[1]_i_1_n_3 ;
  wire \p_tmp_s_reg_736_reg[4]_i_1_n_0 ;
  wire \p_tmp_s_reg_736_reg[4]_i_1_n_1 ;
  wire \p_tmp_s_reg_736_reg[4]_i_1_n_2 ;
  wire \p_tmp_s_reg_736_reg[4]_i_1_n_3 ;
  wire \p_tmp_s_reg_736_reg[8]_i_1_n_0 ;
  wire \p_tmp_s_reg_736_reg[8]_i_1_n_1 ;
  wire \p_tmp_s_reg_736_reg[8]_i_1_n_2 ;
  wire \p_tmp_s_reg_736_reg[8]_i_1_n_3 ;
  wire [14:0]ram_reg_0;
  wire [7:0]ram_reg_i_30__6_0;
  wire ram_reg_i_30__6_n_1;
  wire ram_reg_i_30__6_n_2;
  wire ram_reg_i_30__6_n_3;
  wire ram_reg_i_31__5_n_0;
  wire ram_reg_i_31__5_n_1;
  wire ram_reg_i_31__5_n_2;
  wire ram_reg_i_31__5_n_3;
  wire ram_reg_i_37__7_n_0;
  wire ram_reg_i_38__6_n_0;
  wire ram_reg_i_39__6_n_0;
  wire ram_reg_i_40__6_n_0;
  wire ram_reg_i_41__5_n_0;
  wire ram_reg_i_42__5_n_0;
  wire ram_reg_i_43__4_n_0;
  wire [6:0]\tmp_11_reg_1407_reg[8] ;
  wire [2:2]tmp_12_fu_1196_p2;
  wire [3:0]\NLW_p_tmp_s_reg_736_reg[14]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_p_tmp_s_reg_736_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_p_tmp_s_reg_736_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_p_tmp_s_reg_736_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_736_reg[14]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_p_tmp_s_reg_736_reg[14]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_p_tmp_s_reg_736_reg[1]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_tmp_s_reg_736_reg[4]_i_1_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_30__6_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_31__5_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \p_tmp_s_reg_736[0]_i_1 
       (.I0(O),
        .I1(D[0]),
        .O(ram_reg_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[12]_i_2 
       (.I0(D[12]),
        .O(\p_tmp_s_reg_736[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[12]_i_3 
       (.I0(D[11]),
        .O(\p_tmp_s_reg_736[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[12]_i_4 
       (.I0(D[9]),
        .O(\p_tmp_s_reg_736[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[14]_i_11 
       (.I0(D[12]),
        .O(\p_tmp_s_reg_736[14]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[14]_i_12 
       (.I0(D[11]),
        .O(\p_tmp_s_reg_736[14]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[14]_i_13 
       (.I0(D[9]),
        .O(\p_tmp_s_reg_736[14]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[14]_i_14 
       (.I0(D[8]),
        .O(\p_tmp_s_reg_736[14]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[14]_i_4 
       (.I0(D[14]),
        .O(\p_tmp_s_reg_736[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[14]_i_5 
       (.I0(D[13]),
        .O(\p_tmp_s_reg_736[14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[14]_i_7 
       (.I0(D[15]),
        .O(\p_tmp_s_reg_736[14]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[14]_i_8 
       (.I0(D[14]),
        .O(\p_tmp_s_reg_736[14]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[14]_i_9 
       (.I0(D[13]),
        .O(\p_tmp_s_reg_736[14]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[1]_i_2 
       (.I0(D[3]),
        .O(\p_tmp_s_reg_736[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[1]_i_3 
       (.I0(D[1]),
        .O(\p_tmp_s_reg_736[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[4]_i_2 
       (.I0(D[3]),
        .O(\p_tmp_s_reg_736[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[4]_i_3 
       (.I0(D[1]),
        .O(\p_tmp_s_reg_736[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_736[8]_i_2 
       (.I0(D[8]),
        .O(\p_tmp_s_reg_736[8]_i_2_n_0 ));
  CARRY4 \p_tmp_s_reg_736_reg[12]_i_1 
       (.CI(\p_tmp_s_reg_736_reg[8]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_736_reg[12]_i_1_n_0 ,\p_tmp_s_reg_736_reg[12]_i_1_n_1 ,\p_tmp_s_reg_736_reg[12]_i_1_n_2 ,\p_tmp_s_reg_736_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({D[12:11],1'b0,D[9]}),
        .O(ram_reg_0[12:9]),
        .S({\p_tmp_s_reg_736[12]_i_2_n_0 ,\p_tmp_s_reg_736[12]_i_3_n_0 ,D[10],\p_tmp_s_reg_736[12]_i_4_n_0 }));
  CARRY4 \p_tmp_s_reg_736_reg[14]_i_10 
       (.CI(\p_tmp_s_reg_736_reg[1]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_736_reg[14]_i_10_n_0 ,\p_tmp_s_reg_736_reg[14]_i_10_n_1 ,\p_tmp_s_reg_736_reg[14]_i_10_n_2 ,\p_tmp_s_reg_736_reg[14]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({D[8],1'b0,1'b0,1'b0}),
        .O(\NLW_p_tmp_s_reg_736_reg[14]_i_10_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_736[14]_i_14_n_0 ,D[7:5]}));
  CARRY4 \p_tmp_s_reg_736_reg[14]_i_2 
       (.CI(\p_tmp_s_reg_736_reg[12]_i_1_n_0 ),
        .CO({\NLW_p_tmp_s_reg_736_reg[14]_i_2_CO_UNCONNECTED [3:1],\p_tmp_s_reg_736_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,D[13]}),
        .O({\NLW_p_tmp_s_reg_736_reg[14]_i_2_O_UNCONNECTED [3:2],ram_reg_0[14:13]}),
        .S({1'b0,1'b0,\p_tmp_s_reg_736[14]_i_4_n_0 ,\p_tmp_s_reg_736[14]_i_5_n_0 }));
  CARRY4 \p_tmp_s_reg_736_reg[14]_i_3 
       (.CI(\p_tmp_s_reg_736_reg[14]_i_6_n_0 ),
        .CO({\NLW_p_tmp_s_reg_736_reg[14]_i_3_CO_UNCONNECTED [3:2],\p_tmp_s_reg_736_reg[14]_i_3_n_2 ,\p_tmp_s_reg_736_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[14:13]}),
        .O({\NLW_p_tmp_s_reg_736_reg[14]_i_3_O_UNCONNECTED [3],O,\NLW_p_tmp_s_reg_736_reg[14]_i_3_O_UNCONNECTED [1:0]}),
        .S({1'b0,\p_tmp_s_reg_736[14]_i_7_n_0 ,\p_tmp_s_reg_736[14]_i_8_n_0 ,\p_tmp_s_reg_736[14]_i_9_n_0 }));
  CARRY4 \p_tmp_s_reg_736_reg[14]_i_6 
       (.CI(\p_tmp_s_reg_736_reg[14]_i_10_n_0 ),
        .CO({\p_tmp_s_reg_736_reg[14]_i_6_n_0 ,\p_tmp_s_reg_736_reg[14]_i_6_n_1 ,\p_tmp_s_reg_736_reg[14]_i_6_n_2 ,\p_tmp_s_reg_736_reg[14]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({D[12:11],1'b0,D[9]}),
        .O(\NLW_p_tmp_s_reg_736_reg[14]_i_6_O_UNCONNECTED [3:0]),
        .S({\p_tmp_s_reg_736[14]_i_11_n_0 ,\p_tmp_s_reg_736[14]_i_12_n_0 ,D[10],\p_tmp_s_reg_736[14]_i_13_n_0 }));
  CARRY4 \p_tmp_s_reg_736_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_736_reg[1]_i_1_n_0 ,\p_tmp_s_reg_736_reg[1]_i_1_n_1 ,\p_tmp_s_reg_736_reg[1]_i_1_n_2 ,\p_tmp_s_reg_736_reg[1]_i_1_n_3 }),
        .CYINIT(D[0]),
        .DI({1'b0,D[3],1'b0,D[1]}),
        .O({\NLW_p_tmp_s_reg_736_reg[1]_i_1_O_UNCONNECTED [3:1],ram_reg_0[1]}),
        .S({D[4],\p_tmp_s_reg_736[1]_i_2_n_0 ,D[2],\p_tmp_s_reg_736[1]_i_3_n_0 }));
  CARRY4 \p_tmp_s_reg_736_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_736_reg[4]_i_1_n_0 ,\p_tmp_s_reg_736_reg[4]_i_1_n_1 ,\p_tmp_s_reg_736_reg[4]_i_1_n_2 ,\p_tmp_s_reg_736_reg[4]_i_1_n_3 }),
        .CYINIT(D[0]),
        .DI({1'b0,D[3],1'b0,D[1]}),
        .O({ram_reg_0[4:2],\NLW_p_tmp_s_reg_736_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({D[4],\p_tmp_s_reg_736[4]_i_2_n_0 ,D[2],\p_tmp_s_reg_736[4]_i_3_n_0 }));
  CARRY4 \p_tmp_s_reg_736_reg[8]_i_1 
       (.CI(\p_tmp_s_reg_736_reg[4]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_736_reg[8]_i_1_n_0 ,\p_tmp_s_reg_736_reg[8]_i_1_n_1 ,\p_tmp_s_reg_736_reg[8]_i_1_n_2 ,\p_tmp_s_reg_736_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({D[8],1'b0,1'b0,1'b0}),
        .O(ram_reg_0[8:5]),
        .S({\p_tmp_s_reg_736[8]_i_2_n_0 ,D[7:5]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Conv2D_4_array_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_i_30__6
       (.CI(ram_reg_i_31__5_n_0),
        .CO({NLW_ram_reg_i_30__6_CO_UNCONNECTED[3],ram_reg_i_30__6_n_1,ram_reg_i_30__6_n_2,ram_reg_i_30__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[6:4]}),
        .O(\tmp_11_reg_1407_reg[8] [6:3]),
        .S({ram_reg_i_37__7_n_0,ram_reg_i_38__6_n_0,ram_reg_i_39__6_n_0,ram_reg_i_40__6_n_0}));
  CARRY4 ram_reg_i_31__5
       (.CI(1'b0),
        .CO({ram_reg_i_31__5_n_0,ram_reg_i_31__5_n_1,ram_reg_i_31__5_n_2,ram_reg_i_31__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({\tmp_11_reg_1407_reg[8] [2:0],NLW_ram_reg_i_31__5_O_UNCONNECTED[0]}),
        .S({ram_reg_i_41__5_n_0,ram_reg_i_42__5_n_0,ram_reg_i_43__4_n_0,tmp_12_fu_1196_p2}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37__7
       (.I0(Q[7]),
        .I1(ram_reg_i_30__6_0[7]),
        .O(ram_reg_i_37__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_38__6
       (.I0(Q[6]),
        .I1(ram_reg_i_30__6_0[6]),
        .O(ram_reg_i_38__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_39__6
       (.I0(Q[5]),
        .I1(ram_reg_i_30__6_0[5]),
        .O(ram_reg_i_39__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_40__6
       (.I0(Q[4]),
        .I1(ram_reg_i_30__6_0[4]),
        .O(ram_reg_i_40__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_41__5
       (.I0(Q[3]),
        .I1(ram_reg_i_30__6_0[3]),
        .O(ram_reg_i_41__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_42__5
       (.I0(Q[2]),
        .I1(ram_reg_i_30__6_0[2]),
        .O(ram_reg_i_42__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_43__4
       (.I0(Q[1]),
        .I1(ram_reg_i_30__6_0[1]),
        .O(ram_reg_i_43__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_44__4
       (.I0(Q[0]),
        .I1(ram_reg_i_30__6_0[0]),
        .O(tmp_12_fu_1196_p2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_45__1
       (.I0(D[14]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_46__5
       (.I0(D[14]),
        .I1(D[15]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_47__5
       (.I0(D[14]),
        .I1(P),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_0_array
   (q0,
    DI,
    ram_reg_1,
    O,
    D,
    ram_reg_1_0,
    ram_reg_1_1,
    Q,
    CO,
    S,
    \p_tmp_s_reg_773_reg[14] ,
    \p_tmp_s_reg_773_reg[14]_0 ,
    P,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  output [0:0]DI;
  output [0:0]ram_reg_1;
  output [0:0]O;
  output [14:0]D;
  output [1:0]ram_reg_1_0;
  output [0:0]ram_reg_1_1;
  input [11:0]Q;
  input [0:0]CO;
  input [0:0]S;
  input [0:0]\p_tmp_s_reg_773_reg[14] ;
  input [0:0]\p_tmp_s_reg_773_reg[14]_0 ;
  input [0:0]P;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]CO;
  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]P;
  wire [11:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [0:0]\p_tmp_s_reg_773_reg[14] ;
  wire [0:0]\p_tmp_s_reg_773_reg[14]_0 ;
  wire [15:0]q0;
  wire [0:0]ram_reg_1;
  wire [1:0]ram_reg_1_0;
  wire [0:0]ram_reg_1_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_0_array_ram_10 network_MaxPooling2D_0_array_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d0(d0),
        .\p_tmp_s_reg_773_reg[14] (\p_tmp_s_reg_773_reg[14] ),
        .\p_tmp_s_reg_773_reg[14]_0 (\p_tmp_s_reg_773_reg[14]_0 ),
        .q0(q0),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_1_2(ram_reg_1_1));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_0_array" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_0_array_0
   (q0,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_0_array_ram network_MaxPooling2D_0_array_ram_U
       (.WEA(WEA),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d0(d0),
        .q0(q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_0_array_ram
   (q0,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [15:0]q0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "50176" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "50176" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_0_array_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_0_array_ram_10
   (q0,
    DI,
    ram_reg_1_0,
    O,
    D,
    ram_reg_1_1,
    ram_reg_1_2,
    Q,
    CO,
    S,
    \p_tmp_s_reg_773_reg[14] ,
    \p_tmp_s_reg_773_reg[14]_0 ,
    P,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  output [0:0]DI;
  output [0:0]ram_reg_1_0;
  output [0:0]O;
  output [14:0]D;
  output [1:0]ram_reg_1_1;
  output [0:0]ram_reg_1_2;
  input [11:0]Q;
  input [0:0]CO;
  input [0:0]S;
  input [0:0]\p_tmp_s_reg_773_reg[14] ;
  input [0:0]\p_tmp_s_reg_773_reg[14]_0 ;
  input [0:0]P;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]CO;
  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]P;
  wire [11:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire \p_tmp_s_reg_773[11]_i_3_n_0 ;
  wire \p_tmp_s_reg_773[11]_i_4_n_0 ;
  wire \p_tmp_s_reg_773[11]_i_5_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_10_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_11_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_12_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_5_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_6_n_0 ;
  wire \p_tmp_s_reg_773[14]_i_9_n_0 ;
  wire \p_tmp_s_reg_773[3]_i_2_n_0 ;
  wire \p_tmp_s_reg_773[3]_i_3_n_0 ;
  wire \p_tmp_s_reg_773[3]_i_4_n_0 ;
  wire \p_tmp_s_reg_773[3]_i_5_n_0 ;
  wire \p_tmp_s_reg_773[7]_i_2_n_0 ;
  wire \p_tmp_s_reg_773[7]_i_3_n_0 ;
  wire \p_tmp_s_reg_773[7]_i_4_n_0 ;
  wire \p_tmp_s_reg_773[7]_i_5_n_0 ;
  wire \p_tmp_s_reg_773_reg[11]_i_1_n_0 ;
  wire \p_tmp_s_reg_773_reg[11]_i_1_n_1 ;
  wire \p_tmp_s_reg_773_reg[11]_i_1_n_2 ;
  wire \p_tmp_s_reg_773_reg[11]_i_1_n_3 ;
  wire [0:0]\p_tmp_s_reg_773_reg[14] ;
  wire [0:0]\p_tmp_s_reg_773_reg[14]_0 ;
  wire \p_tmp_s_reg_773_reg[14]_i_2_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_2_n_3 ;
  wire \p_tmp_s_reg_773_reg[14]_i_3_n_1 ;
  wire \p_tmp_s_reg_773_reg[14]_i_3_n_2 ;
  wire \p_tmp_s_reg_773_reg[14]_i_3_n_3 ;
  wire \p_tmp_s_reg_773_reg[3]_i_1_n_0 ;
  wire \p_tmp_s_reg_773_reg[3]_i_1_n_1 ;
  wire \p_tmp_s_reg_773_reg[3]_i_1_n_2 ;
  wire \p_tmp_s_reg_773_reg[3]_i_1_n_3 ;
  wire \p_tmp_s_reg_773_reg[7]_i_1_n_0 ;
  wire \p_tmp_s_reg_773_reg[7]_i_1_n_1 ;
  wire \p_tmp_s_reg_773_reg[7]_i_1_n_2 ;
  wire \p_tmp_s_reg_773_reg[7]_i_1_n_3 ;
  wire [15:0]q0;
  wire [0:0]ram_reg_1_0;
  wire [1:0]ram_reg_1_1;
  wire [0:0]ram_reg_1_2;
  wire [3:2]\NLW_p_tmp_s_reg_773_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_773_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_773_reg[14]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_p_tmp_s_reg_773_reg[14]_i_3_O_UNCONNECTED ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[11]_i_3 
       (.I0(q0[10]),
        .I1(Q[10]),
        .O(\p_tmp_s_reg_773[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[11]_i_4 
       (.I0(q0[9]),
        .I1(Q[9]),
        .O(\p_tmp_s_reg_773[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[11]_i_5 
       (.I0(q0[8]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_773[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_10 
       (.I0(q0[13]),
        .I1(q0[14]),
        .O(\p_tmp_s_reg_773[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_11 
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(\p_tmp_s_reg_773[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_12 
       (.I0(q0[11]),
        .I1(q0[12]),
        .O(\p_tmp_s_reg_773[14]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_773[14]_i_14 
       (.I0(q0[11]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[14]_i_15 
       (.I0(q0[11]),
        .I1(Q[11]),
        .O(ram_reg_1_2));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_5 
       (.I0(q0[13]),
        .I1(q0[14]),
        .O(\p_tmp_s_reg_773[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_6 
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(\p_tmp_s_reg_773[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_773[14]_i_9 
       (.I0(q0[14]),
        .I1(q0[15]),
        .O(\p_tmp_s_reg_773[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[3]_i_2 
       (.I0(q0[3]),
        .I1(Q[3]),
        .O(\p_tmp_s_reg_773[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[3]_i_3 
       (.I0(q0[2]),
        .I1(Q[2]),
        .O(\p_tmp_s_reg_773[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[3]_i_4 
       (.I0(q0[1]),
        .I1(Q[1]),
        .O(\p_tmp_s_reg_773[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[3]_i_5 
       (.I0(q0[0]),
        .I1(Q[0]),
        .O(\p_tmp_s_reg_773[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[7]_i_2 
       (.I0(q0[7]),
        .I1(Q[7]),
        .O(\p_tmp_s_reg_773[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[7]_i_3 
       (.I0(q0[6]),
        .I1(Q[6]),
        .O(\p_tmp_s_reg_773[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[7]_i_4 
       (.I0(q0[5]),
        .I1(Q[5]),
        .O(\p_tmp_s_reg_773[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_773[7]_i_5 
       (.I0(q0[4]),
        .I1(Q[4]),
        .O(\p_tmp_s_reg_773[7]_i_5_n_0 ));
  CARRY4 \p_tmp_s_reg_773_reg[11]_i_1 
       (.CI(\p_tmp_s_reg_773_reg[7]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_773_reg[11]_i_1_n_0 ,\p_tmp_s_reg_773_reg[11]_i_1_n_1 ,\p_tmp_s_reg_773_reg[11]_i_1_n_2 ,\p_tmp_s_reg_773_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[11],q0[10:8]}),
        .O(D[11:8]),
        .S({S,\p_tmp_s_reg_773[11]_i_3_n_0 ,\p_tmp_s_reg_773[11]_i_4_n_0 ,\p_tmp_s_reg_773[11]_i_5_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_2 
       (.CI(\p_tmp_s_reg_773_reg[11]_i_1_n_0 ),
        .CO({\NLW_p_tmp_s_reg_773_reg[14]_i_2_CO_UNCONNECTED [3:2],\p_tmp_s_reg_773_reg[14]_i_2_n_2 ,\p_tmp_s_reg_773_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,q0[12],\p_tmp_s_reg_773_reg[14] }),
        .O({\NLW_p_tmp_s_reg_773_reg[14]_i_2_O_UNCONNECTED [3],D[14:12]}),
        .S({1'b0,\p_tmp_s_reg_773[14]_i_5_n_0 ,\p_tmp_s_reg_773[14]_i_6_n_0 ,\p_tmp_s_reg_773_reg[14]_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[14]_i_3 
       (.CI(CO),
        .CO({\NLW_p_tmp_s_reg_773_reg[14]_i_3_CO_UNCONNECTED [3],\p_tmp_s_reg_773_reg[14]_i_3_n_1 ,\p_tmp_s_reg_773_reg[14]_i_3_n_2 ,\p_tmp_s_reg_773_reg[14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,q0[13:11]}),
        .O({O,\NLW_p_tmp_s_reg_773_reg[14]_i_3_O_UNCONNECTED [2:0]}),
        .S({\p_tmp_s_reg_773[14]_i_9_n_0 ,\p_tmp_s_reg_773[14]_i_10_n_0 ,\p_tmp_s_reg_773[14]_i_11_n_0 ,\p_tmp_s_reg_773[14]_i_12_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_773_reg[3]_i_1_n_0 ,\p_tmp_s_reg_773_reg[3]_i_1_n_1 ,\p_tmp_s_reg_773_reg[3]_i_1_n_2 ,\p_tmp_s_reg_773_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[3:0]),
        .O(D[3:0]),
        .S({\p_tmp_s_reg_773[3]_i_2_n_0 ,\p_tmp_s_reg_773[3]_i_3_n_0 ,\p_tmp_s_reg_773[3]_i_4_n_0 ,\p_tmp_s_reg_773[3]_i_5_n_0 }));
  CARRY4 \p_tmp_s_reg_773_reg[7]_i_1 
       (.CI(\p_tmp_s_reg_773_reg[3]_i_1_n_0 ),
        .CO({\p_tmp_s_reg_773_reg[7]_i_1_n_0 ,\p_tmp_s_reg_773_reg[7]_i_1_n_1 ,\p_tmp_s_reg_773_reg[7]_i_1_n_2 ,\p_tmp_s_reg_773_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q0[7:4]),
        .O(D[7:4]),
        .S({\p_tmp_s_reg_773[7]_i_2_n_0 ,\p_tmp_s_reg_773[7]_i_3_n_0 ,\p_tmp_s_reg_773[7]_i_4_n_0 ,\p_tmp_s_reg_773[7]_i_5_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "50176" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "50176" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_1_i_10
       (.I0(q0[14]),
        .I1(q0[15]),
        .O(ram_reg_1_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_1_i_11
       (.I0(q0[14]),
        .I1(P),
        .O(ram_reg_1_1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_1_i_9
       (.I0(q0[14]),
        .O(ram_reg_1_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_1_array
   (DOADO,
    DI,
    O,
    tmp_119_fu_529_p2,
    D,
    ram_reg,
    ap_clk,
    Conv2D_2_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    P,
    CO,
    \p_tmp_s_reg_769_reg[11] ,
    S);
  output [15:0]DOADO;
  output [0:0]DI;
  output [0:0]O;
  output [15:0]tmp_119_fu_529_p2;
  output [14:0]D;
  output [1:0]ram_reg;
  input ap_clk;
  input Conv2D_2_array_ce0;
  input [8:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [10:0]Q;
  input [15:0]P;
  input [0:0]CO;
  input [0:0]\p_tmp_s_reg_769_reg[11] ;
  input [1:0]S;

  wire [8:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_2_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [15:0]P;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]\p_tmp_s_reg_769_reg[11] ;
  wire [1:0]ram_reg;
  wire [15:0]tmp_119_fu_529_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_1_array_ram_11 network_MaxPooling2D_1_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .Conv2D_2_array_ce0(Conv2D_2_array_ce0),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .\p_tmp_s_reg_769_reg[11] (\p_tmp_s_reg_769_reg[11] ),
        .ram_reg_0(ram_reg),
        .tmp_119_fu_529_p2(tmp_119_fu_529_p2));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_1_array" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_1_array_1
   (ram_reg,
    ap_clk,
    MaxPooling2D_1_array_ce0,
    ADDRARDADDR,
    DOADO,
    WEA);
  output [15:0]ram_reg;
  input ap_clk;
  input MaxPooling2D_1_array_ce0;
  input [8:0]ADDRARDADDR;
  input [15:0]DOADO;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire MaxPooling2D_1_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_1_array_ram network_MaxPooling2D_1_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .MaxPooling2D_1_array_ce0(MaxPooling2D_1_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_1_array_ram
   (ram_reg_0,
    ap_clk,
    MaxPooling2D_1_array_ce0,
    ADDRARDADDR,
    DOADO,
    WEA);
  output [15:0]ram_reg_0;
  input ap_clk;
  input MaxPooling2D_1_array_ce0;
  input [8:0]ADDRARDADDR;
  input [15:0]DOADO;
  input [0:0]WEA;

  wire [8:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire MaxPooling2D_1_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]ram_reg_0;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6272" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(DOADO),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(ram_reg_0),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(MaxPooling2D_1_array_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_MaxPooling2D_1_array_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MaxPooling2D_1_array_ram_11
   (DOADO,
    DI,
    O,
    tmp_119_fu_529_p2,
    D,
    ram_reg_0,
    ap_clk,
    Conv2D_2_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    Q,
    P,
    CO,
    \p_tmp_s_reg_769_reg[11] ,
    S);
  output [15:0]DOADO;
  output [0:0]DI;
  output [0:0]O;
  output [15:0]tmp_119_fu_529_p2;
  output [14:0]D;
  output [1:0]ram_reg_0;
  input ap_clk;
  input Conv2D_2_array_ce0;
  input [8:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;
  input [10:0]Q;
  input [15:0]P;
  input [0:0]CO;
  input [0:0]\p_tmp_s_reg_769_reg[11] ;
  input [1:0]S;

  wire [8:0]ADDRARDADDR;
  wire [0:0]CO;
  wire Conv2D_2_array_ce0;
  wire [14:0]D;
  wire [0:0]DI;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]O;
  wire [15:0]P;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire \p_tmp_s_reg_769[11]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_769[11]_i_6__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_10__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_11__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_6__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_8__0_n_0 ;
  wire \p_tmp_s_reg_769[14]_i_9__0_n_0 ;
  wire \p_tmp_s_reg_769[3]_i_2__0_n_0 ;
  wire \p_tmp_s_reg_769[3]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_769[3]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_769[3]_i_5__0_n_0 ;
  wire \p_tmp_s_reg_769[7]_i_2__0_n_0 ;
  wire \p_tmp_s_reg_769[7]_i_3__0_n_0 ;
  wire \p_tmp_s_reg_769[7]_i_4__0_n_0 ;
  wire \p_tmp_s_reg_769[7]_i_5__0_n_0 ;
  wire [0:0]\p_tmp_s_reg_769_reg[11] ;
  wire \p_tmp_s_reg_769_reg[11]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_769_reg[11]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_769_reg[11]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_769_reg[11]_i_1__0_n_3 ;
  wire \p_tmp_s_reg_769_reg[14]_i_2__0_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_2__0_n_3 ;
  wire \p_tmp_s_reg_769_reg[14]_i_3__0_n_1 ;
  wire \p_tmp_s_reg_769_reg[14]_i_3__0_n_2 ;
  wire \p_tmp_s_reg_769_reg[14]_i_3__0_n_3 ;
  wire \p_tmp_s_reg_769_reg[3]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_769_reg[3]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_769_reg[3]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_769_reg[3]_i_1__0_n_3 ;
  wire \p_tmp_s_reg_769_reg[7]_i_1__0_n_0 ;
  wire \p_tmp_s_reg_769_reg[7]_i_1__0_n_1 ;
  wire \p_tmp_s_reg_769_reg[7]_i_1__0_n_2 ;
  wire \p_tmp_s_reg_769_reg[7]_i_1__0_n_3 ;
  wire [1:0]ram_reg_0;
  wire ram_reg_i_29_n_1;
  wire ram_reg_i_29_n_2;
  wire ram_reg_i_29_n_3;
  wire ram_reg_i_30_n_0;
  wire ram_reg_i_30_n_1;
  wire ram_reg_i_30_n_2;
  wire ram_reg_i_30_n_3;
  wire ram_reg_i_31__0_n_0;
  wire ram_reg_i_31__0_n_1;
  wire ram_reg_i_31__0_n_2;
  wire ram_reg_i_31__0_n_3;
  wire ram_reg_i_32__0_n_0;
  wire ram_reg_i_32__0_n_1;
  wire ram_reg_i_32__0_n_2;
  wire ram_reg_i_32__0_n_3;
  wire ram_reg_i_34_n_0;
  wire ram_reg_i_35__1_n_0;
  wire ram_reg_i_36__0_n_0;
  wire ram_reg_i_37__1_n_0;
  wire ram_reg_i_38__0_n_0;
  wire ram_reg_i_39__0_n_0;
  wire ram_reg_i_40__0_n_0;
  wire ram_reg_i_41_n_0;
  wire ram_reg_i_42__1_n_0;
  wire ram_reg_i_43_n_0;
  wire ram_reg_i_44_n_0;
  wire ram_reg_i_45__0_n_0;
  wire ram_reg_i_46__1_n_0;
  wire ram_reg_i_47__0_n_0;
  wire ram_reg_i_48__0_n_0;
  wire ram_reg_i_49__1_n_0;
  wire [15:0]tmp_119_fu_529_p2;
  wire [3:2]\NLW_p_tmp_s_reg_769_reg[14]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_769_reg[14]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_p_tmp_s_reg_769_reg[14]_i_3__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_p_tmp_s_reg_769_reg[14]_i_3__0_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_29_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[11]_i_5__0 
       (.I0(DOADO[9]),
        .I1(Q[9]),
        .O(\p_tmp_s_reg_769[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[11]_i_6__0 
       (.I0(DOADO[8]),
        .I1(Q[8]),
        .O(\p_tmp_s_reg_769[11]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_10__0 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\p_tmp_s_reg_769[14]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_11__0 
       (.I0(DOADO[11]),
        .I1(DOADO[12]),
        .O(\p_tmp_s_reg_769[14]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_tmp_s_reg_769[14]_i_13__0 
       (.I0(DOADO[10]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_14__0 
       (.I0(DOADO[10]),
        .I1(DOADO[11]),
        .O(ram_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[14]_i_15__0 
       (.I0(DOADO[10]),
        .I1(Q[10]),
        .O(ram_reg_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_4__0 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\p_tmp_s_reg_769[14]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_5__0 
       (.I0(DOADO[12]),
        .I1(DOADO[13]),
        .O(\p_tmp_s_reg_769[14]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_6__0 
       (.I0(DOADO[11]),
        .I1(DOADO[12]),
        .O(\p_tmp_s_reg_769[14]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_8__0 
       (.I0(DOADO[14]),
        .I1(DOADO[15]),
        .O(\p_tmp_s_reg_769[14]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_tmp_s_reg_769[14]_i_9__0 
       (.I0(DOADO[13]),
        .I1(DOADO[14]),
        .O(\p_tmp_s_reg_769[14]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[3]_i_2__0 
       (.I0(DOADO[3]),
        .I1(Q[3]),
        .O(\p_tmp_s_reg_769[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[3]_i_3__0 
       (.I0(DOADO[2]),
        .I1(Q[2]),
        .O(\p_tmp_s_reg_769[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[3]_i_4__0 
       (.I0(DOADO[1]),
        .I1(Q[1]),
        .O(\p_tmp_s_reg_769[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[3]_i_5__0 
       (.I0(DOADO[0]),
        .I1(Q[0]),
        .O(\p_tmp_s_reg_769[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[7]_i_2__0 
       (.I0(DOADO[7]),
        .I1(Q[7]),
        .O(\p_tmp_s_reg_769[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[7]_i_3__0 
       (.I0(DOADO[6]),
        .I1(Q[6]),
        .O(\p_tmp_s_reg_769[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[7]_i_4__0 
       (.I0(DOADO[5]),
        .I1(Q[5]),
        .O(\p_tmp_s_reg_769[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_tmp_s_reg_769[7]_i_5__0 
       (.I0(DOADO[4]),
        .I1(Q[4]),
        .O(\p_tmp_s_reg_769[7]_i_5__0_n_0 ));
  CARRY4 \p_tmp_s_reg_769_reg[11]_i_1__0 
       (.CI(\p_tmp_s_reg_769_reg[7]_i_1__0_n_0 ),
        .CO({\p_tmp_s_reg_769_reg[11]_i_1__0_n_0 ,\p_tmp_s_reg_769_reg[11]_i_1__0_n_1 ,\p_tmp_s_reg_769_reg[11]_i_1__0_n_2 ,\p_tmp_s_reg_769_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_tmp_s_reg_769_reg[11] ,Q[10],DOADO[9:8]}),
        .O(D[11:8]),
        .S({S,\p_tmp_s_reg_769[11]_i_5__0_n_0 ,\p_tmp_s_reg_769[11]_i_6__0_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_2__0 
       (.CI(\p_tmp_s_reg_769_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_p_tmp_s_reg_769_reg[14]_i_2__0_CO_UNCONNECTED [3:2],\p_tmp_s_reg_769_reg[14]_i_2__0_n_2 ,\p_tmp_s_reg_769_reg[14]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DOADO[12:11]}),
        .O({\NLW_p_tmp_s_reg_769_reg[14]_i_2__0_O_UNCONNECTED [3],D[14:12]}),
        .S({1'b0,\p_tmp_s_reg_769[14]_i_4__0_n_0 ,\p_tmp_s_reg_769[14]_i_5__0_n_0 ,\p_tmp_s_reg_769[14]_i_6__0_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[14]_i_3__0 
       (.CI(CO),
        .CO({\NLW_p_tmp_s_reg_769_reg[14]_i_3__0_CO_UNCONNECTED [3],\p_tmp_s_reg_769_reg[14]_i_3__0_n_1 ,\p_tmp_s_reg_769_reg[14]_i_3__0_n_2 ,\p_tmp_s_reg_769_reg[14]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,DOADO[13:11]}),
        .O({O,\NLW_p_tmp_s_reg_769_reg[14]_i_3__0_O_UNCONNECTED [2:0]}),
        .S({\p_tmp_s_reg_769[14]_i_8__0_n_0 ,\p_tmp_s_reg_769[14]_i_9__0_n_0 ,\p_tmp_s_reg_769[14]_i_10__0_n_0 ,\p_tmp_s_reg_769[14]_i_11__0_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\p_tmp_s_reg_769_reg[3]_i_1__0_n_0 ,\p_tmp_s_reg_769_reg[3]_i_1__0_n_1 ,\p_tmp_s_reg_769_reg[3]_i_1__0_n_2 ,\p_tmp_s_reg_769_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(D[3:0]),
        .S({\p_tmp_s_reg_769[3]_i_2__0_n_0 ,\p_tmp_s_reg_769[3]_i_3__0_n_0 ,\p_tmp_s_reg_769[3]_i_4__0_n_0 ,\p_tmp_s_reg_769[3]_i_5__0_n_0 }));
  CARRY4 \p_tmp_s_reg_769_reg[7]_i_1__0 
       (.CI(\p_tmp_s_reg_769_reg[3]_i_1__0_n_0 ),
        .CO({\p_tmp_s_reg_769_reg[7]_i_1__0_n_0 ,\p_tmp_s_reg_769_reg[7]_i_1__0_n_1 ,\p_tmp_s_reg_769_reg[7]_i_1__0_n_2 ,\p_tmp_s_reg_769_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(D[7:4]),
        .S({\p_tmp_s_reg_769[7]_i_2__0_n_0 ,\p_tmp_s_reg_769[7]_i_3__0_n_0 ,\p_tmp_s_reg_769[7]_i_4__0_n_0 ,\p_tmp_s_reg_769[7]_i_5__0_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "6272" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Conv2D_2_array_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_i_29
       (.CI(ram_reg_i_30_n_0),
        .CO({NLW_ram_reg_i_29_CO_UNCONNECTED[3],ram_reg_i_29_n_1,ram_reg_i_29_n_2,ram_reg_i_29_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DOADO[14:12]}),
        .O(tmp_119_fu_529_p2[15:12]),
        .S({ram_reg_i_34_n_0,ram_reg_i_35__1_n_0,ram_reg_i_36__0_n_0,ram_reg_i_37__1_n_0}));
  CARRY4 ram_reg_i_30
       (.CI(ram_reg_i_31__0_n_0),
        .CO({ram_reg_i_30_n_0,ram_reg_i_30_n_1,ram_reg_i_30_n_2,ram_reg_i_30_n_3}),
        .CYINIT(1'b0),
        .DI(DOADO[11:8]),
        .O(tmp_119_fu_529_p2[11:8]),
        .S({ram_reg_i_38__0_n_0,ram_reg_i_39__0_n_0,ram_reg_i_40__0_n_0,ram_reg_i_41_n_0}));
  CARRY4 ram_reg_i_31__0
       (.CI(ram_reg_i_32__0_n_0),
        .CO({ram_reg_i_31__0_n_0,ram_reg_i_31__0_n_1,ram_reg_i_31__0_n_2,ram_reg_i_31__0_n_3}),
        .CYINIT(1'b0),
        .DI(DOADO[7:4]),
        .O(tmp_119_fu_529_p2[7:4]),
        .S({ram_reg_i_42__1_n_0,ram_reg_i_43_n_0,ram_reg_i_44_n_0,ram_reg_i_45__0_n_0}));
  CARRY4 ram_reg_i_32__0
       (.CI(1'b0),
        .CO({ram_reg_i_32__0_n_0,ram_reg_i_32__0_n_1,ram_reg_i_32__0_n_2,ram_reg_i_32__0_n_3}),
        .CYINIT(1'b0),
        .DI(DOADO[3:0]),
        .O(tmp_119_fu_529_p2[3:0]),
        .S({ram_reg_i_46__1_n_0,ram_reg_i_47__0_n_0,ram_reg_i_48__0_n_0,ram_reg_i_49__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_34
       (.I0(DOADO[15]),
        .I1(P[15]),
        .O(ram_reg_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_35__1
       (.I0(DOADO[14]),
        .I1(P[14]),
        .O(ram_reg_i_35__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_36__0
       (.I0(DOADO[13]),
        .I1(P[13]),
        .O(ram_reg_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37__1
       (.I0(DOADO[12]),
        .I1(P[12]),
        .O(ram_reg_i_37__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_38__0
       (.I0(DOADO[11]),
        .I1(P[11]),
        .O(ram_reg_i_38__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_39__0
       (.I0(DOADO[10]),
        .I1(P[10]),
        .O(ram_reg_i_39__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_40__0
       (.I0(DOADO[9]),
        .I1(P[9]),
        .O(ram_reg_i_40__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_41
       (.I0(DOADO[8]),
        .I1(P[8]),
        .O(ram_reg_i_41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_42__1
       (.I0(DOADO[7]),
        .I1(P[7]),
        .O(ram_reg_i_42__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_43
       (.I0(DOADO[6]),
        .I1(P[6]),
        .O(ram_reg_i_43_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_44
       (.I0(DOADO[5]),
        .I1(P[5]),
        .O(ram_reg_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_45__0
       (.I0(DOADO[4]),
        .I1(P[4]),
        .O(ram_reg_i_45__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_46__1
       (.I0(DOADO[3]),
        .I1(P[3]),
        .O(ram_reg_i_46__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_47__0
       (.I0(DOADO[2]),
        .I1(P[2]),
        .O(ram_reg_i_47__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_48__0
       (.I0(DOADO[1]),
        .I1(P[1]),
        .O(ram_reg_i_48__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_49__1
       (.I0(DOADO[0]),
        .I1(P[0]),
        .O(ram_reg_i_49__1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_0_array
   (DOADO,
    ap_clk,
    Padding2D_0_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input Padding2D_0_array_ce0;
  input [9:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire Padding2D_0_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_0_array_ram network_Padding2D_0_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Padding2D_0_array_ce0(Padding2D_0_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_0_array_ram
   (DOADO,
    ap_clk,
    Padding2D_0_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input Padding2D_0_array_ce0;
  input [9:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire Padding2D_0_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "14400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Padding2D_0_array_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_1_array
   (q0,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_1_array_ram network_Padding2D_1_array_ram_U
       (.WEA(WEA),
        .addr0(addr0),
        .ap_clk(ap_clk),
        .ce0(ce0),
        .d0(d0),
        .q0(q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_1_array_ram
   (q0,
    ap_clk,
    ce0,
    addr0,
    d0,
    WEA);
  output [15:0]q0;
  input ap_clk;
  input ce0;
  input [11:0]addr0;
  input [15:0]d0;
  input [0:0]WEA;

  wire [0:0]WEA;
  wire [11:0]addr0;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [15:0]q0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d0[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],q0[7:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],q0[8]}),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:7],q0[15:9]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_2_array
   (DOADO,
    ap_clk,
    Padding2D_2_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input Padding2D_2_array_ce0;
  input [9:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire Padding2D_2_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_2_array_ram network_Padding2D_2_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Padding2D_2_array_ce0(Padding2D_2_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_2_array_ram
   (DOADO,
    ap_clk,
    Padding2D_2_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input Padding2D_2_array_ce0;
  input [9:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire Padding2D_2_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "10368" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Padding2D_2_array_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_3_array
   (DOADO,
    ap_clk,
    Padding2D_3_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input Padding2D_3_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire Padding2D_3_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_3_array_ram network_Padding2D_3_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .Padding2D_3_array_ce0(Padding2D_3_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_3_array_ram
   (DOADO,
    ap_clk,
    Padding2D_3_array_ce0,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [15:0]DOADO;
  input ap_clk;
  input Padding2D_3_array_ce0;
  input [10:0]ADDRARDADDR;
  input [15:0]DIADI;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire Padding2D_3_array_ce0;
  wire [0:0]WEA;
  wire ap_clk;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:16],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_3_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_4_array
   (q0,
    ap_clk,
    Padding2D_4_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7);
  output [15:0]q0;
  input ap_clk;
  input Padding2D_4_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire Padding2D_4_array_ce0;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [1:0]ram_reg_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_4_array_ram network_Padding2D_4_array_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Padding2D_4_array_ce0(Padding2D_4_array_ce0),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0(q0),
        .ram_reg_7_0(ram_reg_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_Padding2D_4_array_ram
   (q0,
    ap_clk,
    Padding2D_4_array_ce0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output [15:0]q0;
  input ap_clk;
  input Padding2D_4_array_ce0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire Padding2D_4_array_ce0;
  wire [1:0]WEA;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [1:0]ram_reg_7_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(Padding2D_4_array_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_input_0_array_0
   (DOADO,
    E,
    \ap_CS_fsm_reg[3] ,
    \width_reg_331_reg[1] ,
    ap_clk,
    input_0_array_0_ce0,
    ADDRARDADDR,
    Q,
    \height_reg_320_reg[0] ,
    ram_reg,
    tmp_7_cast_fu_1016_p1,
    input_0_address0,
    ram_reg_0,
    ram_reg_1,
    input_data_V_data_V_0_sel);
  output [15:0]DOADO;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output \width_reg_331_reg[1] ;
  input ap_clk;
  input input_0_array_0_ce0;
  input [2:0]ADDRARDADDR;
  input [0:0]Q;
  input [4:0]\height_reg_320_reg[0] ;
  input ram_reg;
  input [6:0]tmp_7_cast_fu_1016_p1;
  input [6:0]input_0_address0;
  input [15:0]ram_reg_0;
  input [15:0]ram_reg_1;
  input input_data_V_data_V_0_sel;

  wire [2:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire [4:0]\height_reg_320_reg[0] ;
  wire [6:0]input_0_address0;
  wire input_0_array_0_ce0;
  wire input_data_V_data_V_0_sel;
  wire ram_reg;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [6:0]tmp_7_cast_fu_1016_p1;
  wire \width_reg_331_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_input_0_array_0_ram network_input_0_array_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .\height_reg_320_reg[0] (\height_reg_320_reg[0] ),
        .input_0_address0(input_0_address0),
        .input_0_array_0_ce0(input_0_array_0_ce0),
        .input_data_V_data_V_0_sel(input_data_V_data_V_0_sel),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_7_cast_fu_1016_p1(tmp_7_cast_fu_1016_p1),
        .\width_reg_331_reg[1] (\width_reg_331_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_input_0_array_0_ram
   (DOADO,
    E,
    \ap_CS_fsm_reg[3] ,
    \width_reg_331_reg[1] ,
    ap_clk,
    input_0_array_0_ce0,
    ADDRARDADDR,
    Q,
    \height_reg_320_reg[0] ,
    ram_reg_0,
    tmp_7_cast_fu_1016_p1,
    input_0_address0,
    ram_reg_1,
    ram_reg_2,
    input_data_V_data_V_0_sel);
  output [15:0]DOADO;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output \width_reg_331_reg[1] ;
  input ap_clk;
  input input_0_array_0_ce0;
  input [2:0]ADDRARDADDR;
  input [0:0]Q;
  input [4:0]\height_reg_320_reg[0] ;
  input ram_reg_0;
  input [6:0]tmp_7_cast_fu_1016_p1;
  input [6:0]input_0_address0;
  input [15:0]ram_reg_1;
  input [15:0]ram_reg_2;
  input input_data_V_data_V_0_sel;

  wire [2:0]ADDRARDADDR;
  wire [15:0]DOADO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire [4:0]\height_reg_320_reg[0] ;
  wire [6:0]input_0_address0;
  wire [9:3]input_0_array_0_address0;
  wire input_0_array_0_ce0;
  wire [15:0]input_0_array_0_d0;
  wire input_data_V_data_V_0_sel;
  wire ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire [6:0]tmp_7_cast_fu_1016_p1;
  wire \width_reg_331_reg[1] ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \height_reg_320[4]_i_2 
       (.I0(Q),
        .I1(\height_reg_320_reg[0] [1]),
        .I2(\height_reg_320_reg[0] [4]),
        .I3(\height_reg_320_reg[0] [3]),
        .I4(\height_reg_320_reg[0] [2]),
        .I5(\height_reg_320_reg[0] [0]),
        .O(\ap_CS_fsm_reg[3] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({input_0_array_0_address0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(input_0_array_0_d0),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(DOADO),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(input_0_array_0_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__7
       (.I0(ram_reg_1[15]),
        .I1(ram_reg_2[15]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__7
       (.I0(ram_reg_1[14]),
        .I1(ram_reg_2[14]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14__7
       (.I0(ram_reg_1[13]),
        .I1(ram_reg_2[13]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15__7
       (.I0(ram_reg_1[12]),
        .I1(ram_reg_2[12]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16__7
       (.I0(ram_reg_1[11]),
        .I1(ram_reg_2[11]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17__7
       (.I0(ram_reg_1[10]),
        .I1(ram_reg_2[10]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18__7
       (.I0(ram_reg_1[9]),
        .I1(ram_reg_2[9]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_19__7
       (.I0(ram_reg_1[8]),
        .I1(ram_reg_2[8]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20__7
       (.I0(ram_reg_1[7]),
        .I1(ram_reg_2[7]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21__7
       (.I0(ram_reg_1[6]),
        .I1(ram_reg_2[6]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22__7
       (.I0(ram_reg_1[5]),
        .I1(ram_reg_2[5]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23__7
       (.I0(ram_reg_1[4]),
        .I1(ram_reg_2[4]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24__7
       (.I0(ram_reg_1[3]),
        .I1(ram_reg_2[3]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_25__7
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_2[2]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_26__7
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_2[1]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_27__7
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_2[0]),
        .I2(input_data_V_data_V_0_sel),
        .O(input_0_array_0_d0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28__7
       (.I0(ram_reg_0),
        .I1(\width_reg_331_reg[1] ),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__5
       (.I0(tmp_7_cast_fu_1016_p1[6]),
        .I1(Q),
        .I2(input_0_address0[6]),
        .O(input_0_array_0_address0[9]));
  LUT6 #(
    .INIT(64'h00004000FFFFFFFF)) 
    ram_reg_i_34__7
       (.I0(\height_reg_320_reg[0] [1]),
        .I1(\height_reg_320_reg[0] [4]),
        .I2(\height_reg_320_reg[0] [3]),
        .I3(\height_reg_320_reg[0] [2]),
        .I4(\height_reg_320_reg[0] [0]),
        .I5(Q),
        .O(\width_reg_331_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__5
       (.I0(tmp_7_cast_fu_1016_p1[5]),
        .I1(Q),
        .I2(input_0_address0[5]),
        .O(input_0_array_0_address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__5
       (.I0(tmp_7_cast_fu_1016_p1[4]),
        .I1(Q),
        .I2(input_0_address0[4]),
        .O(input_0_array_0_address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__5
       (.I0(tmp_7_cast_fu_1016_p1[3]),
        .I1(Q),
        .I2(input_0_address0[3]),
        .O(input_0_array_0_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__5
       (.I0(tmp_7_cast_fu_1016_p1[2]),
        .I1(Q),
        .I2(input_0_address0[2]),
        .O(input_0_array_0_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__5
       (.I0(tmp_7_cast_fu_1016_p1[1]),
        .I1(Q),
        .I2(input_0_address0[1]),
        .O(input_0_array_0_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__5
       (.I0(tmp_7_cast_fu_1016_p1[0]),
        .I1(Q),
        .I2(input_0_address0[0]),
        .O(input_0_array_0_address0[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_14s_16s_30_1_1
   (P,
    Q,
    ap_clk,
    DOADO,
    p);
  output [15:0]P;
  input [1:0]Q;
  input ap_clk;
  input [13:0]DOADO;
  input [15:0]p;

  wire [13:0]DOADO;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_14s_16s_30_1_1_DSP48_0 network_mul_mul_14s_16s_30_1_1_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_14s_16s_30_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_14s_16s_30_1_1_8
   (P,
    Q,
    ap_clk,
    DOADO,
    p);
  output [15:0]P;
  input [1:0]Q;
  input ap_clk;
  input [13:0]DOADO;
  input [15:0]p;

  wire [13:0]DOADO;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_14s_16s_30_1_1_DSP48_0_9 network_mul_mul_14s_16s_30_1_1_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_14s_16s_30_1_1_DSP48_0
   (P,
    Q,
    ap_clk,
    DOADO,
    p_0);
  output [15:0]P;
  input [1:0]Q;
  input ap_clk;
  input [13:0]DOADO;
  input [15:0]p_0;

  wire [13:0]DOADO;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[13],DOADO[13],DOADO[13],DOADO[13],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_14s_16s_30_1_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_14s_16s_30_1_1_DSP48_0_9
   (P,
    Q,
    ap_clk,
    DOADO,
    p_0);
  output [15:0]P;
  input [1:0]Q;
  input ap_clk;
  input [13:0]DOADO;
  input [15:0]p_0;

  wire [13:0]DOADO;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[13],DOADO[13],DOADO[13],DOADO[13],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1
   (P,
    tmp_135_fu_508_p2,
    Q,
    ap_clk,
    DOADO,
    q0,
    DI,
    S,
    D);
  output [0:0]P;
  output [15:0]tmp_135_fu_508_p2;
  input [1:0]Q;
  input ap_clk;
  input [12:0]DOADO;
  input [15:0]q0;
  input [0:0]DI;
  input [1:0]S;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]DI;
  wire [12:0]DOADO;
  wire [0:0]P;
  wire [1:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire [15:0]q0;
  wire [15:0]tmp_135_fu_508_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_1 network_mul_mul_16s_13s_29_1_1_DSP48_1_U
       (.D(D),
        .DI(DI),
        .DOADO(DOADO),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .q0(q0),
        .tmp_135_fu_508_p2(tmp_135_fu_508_p2));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_4
   (P,
    DIADI,
    O,
    Q,
    ap_clk,
    DOADO,
    q0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_i_35__0);
  output [0:0]P;
  output [11:0]DIADI;
  output [3:0]O;
  input [3:0]Q;
  input ap_clk;
  input [12:0]DOADO;
  input [15:0]q0;
  input [11:0]ram_reg;
  input [0:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [13:0]ram_reg_i_35__0;

  wire [11:0]DIADI;
  wire [12:0]DOADO;
  wire [3:0]O;
  wire [0:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]q0;
  wire [11:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [13:0]ram_reg_i_35__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_1_5 network_mul_mul_16s_13s_29_1_1_DSP48_1_U
       (.DIADI(DIADI),
        .DOADO(DOADO),
        .O(O),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .q0(q0),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_i_35__0_0(ram_reg_i_35__0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_6
   (P,
    d0,
    O,
    Q,
    ap_clk,
    DOADO,
    p,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    q0);
  output [0:0]P;
  output [11:0]d0;
  output [3:0]O;
  input [3:0]Q;
  input ap_clk;
  input [12:0]DOADO;
  input [15:0]p;
  input [11:0]ram_reg_1;
  input [0:0]ram_reg_1_0;
  input [1:0]ram_reg_1_1;
  input [13:0]q0;

  wire [12:0]DOADO;
  wire [3:0]O;
  wire [0:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire [11:0]d0;
  wire [15:0]p;
  wire [13:0]q0;
  wire [11:0]ram_reg_1;
  wire [0:0]ram_reg_1_0;
  wire [1:0]ram_reg_1_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_1_7 network_mul_mul_16s_13s_29_1_1_DSP48_1_U
       (.DOADO(DOADO),
        .O(O),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .d0(d0),
        .p_0(p),
        .q0(q0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_1
   (P,
    tmp_135_fu_508_p2,
    Q,
    ap_clk,
    DOADO,
    q0,
    DI,
    S,
    D);
  output [0:0]P;
  output [15:0]tmp_135_fu_508_p2;
  input [1:0]Q;
  input ap_clk;
  input [12:0]DOADO;
  input [15:0]q0;
  input [0:0]DI;
  input [1:0]S;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]DI;
  wire [12:0]DOADO;
  wire [0:0]P;
  wire [1:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire ram_reg_i_32__2_n_1;
  wire ram_reg_i_32__2_n_2;
  wire ram_reg_i_32__2_n_3;
  wire ram_reg_i_33__1_n_0;
  wire ram_reg_i_33__1_n_1;
  wire ram_reg_i_33__1_n_2;
  wire ram_reg_i_33__1_n_3;
  wire ram_reg_i_34__0_n_0;
  wire ram_reg_i_34__0_n_1;
  wire ram_reg_i_34__0_n_2;
  wire ram_reg_i_34__0_n_3;
  wire ram_reg_i_35__2_n_0;
  wire ram_reg_i_35__2_n_1;
  wire ram_reg_i_35__2_n_2;
  wire ram_reg_i_35__2_n_3;
  wire ram_reg_i_48__1_n_0;
  wire ram_reg_i_49__2_n_0;
  wire ram_reg_i_50__1_n_0;
  wire ram_reg_i_51__1_n_0;
  wire ram_reg_i_52__1_n_0;
  wire ram_reg_i_53__2_n_0;
  wire ram_reg_i_54__2_n_0;
  wire ram_reg_i_55__2_n_0;
  wire ram_reg_i_56__1_n_0;
  wire ram_reg_i_57__1_n_0;
  wire ram_reg_i_58__1_n_0;
  wire ram_reg_i_59__1_n_0;
  wire ram_reg_i_60__2_n_0;
  wire ram_reg_i_61__2_n_0;
  wire [15:0]tmp_135_fu_508_p2;
  wire [13:0]tmp_36_reg_731;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_32__2_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[12],DOADO[12],DOADO[12],DOADO[12],DOADO[12],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P,tmp_36_reg_731,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  CARRY4 ram_reg_i_32__2
       (.CI(ram_reg_i_33__1_n_0),
        .CO({NLW_ram_reg_i_32__2_CO_UNCONNECTED[3],ram_reg_i_32__2_n_1,ram_reg_i_32__2_n_2,ram_reg_i_32__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI,tmp_36_reg_731[13:12]}),
        .O(tmp_135_fu_508_p2[15:12]),
        .S({S,ram_reg_i_48__1_n_0,ram_reg_i_49__2_n_0}));
  CARRY4 ram_reg_i_33__1
       (.CI(ram_reg_i_34__0_n_0),
        .CO({ram_reg_i_33__1_n_0,ram_reg_i_33__1_n_1,ram_reg_i_33__1_n_2,ram_reg_i_33__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_36_reg_731[11:8]),
        .O(tmp_135_fu_508_p2[11:8]),
        .S({ram_reg_i_50__1_n_0,ram_reg_i_51__1_n_0,ram_reg_i_52__1_n_0,ram_reg_i_53__2_n_0}));
  CARRY4 ram_reg_i_34__0
       (.CI(ram_reg_i_35__2_n_0),
        .CO({ram_reg_i_34__0_n_0,ram_reg_i_34__0_n_1,ram_reg_i_34__0_n_2,ram_reg_i_34__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_36_reg_731[7:4]),
        .O(tmp_135_fu_508_p2[7:4]),
        .S({ram_reg_i_54__2_n_0,ram_reg_i_55__2_n_0,ram_reg_i_56__1_n_0,ram_reg_i_57__1_n_0}));
  CARRY4 ram_reg_i_35__2
       (.CI(1'b0),
        .CO({ram_reg_i_35__2_n_0,ram_reg_i_35__2_n_1,ram_reg_i_35__2_n_2,ram_reg_i_35__2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_36_reg_731[3:0]),
        .O(tmp_135_fu_508_p2[3:0]),
        .S({ram_reg_i_58__1_n_0,ram_reg_i_59__1_n_0,ram_reg_i_60__2_n_0,ram_reg_i_61__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_48__1
       (.I0(tmp_36_reg_731[13]),
        .I1(D[13]),
        .O(ram_reg_i_48__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_49__2
       (.I0(tmp_36_reg_731[12]),
        .I1(D[12]),
        .O(ram_reg_i_49__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_50__1
       (.I0(tmp_36_reg_731[11]),
        .I1(D[11]),
        .O(ram_reg_i_50__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_51__1
       (.I0(tmp_36_reg_731[10]),
        .I1(D[10]),
        .O(ram_reg_i_51__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_52__1
       (.I0(tmp_36_reg_731[9]),
        .I1(D[9]),
        .O(ram_reg_i_52__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_53__2
       (.I0(tmp_36_reg_731[8]),
        .I1(D[8]),
        .O(ram_reg_i_53__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_54__2
       (.I0(tmp_36_reg_731[7]),
        .I1(D[7]),
        .O(ram_reg_i_54__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_55__2
       (.I0(tmp_36_reg_731[6]),
        .I1(D[6]),
        .O(ram_reg_i_55__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_56__1
       (.I0(tmp_36_reg_731[5]),
        .I1(D[5]),
        .O(ram_reg_i_56__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_57__1
       (.I0(tmp_36_reg_731[4]),
        .I1(D[4]),
        .O(ram_reg_i_57__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_58__1
       (.I0(tmp_36_reg_731[3]),
        .I1(D[3]),
        .O(ram_reg_i_58__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_59__1
       (.I0(tmp_36_reg_731[2]),
        .I1(D[2]),
        .O(ram_reg_i_59__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_60__2
       (.I0(tmp_36_reg_731[1]),
        .I1(D[1]),
        .O(ram_reg_i_60__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_61__2
       (.I0(tmp_36_reg_731[0]),
        .I1(D[0]),
        .O(ram_reg_i_61__2_n_0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_1_5
   (P,
    DIADI,
    O,
    Q,
    ap_clk,
    DOADO,
    q0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_i_35__0_0);
  output [0:0]P;
  output [11:0]DIADI;
  output [3:0]O;
  input [3:0]Q;
  input ap_clk;
  input [12:0]DOADO;
  input [15:0]q0;
  input [11:0]ram_reg;
  input [0:0]ram_reg_0;
  input [1:0]ram_reg_1;
  input [13:0]ram_reg_i_35__0_0;

  wire [11:0]DIADI;
  wire [12:0]DOADO;
  wire [3:0]O;
  wire [0:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [11:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [13:0]ram_reg_i_35__0_0;
  wire ram_reg_i_35__0_n_1;
  wire ram_reg_i_35__0_n_2;
  wire ram_reg_i_35__0_n_3;
  wire ram_reg_i_36_n_0;
  wire ram_reg_i_36_n_1;
  wire ram_reg_i_36_n_2;
  wire ram_reg_i_36_n_3;
  wire ram_reg_i_37_n_0;
  wire ram_reg_i_37_n_1;
  wire ram_reg_i_37_n_2;
  wire ram_reg_i_37_n_3;
  wire ram_reg_i_38_n_0;
  wire ram_reg_i_38_n_1;
  wire ram_reg_i_38_n_2;
  wire ram_reg_i_38_n_3;
  wire ram_reg_i_45_n_0;
  wire ram_reg_i_46_n_0;
  wire ram_reg_i_47_n_0;
  wire ram_reg_i_48_n_0;
  wire ram_reg_i_49__0_n_0;
  wire ram_reg_i_50_n_0;
  wire ram_reg_i_51_n_0;
  wire ram_reg_i_52_n_0;
  wire ram_reg_i_53__0_n_0;
  wire ram_reg_i_54__0_n_0;
  wire ram_reg_i_55__0_n_0;
  wire ram_reg_i_56_n_0;
  wire ram_reg_i_57__0_n_0;
  wire ram_reg_i_58__0_n_0;
  wire [11:0]tmp_132_fu_532_p2;
  wire [13:0]tmp_29_reg_768;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_35__0_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[12],DOADO[12],DOADO[12],DOADO[12],DOADO[12],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P,tmp_29_reg_768,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_17
       (.I0(ram_reg[11]),
        .I1(tmp_132_fu_532_p2[11]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_18
       (.I0(ram_reg[10]),
        .I1(tmp_132_fu_532_p2[10]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_19
       (.I0(ram_reg[9]),
        .I1(tmp_132_fu_532_p2[9]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_20
       (.I0(ram_reg[8]),
        .I1(tmp_132_fu_532_p2[8]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_21
       (.I0(ram_reg[7]),
        .I1(tmp_132_fu_532_p2[7]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_22
       (.I0(ram_reg[6]),
        .I1(tmp_132_fu_532_p2[6]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_23
       (.I0(ram_reg[5]),
        .I1(tmp_132_fu_532_p2[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_24
       (.I0(ram_reg[4]),
        .I1(tmp_132_fu_532_p2[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_25
       (.I0(ram_reg[3]),
        .I1(tmp_132_fu_532_p2[3]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_26
       (.I0(ram_reg[2]),
        .I1(tmp_132_fu_532_p2[2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_27
       (.I0(ram_reg[1]),
        .I1(tmp_132_fu_532_p2[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_i_28
       (.I0(ram_reg[0]),
        .I1(tmp_132_fu_532_p2[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(DIADI[0]));
  CARRY4 ram_reg_i_35__0
       (.CI(ram_reg_i_36_n_0),
        .CO({NLW_ram_reg_i_35__0_CO_UNCONNECTED[3],ram_reg_i_35__0_n_1,ram_reg_i_35__0_n_2,ram_reg_i_35__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0,tmp_29_reg_768[13:12]}),
        .O(O),
        .S({ram_reg_1,ram_reg_i_45_n_0,ram_reg_i_46_n_0}));
  CARRY4 ram_reg_i_36
       (.CI(ram_reg_i_37_n_0),
        .CO({ram_reg_i_36_n_0,ram_reg_i_36_n_1,ram_reg_i_36_n_2,ram_reg_i_36_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_29_reg_768[11:8]),
        .O(tmp_132_fu_532_p2[11:8]),
        .S({ram_reg_i_47_n_0,ram_reg_i_48_n_0,ram_reg_i_49__0_n_0,ram_reg_i_50_n_0}));
  CARRY4 ram_reg_i_37
       (.CI(ram_reg_i_38_n_0),
        .CO({ram_reg_i_37_n_0,ram_reg_i_37_n_1,ram_reg_i_37_n_2,ram_reg_i_37_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_29_reg_768[7:4]),
        .O(tmp_132_fu_532_p2[7:4]),
        .S({ram_reg_i_51_n_0,ram_reg_i_52_n_0,ram_reg_i_53__0_n_0,ram_reg_i_54__0_n_0}));
  CARRY4 ram_reg_i_38
       (.CI(1'b0),
        .CO({ram_reg_i_38_n_0,ram_reg_i_38_n_1,ram_reg_i_38_n_2,ram_reg_i_38_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_29_reg_768[3:0]),
        .O(tmp_132_fu_532_p2[3:0]),
        .S({ram_reg_i_55__0_n_0,ram_reg_i_56_n_0,ram_reg_i_57__0_n_0,ram_reg_i_58__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_45
       (.I0(tmp_29_reg_768[13]),
        .I1(ram_reg_i_35__0_0[13]),
        .O(ram_reg_i_45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_46
       (.I0(tmp_29_reg_768[12]),
        .I1(ram_reg_i_35__0_0[12]),
        .O(ram_reg_i_46_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_47
       (.I0(tmp_29_reg_768[11]),
        .I1(ram_reg_i_35__0_0[11]),
        .O(ram_reg_i_47_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_48
       (.I0(tmp_29_reg_768[10]),
        .I1(ram_reg_i_35__0_0[10]),
        .O(ram_reg_i_48_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_49__0
       (.I0(tmp_29_reg_768[9]),
        .I1(ram_reg_i_35__0_0[9]),
        .O(ram_reg_i_49__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_50
       (.I0(tmp_29_reg_768[8]),
        .I1(ram_reg_i_35__0_0[8]),
        .O(ram_reg_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_51
       (.I0(tmp_29_reg_768[7]),
        .I1(ram_reg_i_35__0_0[7]),
        .O(ram_reg_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_52
       (.I0(tmp_29_reg_768[6]),
        .I1(ram_reg_i_35__0_0[6]),
        .O(ram_reg_i_52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_53__0
       (.I0(tmp_29_reg_768[5]),
        .I1(ram_reg_i_35__0_0[5]),
        .O(ram_reg_i_53__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_54__0
       (.I0(tmp_29_reg_768[4]),
        .I1(ram_reg_i_35__0_0[4]),
        .O(ram_reg_i_54__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_55__0
       (.I0(tmp_29_reg_768[3]),
        .I1(ram_reg_i_35__0_0[3]),
        .O(ram_reg_i_55__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_56
       (.I0(tmp_29_reg_768[2]),
        .I1(ram_reg_i_35__0_0[2]),
        .O(ram_reg_i_56_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_57__0
       (.I0(tmp_29_reg_768[1]),
        .I1(ram_reg_i_35__0_0[1]),
        .O(ram_reg_i_57__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_58__0
       (.I0(tmp_29_reg_768[0]),
        .I1(ram_reg_i_35__0_0[0]),
        .O(ram_reg_i_58__0_n_0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_1_7
   (P,
    d0,
    O,
    Q,
    ap_clk,
    DOADO,
    p_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    q0);
  output [0:0]P;
  output [11:0]d0;
  output [3:0]O;
  input [3:0]Q;
  input ap_clk;
  input [12:0]DOADO;
  input [15:0]p_0;
  input [11:0]ram_reg_1;
  input [0:0]ram_reg_1_0;
  input [1:0]ram_reg_1_1;
  input [13:0]q0;

  wire [12:0]DOADO;
  wire [3:0]O;
  wire [0:0]P;
  wire [3:0]Q;
  wire ap_clk;
  wire [11:0]d0;
  wire [15:0]p_0;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [13:0]q0;
  wire ram_reg_0_i_25_n_0;
  wire ram_reg_0_i_25_n_1;
  wire ram_reg_0_i_25_n_2;
  wire ram_reg_0_i_25_n_3;
  wire ram_reg_0_i_26_n_0;
  wire ram_reg_0_i_26_n_1;
  wire ram_reg_0_i_26_n_2;
  wire ram_reg_0_i_26_n_3;
  wire ram_reg_0_i_27_n_0;
  wire ram_reg_0_i_27_n_1;
  wire ram_reg_0_i_27_n_2;
  wire ram_reg_0_i_27_n_3;
  wire ram_reg_0_i_29_n_0;
  wire ram_reg_0_i_30_n_0;
  wire ram_reg_0_i_31_n_0;
  wire ram_reg_0_i_32_n_0;
  wire ram_reg_0_i_33_n_0;
  wire ram_reg_0_i_34_n_0;
  wire ram_reg_0_i_35_n_0;
  wire ram_reg_0_i_36_n_0;
  wire ram_reg_0_i_37_n_0;
  wire ram_reg_0_i_38_n_0;
  wire ram_reg_0_i_39_n_0;
  wire ram_reg_0_i_40_n_0;
  wire [11:0]ram_reg_1;
  wire [0:0]ram_reg_1_0;
  wire [1:0]ram_reg_1_1;
  wire ram_reg_1_i_12_n_0;
  wire ram_reg_1_i_13_n_0;
  wire ram_reg_1_i_8_n_1;
  wire ram_reg_1_i_8_n_2;
  wire ram_reg_1_i_8_n_3;
  wire [11:0]tmp_127_fu_532_p2;
  wire [13:0]tmp_25_reg_768;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ram_reg_1_i_8_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[12],DOADO[12],DOADO[12],DOADO[12],DOADO[12],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[1]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P,tmp_25_reg_768,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_14
       (.I0(ram_reg_1[7]),
        .I1(tmp_127_fu_532_p2[7]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[7]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_15
       (.I0(ram_reg_1[6]),
        .I1(tmp_127_fu_532_p2[6]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_16
       (.I0(ram_reg_1[5]),
        .I1(tmp_127_fu_532_p2[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[5]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_17
       (.I0(ram_reg_1[4]),
        .I1(tmp_127_fu_532_p2[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[4]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_18
       (.I0(ram_reg_1[3]),
        .I1(tmp_127_fu_532_p2[3]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_19
       (.I0(ram_reg_1[2]),
        .I1(tmp_127_fu_532_p2[2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_20
       (.I0(ram_reg_1[1]),
        .I1(tmp_127_fu_532_p2[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_21
       (.I0(ram_reg_1[0]),
        .I1(tmp_127_fu_532_p2[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[0]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_0_i_22
       (.I0(ram_reg_1[8]),
        .I1(tmp_127_fu_532_p2[8]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[8]));
  CARRY4 ram_reg_0_i_25
       (.CI(ram_reg_0_i_26_n_0),
        .CO({ram_reg_0_i_25_n_0,ram_reg_0_i_25_n_1,ram_reg_0_i_25_n_2,ram_reg_0_i_25_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_25_reg_768[7:4]),
        .O(tmp_127_fu_532_p2[7:4]),
        .S({ram_reg_0_i_29_n_0,ram_reg_0_i_30_n_0,ram_reg_0_i_31_n_0,ram_reg_0_i_32_n_0}));
  CARRY4 ram_reg_0_i_26
       (.CI(1'b0),
        .CO({ram_reg_0_i_26_n_0,ram_reg_0_i_26_n_1,ram_reg_0_i_26_n_2,ram_reg_0_i_26_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_25_reg_768[3:0]),
        .O(tmp_127_fu_532_p2[3:0]),
        .S({ram_reg_0_i_33_n_0,ram_reg_0_i_34_n_0,ram_reg_0_i_35_n_0,ram_reg_0_i_36_n_0}));
  CARRY4 ram_reg_0_i_27
       (.CI(ram_reg_0_i_25_n_0),
        .CO({ram_reg_0_i_27_n_0,ram_reg_0_i_27_n_1,ram_reg_0_i_27_n_2,ram_reg_0_i_27_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_25_reg_768[11:8]),
        .O(tmp_127_fu_532_p2[11:8]),
        .S({ram_reg_0_i_37_n_0,ram_reg_0_i_38_n_0,ram_reg_0_i_39_n_0,ram_reg_0_i_40_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_29
       (.I0(tmp_25_reg_768[7]),
        .I1(q0[7]),
        .O(ram_reg_0_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_30
       (.I0(tmp_25_reg_768[6]),
        .I1(q0[6]),
        .O(ram_reg_0_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_31
       (.I0(tmp_25_reg_768[5]),
        .I1(q0[5]),
        .O(ram_reg_0_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_32
       (.I0(tmp_25_reg_768[4]),
        .I1(q0[4]),
        .O(ram_reg_0_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_33
       (.I0(tmp_25_reg_768[3]),
        .I1(q0[3]),
        .O(ram_reg_0_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_34
       (.I0(tmp_25_reg_768[2]),
        .I1(q0[2]),
        .O(ram_reg_0_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_35
       (.I0(tmp_25_reg_768[1]),
        .I1(q0[1]),
        .O(ram_reg_0_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_36
       (.I0(tmp_25_reg_768[0]),
        .I1(q0[0]),
        .O(ram_reg_0_i_36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_37
       (.I0(tmp_25_reg_768[11]),
        .I1(q0[11]),
        .O(ram_reg_0_i_37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_38
       (.I0(tmp_25_reg_768[10]),
        .I1(q0[10]),
        .O(ram_reg_0_i_38_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_39
       (.I0(tmp_25_reg_768[9]),
        .I1(q0[9]),
        .O(ram_reg_0_i_39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_40
       (.I0(tmp_25_reg_768[8]),
        .I1(q0[8]),
        .O(ram_reg_0_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_1_i_12
       (.I0(tmp_25_reg_768[13]),
        .I1(q0[13]),
        .O(ram_reg_1_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_1_i_13
       (.I0(tmp_25_reg_768[12]),
        .I1(q0[12]),
        .O(ram_reg_1_i_13_n_0));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_5
       (.I0(ram_reg_1[11]),
        .I1(tmp_127_fu_532_p2[11]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[11]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_6
       (.I0(ram_reg_1[10]),
        .I1(tmp_127_fu_532_p2[10]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[10]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    ram_reg_1_i_7
       (.I0(ram_reg_1[9]),
        .I1(tmp_127_fu_532_p2[9]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(d0[9]));
  CARRY4 ram_reg_1_i_8
       (.CI(ram_reg_0_i_27_n_0),
        .CO({NLW_ram_reg_1_i_8_CO_UNCONNECTED[3],ram_reg_1_i_8_n_1,ram_reg_1_i_8_n_2,ram_reg_1_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_1_0,tmp_25_reg_768[13:12]}),
        .O(O),
        .S({ram_reg_1_1,ram_reg_1_i_12_n_0,ram_reg_1_i_13_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16
   (ADDRARDADDR,
    Padding2D_4_array_ce0,
    D,
    WEA,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[27] ,
    input_r_ce0,
    d0,
    input_r_address0,
    Q,
    grp_conv2d_fix16_fu_449_Padding2D_4_array_address0,
    ram_reg_0,
    grp_padding2d_fix16_fu_465_ap_start_reg,
    SR,
    ap_clk,
    q0);
  output [13:0]ADDRARDADDR;
  output Padding2D_4_array_ce0;
  output [1:0]D;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[27] ;
  output input_r_ce0;
  output [15:0]d0;
  output [13:0]input_r_address0;
  input [2:0]Q;
  input [13:0]grp_conv2d_fix16_fu_449_Padding2D_4_array_address0;
  input [0:0]ram_reg_0;
  input grp_padding2d_fix16_fu_465_ap_start_reg;
  input [0:0]SR;
  input ap_clk;
  input [15:0]q0;

  wire [13:0]A;
  wire [13:0]ADDRARDADDR;
  wire [1:0]D;
  wire Padding2D_4_array_ce0;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire \ap_CS_fsm[2]_i_4__4_n_0 ;
  wire \ap_CS_fsm[2]_i_5__4_n_0 ;
  wire \ap_CS_fsm[2]_i_6__4_n_0 ;
  wire \ap_CS_fsm[2]_i_7__4_n_0 ;
  wire \ap_CS_fsm[2]_i_8__4_n_0 ;
  wire \ap_CS_fsm[2]_i_9__4_n_0 ;
  wire \ap_CS_fsm[4]_i_10_n_0 ;
  wire \ap_CS_fsm[4]_i_11_n_0 ;
  wire \ap_CS_fsm[4]_i_12_n_0 ;
  wire \ap_CS_fsm[4]_i_13_n_0 ;
  wire \ap_CS_fsm[4]_i_14_n_0 ;
  wire \ap_CS_fsm[4]_i_4__3_n_0 ;
  wire \ap_CS_fsm[4]_i_5__3_n_0 ;
  wire \ap_CS_fsm[4]_i_6__3_n_0 ;
  wire \ap_CS_fsm[4]_i_7__3_n_0 ;
  wire \ap_CS_fsm[4]_i_8__3_n_0 ;
  wire \ap_CS_fsm[4]_i_9__3_n_0 ;
  wire \ap_CS_fsm[5]_i_10_n_0 ;
  wire \ap_CS_fsm[5]_i_11_n_0 ;
  wire \ap_CS_fsm[5]_i_12_n_0 ;
  wire \ap_CS_fsm[5]_i_13_n_0 ;
  wire \ap_CS_fsm[5]_i_14_n_0 ;
  wire \ap_CS_fsm[5]_i_4_n_0 ;
  wire \ap_CS_fsm[5]_i_5_n_0 ;
  wire \ap_CS_fsm[5]_i_6_n_0 ;
  wire \ap_CS_fsm[5]_i_7_n_0 ;
  wire \ap_CS_fsm[5]_i_8_n_0 ;
  wire \ap_CS_fsm[5]_i_9_n_0 ;
  wire \ap_CS_fsm[6]_i_10_n_0 ;
  wire \ap_CS_fsm[6]_i_11_n_0 ;
  wire \ap_CS_fsm[6]_i_12_n_0 ;
  wire \ap_CS_fsm[6]_i_13_n_0 ;
  wire \ap_CS_fsm[6]_i_14_n_0 ;
  wire \ap_CS_fsm[6]_i_4_n_0 ;
  wire \ap_CS_fsm[6]_i_5_n_0 ;
  wire \ap_CS_fsm[6]_i_6_n_0 ;
  wire \ap_CS_fsm[6]_i_7_n_0 ;
  wire \ap_CS_fsm[6]_i_8_n_0 ;
  wire \ap_CS_fsm[6]_i_9_n_0 ;
  wire \ap_CS_fsm[7]_i_10_n_0 ;
  wire \ap_CS_fsm[7]_i_11_n_0 ;
  wire \ap_CS_fsm[7]_i_13_n_0 ;
  wire \ap_CS_fsm[7]_i_14_n_0 ;
  wire \ap_CS_fsm[7]_i_15_n_0 ;
  wire \ap_CS_fsm[7]_i_16_n_0 ;
  wire \ap_CS_fsm[7]_i_17_n_0 ;
  wire \ap_CS_fsm[7]_i_18_n_0 ;
  wire \ap_CS_fsm[7]_i_19_n_0 ;
  wire \ap_CS_fsm[7]_i_20_n_0 ;
  wire \ap_CS_fsm[7]_i_21_n_0 ;
  wire \ap_CS_fsm[7]_i_22_n_0 ;
  wire \ap_CS_fsm[7]_i_23_n_0 ;
  wire \ap_CS_fsm[7]_i_24_n_0 ;
  wire \ap_CS_fsm[7]_i_25_n_0 ;
  wire \ap_CS_fsm[7]_i_26_n_0 ;
  wire \ap_CS_fsm[7]_i_27_n_0 ;
  wire \ap_CS_fsm[7]_i_28_n_0 ;
  wire \ap_CS_fsm[7]_i_29_n_0 ;
  wire \ap_CS_fsm[7]_i_30_n_0 ;
  wire \ap_CS_fsm[7]_i_31_n_0 ;
  wire \ap_CS_fsm[7]_i_6_n_0 ;
  wire \ap_CS_fsm[7]_i_7_n_0 ;
  wire \ap_CS_fsm[7]_i_8_n_0 ;
  wire \ap_CS_fsm[7]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[27] ;
  wire [1:0]\ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2__3_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_2__3_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_2__3_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__3_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__3_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__3_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__3_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[7]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_5_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire [15:0]d0;
  wire [13:0]data3;
  wire [13:0]data4;
  wire [15:0]depth_1_fu_283_p2;
  wire [15:0]depth_1_reg_550;
  wire \depth_1_reg_550_reg[12]_i_1_n_0 ;
  wire \depth_1_reg_550_reg[12]_i_1_n_1 ;
  wire \depth_1_reg_550_reg[12]_i_1_n_2 ;
  wire \depth_1_reg_550_reg[12]_i_1_n_3 ;
  wire \depth_1_reg_550_reg[15]_i_1_n_2 ;
  wire \depth_1_reg_550_reg[15]_i_1_n_3 ;
  wire \depth_1_reg_550_reg[4]_i_1_n_0 ;
  wire \depth_1_reg_550_reg[4]_i_1_n_1 ;
  wire \depth_1_reg_550_reg[4]_i_1_n_2 ;
  wire \depth_1_reg_550_reg[4]_i_1_n_3 ;
  wire \depth_1_reg_550_reg[8]_i_1_n_0 ;
  wire \depth_1_reg_550_reg[8]_i_1_n_1 ;
  wire \depth_1_reg_550_reg[8]_i_1_n_2 ;
  wire \depth_1_reg_550_reg[8]_i_1_n_3 ;
  wire [15:0]depth_reg_125;
  wire \depth_reg_125[15]_i_2_n_0 ;
  wire exitcond_fu_278_p2;
  wire [13:0]grp_conv2d_fix16_fu_449_Padding2D_4_array_address0;
  wire grp_padding2d_fix16_fu_465_ap_done;
  wire grp_padding2d_fix16_fu_465_ap_start_reg;
  wire [15:0]height_1_fu_312_p2;
  wire [15:0]height_1_reg_569;
  wire \height_1_reg_569_reg[12]_i_1_n_0 ;
  wire \height_1_reg_569_reg[12]_i_1_n_1 ;
  wire \height_1_reg_569_reg[12]_i_1_n_2 ;
  wire \height_1_reg_569_reg[12]_i_1_n_3 ;
  wire \height_1_reg_569_reg[15]_i_1_n_2 ;
  wire \height_1_reg_569_reg[15]_i_1_n_3 ;
  wire \height_1_reg_569_reg[4]_i_1_n_0 ;
  wire \height_1_reg_569_reg[4]_i_1_n_1 ;
  wire \height_1_reg_569_reg[4]_i_1_n_2 ;
  wire \height_1_reg_569_reg[4]_i_1_n_3 ;
  wire \height_1_reg_569_reg[8]_i_1_n_0 ;
  wire \height_1_reg_569_reg[8]_i_1_n_1 ;
  wire \height_1_reg_569_reg[8]_i_1_n_2 ;
  wire \height_1_reg_569_reg[8]_i_1_n_3 ;
  wire [15:0]height_reg_160;
  wire height_reg_1600;
  wire [13:0]input_r_address0;
  wire input_r_ce0;
  wire [16:1]next_mul5_fu_273_p2;
  wire [16:1]next_mul5_reg_542;
  wire \next_mul5_reg_542[5]_i_2_n_0 ;
  wire \next_mul5_reg_542[5]_i_3_n_0 ;
  wire \next_mul5_reg_542[5]_i_4_n_0 ;
  wire \next_mul5_reg_542_reg[13]_i_1_n_0 ;
  wire \next_mul5_reg_542_reg[13]_i_1_n_1 ;
  wire \next_mul5_reg_542_reg[13]_i_1_n_2 ;
  wire \next_mul5_reg_542_reg[13]_i_1_n_3 ;
  wire \next_mul5_reg_542_reg[16]_i_1_n_2 ;
  wire \next_mul5_reg_542_reg[16]_i_1_n_3 ;
  wire \next_mul5_reg_542_reg[5]_i_1_n_0 ;
  wire \next_mul5_reg_542_reg[5]_i_1_n_1 ;
  wire \next_mul5_reg_542_reg[5]_i_1_n_2 ;
  wire \next_mul5_reg_542_reg[5]_i_1_n_3 ;
  wire \next_mul5_reg_542_reg[9]_i_1_n_0 ;
  wire \next_mul5_reg_542_reg[9]_i_1_n_1 ;
  wire \next_mul5_reg_542_reg[9]_i_1_n_2 ;
  wire \next_mul5_reg_542_reg[9]_i_1_n_3 ;
  wire [13:2]next_mul8_fu_268_p2;
  wire [13:2]next_mul8_reg_537;
  wire \next_mul8_reg_537[6]_i_2_n_0 ;
  wire \next_mul8_reg_537[6]_i_3_n_0 ;
  wire \next_mul8_reg_537_reg[10]_i_1_n_0 ;
  wire \next_mul8_reg_537_reg[10]_i_1_n_1 ;
  wire \next_mul8_reg_537_reg[10]_i_1_n_2 ;
  wire \next_mul8_reg_537_reg[10]_i_1_n_3 ;
  wire \next_mul8_reg_537_reg[13]_i_1_n_2 ;
  wire \next_mul8_reg_537_reg[13]_i_1_n_3 ;
  wire \next_mul8_reg_537_reg[6]_i_1_n_0 ;
  wire \next_mul8_reg_537_reg[6]_i_1_n_1 ;
  wire \next_mul8_reg_537_reg[6]_i_1_n_2 ;
  wire \next_mul8_reg_537_reg[6]_i_1_n_3 ;
  wire [13:1]next_mul_fu_294_p2;
  wire [13:1]next_mul_reg_561;
  wire \next_mul_reg_561[5]_i_2_n_0 ;
  wire \next_mul_reg_561[5]_i_3_n_0 ;
  wire \next_mul_reg_561[5]_i_4_n_0 ;
  wire \next_mul_reg_561_reg[13]_i_1_n_1 ;
  wire \next_mul_reg_561_reg[13]_i_1_n_2 ;
  wire \next_mul_reg_561_reg[13]_i_1_n_3 ;
  wire \next_mul_reg_561_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_561_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_561_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_561_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_561_reg[9]_i_1_n_0 ;
  wire \next_mul_reg_561_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_561_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_561_reg[9]_i_1_n_3 ;
  wire [13:13]output_addr_18_reg_605;
  wire output_r_address01;
  wire output_r_address0115_out;
  wire phi_mul4_reg_136;
  wire \phi_mul4_reg_136_reg_n_0_[10] ;
  wire \phi_mul4_reg_136_reg_n_0_[11] ;
  wire \phi_mul4_reg_136_reg_n_0_[12] ;
  wire \phi_mul4_reg_136_reg_n_0_[13] ;
  wire \phi_mul4_reg_136_reg_n_0_[14] ;
  wire \phi_mul4_reg_136_reg_n_0_[15] ;
  wire \phi_mul4_reg_136_reg_n_0_[16] ;
  wire \phi_mul4_reg_136_reg_n_0_[1] ;
  wire \phi_mul4_reg_136_reg_n_0_[2] ;
  wire \phi_mul4_reg_136_reg_n_0_[3] ;
  wire \phi_mul4_reg_136_reg_n_0_[4] ;
  wire \phi_mul4_reg_136_reg_n_0_[5] ;
  wire \phi_mul4_reg_136_reg_n_0_[6] ;
  wire \phi_mul4_reg_136_reg_n_0_[7] ;
  wire \phi_mul4_reg_136_reg_n_0_[8] ;
  wire \phi_mul4_reg_136_reg_n_0_[9] ;
  wire [13:2]phi_mul7_reg_148;
  wire \phi_mul_reg_171_reg_n_0_[10] ;
  wire \phi_mul_reg_171_reg_n_0_[11] ;
  wire \phi_mul_reg_171_reg_n_0_[12] ;
  wire \phi_mul_reg_171_reg_n_0_[13] ;
  wire \phi_mul_reg_171_reg_n_0_[1] ;
  wire \phi_mul_reg_171_reg_n_0_[2] ;
  wire \phi_mul_reg_171_reg_n_0_[3] ;
  wire \phi_mul_reg_171_reg_n_0_[4] ;
  wire \phi_mul_reg_171_reg_n_0_[5] ;
  wire \phi_mul_reg_171_reg_n_0_[6] ;
  wire \phi_mul_reg_171_reg_n_0_[7] ;
  wire \phi_mul_reg_171_reg_n_0_[8] ;
  wire \phi_mul_reg_171_reg_n_0_[9] ;
  wire [15:0]q0;
  wire [0:0]ram_reg_0;
  wire ram_reg_0_i_100_n_0;
  wire ram_reg_0_i_101_n_0;
  wire ram_reg_0_i_102_n_0;
  wire ram_reg_0_i_103_n_0;
  wire ram_reg_0_i_104_n_0;
  wire ram_reg_0_i_105_n_0;
  wire ram_reg_0_i_106_n_0;
  wire ram_reg_0_i_107_n_0;
  wire ram_reg_0_i_108_n_0;
  wire ram_reg_0_i_109_n_0;
  wire ram_reg_0_i_110_n_0;
  wire ram_reg_0_i_111_n_0;
  wire ram_reg_0_i_112_n_0;
  wire ram_reg_0_i_113_n_0;
  wire ram_reg_0_i_114_n_0;
  wire ram_reg_0_i_115_n_0;
  wire ram_reg_0_i_17__2_n_3;
  wire ram_reg_0_i_18__0_n_0;
  wire ram_reg_0_i_18__0_n_1;
  wire ram_reg_0_i_18__0_n_2;
  wire ram_reg_0_i_18__0_n_3;
  wire ram_reg_0_i_19__0_n_0;
  wire ram_reg_0_i_19__0_n_1;
  wire ram_reg_0_i_19__0_n_2;
  wire ram_reg_0_i_19__0_n_3;
  wire ram_reg_0_i_19__3_n_0;
  wire ram_reg_0_i_20__1_n_0;
  wire ram_reg_0_i_20__2_n_0;
  wire ram_reg_0_i_20__2_n_1;
  wire ram_reg_0_i_20__2_n_2;
  wire ram_reg_0_i_20__2_n_3;
  wire ram_reg_0_i_21__0_n_0;
  wire ram_reg_0_i_21__1_n_0;
  wire ram_reg_0_i_22__1_n_0;
  wire ram_reg_0_i_23__0_n_0;
  wire ram_reg_0_i_23_n_0;
  wire ram_reg_0_i_24__0_n_0;
  wire ram_reg_0_i_24__1_n_0;
  wire ram_reg_0_i_25__1_n_0;
  wire ram_reg_0_i_25__2_n_0;
  wire ram_reg_0_i_26__1_n_0;
  wire ram_reg_0_i_26__2_n_0;
  wire ram_reg_0_i_27__2_n_0;
  wire ram_reg_0_i_28__0_n_0;
  wire ram_reg_0_i_28__1_n_0;
  wire ram_reg_0_i_29__1_n_0;
  wire ram_reg_0_i_29__2_n_0;
  wire ram_reg_0_i_30__1_n_0;
  wire ram_reg_0_i_30__2_n_0;
  wire ram_reg_0_i_31__1_n_0;
  wire ram_reg_0_i_31__2_n_0;
  wire ram_reg_0_i_32__1_n_0;
  wire ram_reg_0_i_32__2_n_0;
  wire ram_reg_0_i_33__1_n_0;
  wire ram_reg_0_i_33__2_n_0;
  wire ram_reg_0_i_34__1_n_0;
  wire ram_reg_0_i_34__2_n_0;
  wire ram_reg_0_i_35__1_n_0;
  wire ram_reg_0_i_35__2_n_0;
  wire ram_reg_0_i_36__3_n_0;
  wire ram_reg_0_i_37__1_n_0;
  wire ram_reg_0_i_37__2_n_0;
  wire ram_reg_0_i_38__1_n_0;
  wire ram_reg_0_i_38__2_n_0;
  wire ram_reg_0_i_39__1_n_0;
  wire ram_reg_0_i_39__2_n_0;
  wire ram_reg_0_i_40__0_n_0;
  wire ram_reg_0_i_40__1_n_0;
  wire ram_reg_0_i_41__0_n_0;
  wire ram_reg_0_i_41__1_n_0;
  wire ram_reg_0_i_42__0_n_0;
  wire ram_reg_0_i_42__1_n_0;
  wire ram_reg_0_i_43__0_n_0;
  wire ram_reg_0_i_43__1_n_0;
  wire ram_reg_0_i_44__0_n_0;
  wire ram_reg_0_i_44__1_n_0;
  wire ram_reg_0_i_45__2_n_0;
  wire ram_reg_0_i_46__0_n_0;
  wire ram_reg_0_i_46__1_n_0;
  wire ram_reg_0_i_47__0_n_0;
  wire ram_reg_0_i_47__1_n_0;
  wire ram_reg_0_i_48_n_0;
  wire ram_reg_0_i_49_n_0;
  wire ram_reg_0_i_50_n_0;
  wire ram_reg_0_i_51_n_0;
  wire ram_reg_0_i_54_n_0;
  wire ram_reg_0_i_55_n_0;
  wire ram_reg_0_i_56_n_0;
  wire ram_reg_0_i_57_n_3;
  wire ram_reg_0_i_58_n_0;
  wire ram_reg_0_i_62__0_n_0;
  wire ram_reg_0_i_62__0_n_1;
  wire ram_reg_0_i_62__0_n_2;
  wire ram_reg_0_i_62__0_n_3;
  wire ram_reg_0_i_71__0_n_0;
  wire ram_reg_0_i_71__0_n_1;
  wire ram_reg_0_i_71__0_n_2;
  wire ram_reg_0_i_71__0_n_3;
  wire ram_reg_0_i_80__0_n_0;
  wire ram_reg_0_i_80__0_n_1;
  wire ram_reg_0_i_80__0_n_2;
  wire ram_reg_0_i_80__0_n_3;
  wire ram_reg_0_i_88_n_0;
  wire ram_reg_0_i_89_n_0;
  wire ram_reg_0_i_90_n_0;
  wire ram_reg_0_i_91_n_0;
  wire ram_reg_0_i_92_n_0;
  wire ram_reg_0_i_93_n_0;
  wire ram_reg_0_i_94_n_0;
  wire ram_reg_0_i_95_n_0;
  wire ram_reg_0_i_96_n_0;
  wire ram_reg_0_i_97_n_0;
  wire ram_reg_0_i_98_n_0;
  wire ram_reg_0_i_99_n_0;
  wire [13:1]tmp2_cast_fu_341_p1;
  wire tmp7_reg_610_reg_i_10_n_0;
  wire tmp7_reg_610_reg_i_11_n_0;
  wire tmp7_reg_610_reg_i_12_n_0;
  wire tmp7_reg_610_reg_i_13_n_0;
  wire tmp7_reg_610_reg_i_14_n_0;
  wire tmp7_reg_610_reg_i_14_n_1;
  wire tmp7_reg_610_reg_i_14_n_2;
  wire tmp7_reg_610_reg_i_14_n_3;
  wire tmp7_reg_610_reg_i_15_n_0;
  wire tmp7_reg_610_reg_i_16_n_0;
  wire tmp7_reg_610_reg_i_17_n_0;
  wire tmp7_reg_610_reg_i_18_n_0;
  wire tmp7_reg_610_reg_i_19_n_0;
  wire tmp7_reg_610_reg_i_20_n_0;
  wire tmp7_reg_610_reg_i_21_n_0;
  wire tmp7_reg_610_reg_i_22__2_n_0;
  wire tmp7_reg_610_reg_i_23_n_0;
  wire tmp7_reg_610_reg_i_24_n_0;
  wire tmp7_reg_610_reg_i_25_n_0;
  wire tmp7_reg_610_reg_i_26_n_0;
  wire tmp7_reg_610_reg_i_28_n_0;
  wire tmp7_reg_610_reg_i_29_n_0;
  wire tmp7_reg_610_reg_i_2_n_3;
  wire tmp7_reg_610_reg_i_30_n_0;
  wire tmp7_reg_610_reg_i_31_n_0;
  wire tmp7_reg_610_reg_i_32_n_0;
  wire tmp7_reg_610_reg_i_33_n_0;
  wire tmp7_reg_610_reg_i_34_n_0;
  wire tmp7_reg_610_reg_i_35_n_0;
  wire tmp7_reg_610_reg_i_36_n_0;
  wire tmp7_reg_610_reg_i_3_n_0;
  wire tmp7_reg_610_reg_i_3_n_1;
  wire tmp7_reg_610_reg_i_3_n_2;
  wire tmp7_reg_610_reg_i_3_n_3;
  wire tmp7_reg_610_reg_i_4_n_0;
  wire tmp7_reg_610_reg_i_4_n_1;
  wire tmp7_reg_610_reg_i_4_n_2;
  wire tmp7_reg_610_reg_i_4_n_3;
  wire tmp7_reg_610_reg_i_5_n_0;
  wire tmp7_reg_610_reg_i_5_n_1;
  wire tmp7_reg_610_reg_i_5_n_2;
  wire tmp7_reg_610_reg_i_5_n_3;
  wire tmp7_reg_610_reg_i_6_n_0;
  wire tmp7_reg_610_reg_i_6_n_1;
  wire tmp7_reg_610_reg_i_6_n_2;
  wire tmp7_reg_610_reg_i_6_n_3;
  wire tmp7_reg_610_reg_i_7_n_0;
  wire tmp7_reg_610_reg_i_8_n_0;
  wire tmp7_reg_610_reg_i_9_n_0;
  wire tmp7_reg_610_reg_i_9_n_1;
  wire tmp7_reg_610_reg_i_9_n_2;
  wire tmp7_reg_610_reg_i_9_n_3;
  wire tmp7_reg_610_reg_n_100;
  wire tmp7_reg_610_reg_n_101;
  wire tmp7_reg_610_reg_n_102;
  wire tmp7_reg_610_reg_n_103;
  wire tmp7_reg_610_reg_n_104;
  wire tmp7_reg_610_reg_n_105;
  wire tmp7_reg_610_reg_n_92;
  wire tmp7_reg_610_reg_n_93;
  wire tmp7_reg_610_reg_n_94;
  wire tmp7_reg_610_reg_n_95;
  wire tmp7_reg_610_reg_n_96;
  wire tmp7_reg_610_reg_n_97;
  wire tmp7_reg_610_reg_n_98;
  wire tmp7_reg_610_reg_n_99;
  wire tmp_24_reg_555_reg_n_100;
  wire tmp_24_reg_555_reg_n_101;
  wire tmp_24_reg_555_reg_n_102;
  wire tmp_24_reg_555_reg_n_103;
  wire tmp_24_reg_555_reg_n_104;
  wire tmp_24_reg_555_reg_n_105;
  wire tmp_24_reg_555_reg_n_92;
  wire tmp_24_reg_555_reg_n_93;
  wire tmp_24_reg_555_reg_n_94;
  wire tmp_24_reg_555_reg_n_95;
  wire tmp_24_reg_555_reg_n_96;
  wire tmp_24_reg_555_reg_n_97;
  wire tmp_24_reg_555_reg_n_98;
  wire tmp_24_reg_555_reg_n_99;
  wire tmp_27_fu_307_p2;
  wire tmp_28_fu_318_p2;
  wire \tmp_28_reg_574[0]_i_1_n_0 ;
  wire \tmp_28_reg_574_reg_n_0_[0] ;
  wire tmp_29_fu_324_p2;
  wire tmp_29_reg_578;
  wire \tmp_29_reg_578[0]_i_1_n_0 ;
  wire tmp_31_fu_467_p2;
  wire tmp_33_fu_386_p2_i_10_n_0;
  wire tmp_33_fu_386_p2_i_11_n_0;
  wire tmp_33_fu_386_p2_i_12_n_0;
  wire tmp_33_fu_386_p2_i_13_n_0;
  wire tmp_33_fu_386_p2_i_14_n_0;
  wire tmp_33_fu_386_p2_i_15_n_0;
  wire tmp_33_fu_386_p2_i_16_n_0;
  wire tmp_33_fu_386_p2_i_17_n_0;
  wire tmp_33_fu_386_p2_i_18_n_0;
  wire tmp_33_fu_386_p2_i_19_n_0;
  wire tmp_33_fu_386_p2_i_1_n_7;
  wire tmp_33_fu_386_p2_i_20_n_0;
  wire tmp_33_fu_386_p2_i_21_n_0;
  wire tmp_33_fu_386_p2_i_2_n_0;
  wire tmp_33_fu_386_p2_i_2_n_1;
  wire tmp_33_fu_386_p2_i_2_n_2;
  wire tmp_33_fu_386_p2_i_2_n_3;
  wire tmp_33_fu_386_p2_i_2_n_4;
  wire tmp_33_fu_386_p2_i_2_n_5;
  wire tmp_33_fu_386_p2_i_2_n_6;
  wire tmp_33_fu_386_p2_i_2_n_7;
  wire tmp_33_fu_386_p2_i_3_n_0;
  wire tmp_33_fu_386_p2_i_3_n_1;
  wire tmp_33_fu_386_p2_i_3_n_2;
  wire tmp_33_fu_386_p2_i_3_n_3;
  wire tmp_33_fu_386_p2_i_3_n_4;
  wire tmp_33_fu_386_p2_i_3_n_5;
  wire tmp_33_fu_386_p2_i_3_n_6;
  wire tmp_33_fu_386_p2_i_3_n_7;
  wire tmp_33_fu_386_p2_i_4_n_0;
  wire tmp_33_fu_386_p2_i_4_n_1;
  wire tmp_33_fu_386_p2_i_4_n_2;
  wire tmp_33_fu_386_p2_i_4_n_3;
  wire tmp_33_fu_386_p2_i_4_n_4;
  wire tmp_33_fu_386_p2_i_4_n_5;
  wire tmp_33_fu_386_p2_i_4_n_6;
  wire tmp_33_fu_386_p2_i_4_n_7;
  wire tmp_33_fu_386_p2_i_5_n_0;
  wire tmp_33_fu_386_p2_i_5_n_1;
  wire tmp_33_fu_386_p2_i_5_n_2;
  wire tmp_33_fu_386_p2_i_5_n_3;
  wire tmp_33_fu_386_p2_i_5_n_4;
  wire tmp_33_fu_386_p2_i_5_n_5;
  wire tmp_33_fu_386_p2_i_5_n_6;
  wire tmp_33_fu_386_p2_i_5_n_7;
  wire tmp_33_fu_386_p2_i_6_n_0;
  wire tmp_33_fu_386_p2_i_7_n_0;
  wire tmp_33_fu_386_p2_i_8_n_0;
  wire tmp_33_fu_386_p2_i_9_n_0;
  wire tmp_33_fu_386_p2_n_106;
  wire tmp_33_fu_386_p2_n_107;
  wire tmp_33_fu_386_p2_n_108;
  wire tmp_33_fu_386_p2_n_109;
  wire tmp_33_fu_386_p2_n_110;
  wire tmp_33_fu_386_p2_n_111;
  wire tmp_33_fu_386_p2_n_112;
  wire tmp_33_fu_386_p2_n_113;
  wire tmp_33_fu_386_p2_n_114;
  wire tmp_33_fu_386_p2_n_115;
  wire tmp_33_fu_386_p2_n_116;
  wire tmp_33_fu_386_p2_n_117;
  wire tmp_33_fu_386_p2_n_118;
  wire tmp_33_fu_386_p2_n_119;
  wire tmp_33_fu_386_p2_n_120;
  wire tmp_33_fu_386_p2_n_121;
  wire tmp_33_fu_386_p2_n_122;
  wire tmp_33_fu_386_p2_n_123;
  wire tmp_33_fu_386_p2_n_124;
  wire tmp_33_fu_386_p2_n_125;
  wire tmp_33_fu_386_p2_n_126;
  wire tmp_33_fu_386_p2_n_127;
  wire tmp_33_fu_386_p2_n_128;
  wire tmp_33_fu_386_p2_n_129;
  wire tmp_33_fu_386_p2_n_130;
  wire tmp_33_fu_386_p2_n_131;
  wire tmp_33_fu_386_p2_n_132;
  wire tmp_33_fu_386_p2_n_133;
  wire tmp_33_fu_386_p2_n_134;
  wire tmp_33_fu_386_p2_n_135;
  wire tmp_33_fu_386_p2_n_136;
  wire tmp_33_fu_386_p2_n_137;
  wire tmp_33_fu_386_p2_n_138;
  wire tmp_33_fu_386_p2_n_139;
  wire tmp_33_fu_386_p2_n_140;
  wire tmp_33_fu_386_p2_n_141;
  wire tmp_33_fu_386_p2_n_142;
  wire tmp_33_fu_386_p2_n_143;
  wire tmp_33_fu_386_p2_n_144;
  wire tmp_33_fu_386_p2_n_145;
  wire tmp_33_fu_386_p2_n_146;
  wire tmp_33_fu_386_p2_n_147;
  wire tmp_33_fu_386_p2_n_148;
  wire tmp_33_fu_386_p2_n_149;
  wire tmp_33_fu_386_p2_n_150;
  wire tmp_33_fu_386_p2_n_151;
  wire tmp_33_fu_386_p2_n_152;
  wire tmp_33_fu_386_p2_n_153;
  wire tmp_33_fu_386_p2_n_58;
  wire tmp_33_fu_386_p2_n_59;
  wire tmp_33_fu_386_p2_n_60;
  wire tmp_33_fu_386_p2_n_61;
  wire tmp_33_fu_386_p2_n_62;
  wire tmp_33_fu_386_p2_n_63;
  wire tmp_33_fu_386_p2_n_64;
  wire tmp_33_fu_386_p2_n_65;
  wire tmp_33_fu_386_p2_n_66;
  wire tmp_33_fu_386_p2_n_67;
  wire tmp_33_fu_386_p2_n_68;
  wire tmp_33_fu_386_p2_n_69;
  wire tmp_33_fu_386_p2_n_70;
  wire tmp_33_fu_386_p2_n_71;
  wire tmp_33_fu_386_p2_n_72;
  wire tmp_33_fu_386_p2_n_73;
  wire tmp_33_fu_386_p2_n_74;
  wire tmp_33_fu_386_p2_n_75;
  wire tmp_33_fu_386_p2_n_76;
  wire tmp_33_fu_386_p2_n_77;
  wire tmp_33_fu_386_p2_n_78;
  wire tmp_33_fu_386_p2_n_79;
  wire tmp_33_fu_386_p2_n_80;
  wire tmp_33_fu_386_p2_n_81;
  wire tmp_33_fu_386_p2_n_82;
  wire tmp_33_fu_386_p2_n_83;
  wire tmp_33_fu_386_p2_n_84;
  wire tmp_33_fu_386_p2_n_85;
  wire tmp_33_fu_386_p2_n_86;
  wire tmp_33_fu_386_p2_n_87;
  wire tmp_33_fu_386_p2_n_88;
  wire tmp_33_fu_386_p2_n_89;
  wire tmp_33_fu_386_p2_n_90;
  wire tmp_33_fu_386_p2_n_91;
  wire [12:0]tmp_33_reg_600;
  wire tmp_35_fu_478_p2_i_4_n_0;
  wire tmp_35_fu_478_p2_i_4_n_1;
  wire tmp_35_fu_478_p2_i_4_n_2;
  wire tmp_35_fu_478_p2_i_4_n_3;
  wire tmp_35_fu_478_p2_i_5_n_0;
  wire tmp_35_fu_478_p2_i_5_n_1;
  wire tmp_35_fu_478_p2_i_5_n_2;
  wire tmp_35_fu_478_p2_i_5_n_3;
  wire tmp_35_fu_478_p2_i_6_n_0;
  wire tmp_35_fu_478_p2_i_6_n_1;
  wire tmp_35_fu_478_p2_i_6_n_2;
  wire tmp_35_fu_478_p2_i_6_n_3;
  wire tmp_35_fu_478_p2_n_100;
  wire tmp_35_fu_478_p2_n_101;
  wire tmp_35_fu_478_p2_n_102;
  wire tmp_35_fu_478_p2_n_103;
  wire tmp_35_fu_478_p2_n_104;
  wire tmp_35_fu_478_p2_n_105;
  wire tmp_35_fu_478_p2_n_92;
  wire tmp_35_fu_478_p2_n_93;
  wire tmp_35_fu_478_p2_n_94;
  wire tmp_35_fu_478_p2_n_95;
  wire tmp_35_fu_478_p2_n_96;
  wire tmp_35_fu_478_p2_n_97;
  wire tmp_35_fu_478_p2_n_98;
  wire tmp_35_fu_478_p2_n_99;
  wire tmp_38_fu_408_p2;
  wire tmp_40_fu_359_p2;
  wire tmp_41_fu_419_p2;
  wire tmp_41_reg_623;
  wire \tmp_41_reg_623[0]_i_1_n_0 ;
  wire tmp_46_fu_425_p2;
  wire tmp_46_reg_627;
  wire \tmp_46_reg_627[0]_i_1_n_0 ;
  wire [13:0]tmp_51_reg_636;
  wire tmp_51_reg_6360;
  wire \tmp_51_reg_636[11]_i_2_n_0 ;
  wire \tmp_51_reg_636[11]_i_3_n_0 ;
  wire \tmp_51_reg_636[11]_i_4_n_0 ;
  wire \tmp_51_reg_636[11]_i_5_n_0 ;
  wire \tmp_51_reg_636[13]_i_10_n_0 ;
  wire \tmp_51_reg_636[13]_i_11_n_0 ;
  wire \tmp_51_reg_636[13]_i_12_n_0 ;
  wire \tmp_51_reg_636[13]_i_13_n_0 ;
  wire \tmp_51_reg_636[13]_i_14_n_0 ;
  wire \tmp_51_reg_636[13]_i_15_n_0 ;
  wire \tmp_51_reg_636[13]_i_16_n_0 ;
  wire \tmp_51_reg_636[13]_i_17_n_0 ;
  wire \tmp_51_reg_636[13]_i_18_n_0 ;
  wire \tmp_51_reg_636[13]_i_19_n_0 ;
  wire \tmp_51_reg_636[13]_i_20_n_0 ;
  wire \tmp_51_reg_636[13]_i_21_n_0 ;
  wire \tmp_51_reg_636[13]_i_22_n_0 ;
  wire \tmp_51_reg_636[13]_i_5_n_0 ;
  wire \tmp_51_reg_636[13]_i_6_n_0 ;
  wire \tmp_51_reg_636[13]_i_8_n_0 ;
  wire \tmp_51_reg_636[13]_i_9_n_0 ;
  wire \tmp_51_reg_636[3]_i_2_n_0 ;
  wire \tmp_51_reg_636[3]_i_3_n_0 ;
  wire \tmp_51_reg_636[3]_i_4_n_0 ;
  wire \tmp_51_reg_636[3]_i_5_n_0 ;
  wire \tmp_51_reg_636[7]_i_2_n_0 ;
  wire \tmp_51_reg_636[7]_i_3_n_0 ;
  wire \tmp_51_reg_636[7]_i_4_n_0 ;
  wire \tmp_51_reg_636[7]_i_5_n_0 ;
  wire \tmp_51_reg_636_reg[11]_i_1_n_0 ;
  wire \tmp_51_reg_636_reg[11]_i_1_n_1 ;
  wire \tmp_51_reg_636_reg[11]_i_1_n_2 ;
  wire \tmp_51_reg_636_reg[11]_i_1_n_3 ;
  wire \tmp_51_reg_636_reg[13]_i_2_n_3 ;
  wire \tmp_51_reg_636_reg[13]_i_3_n_1 ;
  wire \tmp_51_reg_636_reg[13]_i_3_n_2 ;
  wire \tmp_51_reg_636_reg[13]_i_3_n_3 ;
  wire \tmp_51_reg_636_reg[13]_i_7_n_0 ;
  wire \tmp_51_reg_636_reg[13]_i_7_n_1 ;
  wire \tmp_51_reg_636_reg[13]_i_7_n_2 ;
  wire \tmp_51_reg_636_reg[13]_i_7_n_3 ;
  wire \tmp_51_reg_636_reg[3]_i_1_n_0 ;
  wire \tmp_51_reg_636_reg[3]_i_1_n_1 ;
  wire \tmp_51_reg_636_reg[3]_i_1_n_2 ;
  wire \tmp_51_reg_636_reg[3]_i_1_n_3 ;
  wire \tmp_51_reg_636_reg[7]_i_1_n_0 ;
  wire \tmp_51_reg_636_reg[7]_i_1_n_1 ;
  wire \tmp_51_reg_636_reg[7]_i_1_n_2 ;
  wire \tmp_51_reg_636_reg[7]_i_1_n_3 ;
  wire tmp_57_reg_5820;
  wire [15:0]width1_reg_194;
  wire \width2_reg_183[0]_i_2_n_0 ;
  wire \width2_reg_183[0]_i_4_n_0 ;
  wire [15:0]width2_reg_183_reg;
  wire \width2_reg_183_reg[0]_i_3_n_0 ;
  wire \width2_reg_183_reg[0]_i_3_n_1 ;
  wire \width2_reg_183_reg[0]_i_3_n_2 ;
  wire \width2_reg_183_reg[0]_i_3_n_3 ;
  wire \width2_reg_183_reg[0]_i_3_n_4 ;
  wire \width2_reg_183_reg[0]_i_3_n_5 ;
  wire \width2_reg_183_reg[0]_i_3_n_6 ;
  wire \width2_reg_183_reg[0]_i_3_n_7 ;
  wire \width2_reg_183_reg[12]_i_1_n_1 ;
  wire \width2_reg_183_reg[12]_i_1_n_2 ;
  wire \width2_reg_183_reg[12]_i_1_n_3 ;
  wire \width2_reg_183_reg[12]_i_1_n_4 ;
  wire \width2_reg_183_reg[12]_i_1_n_5 ;
  wire \width2_reg_183_reg[12]_i_1_n_6 ;
  wire \width2_reg_183_reg[12]_i_1_n_7 ;
  wire \width2_reg_183_reg[4]_i_1_n_0 ;
  wire \width2_reg_183_reg[4]_i_1_n_1 ;
  wire \width2_reg_183_reg[4]_i_1_n_2 ;
  wire \width2_reg_183_reg[4]_i_1_n_3 ;
  wire \width2_reg_183_reg[4]_i_1_n_4 ;
  wire \width2_reg_183_reg[4]_i_1_n_5 ;
  wire \width2_reg_183_reg[4]_i_1_n_6 ;
  wire \width2_reg_183_reg[4]_i_1_n_7 ;
  wire \width2_reg_183_reg[8]_i_1_n_0 ;
  wire \width2_reg_183_reg[8]_i_1_n_1 ;
  wire \width2_reg_183_reg[8]_i_1_n_2 ;
  wire \width2_reg_183_reg[8]_i_1_n_3 ;
  wire \width2_reg_183_reg[8]_i_1_n_4 ;
  wire \width2_reg_183_reg[8]_i_1_n_5 ;
  wire \width2_reg_183_reg[8]_i_1_n_6 ;
  wire \width2_reg_183_reg[8]_i_1_n_7 ;
  wire [13:0]width_1_fu_472_p2;
  wire [15:0]width_3_fu_413_p2;
  wire [15:0]width_3_reg_618;
  wire width_3_reg_6180;
  wire \width_3_reg_618_reg[12]_i_1_n_0 ;
  wire \width_3_reg_618_reg[12]_i_1_n_1 ;
  wire \width_3_reg_618_reg[12]_i_1_n_2 ;
  wire \width_3_reg_618_reg[12]_i_1_n_3 ;
  wire \width_3_reg_618_reg[15]_i_2_n_2 ;
  wire \width_3_reg_618_reg[15]_i_2_n_3 ;
  wire \width_3_reg_618_reg[4]_i_1_n_0 ;
  wire \width_3_reg_618_reg[4]_i_1_n_1 ;
  wire \width_3_reg_618_reg[4]_i_1_n_2 ;
  wire \width_3_reg_618_reg[4]_i_1_n_3 ;
  wire \width_3_reg_618_reg[8]_i_1_n_0 ;
  wire \width_3_reg_618_reg[8]_i_1_n_1 ;
  wire \width_3_reg_618_reg[8]_i_1_n_2 ;
  wire \width_3_reg_618_reg[8]_i_1_n_3 ;
  wire width_reg_2050;
  wire \width_reg_205[0]_i_2_n_0 ;
  wire [15:0]width_reg_205_reg;
  wire \width_reg_205_reg[0]_i_1_n_0 ;
  wire \width_reg_205_reg[0]_i_1_n_1 ;
  wire \width_reg_205_reg[0]_i_1_n_2 ;
  wire \width_reg_205_reg[0]_i_1_n_3 ;
  wire \width_reg_205_reg[0]_i_1_n_4 ;
  wire \width_reg_205_reg[0]_i_1_n_5 ;
  wire \width_reg_205_reg[0]_i_1_n_6 ;
  wire \width_reg_205_reg[0]_i_1_n_7 ;
  wire \width_reg_205_reg[12]_i_1_n_1 ;
  wire \width_reg_205_reg[12]_i_1_n_2 ;
  wire \width_reg_205_reg[12]_i_1_n_3 ;
  wire \width_reg_205_reg[12]_i_1_n_4 ;
  wire \width_reg_205_reg[12]_i_1_n_5 ;
  wire \width_reg_205_reg[12]_i_1_n_6 ;
  wire \width_reg_205_reg[12]_i_1_n_7 ;
  wire \width_reg_205_reg[4]_i_1_n_0 ;
  wire \width_reg_205_reg[4]_i_1_n_1 ;
  wire \width_reg_205_reg[4]_i_1_n_2 ;
  wire \width_reg_205_reg[4]_i_1_n_3 ;
  wire \width_reg_205_reg[4]_i_1_n_4 ;
  wire \width_reg_205_reg[4]_i_1_n_5 ;
  wire \width_reg_205_reg[4]_i_1_n_6 ;
  wire \width_reg_205_reg[4]_i_1_n_7 ;
  wire \width_reg_205_reg[8]_i_1_n_0 ;
  wire \width_reg_205_reg[8]_i_1_n_1 ;
  wire \width_reg_205_reg[8]_i_1_n_2 ;
  wire \width_reg_205_reg[8]_i_1_n_3 ;
  wire \width_reg_205_reg[8]_i_1_n_4 ;
  wire \width_reg_205_reg[8]_i_1_n_5 ;
  wire \width_reg_205_reg[8]_i_1_n_6 ;
  wire \width_reg_205_reg[8]_i_1_n_7 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_1_reg_550_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_1_reg_550_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_height_1_reg_569_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_1_reg_569_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul5_reg_542_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul5_reg_542_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul8_reg_537_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul8_reg_537_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_561_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_17__2_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_17__2_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_57_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_57_O_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp7_reg_610_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp7_reg_610_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp7_reg_610_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp7_reg_610_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp7_reg_610_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp7_reg_610_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_tmp7_reg_610_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_tmp7_reg_610_reg_i_27_CO_UNCONNECTED;
  wire [3:1]NLW_tmp7_reg_610_reg_i_27_O_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_24_reg_555_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_24_reg_555_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_24_reg_555_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_24_reg_555_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_24_reg_555_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_33_fu_386_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_33_fu_386_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_386_p2_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_386_p2_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_33_fu_386_p2_i_1_O_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_35_fu_478_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_35_fu_478_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_478_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_35_fu_478_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_35_fu_478_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_478_p2_i_3_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_35_fu_478_p2_i_3_O_UNCONNECTED;
  wire [3:1]\NLW_tmp_51_reg_636_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_51_reg_636_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_51_reg_636_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_51_reg_636_reg[13]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_width2_reg_183_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_width_3_reg_618_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_3_reg_618_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_width_reg_205_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(grp_padding2d_fix16_fu_465_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond_fu_278_p2),
        .I3(ap_CS_fsm_state2),
        .O(grp_padding2d_fix16_fu_465_ap_done));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_27_fu_307_p2),
        .I2(grp_padding2d_fix16_fu_465_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(grp_padding2d_fix16_fu_465_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond_fu_278_p2),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(Q[1]),
        .I1(grp_padding2d_fix16_fu_465_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(exitcond_fu_278_p2),
        .I4(ap_CS_fsm_state2),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF4F444F4F4F4F4F4)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(exitcond_fu_278_p2),
        .I1(ap_CS_fsm_state2),
        .I2(input_r_ce0),
        .I3(tmp_29_reg_578),
        .I4(\tmp_28_reg_574_reg_n_0_[0] ),
        .I5(tmp_38_fu_408_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__4 
       (.I0(depth_reg_125[15]),
        .O(\ap_CS_fsm[2]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__4 
       (.I0(depth_reg_125[14]),
        .I1(depth_reg_125[13]),
        .I2(depth_reg_125[12]),
        .O(\ap_CS_fsm[2]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__4 
       (.I0(depth_reg_125[11]),
        .I1(depth_reg_125[10]),
        .I2(depth_reg_125[9]),
        .O(\ap_CS_fsm[2]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__4 
       (.I0(depth_reg_125[8]),
        .I1(depth_reg_125[7]),
        .I2(depth_reg_125[6]),
        .O(\ap_CS_fsm[2]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__4 
       (.I0(depth_reg_125[5]),
        .I1(depth_reg_125[4]),
        .I2(depth_reg_125[3]),
        .O(\ap_CS_fsm[2]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__4 
       (.I0(depth_reg_125[2]),
        .I1(depth_reg_125[1]),
        .I2(depth_reg_125[0]),
        .O(\ap_CS_fsm[2]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \ap_CS_fsm[3]_i_1__10 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .I4(ap_CS_fsm_state4),
        .I5(tmp_40_fu_359_p2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_10 
       (.I0(height_reg_160[0]),
        .I1(height_reg_160[1]),
        .O(\ap_CS_fsm[4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_11 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .O(\ap_CS_fsm[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_12 
       (.I0(height_reg_160[4]),
        .I1(height_reg_160[5]),
        .O(\ap_CS_fsm[4]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_13 
       (.I0(height_reg_160[2]),
        .I1(height_reg_160[3]),
        .O(\ap_CS_fsm[4]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_14 
       (.I0(height_reg_160[0]),
        .I1(height_reg_160[1]),
        .O(\ap_CS_fsm[4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[4]_i_1__9 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_4__3 
       (.I0(height_reg_160[15]),
        .I1(height_reg_160[14]),
        .O(\ap_CS_fsm[4]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_5__3 
       (.I0(height_reg_160[13]),
        .I1(height_reg_160[12]),
        .O(\ap_CS_fsm[4]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_6__3 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .O(\ap_CS_fsm[4]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_7__3 
       (.I0(height_reg_160[9]),
        .I1(height_reg_160[8]),
        .O(\ap_CS_fsm[4]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_8__3 
       (.I0(height_reg_160[5]),
        .I1(height_reg_160[4]),
        .O(\ap_CS_fsm[4]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[4]_i_9__3 
       (.I0(height_reg_160[3]),
        .I1(height_reg_160[2]),
        .O(\ap_CS_fsm[4]_i_9__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_10 
       (.I0(width2_reg_183_reg[1]),
        .O(\ap_CS_fsm[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_11 
       (.I0(width2_reg_183_reg[7]),
        .I1(width2_reg_183_reg[6]),
        .O(\ap_CS_fsm[5]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_12 
       (.I0(width2_reg_183_reg[4]),
        .I1(width2_reg_183_reg[5]),
        .O(\ap_CS_fsm[5]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_13 
       (.I0(width2_reg_183_reg[2]),
        .I1(width2_reg_183_reg[3]),
        .O(\ap_CS_fsm[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_14 
       (.I0(width2_reg_183_reg[1]),
        .I1(width2_reg_183_reg[0]),
        .O(\ap_CS_fsm[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .I2(ap_CS_fsm_state8),
        .I3(tmp_31_fu_467_p2),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(width2_reg_183_reg[15]),
        .I1(width2_reg_183_reg[14]),
        .O(\ap_CS_fsm[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(width2_reg_183_reg[13]),
        .I1(width2_reg_183_reg[12]),
        .O(\ap_CS_fsm[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(width2_reg_183_reg[11]),
        .I1(width2_reg_183_reg[10]),
        .O(\ap_CS_fsm[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(width2_reg_183_reg[9]),
        .I1(width2_reg_183_reg[8]),
        .O(\ap_CS_fsm[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_8 
       (.I0(width2_reg_183_reg[5]),
        .I1(width2_reg_183_reg[4]),
        .O(\ap_CS_fsm[5]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(width2_reg_183_reg[3]),
        .I1(width2_reg_183_reg[2]),
        .O(\ap_CS_fsm[5]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[6]_i_10 
       (.I0(width1_reg_194[1]),
        .O(\ap_CS_fsm[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_11 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .O(\ap_CS_fsm[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_12 
       (.I0(width1_reg_194[4]),
        .I1(width1_reg_194[5]),
        .O(\ap_CS_fsm[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_13 
       (.I0(width1_reg_194[2]),
        .I1(width1_reg_194[3]),
        .O(\ap_CS_fsm[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_14 
       (.I0(width1_reg_194[1]),
        .I1(width1_reg_194[0]),
        .O(\ap_CS_fsm[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[6]_i_1__4 
       (.I0(input_r_ce0),
        .I1(tmp_38_fu_408_p2),
        .I2(\tmp_28_reg_574_reg_n_0_[0] ),
        .I3(tmp_29_reg_578),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_4 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .O(\ap_CS_fsm[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(width1_reg_194[13]),
        .I1(width1_reg_194[12]),
        .O(\ap_CS_fsm[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_6 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .O(\ap_CS_fsm[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_7 
       (.I0(width1_reg_194[9]),
        .I1(width1_reg_194[8]),
        .O(\ap_CS_fsm[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_8 
       (.I0(width1_reg_194[5]),
        .I1(width1_reg_194[4]),
        .O(\ap_CS_fsm[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[6]_i_9 
       (.I0(width1_reg_194[3]),
        .I1(width1_reg_194[2]),
        .O(\ap_CS_fsm[6]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[7]_i_10 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .I2(height_reg_160[5]),
        .I3(height_reg_160[4]),
        .O(\ap_CS_fsm[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[7]_i_11 
       (.I0(height_reg_160[12]),
        .I1(height_reg_160[13]),
        .I2(height_reg_160[14]),
        .I3(height_reg_160[15]),
        .I4(\ap_CS_fsm[7]_i_24_n_0 ),
        .O(\ap_CS_fsm[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_13 
       (.I0(width_reg_205_reg[15]),
        .I1(width_reg_205_reg[14]),
        .O(\ap_CS_fsm[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_14 
       (.I0(width_reg_205_reg[13]),
        .I1(width_reg_205_reg[12]),
        .O(\ap_CS_fsm[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_15 
       (.I0(width_reg_205_reg[11]),
        .I1(width_reg_205_reg[10]),
        .O(\ap_CS_fsm[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_16 
       (.I0(width_reg_205_reg[9]),
        .I1(width_reg_205_reg[8]),
        .O(\ap_CS_fsm[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_17 
       (.I0(height_reg_160[5]),
        .I1(height_reg_160[4]),
        .O(\ap_CS_fsm[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[7]_i_18 
       (.I0(height_reg_160[3]),
        .I1(height_reg_160[2]),
        .O(\ap_CS_fsm[7]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[7]_i_19 
       (.I0(height_reg_160[1]),
        .O(\ap_CS_fsm[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[7]_i_1__5 
       (.I0(tmp_27_fu_307_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_28_fu_318_p2),
        .I3(tmp_31_fu_467_p2),
        .I4(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_20 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .O(\ap_CS_fsm[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_21 
       (.I0(height_reg_160[4]),
        .I1(height_reg_160[5]),
        .O(\ap_CS_fsm[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_22 
       (.I0(height_reg_160[2]),
        .I1(height_reg_160[3]),
        .O(\ap_CS_fsm[7]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_23 
       (.I0(height_reg_160[1]),
        .I1(height_reg_160[0]),
        .O(\ap_CS_fsm[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[7]_i_24 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .I2(height_reg_160[9]),
        .I3(height_reg_160[8]),
        .O(\ap_CS_fsm[7]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_25 
       (.I0(width_reg_205_reg[5]),
        .I1(width_reg_205_reg[4]),
        .O(\ap_CS_fsm[7]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[7]_i_26 
       (.I0(width_reg_205_reg[3]),
        .I1(width_reg_205_reg[2]),
        .O(\ap_CS_fsm[7]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[7]_i_27 
       (.I0(width_reg_205_reg[1]),
        .O(\ap_CS_fsm[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_28 
       (.I0(width_reg_205_reg[7]),
        .I1(width_reg_205_reg[6]),
        .O(\ap_CS_fsm[7]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_29 
       (.I0(width_reg_205_reg[4]),
        .I1(width_reg_205_reg[5]),
        .O(\ap_CS_fsm[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(\ap_CS_fsm[7]_i_10_n_0 ),
        .I1(height_reg_160[1]),
        .I2(height_reg_160[0]),
        .I3(height_reg_160[3]),
        .I4(height_reg_160[2]),
        .I5(\ap_CS_fsm[7]_i_11_n_0 ),
        .O(tmp_28_fu_318_p2));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_30 
       (.I0(width_reg_205_reg[2]),
        .I1(width_reg_205_reg[3]),
        .O(\ap_CS_fsm[7]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_31 
       (.I0(width_reg_205_reg[1]),
        .I1(width_reg_205_reg[0]),
        .O(\ap_CS_fsm[7]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_6 
       (.I0(height_reg_160[15]),
        .I1(height_reg_160[14]),
        .O(\ap_CS_fsm[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_7 
       (.I0(height_reg_160[13]),
        .I1(height_reg_160[12]),
        .O(\ap_CS_fsm[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_8 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .O(\ap_CS_fsm[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_9 
       (.I0(height_reg_160[9]),
        .I1(height_reg_160[8]),
        .O(\ap_CS_fsm[7]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_465_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__4 
       (.CI(\ap_CS_fsm_reg[2]_i_3__4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__4_CO_UNCONNECTED [3:2],exitcond_fu_278_p2,\ap_CS_fsm_reg[2]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__4_n_0 ,\ap_CS_fsm[2]_i_5__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__4_n_0 ,\ap_CS_fsm_reg[2]_i_3__4_n_1 ,\ap_CS_fsm_reg[2]_i_3__4_n_2 ,\ap_CS_fsm_reg[2]_i_3__4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__4_n_0 ,\ap_CS_fsm[2]_i_7__4_n_0 ,\ap_CS_fsm[2]_i_8__4_n_0 ,\ap_CS_fsm[2]_i_9__4_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__3 
       (.CI(\ap_CS_fsm_reg[4]_i_3__3_n_0 ),
        .CO({tmp_29_fu_324_p2,\ap_CS_fsm_reg[4]_i_2__3_n_1 ,\ap_CS_fsm_reg[4]_i_2__3_n_2 ,\ap_CS_fsm_reg[4]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_4__3_n_0 ,\ap_CS_fsm[4]_i_5__3_n_0 ,\ap_CS_fsm[4]_i_6__3_n_0 ,\ap_CS_fsm[4]_i_7__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__3_n_0 ,\ap_CS_fsm_reg[4]_i_3__3_n_1 ,\ap_CS_fsm_reg[4]_i_3__3_n_2 ,\ap_CS_fsm_reg[4]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[4]_i_8__3_n_0 ,\ap_CS_fsm[4]_i_9__3_n_0 ,\ap_CS_fsm[4]_i_10_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_11_n_0 ,\ap_CS_fsm[4]_i_12_n_0 ,\ap_CS_fsm[4]_i_13_n_0 ,\ap_CS_fsm[4]_i_14_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(input_r_ce0),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(\ap_CS_fsm_reg[5]_i_3_n_0 ),
        .CO({tmp_40_fu_359_p2,\ap_CS_fsm_reg[5]_i_2_n_1 ,\ap_CS_fsm_reg[5]_i_2_n_2 ,\ap_CS_fsm_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_4_n_0 ,\ap_CS_fsm[5]_i_5_n_0 ,\ap_CS_fsm[5]_i_6_n_0 ,\ap_CS_fsm[5]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3_n_0 ,\ap_CS_fsm_reg[5]_i_3_n_1 ,\ap_CS_fsm_reg[5]_i_3_n_2 ,\ap_CS_fsm_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[5]_i_8_n_0 ,\ap_CS_fsm[5]_i_9_n_0 ,\ap_CS_fsm[5]_i_10_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_11_n_0 ,\ap_CS_fsm[5]_i_12_n_0 ,\ap_CS_fsm[5]_i_13_n_0 ,\ap_CS_fsm[5]_i_14_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[6]_i_2 
       (.CI(\ap_CS_fsm_reg[6]_i_3_n_0 ),
        .CO({tmp_38_fu_408_p2,\ap_CS_fsm_reg[6]_i_2_n_1 ,\ap_CS_fsm_reg[6]_i_2_n_2 ,\ap_CS_fsm_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_4_n_0 ,\ap_CS_fsm[6]_i_5_n_0 ,\ap_CS_fsm[6]_i_6_n_0 ,\ap_CS_fsm[6]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[6]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_3_n_0 ,\ap_CS_fsm_reg[6]_i_3_n_1 ,\ap_CS_fsm_reg[6]_i_3_n_2 ,\ap_CS_fsm_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[6]_i_8_n_0 ,\ap_CS_fsm[6]_i_9_n_0 ,\ap_CS_fsm[6]_i_10_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_11_n_0 ,\ap_CS_fsm[6]_i_12_n_0 ,\ap_CS_fsm[6]_i_13_n_0 ,\ap_CS_fsm[6]_i_14_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_12_n_0 ,\ap_CS_fsm_reg[7]_i_12_n_1 ,\ap_CS_fsm_reg[7]_i_12_n_2 ,\ap_CS_fsm_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[7]_i_25_n_0 ,\ap_CS_fsm[7]_i_26_n_0 ,\ap_CS_fsm[7]_i_27_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_28_n_0 ,\ap_CS_fsm[7]_i_29_n_0 ,\ap_CS_fsm[7]_i_30_n_0 ,\ap_CS_fsm[7]_i_31_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_2 
       (.CI(\ap_CS_fsm_reg[7]_i_5_n_0 ),
        .CO({tmp_27_fu_307_p2,\ap_CS_fsm_reg[7]_i_2_n_1 ,\ap_CS_fsm_reg[7]_i_2_n_2 ,\ap_CS_fsm_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_6_n_0 ,\ap_CS_fsm[7]_i_7_n_0 ,\ap_CS_fsm[7]_i_8_n_0 ,\ap_CS_fsm[7]_i_9_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_4 
       (.CI(\ap_CS_fsm_reg[7]_i_12_n_0 ),
        .CO({tmp_31_fu_467_p2,\ap_CS_fsm_reg[7]_i_4_n_1 ,\ap_CS_fsm_reg[7]_i_4_n_2 ,\ap_CS_fsm_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_13_n_0 ,\ap_CS_fsm[7]_i_14_n_0 ,\ap_CS_fsm[7]_i_15_n_0 ,\ap_CS_fsm[7]_i_16_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_5_n_0 ,\ap_CS_fsm_reg[7]_i_5_n_1 ,\ap_CS_fsm_reg[7]_i_5_n_2 ,\ap_CS_fsm_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\ap_CS_fsm[7]_i_17_n_0 ,\ap_CS_fsm[7]_i_18_n_0 ,\ap_CS_fsm[7]_i_19_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_20_n_0 ,\ap_CS_fsm[7]_i_21_n_0 ,\ap_CS_fsm[7]_i_22_n_0 ,\ap_CS_fsm[7]_i_23_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_1_reg_550[0]_i_1 
       (.I0(depth_reg_125[0]),
        .O(depth_1_fu_283_p2[0]));
  FDRE \depth_1_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[0]),
        .Q(depth_1_reg_550[0]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[10]),
        .Q(depth_1_reg_550[10]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[11]),
        .Q(depth_1_reg_550[11]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[12]),
        .Q(depth_1_reg_550[12]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[12]_i_1 
       (.CI(\depth_1_reg_550_reg[8]_i_1_n_0 ),
        .CO({\depth_1_reg_550_reg[12]_i_1_n_0 ,\depth_1_reg_550_reg[12]_i_1_n_1 ,\depth_1_reg_550_reg[12]_i_1_n_2 ,\depth_1_reg_550_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[12:9]),
        .S(depth_reg_125[12:9]));
  FDRE \depth_1_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[13]),
        .Q(depth_1_reg_550[13]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[14]),
        .Q(depth_1_reg_550[14]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[15]),
        .Q(depth_1_reg_550[15]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[15]_i_1 
       (.CI(\depth_1_reg_550_reg[12]_i_1_n_0 ),
        .CO({\NLW_depth_1_reg_550_reg[15]_i_1_CO_UNCONNECTED [3:2],\depth_1_reg_550_reg[15]_i_1_n_2 ,\depth_1_reg_550_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_1_reg_550_reg[15]_i_1_O_UNCONNECTED [3],depth_1_fu_283_p2[15:13]}),
        .S({1'b0,depth_reg_125[15:13]}));
  FDRE \depth_1_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[1]),
        .Q(depth_1_reg_550[1]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[2]),
        .Q(depth_1_reg_550[2]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[3]),
        .Q(depth_1_reg_550[3]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[4]),
        .Q(depth_1_reg_550[4]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\depth_1_reg_550_reg[4]_i_1_n_0 ,\depth_1_reg_550_reg[4]_i_1_n_1 ,\depth_1_reg_550_reg[4]_i_1_n_2 ,\depth_1_reg_550_reg[4]_i_1_n_3 }),
        .CYINIT(depth_reg_125[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[4:1]),
        .S(depth_reg_125[4:1]));
  FDRE \depth_1_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[5]),
        .Q(depth_1_reg_550[5]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[6]),
        .Q(depth_1_reg_550[6]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[7]),
        .Q(depth_1_reg_550[7]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[8]),
        .Q(depth_1_reg_550[8]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[8]_i_1 
       (.CI(\depth_1_reg_550_reg[4]_i_1_n_0 ),
        .CO({\depth_1_reg_550_reg[8]_i_1_n_0 ,\depth_1_reg_550_reg[8]_i_1_n_1 ,\depth_1_reg_550_reg[8]_i_1_n_2 ,\depth_1_reg_550_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[8:5]),
        .S(depth_reg_125[8:5]));
  FDRE \depth_1_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[9]),
        .Q(depth_1_reg_550[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \depth_reg_125[15]_i_1 
       (.I0(grp_padding2d_fix16_fu_465_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_27_fu_307_p2),
        .I3(ap_CS_fsm_state3),
        .O(phi_mul4_reg_136));
  LUT2 #(
    .INIT(4'h2)) 
    \depth_reg_125[15]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_27_fu_307_p2),
        .O(\depth_reg_125[15]_i_2_n_0 ));
  FDRE \depth_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[0]),
        .Q(depth_reg_125[0]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[10]),
        .Q(depth_reg_125[10]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[11]),
        .Q(depth_reg_125[11]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[12]),
        .Q(depth_reg_125[12]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[13]),
        .Q(depth_reg_125[13]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[14]),
        .Q(depth_reg_125[14]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[15]),
        .Q(depth_reg_125[15]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[1]),
        .Q(depth_reg_125[1]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[2]),
        .Q(depth_reg_125[2]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[3]),
        .Q(depth_reg_125[3]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[4]),
        .Q(depth_reg_125[4]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[5]),
        .Q(depth_reg_125[5]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[6]),
        .Q(depth_reg_125[6]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[7]),
        .Q(depth_reg_125[7]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[8]),
        .Q(depth_reg_125[8]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(depth_1_reg_550[9]),
        .Q(depth_reg_125[9]),
        .R(phi_mul4_reg_136));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_padding2d_fix16_fu_465_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(exitcond_fu_278_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_padding2d_fix16_fu_465_ap_start_reg),
        .O(\ap_CS_fsm_reg[27] ));
  LUT1 #(
    .INIT(2'h1)) 
    \height_1_reg_569[0]_i_1 
       (.I0(height_reg_160[0]),
        .O(height_1_fu_312_p2[0]));
  FDRE \height_1_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[0]),
        .Q(height_1_reg_569[0]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[10]),
        .Q(height_1_reg_569[10]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[11]),
        .Q(height_1_reg_569[11]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[12]),
        .Q(height_1_reg_569[12]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[12]_i_1 
       (.CI(\height_1_reg_569_reg[8]_i_1_n_0 ),
        .CO({\height_1_reg_569_reg[12]_i_1_n_0 ,\height_1_reg_569_reg[12]_i_1_n_1 ,\height_1_reg_569_reg[12]_i_1_n_2 ,\height_1_reg_569_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[12:9]),
        .S(height_reg_160[12:9]));
  FDRE \height_1_reg_569_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[13]),
        .Q(height_1_reg_569[13]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[14]),
        .Q(height_1_reg_569[14]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[15]),
        .Q(height_1_reg_569[15]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[15]_i_1 
       (.CI(\height_1_reg_569_reg[12]_i_1_n_0 ),
        .CO({\NLW_height_1_reg_569_reg[15]_i_1_CO_UNCONNECTED [3:2],\height_1_reg_569_reg[15]_i_1_n_2 ,\height_1_reg_569_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_1_reg_569_reg[15]_i_1_O_UNCONNECTED [3],height_1_fu_312_p2[15:13]}),
        .S({1'b0,height_reg_160[15:13]}));
  FDRE \height_1_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[1]),
        .Q(height_1_reg_569[1]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[2]),
        .Q(height_1_reg_569[2]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[3]),
        .Q(height_1_reg_569[3]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[4]),
        .Q(height_1_reg_569[4]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\height_1_reg_569_reg[4]_i_1_n_0 ,\height_1_reg_569_reg[4]_i_1_n_1 ,\height_1_reg_569_reg[4]_i_1_n_2 ,\height_1_reg_569_reg[4]_i_1_n_3 }),
        .CYINIT(height_reg_160[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[4:1]),
        .S(height_reg_160[4:1]));
  FDRE \height_1_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[5]),
        .Q(height_1_reg_569[5]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[6]),
        .Q(height_1_reg_569[6]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[7]),
        .Q(height_1_reg_569[7]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[8]),
        .Q(height_1_reg_569[8]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[8]_i_1 
       (.CI(\height_1_reg_569_reg[4]_i_1_n_0 ),
        .CO({\height_1_reg_569_reg[8]_i_1_n_0 ,\height_1_reg_569_reg[8]_i_1_n_1 ,\height_1_reg_569_reg[8]_i_1_n_2 ,\height_1_reg_569_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[8:5]),
        .S(height_reg_160[8:5]));
  FDRE \height_1_reg_569_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[9]),
        .Q(height_1_reg_569[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \height_reg_160[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond_fu_278_p2),
        .O(height_reg_1600));
  LUT4 #(
    .INIT(16'hDF00)) 
    \height_reg_160[15]_i_2 
       (.I0(tmp_38_fu_408_p2),
        .I1(\tmp_28_reg_574_reg_n_0_[0] ),
        .I2(tmp_29_reg_578),
        .I3(input_r_ce0),
        .O(ap_NS_fsm13_out));
  FDRE \height_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[0]),
        .Q(height_reg_160[0]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[10]),
        .Q(height_reg_160[10]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[11]),
        .Q(height_reg_160[11]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[12]),
        .Q(height_reg_160[12]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[13]),
        .Q(height_reg_160[13]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[14]),
        .Q(height_reg_160[14]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[15]),
        .Q(height_reg_160[15]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[1]),
        .Q(height_reg_160[1]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[2]),
        .Q(height_reg_160[2]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[3]),
        .Q(height_reg_160[3]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[4]),
        .Q(height_reg_160[4]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[5]),
        .Q(height_reg_160[5]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[6]),
        .Q(height_reg_160[6]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[7]),
        .Q(height_reg_160[7]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[8]),
        .Q(height_reg_160[8]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[9]),
        .Q(height_reg_160[9]),
        .R(height_reg_1600));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_542[1]_i_1 
       (.I0(\phi_mul4_reg_136_reg_n_0_[1] ),
        .O(next_mul5_fu_273_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_542[5]_i_2 
       (.I0(\phi_mul4_reg_136_reg_n_0_[4] ),
        .O(\next_mul5_reg_542[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_542[5]_i_3 
       (.I0(\phi_mul4_reg_136_reg_n_0_[3] ),
        .O(\next_mul5_reg_542[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_542[5]_i_4 
       (.I0(\phi_mul4_reg_136_reg_n_0_[2] ),
        .O(\next_mul5_reg_542[5]_i_4_n_0 ));
  FDRE \next_mul5_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[10]),
        .Q(next_mul5_reg_542[10]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[11]),
        .Q(next_mul5_reg_542[11]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[12]),
        .Q(next_mul5_reg_542[12]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[13]),
        .Q(next_mul5_reg_542[13]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[13]_i_1 
       (.CI(\next_mul5_reg_542_reg[9]_i_1_n_0 ),
        .CO({\next_mul5_reg_542_reg[13]_i_1_n_0 ,\next_mul5_reg_542_reg[13]_i_1_n_1 ,\next_mul5_reg_542_reg[13]_i_1_n_2 ,\next_mul5_reg_542_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul4_reg_136_reg_n_0_[13] ,\phi_mul4_reg_136_reg_n_0_[12] ,\phi_mul4_reg_136_reg_n_0_[11] ,\phi_mul4_reg_136_reg_n_0_[10] }),
        .O(next_mul5_fu_273_p2[13:10]),
        .S({\phi_mul4_reg_136_reg_n_0_[13] ,\phi_mul4_reg_136_reg_n_0_[12] ,\phi_mul4_reg_136_reg_n_0_[11] ,\phi_mul4_reg_136_reg_n_0_[10] }));
  FDRE \next_mul5_reg_542_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[14]),
        .Q(next_mul5_reg_542[14]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[15]),
        .Q(next_mul5_reg_542[15]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[16]),
        .Q(next_mul5_reg_542[16]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[16]_i_1 
       (.CI(\next_mul5_reg_542_reg[13]_i_1_n_0 ),
        .CO({\NLW_next_mul5_reg_542_reg[16]_i_1_CO_UNCONNECTED [3:2],\next_mul5_reg_542_reg[16]_i_1_n_2 ,\next_mul5_reg_542_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\phi_mul4_reg_136_reg_n_0_[15] ,\phi_mul4_reg_136_reg_n_0_[14] }),
        .O({\NLW_next_mul5_reg_542_reg[16]_i_1_O_UNCONNECTED [3],next_mul5_fu_273_p2[16:14]}),
        .S({1'b0,\phi_mul4_reg_136_reg_n_0_[16] ,\phi_mul4_reg_136_reg_n_0_[15] ,\phi_mul4_reg_136_reg_n_0_[14] }));
  FDRE \next_mul5_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[1]),
        .Q(next_mul5_reg_542[1]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[2]),
        .Q(next_mul5_reg_542[2]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[3]),
        .Q(next_mul5_reg_542[3]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[4]),
        .Q(next_mul5_reg_542[4]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[5]),
        .Q(next_mul5_reg_542[5]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_542_reg[5]_i_1_n_0 ,\next_mul5_reg_542_reg[5]_i_1_n_1 ,\next_mul5_reg_542_reg[5]_i_1_n_2 ,\next_mul5_reg_542_reg[5]_i_1_n_3 }),
        .CYINIT(\phi_mul4_reg_136_reg_n_0_[1] ),
        .DI({\phi_mul4_reg_136_reg_n_0_[5] ,\phi_mul4_reg_136_reg_n_0_[4] ,\phi_mul4_reg_136_reg_n_0_[3] ,\phi_mul4_reg_136_reg_n_0_[2] }),
        .O(next_mul5_fu_273_p2[5:2]),
        .S({\phi_mul4_reg_136_reg_n_0_[5] ,\next_mul5_reg_542[5]_i_2_n_0 ,\next_mul5_reg_542[5]_i_3_n_0 ,\next_mul5_reg_542[5]_i_4_n_0 }));
  FDRE \next_mul5_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[6]),
        .Q(next_mul5_reg_542[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[7]),
        .Q(next_mul5_reg_542[7]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[8]),
        .Q(next_mul5_reg_542[8]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[9]),
        .Q(next_mul5_reg_542[9]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[9]_i_1 
       (.CI(\next_mul5_reg_542_reg[5]_i_1_n_0 ),
        .CO({\next_mul5_reg_542_reg[9]_i_1_n_0 ,\next_mul5_reg_542_reg[9]_i_1_n_1 ,\next_mul5_reg_542_reg[9]_i_1_n_2 ,\next_mul5_reg_542_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul4_reg_136_reg_n_0_[9] ,\phi_mul4_reg_136_reg_n_0_[8] ,\phi_mul4_reg_136_reg_n_0_[7] ,\phi_mul4_reg_136_reg_n_0_[6] }),
        .O(next_mul5_fu_273_p2[9:6]),
        .S({\phi_mul4_reg_136_reg_n_0_[9] ,\phi_mul4_reg_136_reg_n_0_[8] ,\phi_mul4_reg_136_reg_n_0_[7] ,\phi_mul4_reg_136_reg_n_0_[6] }));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[2]_i_1 
       (.I0(phi_mul7_reg_148[2]),
        .O(next_mul8_fu_268_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[6]_i_2 
       (.I0(phi_mul7_reg_148[4]),
        .O(\next_mul8_reg_537[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[6]_i_3 
       (.I0(phi_mul7_reg_148[3]),
        .O(\next_mul8_reg_537[6]_i_3_n_0 ));
  FDRE \next_mul8_reg_537_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[10]),
        .Q(next_mul8_reg_537[10]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[10]_i_1 
       (.CI(\next_mul8_reg_537_reg[6]_i_1_n_0 ),
        .CO({\next_mul8_reg_537_reg[10]_i_1_n_0 ,\next_mul8_reg_537_reg[10]_i_1_n_1 ,\next_mul8_reg_537_reg[10]_i_1_n_2 ,\next_mul8_reg_537_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul7_reg_148[10:7]),
        .O(next_mul8_fu_268_p2[10:7]),
        .S(phi_mul7_reg_148[10:7]));
  FDRE \next_mul8_reg_537_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[11]),
        .Q(next_mul8_reg_537[11]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[12]),
        .Q(next_mul8_reg_537[12]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[13]),
        .Q(next_mul8_reg_537[13]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[13]_i_1 
       (.CI(\next_mul8_reg_537_reg[10]_i_1_n_0 ),
        .CO({\NLW_next_mul8_reg_537_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul8_reg_537_reg[13]_i_1_n_2 ,\next_mul8_reg_537_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul7_reg_148[12:11]}),
        .O({\NLW_next_mul8_reg_537_reg[13]_i_1_O_UNCONNECTED [3],next_mul8_fu_268_p2[13:11]}),
        .S({1'b0,phi_mul7_reg_148[13:11]}));
  FDRE \next_mul8_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[2]),
        .Q(next_mul8_reg_537[2]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[3]),
        .Q(next_mul8_reg_537[3]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[4]),
        .Q(next_mul8_reg_537[4]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[5]),
        .Q(next_mul8_reg_537[5]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[6]),
        .Q(next_mul8_reg_537[6]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul8_reg_537_reg[6]_i_1_n_0 ,\next_mul8_reg_537_reg[6]_i_1_n_1 ,\next_mul8_reg_537_reg[6]_i_1_n_2 ,\next_mul8_reg_537_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul7_reg_148[2]),
        .DI(phi_mul7_reg_148[6:3]),
        .O(next_mul8_fu_268_p2[6:3]),
        .S({phi_mul7_reg_148[6:5],\next_mul8_reg_537[6]_i_2_n_0 ,\next_mul8_reg_537[6]_i_3_n_0 }));
  FDRE \next_mul8_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[7]),
        .Q(next_mul8_reg_537[7]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[8]),
        .Q(next_mul8_reg_537[8]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[9]),
        .Q(next_mul8_reg_537[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_561[1]_i_1 
       (.I0(\phi_mul_reg_171_reg_n_0_[1] ),
        .O(next_mul_fu_294_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_561[5]_i_2 
       (.I0(\phi_mul_reg_171_reg_n_0_[4] ),
        .O(\next_mul_reg_561[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_561[5]_i_3 
       (.I0(\phi_mul_reg_171_reg_n_0_[3] ),
        .O(\next_mul_reg_561[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_561[5]_i_4 
       (.I0(\phi_mul_reg_171_reg_n_0_[2] ),
        .O(\next_mul_reg_561[5]_i_4_n_0 ));
  FDRE \next_mul_reg_561_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[10]),
        .Q(next_mul_reg_561[10]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[11]),
        .Q(next_mul_reg_561[11]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[12]),
        .Q(next_mul_reg_561[12]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[13]),
        .Q(next_mul_reg_561[13]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[13]_i_1 
       (.CI(\next_mul_reg_561_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_561_reg[13]_i_1_CO_UNCONNECTED [3],\next_mul_reg_561_reg[13]_i_1_n_1 ,\next_mul_reg_561_reg[13]_i_1_n_2 ,\next_mul_reg_561_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul_reg_171_reg_n_0_[12] ,\phi_mul_reg_171_reg_n_0_[11] ,\phi_mul_reg_171_reg_n_0_[10] }),
        .O(next_mul_fu_294_p2[13:10]),
        .S({\phi_mul_reg_171_reg_n_0_[13] ,\phi_mul_reg_171_reg_n_0_[12] ,\phi_mul_reg_171_reg_n_0_[11] ,\phi_mul_reg_171_reg_n_0_[10] }));
  FDRE \next_mul_reg_561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[1]),
        .Q(next_mul_reg_561[1]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[2]),
        .Q(next_mul_reg_561[2]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[3]),
        .Q(next_mul_reg_561[3]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[4]),
        .Q(next_mul_reg_561[4]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[5]),
        .Q(next_mul_reg_561[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_561_reg[5]_i_1_n_0 ,\next_mul_reg_561_reg[5]_i_1_n_1 ,\next_mul_reg_561_reg[5]_i_1_n_2 ,\next_mul_reg_561_reg[5]_i_1_n_3 }),
        .CYINIT(\phi_mul_reg_171_reg_n_0_[1] ),
        .DI({\phi_mul_reg_171_reg_n_0_[5] ,\phi_mul_reg_171_reg_n_0_[4] ,\phi_mul_reg_171_reg_n_0_[3] ,\phi_mul_reg_171_reg_n_0_[2] }),
        .O(next_mul_fu_294_p2[5:2]),
        .S({\phi_mul_reg_171_reg_n_0_[5] ,\next_mul_reg_561[5]_i_2_n_0 ,\next_mul_reg_561[5]_i_3_n_0 ,\next_mul_reg_561[5]_i_4_n_0 }));
  FDRE \next_mul_reg_561_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[6]),
        .Q(next_mul_reg_561[6]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[7]),
        .Q(next_mul_reg_561[7]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[8]),
        .Q(next_mul_reg_561[8]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[9]),
        .Q(next_mul_reg_561[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[9]_i_1 
       (.CI(\next_mul_reg_561_reg[5]_i_1_n_0 ),
        .CO({\next_mul_reg_561_reg[9]_i_1_n_0 ,\next_mul_reg_561_reg[9]_i_1_n_1 ,\next_mul_reg_561_reg[9]_i_1_n_2 ,\next_mul_reg_561_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_reg_171_reg_n_0_[9] ,\phi_mul_reg_171_reg_n_0_[8] ,\phi_mul_reg_171_reg_n_0_[7] ,\phi_mul_reg_171_reg_n_0_[6] }),
        .O(next_mul_fu_294_p2[9:6]),
        .S({\phi_mul_reg_171_reg_n_0_[9] ,\phi_mul_reg_171_reg_n_0_[8] ,\phi_mul_reg_171_reg_n_0_[7] ,\phi_mul_reg_171_reg_n_0_[6] }));
  FDRE \phi_mul4_reg_136_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[10]),
        .Q(\phi_mul4_reg_136_reg_n_0_[10] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[11]),
        .Q(\phi_mul4_reg_136_reg_n_0_[11] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[12]),
        .Q(\phi_mul4_reg_136_reg_n_0_[12] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[13]),
        .Q(\phi_mul4_reg_136_reg_n_0_[13] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[14]),
        .Q(\phi_mul4_reg_136_reg_n_0_[14] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[15]),
        .Q(\phi_mul4_reg_136_reg_n_0_[15] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[16] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[16]),
        .Q(\phi_mul4_reg_136_reg_n_0_[16] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[1]),
        .Q(\phi_mul4_reg_136_reg_n_0_[1] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[2]),
        .Q(\phi_mul4_reg_136_reg_n_0_[2] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[3]),
        .Q(\phi_mul4_reg_136_reg_n_0_[3] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[4]),
        .Q(\phi_mul4_reg_136_reg_n_0_[4] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[5]),
        .Q(\phi_mul4_reg_136_reg_n_0_[5] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[6]),
        .Q(\phi_mul4_reg_136_reg_n_0_[6] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[7]),
        .Q(\phi_mul4_reg_136_reg_n_0_[7] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[8]),
        .Q(\phi_mul4_reg_136_reg_n_0_[8] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul5_reg_542[9]),
        .Q(\phi_mul4_reg_136_reg_n_0_[9] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[10]),
        .Q(phi_mul7_reg_148[10]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[11]),
        .Q(phi_mul7_reg_148[11]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[12]),
        .Q(phi_mul7_reg_148[12]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[13]),
        .Q(phi_mul7_reg_148[13]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[2]),
        .Q(phi_mul7_reg_148[2]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[3]),
        .Q(phi_mul7_reg_148[3]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[4]),
        .Q(phi_mul7_reg_148[4]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[5]),
        .Q(phi_mul7_reg_148[5]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[6]),
        .Q(phi_mul7_reg_148[6]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[7]),
        .Q(phi_mul7_reg_148[7]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[8]),
        .Q(phi_mul7_reg_148[8]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2_n_0 ),
        .D(next_mul8_reg_537[9]),
        .Q(phi_mul7_reg_148[9]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul_reg_171_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[10]),
        .Q(\phi_mul_reg_171_reg_n_0_[10] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[11]),
        .Q(\phi_mul_reg_171_reg_n_0_[11] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[12]),
        .Q(\phi_mul_reg_171_reg_n_0_[12] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[13]),
        .Q(\phi_mul_reg_171_reg_n_0_[13] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[1]),
        .Q(\phi_mul_reg_171_reg_n_0_[1] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[2]),
        .Q(\phi_mul_reg_171_reg_n_0_[2] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[3]),
        .Q(\phi_mul_reg_171_reg_n_0_[3] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[4]),
        .Q(\phi_mul_reg_171_reg_n_0_[4] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[5]),
        .Q(\phi_mul_reg_171_reg_n_0_[5] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[6]),
        .Q(\phi_mul_reg_171_reg_n_0_[6] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[7]),
        .Q(\phi_mul_reg_171_reg_n_0_[7] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[8]),
        .Q(\phi_mul_reg_171_reg_n_0_[8] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[9]),
        .Q(\phi_mul_reg_171_reg_n_0_[9] ),
        .R(height_reg_1600));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_100
       (.I0(width2_reg_183_reg[7]),
        .I1(\phi_mul_reg_171_reg_n_0_[7] ),
        .I2(tmp_24_reg_555_reg_n_98),
        .I3(\phi_mul_reg_171_reg_n_0_[8] ),
        .I4(width2_reg_183_reg[8]),
        .I5(tmp_24_reg_555_reg_n_97),
        .O(ram_reg_0_i_100_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_101
       (.I0(tmp_24_reg_555_reg_n_99),
        .I1(\phi_mul_reg_171_reg_n_0_[6] ),
        .I2(width2_reg_183_reg[6]),
        .O(ram_reg_0_i_101_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_102
       (.I0(tmp_24_reg_555_reg_n_100),
        .I1(\phi_mul_reg_171_reg_n_0_[5] ),
        .I2(width2_reg_183_reg[5]),
        .O(ram_reg_0_i_102_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_103
       (.I0(tmp_24_reg_555_reg_n_101),
        .I1(\phi_mul_reg_171_reg_n_0_[4] ),
        .I2(width2_reg_183_reg[4]),
        .O(ram_reg_0_i_103_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_104
       (.I0(tmp_24_reg_555_reg_n_102),
        .I1(\phi_mul_reg_171_reg_n_0_[3] ),
        .I2(width2_reg_183_reg[3]),
        .O(ram_reg_0_i_104_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_105
       (.I0(width2_reg_183_reg[6]),
        .I1(\phi_mul_reg_171_reg_n_0_[6] ),
        .I2(tmp_24_reg_555_reg_n_99),
        .I3(\phi_mul_reg_171_reg_n_0_[7] ),
        .I4(width2_reg_183_reg[7]),
        .I5(tmp_24_reg_555_reg_n_98),
        .O(ram_reg_0_i_105_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_106
       (.I0(width2_reg_183_reg[5]),
        .I1(\phi_mul_reg_171_reg_n_0_[5] ),
        .I2(tmp_24_reg_555_reg_n_100),
        .I3(\phi_mul_reg_171_reg_n_0_[6] ),
        .I4(width2_reg_183_reg[6]),
        .I5(tmp_24_reg_555_reg_n_99),
        .O(ram_reg_0_i_106_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_107
       (.I0(width2_reg_183_reg[4]),
        .I1(\phi_mul_reg_171_reg_n_0_[4] ),
        .I2(tmp_24_reg_555_reg_n_101),
        .I3(\phi_mul_reg_171_reg_n_0_[5] ),
        .I4(width2_reg_183_reg[5]),
        .I5(tmp_24_reg_555_reg_n_100),
        .O(ram_reg_0_i_107_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_108
       (.I0(width2_reg_183_reg[3]),
        .I1(\phi_mul_reg_171_reg_n_0_[3] ),
        .I2(tmp_24_reg_555_reg_n_102),
        .I3(\phi_mul_reg_171_reg_n_0_[4] ),
        .I4(width2_reg_183_reg[4]),
        .I5(tmp_24_reg_555_reg_n_101),
        .O(ram_reg_0_i_108_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_109
       (.I0(tmp_24_reg_555_reg_n_103),
        .I1(\phi_mul_reg_171_reg_n_0_[2] ),
        .I2(width2_reg_183_reg[2]),
        .O(ram_reg_0_i_109_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_10__1
       (.I0(ram_reg_0_i_39__1_n_0),
        .I1(ram_reg_0_i_40__0_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_110
       (.I0(tmp_24_reg_555_reg_n_104),
        .I1(\phi_mul_reg_171_reg_n_0_[1] ),
        .I2(width2_reg_183_reg[1]),
        .O(ram_reg_0_i_110_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_111
       (.I0(tmp_24_reg_555_reg_n_105),
        .I1(width2_reg_183_reg[0]),
        .O(ram_reg_0_i_111_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_112
       (.I0(width2_reg_183_reg[2]),
        .I1(\phi_mul_reg_171_reg_n_0_[2] ),
        .I2(tmp_24_reg_555_reg_n_103),
        .I3(\phi_mul_reg_171_reg_n_0_[3] ),
        .I4(width2_reg_183_reg[3]),
        .I5(tmp_24_reg_555_reg_n_102),
        .O(ram_reg_0_i_112_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_113
       (.I0(width2_reg_183_reg[1]),
        .I1(\phi_mul_reg_171_reg_n_0_[1] ),
        .I2(tmp_24_reg_555_reg_n_104),
        .I3(\phi_mul_reg_171_reg_n_0_[2] ),
        .I4(width2_reg_183_reg[2]),
        .I5(tmp_24_reg_555_reg_n_103),
        .O(ram_reg_0_i_113_n_0));
  LUT5 #(
    .INIT(32'h78878778)) 
    ram_reg_0_i_114
       (.I0(width2_reg_183_reg[0]),
        .I1(tmp_24_reg_555_reg_n_105),
        .I2(\phi_mul_reg_171_reg_n_0_[1] ),
        .I3(width2_reg_183_reg[1]),
        .I4(tmp_24_reg_555_reg_n_104),
        .O(ram_reg_0_i_114_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_115
       (.I0(tmp_24_reg_555_reg_n_105),
        .I1(width2_reg_183_reg[0]),
        .O(ram_reg_0_i_115_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_11__1
       (.I0(ram_reg_0_i_41__0_n_0),
        .I1(ram_reg_0_i_42__0_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_12__1
       (.I0(ram_reg_0_i_43__1_n_0),
        .I1(ram_reg_0_i_44__0_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_13__1
       (.I0(ram_reg_0_i_46__0_n_0),
        .I1(ram_reg_0_i_47__0_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_14__2
       (.I0(ram_reg_0_i_48_n_0),
        .I1(ram_reg_0_i_49_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_15__3
       (.I0(ram_reg_0_i_50_n_0),
        .I1(ram_reg_0_i_51_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_16__1
       (.I0(ap_CS_fsm_state7),
        .I1(q0[1]),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_17__1
       (.I0(ap_CS_fsm_state7),
        .I1(q0[0]),
        .O(d0[0]));
  CARRY4 ram_reg_0_i_17__2
       (.CI(ram_reg_0_i_18__0_n_0),
        .CO({NLW_ram_reg_0_i_17__2_CO_UNCONNECTED[3:1],ram_reg_0_i_17__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_21__1_n_0}),
        .O({NLW_ram_reg_0_i_17__2_O_UNCONNECTED[3:2],input_r_address0[13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_22__1_n_0,ram_reg_0_i_23__0_n_0}));
  CARRY4 ram_reg_0_i_18__0
       (.CI(ram_reg_0_i_19__0_n_0),
        .CO({ram_reg_0_i_18__0_n_0,ram_reg_0_i_18__0_n_1,ram_reg_0_i_18__0_n_2,ram_reg_0_i_18__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_24__1_n_0,ram_reg_0_i_25__2_n_0,ram_reg_0_i_26__2_n_0,ram_reg_0_i_27__2_n_0}),
        .O(input_r_address0[11:8]),
        .S({ram_reg_0_i_28__1_n_0,ram_reg_0_i_29__2_n_0,ram_reg_0_i_30__2_n_0,ram_reg_0_i_31__2_n_0}));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_0_i_18__3
       (.I0(output_r_address0115_out),
        .I1(output_r_address01),
        .I2(ram_reg_0_i_54_n_0),
        .I3(Q[1]),
        .O(WEA[0]));
  CARRY4 ram_reg_0_i_19__0
       (.CI(ram_reg_0_i_20__2_n_0),
        .CO({ram_reg_0_i_19__0_n_0,ram_reg_0_i_19__0_n_1,ram_reg_0_i_19__0_n_2,ram_reg_0_i_19__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_32__2_n_0,ram_reg_0_i_33__2_n_0,ram_reg_0_i_34__2_n_0,ram_reg_0_i_35__2_n_0}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_36__3_n_0,ram_reg_0_i_37__2_n_0,ram_reg_0_i_38__2_n_0,ram_reg_0_i_39__2_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_0_i_19__3
       (.I0(ap_CS_fsm_state4),
        .I1(output_r_address01),
        .I2(output_r_address0115_out),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .I5(Q[1]),
        .O(ram_reg_0_i_19__3_n_0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0_i_19__3_n_0),
        .I1(Q[1]),
        .I2(ram_reg_0),
        .I3(Q[2]),
        .O(Padding2D_4_array_ce0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_20__1
       (.I0(ram_reg_0_i_55_n_0),
        .I1(output_addr_18_reg_605),
        .I2(tmp_51_reg_636[13]),
        .I3(tmp_35_fu_478_p2_n_92),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_20__1_n_0));
  CARRY4 ram_reg_0_i_20__2
       (.CI(1'b0),
        .CO({ram_reg_0_i_20__2_n_0,ram_reg_0_i_20__2_n_1,ram_reg_0_i_20__2_n_2,ram_reg_0_i_20__2_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_i_40__1_n_0,ram_reg_0_i_41__1_n_0,ram_reg_0_i_42__1_n_0,ram_reg_0_i_43__0_n_0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_0_i_44__1_n_0,ram_reg_0_i_45__2_n_0,ram_reg_0_i_46__1_n_0,ram_reg_0_i_47__1_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_21__0
       (.I0(data3[13]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[13]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_21__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_21__1
       (.I0(width1_reg_194[11]),
        .I1(tmp7_reg_610_reg_n_94),
        .O(ram_reg_0_i_21__1_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    ram_reg_0_i_22__1
       (.I0(width1_reg_194[13]),
        .I1(tmp7_reg_610_reg_n_92),
        .I2(width1_reg_194[12]),
        .I3(tmp7_reg_610_reg_n_93),
        .O(ram_reg_0_i_22__1_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_23
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[12]),
        .I2(tmp_51_reg_636[12]),
        .I3(tmp_35_fu_478_p2_n_93),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_23_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_23__0
       (.I0(tmp7_reg_610_reg_n_94),
        .I1(width1_reg_194[11]),
        .I2(tmp7_reg_610_reg_n_93),
        .I3(width1_reg_194[12]),
        .O(ram_reg_0_i_23__0_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_24__0
       (.I0(data3[12]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[12]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_24__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_24__1
       (.I0(width1_reg_194[10]),
        .I1(tmp7_reg_610_reg_n_95),
        .O(ram_reg_0_i_24__1_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_25__1
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[11]),
        .I2(tmp_51_reg_636[11]),
        .I3(tmp_35_fu_478_p2_n_94),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_25__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_25__2
       (.I0(width1_reg_194[9]),
        .I1(tmp7_reg_610_reg_n_96),
        .O(ram_reg_0_i_25__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_26__1
       (.I0(data3[11]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[11]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_26__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_26__2
       (.I0(width1_reg_194[8]),
        .I1(tmp7_reg_610_reg_n_97),
        .O(ram_reg_0_i_26__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_27__2
       (.I0(width1_reg_194[7]),
        .I1(tmp7_reg_610_reg_n_98),
        .O(ram_reg_0_i_27__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_28__0
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[10]),
        .I2(tmp_51_reg_636[10]),
        .I3(tmp_35_fu_478_p2_n_95),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_28__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_28__1
       (.I0(tmp7_reg_610_reg_n_95),
        .I1(width1_reg_194[10]),
        .I2(tmp7_reg_610_reg_n_94),
        .I3(width1_reg_194[11]),
        .O(ram_reg_0_i_28__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_29__1
       (.I0(data3[10]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[10]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_29__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_29__2
       (.I0(tmp7_reg_610_reg_n_96),
        .I1(width1_reg_194[9]),
        .I2(tmp7_reg_610_reg_n_95),
        .I3(width1_reg_194[10]),
        .O(ram_reg_0_i_29__2_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_2__1
       (.I0(ram_reg_0_i_20__1_n_0),
        .I1(ram_reg_0_i_21__0_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[13]),
        .O(ADDRARDADDR[13]));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_30__1
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[9]),
        .I2(tmp_51_reg_636[9]),
        .I3(tmp_35_fu_478_p2_n_96),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_30__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_30__2
       (.I0(tmp7_reg_610_reg_n_97),
        .I1(width1_reg_194[8]),
        .I2(tmp7_reg_610_reg_n_96),
        .I3(width1_reg_194[9]),
        .O(ram_reg_0_i_30__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_31__1
       (.I0(data3[9]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[9]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_31__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_31__2
       (.I0(tmp7_reg_610_reg_n_98),
        .I1(width1_reg_194[7]),
        .I2(tmp7_reg_610_reg_n_97),
        .I3(width1_reg_194[8]),
        .O(ram_reg_0_i_31__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_32__1
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[8]),
        .I2(tmp_51_reg_636[8]),
        .I3(tmp_35_fu_478_p2_n_97),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_32__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_32__2
       (.I0(width1_reg_194[6]),
        .I1(tmp7_reg_610_reg_n_99),
        .O(ram_reg_0_i_32__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_33__1
       (.I0(data3[8]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[8]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_33__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_33__2
       (.I0(width1_reg_194[5]),
        .I1(tmp7_reg_610_reg_n_100),
        .O(ram_reg_0_i_33__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_34__1
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[7]),
        .I2(tmp_51_reg_636[7]),
        .I3(tmp_35_fu_478_p2_n_98),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_34__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_34__2
       (.I0(width1_reg_194[4]),
        .I1(tmp7_reg_610_reg_n_101),
        .O(ram_reg_0_i_34__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_35__1
       (.I0(data3[7]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[7]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_35__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_35__2
       (.I0(width1_reg_194[3]),
        .I1(tmp7_reg_610_reg_n_102),
        .O(ram_reg_0_i_35__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_36__3
       (.I0(tmp7_reg_610_reg_n_99),
        .I1(width1_reg_194[6]),
        .I2(tmp7_reg_610_reg_n_98),
        .I3(width1_reg_194[7]),
        .O(ram_reg_0_i_36__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_37__1
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[6]),
        .I2(tmp_51_reg_636[6]),
        .I3(tmp_35_fu_478_p2_n_99),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_37__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_37__2
       (.I0(tmp7_reg_610_reg_n_100),
        .I1(width1_reg_194[5]),
        .I2(tmp7_reg_610_reg_n_99),
        .I3(width1_reg_194[6]),
        .O(ram_reg_0_i_37__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_38__1
       (.I0(data3[6]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[6]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_38__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_38__2
       (.I0(tmp7_reg_610_reg_n_101),
        .I1(width1_reg_194[4]),
        .I2(tmp7_reg_610_reg_n_100),
        .I3(width1_reg_194[5]),
        .O(ram_reg_0_i_38__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_39__1
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[5]),
        .I2(tmp_51_reg_636[5]),
        .I3(tmp_35_fu_478_p2_n_100),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_39__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_39__2
       (.I0(tmp7_reg_610_reg_n_102),
        .I1(width1_reg_194[3]),
        .I2(tmp7_reg_610_reg_n_101),
        .I3(width1_reg_194[4]),
        .O(ram_reg_0_i_39__2_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_3__1
       (.I0(ram_reg_0_i_23_n_0),
        .I1(ram_reg_0_i_24__0_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[12]),
        .O(ADDRARDADDR[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_40__0
       (.I0(data3[5]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[5]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_40__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_40__1
       (.I0(width1_reg_194[2]),
        .I1(tmp7_reg_610_reg_n_103),
        .O(ram_reg_0_i_40__1_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_41__0
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[4]),
        .I2(tmp_51_reg_636[4]),
        .I3(tmp_35_fu_478_p2_n_101),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_41__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_41__1
       (.I0(width1_reg_194[2]),
        .I1(tmp7_reg_610_reg_n_103),
        .O(ram_reg_0_i_41__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_42__0
       (.I0(data3[4]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[4]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_42__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_42__1
       (.I0(width1_reg_194[0]),
        .I1(tmp7_reg_610_reg_n_105),
        .O(ram_reg_0_i_42__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_43__0
       (.I0(tmp7_reg_610_reg_n_105),
        .I1(width1_reg_194[0]),
        .O(ram_reg_0_i_43__0_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_43__1
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[3]),
        .I2(tmp_51_reg_636[3]),
        .I3(tmp_35_fu_478_p2_n_102),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_43__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_44__0
       (.I0(data3[3]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[3]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_44__0_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_44__1
       (.I0(tmp7_reg_610_reg_n_103),
        .I1(width1_reg_194[2]),
        .I2(tmp7_reg_610_reg_n_102),
        .I3(width1_reg_194[3]),
        .O(ram_reg_0_i_44__1_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    ram_reg_0_i_45__2
       (.I0(tmp7_reg_610_reg_n_103),
        .I1(width1_reg_194[2]),
        .I2(width1_reg_194[1]),
        .I3(tmp7_reg_610_reg_n_104),
        .O(ram_reg_0_i_45__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_46__0
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[2]),
        .I2(tmp_51_reg_636[2]),
        .I3(tmp_35_fu_478_p2_n_103),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_46__0_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    ram_reg_0_i_46__1
       (.I0(tmp7_reg_610_reg_n_105),
        .I1(width1_reg_194[0]),
        .I2(tmp7_reg_610_reg_n_104),
        .I3(width1_reg_194[1]),
        .O(ram_reg_0_i_46__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_47__0
       (.I0(data3[2]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[2]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_47__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_47__1
       (.I0(width1_reg_194[0]),
        .I1(tmp7_reg_610_reg_n_105),
        .O(ram_reg_0_i_47__1_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_48
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[1]),
        .I2(tmp_51_reg_636[1]),
        .I3(tmp_35_fu_478_p2_n_104),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_48_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_49
       (.I0(data3[1]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[1]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_49_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_4__1
       (.I0(ram_reg_0_i_25__1_n_0),
        .I1(ram_reg_0_i_26__1_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[11]),
        .O(ADDRARDADDR[11]));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_50
       (.I0(ram_reg_0_i_55_n_0),
        .I1(tmp_33_reg_600[0]),
        .I2(tmp_51_reg_636[0]),
        .I3(tmp_35_fu_478_p2_n_105),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_50_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_51
       (.I0(data3[0]),
        .I1(ram_reg_0_i_56_n_0),
        .I2(data4[0]),
        .I3(ram_reg_0_i_58_n_0),
        .O(ram_reg_0_i_51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_i_52
       (.I0(tmp_29_reg_578),
        .I1(\tmp_28_reg_574_reg_n_0_[0] ),
        .I2(tmp_38_fu_408_p2),
        .I3(input_r_ce0),
        .I4(tmp_41_fu_419_p2),
        .O(output_r_address0115_out));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_0_i_53
       (.I0(tmp_46_fu_425_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_fu_419_p2),
        .O(output_r_address01));
  LUT6 #(
    .INIT(64'hF8FFF8F8F8F8F8F8)) 
    ram_reg_0_i_54
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .I2(width_reg_2050),
        .I3(tmp_41_reg_623),
        .I4(tmp_46_reg_627),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_0_i_54_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_i_55
       (.I0(tmp_41_fu_419_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(ram_reg_0_i_88_n_0),
        .O(ram_reg_0_i_55_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_0_i_56
       (.I0(ram_reg_0_i_88_n_0),
        .I1(tmp_41_fu_419_p2),
        .I2(ram_reg_0_i_89_n_0),
        .I3(tmp_38_fu_408_p2),
        .I4(input_r_ce0),
        .I5(tmp_46_fu_425_p2),
        .O(ram_reg_0_i_56_n_0));
  CARRY4 ram_reg_0_i_57
       (.CI(ram_reg_0_i_62__0_n_0),
        .CO({NLW_ram_reg_0_i_57_CO_UNCONNECTED[3:1],ram_reg_0_i_57_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_90_n_0}),
        .O({NLW_ram_reg_0_i_57_O_UNCONNECTED[3:2],data4[13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_91_n_0,ram_reg_0_i_92_n_0}));
  LUT6 #(
    .INIT(64'h5155555550555555)) 
    ram_reg_0_i_58
       (.I0(ram_reg_0_i_88_n_0),
        .I1(tmp_41_fu_419_p2),
        .I2(ram_reg_0_i_89_n_0),
        .I3(tmp_38_fu_408_p2),
        .I4(input_r_ce0),
        .I5(tmp_46_fu_425_p2),
        .O(ram_reg_0_i_58_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_5__1
       (.I0(ram_reg_0_i_28__0_n_0),
        .I1(ram_reg_0_i_29__1_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[10]),
        .O(ADDRARDADDR[10]));
  CARRY4 ram_reg_0_i_62__0
       (.CI(ram_reg_0_i_71__0_n_0),
        .CO({ram_reg_0_i_62__0_n_0,ram_reg_0_i_62__0_n_1,ram_reg_0_i_62__0_n_2,ram_reg_0_i_62__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_93_n_0,ram_reg_0_i_94_n_0,ram_reg_0_i_95_n_0,ram_reg_0_i_96_n_0}),
        .O(data4[11:8]),
        .S({ram_reg_0_i_97_n_0,ram_reg_0_i_98_n_0,ram_reg_0_i_99_n_0,ram_reg_0_i_100_n_0}));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_6__1
       (.I0(ram_reg_0_i_30__1_n_0),
        .I1(ram_reg_0_i_31__1_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[9]),
        .O(ADDRARDADDR[9]));
  CARRY4 ram_reg_0_i_71__0
       (.CI(ram_reg_0_i_80__0_n_0),
        .CO({ram_reg_0_i_71__0_n_0,ram_reg_0_i_71__0_n_1,ram_reg_0_i_71__0_n_2,ram_reg_0_i_71__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_101_n_0,ram_reg_0_i_102_n_0,ram_reg_0_i_103_n_0,ram_reg_0_i_104_n_0}),
        .O(data4[7:4]),
        .S({ram_reg_0_i_105_n_0,ram_reg_0_i_106_n_0,ram_reg_0_i_107_n_0,ram_reg_0_i_108_n_0}));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_7__1
       (.I0(ram_reg_0_i_32__1_n_0),
        .I1(ram_reg_0_i_33__1_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[8]),
        .O(ADDRARDADDR[8]));
  CARRY4 ram_reg_0_i_80__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_80__0_n_0,ram_reg_0_i_80__0_n_1,ram_reg_0_i_80__0_n_2,ram_reg_0_i_80__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_109_n_0,ram_reg_0_i_110_n_0,ram_reg_0_i_111_n_0,1'b0}),
        .O(data4[3:0]),
        .S({ram_reg_0_i_112_n_0,ram_reg_0_i_113_n_0,ram_reg_0_i_114_n_0,ram_reg_0_i_115_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_88
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_0_i_88_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_89
       (.I0(\tmp_28_reg_574_reg_n_0_[0] ),
        .I1(tmp_29_reg_578),
        .O(ram_reg_0_i_89_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_8__1
       (.I0(ram_reg_0_i_34__1_n_0),
        .I1(ram_reg_0_i_35__1_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_90
       (.I0(tmp_24_reg_555_reg_n_94),
        .I1(\phi_mul_reg_171_reg_n_0_[11] ),
        .I2(width2_reg_183_reg[11]),
        .O(ram_reg_0_i_90_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_91
       (.I0(tmp_24_reg_555_reg_n_93),
        .I1(\phi_mul_reg_171_reg_n_0_[12] ),
        .I2(width2_reg_183_reg[12]),
        .I3(tmp_24_reg_555_reg_n_92),
        .I4(\phi_mul_reg_171_reg_n_0_[13] ),
        .I5(width2_reg_183_reg[13]),
        .O(ram_reg_0_i_91_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_92
       (.I0(width2_reg_183_reg[11]),
        .I1(\phi_mul_reg_171_reg_n_0_[11] ),
        .I2(tmp_24_reg_555_reg_n_94),
        .I3(\phi_mul_reg_171_reg_n_0_[12] ),
        .I4(width2_reg_183_reg[12]),
        .I5(tmp_24_reg_555_reg_n_93),
        .O(ram_reg_0_i_92_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_93
       (.I0(tmp_24_reg_555_reg_n_95),
        .I1(\phi_mul_reg_171_reg_n_0_[10] ),
        .I2(width2_reg_183_reg[10]),
        .O(ram_reg_0_i_93_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_94
       (.I0(tmp_24_reg_555_reg_n_96),
        .I1(\phi_mul_reg_171_reg_n_0_[9] ),
        .I2(width2_reg_183_reg[9]),
        .O(ram_reg_0_i_94_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_95
       (.I0(tmp_24_reg_555_reg_n_97),
        .I1(\phi_mul_reg_171_reg_n_0_[8] ),
        .I2(width2_reg_183_reg[8]),
        .O(ram_reg_0_i_95_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_96
       (.I0(tmp_24_reg_555_reg_n_98),
        .I1(\phi_mul_reg_171_reg_n_0_[7] ),
        .I2(width2_reg_183_reg[7]),
        .O(ram_reg_0_i_96_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_97
       (.I0(width2_reg_183_reg[10]),
        .I1(\phi_mul_reg_171_reg_n_0_[10] ),
        .I2(tmp_24_reg_555_reg_n_95),
        .I3(\phi_mul_reg_171_reg_n_0_[11] ),
        .I4(width2_reg_183_reg[11]),
        .I5(tmp_24_reg_555_reg_n_94),
        .O(ram_reg_0_i_97_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_98
       (.I0(width2_reg_183_reg[9]),
        .I1(\phi_mul_reg_171_reg_n_0_[9] ),
        .I2(tmp_24_reg_555_reg_n_96),
        .I3(\phi_mul_reg_171_reg_n_0_[10] ),
        .I4(width2_reg_183_reg[10]),
        .I5(tmp_24_reg_555_reg_n_95),
        .O(ram_reg_0_i_98_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_99
       (.I0(width2_reg_183_reg[8]),
        .I1(\phi_mul_reg_171_reg_n_0_[8] ),
        .I2(tmp_24_reg_555_reg_n_97),
        .I3(\phi_mul_reg_171_reg_n_0_[9] ),
        .I4(width2_reg_183_reg[9]),
        .I5(tmp_24_reg_555_reg_n_96),
        .O(ram_reg_0_i_99_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_9__1
       (.I0(ram_reg_0_i_37__1_n_0),
        .I1(ram_reg_0_i_38__1_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_fu_449_Padding2D_4_array_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_1__1
       (.I0(ap_CS_fsm_state7),
        .I1(q0[3]),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_2__1
       (.I0(ap_CS_fsm_state7),
        .I1(q0[2]),
        .O(d0[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_1__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[5]),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_2__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[4]),
        .O(d0[4]));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_2_i_3
       (.I0(output_r_address0115_out),
        .I1(output_r_address01),
        .I2(ram_reg_0_i_54_n_0),
        .I3(Q[1]),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_3_i_1__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[7]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_3_i_2__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[6]),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_1__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[9]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_4_i_2__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[8]),
        .O(d0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_1__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[11]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_2__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[10]),
        .O(d0[10]));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_5_i_3
       (.I0(output_r_address0115_out),
        .I1(output_r_address01),
        .I2(ram_reg_0_i_54_n_0),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[28] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_1__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[13]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_6_i_2__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[12]),
        .O(d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_7_i_1__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[15]),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_7_i_2__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[14]),
        .O(d0[14]));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_7_i_3
       (.I0(output_r_address0115_out),
        .I1(output_r_address01),
        .I2(ram_reg_0_i_54_n_0),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[28] [1]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp7_reg_610_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp7_reg_610_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp7_reg_610_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp7_reg_610_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp7_reg_610_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_57_reg_5820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp7_reg_610_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp7_reg_610_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp7_reg_610_reg_P_UNCONNECTED[47:14],tmp7_reg_610_reg_n_92,tmp7_reg_610_reg_n_93,tmp7_reg_610_reg_n_94,tmp7_reg_610_reg_n_95,tmp7_reg_610_reg_n_96,tmp7_reg_610_reg_n_97,tmp7_reg_610_reg_n_98,tmp7_reg_610_reg_n_99,tmp7_reg_610_reg_n_100,tmp7_reg_610_reg_n_101,tmp7_reg_610_reg_n_102,tmp7_reg_610_reg_n_103,tmp7_reg_610_reg_n_104,tmp7_reg_610_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp7_reg_610_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp7_reg_610_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp7_reg_610_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp7_reg_610_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0080)) 
    tmp7_reg_610_reg_i_1
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(tmp_57_reg_5820));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_10
       (.I0(tmp2_cast_fu_341_p1[11]),
        .I1(phi_mul7_reg_148[11]),
        .O(tmp7_reg_610_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_11
       (.I0(tmp2_cast_fu_341_p1[10]),
        .I1(phi_mul7_reg_148[10]),
        .O(tmp7_reg_610_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_12
       (.I0(tmp2_cast_fu_341_p1[9]),
        .I1(phi_mul7_reg_148[9]),
        .O(tmp7_reg_610_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_13
       (.I0(tmp2_cast_fu_341_p1[8]),
        .I1(phi_mul7_reg_148[8]),
        .O(tmp7_reg_610_reg_i_13_n_0));
  CARRY4 tmp7_reg_610_reg_i_14
       (.CI(1'b0),
        .CO({tmp7_reg_610_reg_i_14_n_0,tmp7_reg_610_reg_i_14_n_1,tmp7_reg_610_reg_i_14_n_2,tmp7_reg_610_reg_i_14_n_3}),
        .CYINIT(height_reg_160[0]),
        .DI(height_reg_160[4:1]),
        .O(tmp2_cast_fu_341_p1[4:1]),
        .S({tmp7_reg_610_reg_i_32_n_0,tmp7_reg_610_reg_i_33_n_0,tmp7_reg_610_reg_i_34_n_0,tmp7_reg_610_reg_i_35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_15
       (.I0(tmp2_cast_fu_341_p1[7]),
        .I1(phi_mul7_reg_148[7]),
        .O(tmp7_reg_610_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_16
       (.I0(tmp2_cast_fu_341_p1[6]),
        .I1(phi_mul7_reg_148[6]),
        .O(tmp7_reg_610_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_17
       (.I0(tmp2_cast_fu_341_p1[5]),
        .I1(phi_mul7_reg_148[5]),
        .O(tmp7_reg_610_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_18
       (.I0(tmp2_cast_fu_341_p1[4]),
        .I1(phi_mul7_reg_148[4]),
        .O(tmp7_reg_610_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_19
       (.I0(tmp2_cast_fu_341_p1[3]),
        .I1(phi_mul7_reg_148[3]),
        .O(tmp7_reg_610_reg_i_19_n_0));
  CARRY4 tmp7_reg_610_reg_i_2
       (.CI(tmp7_reg_610_reg_i_3_n_0),
        .CO({NLW_tmp7_reg_610_reg_i_2_CO_UNCONNECTED[3:1],tmp7_reg_610_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp2_cast_fu_341_p1[12]}),
        .O({NLW_tmp7_reg_610_reg_i_2_O_UNCONNECTED[3:2],A[13:12]}),
        .S({1'b0,1'b0,tmp7_reg_610_reg_i_7_n_0,tmp7_reg_610_reg_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_20
       (.I0(tmp2_cast_fu_341_p1[2]),
        .I1(phi_mul7_reg_148[2]),
        .O(tmp7_reg_610_reg_i_20_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp7_reg_610_reg_i_21
       (.I0(tmp2_cast_fu_341_p1[1]),
        .O(tmp7_reg_610_reg_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_22__2
       (.I0(height_reg_160[0]),
        .O(tmp7_reg_610_reg_i_22__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_23
       (.I0(height_reg_160[12]),
        .O(tmp7_reg_610_reg_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_24
       (.I0(height_reg_160[11]),
        .O(tmp7_reg_610_reg_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_25
       (.I0(height_reg_160[10]),
        .O(tmp7_reg_610_reg_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_26
       (.I0(height_reg_160[9]),
        .O(tmp7_reg_610_reg_i_26_n_0));
  CARRY4 tmp7_reg_610_reg_i_27
       (.CI(tmp7_reg_610_reg_i_6_n_0),
        .CO(NLW_tmp7_reg_610_reg_i_27_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp7_reg_610_reg_i_27_O_UNCONNECTED[3:1],tmp2_cast_fu_341_p1[13]}),
        .S({1'b0,1'b0,1'b0,tmp7_reg_610_reg_i_36_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_28
       (.I0(height_reg_160[8]),
        .O(tmp7_reg_610_reg_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_29
       (.I0(height_reg_160[7]),
        .O(tmp7_reg_610_reg_i_29_n_0));
  CARRY4 tmp7_reg_610_reg_i_3
       (.CI(tmp7_reg_610_reg_i_4_n_0),
        .CO({tmp7_reg_610_reg_i_3_n_0,tmp7_reg_610_reg_i_3_n_1,tmp7_reg_610_reg_i_3_n_2,tmp7_reg_610_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_341_p1[11:8]),
        .O(A[11:8]),
        .S({tmp7_reg_610_reg_i_10_n_0,tmp7_reg_610_reg_i_11_n_0,tmp7_reg_610_reg_i_12_n_0,tmp7_reg_610_reg_i_13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_30
       (.I0(height_reg_160[6]),
        .O(tmp7_reg_610_reg_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_31
       (.I0(height_reg_160[5]),
        .O(tmp7_reg_610_reg_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_32
       (.I0(height_reg_160[4]),
        .O(tmp7_reg_610_reg_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_33
       (.I0(height_reg_160[3]),
        .O(tmp7_reg_610_reg_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_34
       (.I0(height_reg_160[2]),
        .O(tmp7_reg_610_reg_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_35
       (.I0(height_reg_160[1]),
        .O(tmp7_reg_610_reg_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_36
       (.I0(height_reg_160[13]),
        .O(tmp7_reg_610_reg_i_36_n_0));
  CARRY4 tmp7_reg_610_reg_i_4
       (.CI(tmp7_reg_610_reg_i_5_n_0),
        .CO({tmp7_reg_610_reg_i_4_n_0,tmp7_reg_610_reg_i_4_n_1,tmp7_reg_610_reg_i_4_n_2,tmp7_reg_610_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_341_p1[7:4]),
        .O(A[7:4]),
        .S({tmp7_reg_610_reg_i_15_n_0,tmp7_reg_610_reg_i_16_n_0,tmp7_reg_610_reg_i_17_n_0,tmp7_reg_610_reg_i_18_n_0}));
  CARRY4 tmp7_reg_610_reg_i_5
       (.CI(1'b0),
        .CO({tmp7_reg_610_reg_i_5_n_0,tmp7_reg_610_reg_i_5_n_1,tmp7_reg_610_reg_i_5_n_2,tmp7_reg_610_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp2_cast_fu_341_p1[3:1],1'b0}),
        .O(A[3:0]),
        .S({tmp7_reg_610_reg_i_19_n_0,tmp7_reg_610_reg_i_20_n_0,tmp7_reg_610_reg_i_21_n_0,tmp7_reg_610_reg_i_22__2_n_0}));
  CARRY4 tmp7_reg_610_reg_i_6
       (.CI(tmp7_reg_610_reg_i_9_n_0),
        .CO({tmp7_reg_610_reg_i_6_n_0,tmp7_reg_610_reg_i_6_n_1,tmp7_reg_610_reg_i_6_n_2,tmp7_reg_610_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[12:9]),
        .O(tmp2_cast_fu_341_p1[12:9]),
        .S({tmp7_reg_610_reg_i_23_n_0,tmp7_reg_610_reg_i_24_n_0,tmp7_reg_610_reg_i_25_n_0,tmp7_reg_610_reg_i_26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_7
       (.I0(tmp2_cast_fu_341_p1[13]),
        .I1(phi_mul7_reg_148[13]),
        .O(tmp7_reg_610_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_8
       (.I0(tmp2_cast_fu_341_p1[12]),
        .I1(phi_mul7_reg_148[12]),
        .O(tmp7_reg_610_reg_i_8_n_0));
  CARRY4 tmp7_reg_610_reg_i_9
       (.CI(tmp7_reg_610_reg_i_14_n_0),
        .CO({tmp7_reg_610_reg_i_9_n_0,tmp7_reg_610_reg_i_9_n_1,tmp7_reg_610_reg_i_9_n_2,tmp7_reg_610_reg_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[8:5]),
        .O(tmp2_cast_fu_341_p1[8:5]),
        .S({tmp7_reg_610_reg_i_28_n_0,tmp7_reg_610_reg_i_29_n_0,tmp7_reg_610_reg_i_30_n_0,tmp7_reg_610_reg_i_31_n_0}));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_24_reg_555_reg
       (.A({next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13:1],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_24_reg_555_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_24_reg_555_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_24_reg_555_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_24_reg_555_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_125[15]_i_2_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(height_reg_1600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_24_reg_555_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_24_reg_555_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_24_reg_555_reg_P_UNCONNECTED[47:14],tmp_24_reg_555_reg_n_92,tmp_24_reg_555_reg_n_93,tmp_24_reg_555_reg_n_94,tmp_24_reg_555_reg_n_95,tmp_24_reg_555_reg_n_96,tmp_24_reg_555_reg_n_97,tmp_24_reg_555_reg_n_98,tmp_24_reg_555_reg_n_99,tmp_24_reg_555_reg_n_100,tmp_24_reg_555_reg_n_101,tmp_24_reg_555_reg_n_102,tmp_24_reg_555_reg_n_103,tmp_24_reg_555_reg_n_104,tmp_24_reg_555_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_24_reg_555_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_24_reg_555_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_24_reg_555_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul4_reg_136),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_24_reg_555_reg_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_28_reg_574[0]_i_1 
       (.I0(tmp_28_fu_318_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .O(\tmp_28_reg_574[0]_i_1_n_0 ));
  FDRE \tmp_28_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_reg_574[0]_i_1_n_0 ),
        .Q(\tmp_28_reg_574_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_29_reg_578[0]_i_1 
       (.I0(tmp_29_fu_324_p2),
        .I1(tmp_27_fu_307_p2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_28_fu_318_p2),
        .I4(tmp_29_reg_578),
        .O(\tmp_29_reg_578[0]_i_1_n_0 ));
  FDRE \tmp_29_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_29_reg_578[0]_i_1_n_0 ),
        .Q(tmp_29_reg_578),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_33_fu_386_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_33_fu_386_p2_i_1_n_7,tmp_33_fu_386_p2_i_2_n_4,tmp_33_fu_386_p2_i_2_n_5,tmp_33_fu_386_p2_i_2_n_6,tmp_33_fu_386_p2_i_2_n_7,tmp_33_fu_386_p2_i_3_n_4,tmp_33_fu_386_p2_i_3_n_5,tmp_33_fu_386_p2_i_3_n_6,tmp_33_fu_386_p2_i_3_n_7,tmp_33_fu_386_p2_i_4_n_4,tmp_33_fu_386_p2_i_4_n_5,tmp_33_fu_386_p2_i_4_n_6,tmp_33_fu_386_p2_i_4_n_7,tmp_33_fu_386_p2_i_5_n_4,tmp_33_fu_386_p2_i_5_n_5,tmp_33_fu_386_p2_i_5_n_6,tmp_33_fu_386_p2_i_5_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_33_fu_386_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_33_fu_386_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_33_fu_386_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_33_fu_386_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_57_reg_5820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_33_fu_386_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_33_fu_386_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_33_fu_386_p2_n_58,tmp_33_fu_386_p2_n_59,tmp_33_fu_386_p2_n_60,tmp_33_fu_386_p2_n_61,tmp_33_fu_386_p2_n_62,tmp_33_fu_386_p2_n_63,tmp_33_fu_386_p2_n_64,tmp_33_fu_386_p2_n_65,tmp_33_fu_386_p2_n_66,tmp_33_fu_386_p2_n_67,tmp_33_fu_386_p2_n_68,tmp_33_fu_386_p2_n_69,tmp_33_fu_386_p2_n_70,tmp_33_fu_386_p2_n_71,tmp_33_fu_386_p2_n_72,tmp_33_fu_386_p2_n_73,tmp_33_fu_386_p2_n_74,tmp_33_fu_386_p2_n_75,tmp_33_fu_386_p2_n_76,tmp_33_fu_386_p2_n_77,tmp_33_fu_386_p2_n_78,tmp_33_fu_386_p2_n_79,tmp_33_fu_386_p2_n_80,tmp_33_fu_386_p2_n_81,tmp_33_fu_386_p2_n_82,tmp_33_fu_386_p2_n_83,tmp_33_fu_386_p2_n_84,tmp_33_fu_386_p2_n_85,tmp_33_fu_386_p2_n_86,tmp_33_fu_386_p2_n_87,tmp_33_fu_386_p2_n_88,tmp_33_fu_386_p2_n_89,tmp_33_fu_386_p2_n_90,tmp_33_fu_386_p2_n_91,output_addr_18_reg_605,tmp_33_reg_600}),
        .PATTERNBDETECT(NLW_tmp_33_fu_386_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_33_fu_386_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_33_fu_386_p2_n_106,tmp_33_fu_386_p2_n_107,tmp_33_fu_386_p2_n_108,tmp_33_fu_386_p2_n_109,tmp_33_fu_386_p2_n_110,tmp_33_fu_386_p2_n_111,tmp_33_fu_386_p2_n_112,tmp_33_fu_386_p2_n_113,tmp_33_fu_386_p2_n_114,tmp_33_fu_386_p2_n_115,tmp_33_fu_386_p2_n_116,tmp_33_fu_386_p2_n_117,tmp_33_fu_386_p2_n_118,tmp_33_fu_386_p2_n_119,tmp_33_fu_386_p2_n_120,tmp_33_fu_386_p2_n_121,tmp_33_fu_386_p2_n_122,tmp_33_fu_386_p2_n_123,tmp_33_fu_386_p2_n_124,tmp_33_fu_386_p2_n_125,tmp_33_fu_386_p2_n_126,tmp_33_fu_386_p2_n_127,tmp_33_fu_386_p2_n_128,tmp_33_fu_386_p2_n_129,tmp_33_fu_386_p2_n_130,tmp_33_fu_386_p2_n_131,tmp_33_fu_386_p2_n_132,tmp_33_fu_386_p2_n_133,tmp_33_fu_386_p2_n_134,tmp_33_fu_386_p2_n_135,tmp_33_fu_386_p2_n_136,tmp_33_fu_386_p2_n_137,tmp_33_fu_386_p2_n_138,tmp_33_fu_386_p2_n_139,tmp_33_fu_386_p2_n_140,tmp_33_fu_386_p2_n_141,tmp_33_fu_386_p2_n_142,tmp_33_fu_386_p2_n_143,tmp_33_fu_386_p2_n_144,tmp_33_fu_386_p2_n_145,tmp_33_fu_386_p2_n_146,tmp_33_fu_386_p2_n_147,tmp_33_fu_386_p2_n_148,tmp_33_fu_386_p2_n_149,tmp_33_fu_386_p2_n_150,tmp_33_fu_386_p2_n_151,tmp_33_fu_386_p2_n_152,tmp_33_fu_386_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_33_fu_386_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_33_fu_386_p2_i_1
       (.CI(tmp_33_fu_386_p2_i_2_n_0),
        .CO(NLW_tmp_33_fu_386_p2_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_33_fu_386_p2_i_1_O_UNCONNECTED[3:1],tmp_33_fu_386_p2_i_1_n_7}),
        .S({1'b0,1'b0,1'b0,\phi_mul4_reg_136_reg_n_0_[16] }));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_10
       (.I0(height_reg_160[11]),
        .I1(\phi_mul4_reg_136_reg_n_0_[11] ),
        .O(tmp_33_fu_386_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_11
       (.I0(height_reg_160[10]),
        .I1(\phi_mul4_reg_136_reg_n_0_[10] ),
        .O(tmp_33_fu_386_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_12
       (.I0(height_reg_160[9]),
        .I1(\phi_mul4_reg_136_reg_n_0_[9] ),
        .O(tmp_33_fu_386_p2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_13
       (.I0(height_reg_160[8]),
        .I1(\phi_mul4_reg_136_reg_n_0_[8] ),
        .O(tmp_33_fu_386_p2_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_14
       (.I0(height_reg_160[7]),
        .I1(\phi_mul4_reg_136_reg_n_0_[7] ),
        .O(tmp_33_fu_386_p2_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_15
       (.I0(height_reg_160[6]),
        .I1(\phi_mul4_reg_136_reg_n_0_[6] ),
        .O(tmp_33_fu_386_p2_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_16
       (.I0(height_reg_160[5]),
        .I1(\phi_mul4_reg_136_reg_n_0_[5] ),
        .O(tmp_33_fu_386_p2_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_17
       (.I0(height_reg_160[4]),
        .I1(\phi_mul4_reg_136_reg_n_0_[4] ),
        .O(tmp_33_fu_386_p2_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_18
       (.I0(height_reg_160[3]),
        .I1(\phi_mul4_reg_136_reg_n_0_[3] ),
        .O(tmp_33_fu_386_p2_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_19
       (.I0(height_reg_160[2]),
        .I1(\phi_mul4_reg_136_reg_n_0_[2] ),
        .O(tmp_33_fu_386_p2_i_19_n_0));
  CARRY4 tmp_33_fu_386_p2_i_2
       (.CI(tmp_33_fu_386_p2_i_3_n_0),
        .CO({tmp_33_fu_386_p2_i_2_n_0,tmp_33_fu_386_p2_i_2_n_1,tmp_33_fu_386_p2_i_2_n_2,tmp_33_fu_386_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[15:12]),
        .O({tmp_33_fu_386_p2_i_2_n_4,tmp_33_fu_386_p2_i_2_n_5,tmp_33_fu_386_p2_i_2_n_6,tmp_33_fu_386_p2_i_2_n_7}),
        .S({tmp_33_fu_386_p2_i_6_n_0,tmp_33_fu_386_p2_i_7_n_0,tmp_33_fu_386_p2_i_8_n_0,tmp_33_fu_386_p2_i_9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_20
       (.I0(height_reg_160[1]),
        .I1(\phi_mul4_reg_136_reg_n_0_[1] ),
        .O(tmp_33_fu_386_p2_i_20_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_386_p2_i_21
       (.I0(height_reg_160[0]),
        .O(tmp_33_fu_386_p2_i_21_n_0));
  CARRY4 tmp_33_fu_386_p2_i_3
       (.CI(tmp_33_fu_386_p2_i_4_n_0),
        .CO({tmp_33_fu_386_p2_i_3_n_0,tmp_33_fu_386_p2_i_3_n_1,tmp_33_fu_386_p2_i_3_n_2,tmp_33_fu_386_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[11:8]),
        .O({tmp_33_fu_386_p2_i_3_n_4,tmp_33_fu_386_p2_i_3_n_5,tmp_33_fu_386_p2_i_3_n_6,tmp_33_fu_386_p2_i_3_n_7}),
        .S({tmp_33_fu_386_p2_i_10_n_0,tmp_33_fu_386_p2_i_11_n_0,tmp_33_fu_386_p2_i_12_n_0,tmp_33_fu_386_p2_i_13_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_4
       (.CI(tmp_33_fu_386_p2_i_5_n_0),
        .CO({tmp_33_fu_386_p2_i_4_n_0,tmp_33_fu_386_p2_i_4_n_1,tmp_33_fu_386_p2_i_4_n_2,tmp_33_fu_386_p2_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[7:4]),
        .O({tmp_33_fu_386_p2_i_4_n_4,tmp_33_fu_386_p2_i_4_n_5,tmp_33_fu_386_p2_i_4_n_6,tmp_33_fu_386_p2_i_4_n_7}),
        .S({tmp_33_fu_386_p2_i_14_n_0,tmp_33_fu_386_p2_i_15_n_0,tmp_33_fu_386_p2_i_16_n_0,tmp_33_fu_386_p2_i_17_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_5
       (.CI(1'b0),
        .CO({tmp_33_fu_386_p2_i_5_n_0,tmp_33_fu_386_p2_i_5_n_1,tmp_33_fu_386_p2_i_5_n_2,tmp_33_fu_386_p2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[3:0]),
        .O({tmp_33_fu_386_p2_i_5_n_4,tmp_33_fu_386_p2_i_5_n_5,tmp_33_fu_386_p2_i_5_n_6,tmp_33_fu_386_p2_i_5_n_7}),
        .S({tmp_33_fu_386_p2_i_18_n_0,tmp_33_fu_386_p2_i_19_n_0,tmp_33_fu_386_p2_i_20_n_0,tmp_33_fu_386_p2_i_21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_6
       (.I0(height_reg_160[15]),
        .I1(\phi_mul4_reg_136_reg_n_0_[15] ),
        .O(tmp_33_fu_386_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_7
       (.I0(height_reg_160[14]),
        .I1(\phi_mul4_reg_136_reg_n_0_[14] ),
        .O(tmp_33_fu_386_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_8
       (.I0(height_reg_160[13]),
        .I1(\phi_mul4_reg_136_reg_n_0_[13] ),
        .O(tmp_33_fu_386_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_9
       (.I0(height_reg_160[12]),
        .I1(\phi_mul4_reg_136_reg_n_0_[12] ),
        .O(tmp_33_fu_386_p2_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_35_fu_478_p2
       (.A({next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13],next_mul5_reg_542[13:1],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_35_fu_478_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_35_fu_478_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,width_1_fu_472_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_35_fu_478_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_35_fu_478_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_125[15]_i_2_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(width_reg_2050),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(height_reg_1600),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_35_fu_478_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_35_fu_478_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_35_fu_478_p2_P_UNCONNECTED[47:14],tmp_35_fu_478_p2_n_92,tmp_35_fu_478_p2_n_93,tmp_35_fu_478_p2_n_94,tmp_35_fu_478_p2_n_95,tmp_35_fu_478_p2_n_96,tmp_35_fu_478_p2_n_97,tmp_35_fu_478_p2_n_98,tmp_35_fu_478_p2_n_99,tmp_35_fu_478_p2_n_100,tmp_35_fu_478_p2_n_101,tmp_35_fu_478_p2_n_102,tmp_35_fu_478_p2_n_103,tmp_35_fu_478_p2_n_104,tmp_35_fu_478_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_35_fu_478_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_35_fu_478_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_35_fu_478_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul4_reg_136),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(ap_NS_fsm18_out),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_35_fu_478_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_35_fu_478_p2_i_1
       (.I0(tmp_31_fu_467_p2),
        .I1(ap_CS_fsm_state8),
        .O(width_reg_2050));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_35_fu_478_p2_i_2
       (.I0(tmp_27_fu_307_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_28_fu_318_p2),
        .O(ap_NS_fsm18_out));
  CARRY4 tmp_35_fu_478_p2_i_3
       (.CI(tmp_35_fu_478_p2_i_4_n_0),
        .CO(NLW_tmp_35_fu_478_p2_i_3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_35_fu_478_p2_i_3_O_UNCONNECTED[3:1],width_1_fu_472_p2[13]}),
        .S({1'b0,1'b0,1'b0,width_reg_205_reg[13]}));
  CARRY4 tmp_35_fu_478_p2_i_4
       (.CI(tmp_35_fu_478_p2_i_5_n_0),
        .CO({tmp_35_fu_478_p2_i_4_n_0,tmp_35_fu_478_p2_i_4_n_1,tmp_35_fu_478_p2_i_4_n_2,tmp_35_fu_478_p2_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_472_p2[12:9]),
        .S(width_reg_205_reg[12:9]));
  CARRY4 tmp_35_fu_478_p2_i_5
       (.CI(tmp_35_fu_478_p2_i_6_n_0),
        .CO({tmp_35_fu_478_p2_i_5_n_0,tmp_35_fu_478_p2_i_5_n_1,tmp_35_fu_478_p2_i_5_n_2,tmp_35_fu_478_p2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_472_p2[8:5]),
        .S(width_reg_205_reg[8:5]));
  CARRY4 tmp_35_fu_478_p2_i_6
       (.CI(1'b0),
        .CO({tmp_35_fu_478_p2_i_6_n_0,tmp_35_fu_478_p2_i_6_n_1,tmp_35_fu_478_p2_i_6_n_2,tmp_35_fu_478_p2_i_6_n_3}),
        .CYINIT(width_reg_205_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_472_p2[4:1]),
        .S(width_reg_205_reg[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_35_fu_478_p2_i_7
       (.I0(width_reg_205_reg[0]),
        .O(width_1_fu_472_p2[0]));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \tmp_41_reg_623[0]_i_1 
       (.I0(tmp_41_fu_419_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_reg_623),
        .O(\tmp_41_reg_623[0]_i_1_n_0 ));
  FDRE \tmp_41_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_41_reg_623[0]_i_1_n_0 ),
        .Q(tmp_41_reg_623),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_reg_627[0]_i_1 
       (.I0(tmp_46_fu_425_p2),
        .I1(ap_NS_fsm[6]),
        .I2(tmp_41_fu_419_p2),
        .I3(tmp_46_reg_627),
        .O(\tmp_46_reg_627[0]_i_1_n_0 ));
  FDRE \tmp_46_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_46_reg_627[0]_i_1_n_0 ),
        .Q(tmp_46_reg_627),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[11]_i_2 
       (.I0(tmp_33_reg_600[11]),
        .I1(width1_reg_194[11]),
        .O(\tmp_51_reg_636[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[11]_i_3 
       (.I0(tmp_33_reg_600[10]),
        .I1(width1_reg_194[10]),
        .O(\tmp_51_reg_636[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[11]_i_4 
       (.I0(tmp_33_reg_600[9]),
        .I1(width1_reg_194[9]),
        .O(\tmp_51_reg_636[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[11]_i_5 
       (.I0(tmp_33_reg_600[8]),
        .I1(width1_reg_194[8]),
        .O(\tmp_51_reg_636[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \tmp_51_reg_636[13]_i_1 
       (.I0(tmp_46_fu_425_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_fu_419_p2),
        .O(tmp_51_reg_6360));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[13]_i_10 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .O(\tmp_51_reg_636[13]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[13]_i_11 
       (.I0(width1_reg_194[9]),
        .I1(width1_reg_194[8]),
        .O(\tmp_51_reg_636[13]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[13]_i_12 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .I2(width1_reg_194[5]),
        .I3(width1_reg_194[4]),
        .O(\tmp_51_reg_636[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[13]_i_13 
       (.I0(width1_reg_194[0]),
        .I1(width1_reg_194[1]),
        .O(\tmp_51_reg_636[13]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[13]_i_14 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .I2(width1_reg_194[9]),
        .I3(width1_reg_194[8]),
        .O(\tmp_51_reg_636[13]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[13]_i_15 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .I2(width1_reg_194[13]),
        .I3(width1_reg_194[12]),
        .O(\tmp_51_reg_636[13]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[13]_i_16 
       (.I0(width1_reg_194[5]),
        .I1(width1_reg_194[4]),
        .O(\tmp_51_reg_636[13]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_51_reg_636[13]_i_17 
       (.I0(width1_reg_194[3]),
        .I1(width1_reg_194[2]),
        .O(\tmp_51_reg_636[13]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[13]_i_18 
       (.I0(width1_reg_194[0]),
        .I1(width1_reg_194[1]),
        .O(\tmp_51_reg_636[13]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[13]_i_19 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .O(\tmp_51_reg_636[13]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_51_reg_636[13]_i_20 
       (.I0(width1_reg_194[4]),
        .I1(width1_reg_194[5]),
        .O(\tmp_51_reg_636[13]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_51_reg_636[13]_i_21 
       (.I0(width1_reg_194[2]),
        .I1(width1_reg_194[3]),
        .O(\tmp_51_reg_636[13]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_51_reg_636[13]_i_22 
       (.I0(width1_reg_194[0]),
        .I1(width1_reg_194[1]),
        .O(\tmp_51_reg_636[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \tmp_51_reg_636[13]_i_4 
       (.I0(\tmp_51_reg_636[13]_i_12_n_0 ),
        .I1(\tmp_51_reg_636[13]_i_13_n_0 ),
        .I2(width1_reg_194[3]),
        .I3(width1_reg_194[2]),
        .I4(\tmp_51_reg_636[13]_i_14_n_0 ),
        .I5(\tmp_51_reg_636[13]_i_15_n_0 ),
        .O(tmp_41_fu_419_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[13]_i_5 
       (.I0(output_addr_18_reg_605),
        .I1(width1_reg_194[13]),
        .O(\tmp_51_reg_636[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[13]_i_6 
       (.I0(tmp_33_reg_600[12]),
        .I1(width1_reg_194[12]),
        .O(\tmp_51_reg_636[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[13]_i_8 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .O(\tmp_51_reg_636[13]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[13]_i_9 
       (.I0(width1_reg_194[13]),
        .I1(width1_reg_194[12]),
        .O(\tmp_51_reg_636[13]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_2 
       (.I0(tmp_33_reg_600[3]),
        .I1(width1_reg_194[3]),
        .O(\tmp_51_reg_636[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_3 
       (.I0(tmp_33_reg_600[2]),
        .I1(width1_reg_194[2]),
        .O(\tmp_51_reg_636[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_4 
       (.I0(tmp_33_reg_600[1]),
        .I1(width1_reg_194[1]),
        .O(\tmp_51_reg_636[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_5 
       (.I0(tmp_33_reg_600[0]),
        .I1(width1_reg_194[0]),
        .O(\tmp_51_reg_636[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_2 
       (.I0(tmp_33_reg_600[7]),
        .I1(width1_reg_194[7]),
        .O(\tmp_51_reg_636[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_3 
       (.I0(tmp_33_reg_600[6]),
        .I1(width1_reg_194[6]),
        .O(\tmp_51_reg_636[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_4 
       (.I0(tmp_33_reg_600[5]),
        .I1(width1_reg_194[5]),
        .O(\tmp_51_reg_636[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_5 
       (.I0(tmp_33_reg_600[4]),
        .I1(width1_reg_194[4]),
        .O(\tmp_51_reg_636[7]_i_5_n_0 ));
  FDRE \tmp_51_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[0]),
        .Q(tmp_51_reg_636[0]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[10] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[10]),
        .Q(tmp_51_reg_636[10]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[11] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[11]),
        .Q(tmp_51_reg_636[11]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[11]_i_1 
       (.CI(\tmp_51_reg_636_reg[7]_i_1_n_0 ),
        .CO({\tmp_51_reg_636_reg[11]_i_1_n_0 ,\tmp_51_reg_636_reg[11]_i_1_n_1 ,\tmp_51_reg_636_reg[11]_i_1_n_2 ,\tmp_51_reg_636_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_600[11:8]),
        .O(data3[11:8]),
        .S({\tmp_51_reg_636[11]_i_2_n_0 ,\tmp_51_reg_636[11]_i_3_n_0 ,\tmp_51_reg_636[11]_i_4_n_0 ,\tmp_51_reg_636[11]_i_5_n_0 }));
  FDRE \tmp_51_reg_636_reg[12] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[12]),
        .Q(tmp_51_reg_636[12]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[13] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[13]),
        .Q(tmp_51_reg_636[13]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[13]_i_2 
       (.CI(\tmp_51_reg_636_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp_51_reg_636_reg[13]_i_2_CO_UNCONNECTED [3:1],\tmp_51_reg_636_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_33_reg_600[12]}),
        .O({\NLW_tmp_51_reg_636_reg[13]_i_2_O_UNCONNECTED [3:2],data3[13:12]}),
        .S({1'b0,1'b0,\tmp_51_reg_636[13]_i_5_n_0 ,\tmp_51_reg_636[13]_i_6_n_0 }));
  CARRY4 \tmp_51_reg_636_reg[13]_i_3 
       (.CI(\tmp_51_reg_636_reg[13]_i_7_n_0 ),
        .CO({tmp_46_fu_425_p2,\tmp_51_reg_636_reg[13]_i_3_n_1 ,\tmp_51_reg_636_reg[13]_i_3_n_2 ,\tmp_51_reg_636_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_51_reg_636_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_51_reg_636[13]_i_8_n_0 ,\tmp_51_reg_636[13]_i_9_n_0 ,\tmp_51_reg_636[13]_i_10_n_0 ,\tmp_51_reg_636[13]_i_11_n_0 }));
  CARRY4 \tmp_51_reg_636_reg[13]_i_7 
       (.CI(1'b0),
        .CO({\tmp_51_reg_636_reg[13]_i_7_n_0 ,\tmp_51_reg_636_reg[13]_i_7_n_1 ,\tmp_51_reg_636_reg[13]_i_7_n_2 ,\tmp_51_reg_636_reg[13]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_51_reg_636[13]_i_16_n_0 ,\tmp_51_reg_636[13]_i_17_n_0 ,\tmp_51_reg_636[13]_i_18_n_0 }),
        .O(\NLW_tmp_51_reg_636_reg[13]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_51_reg_636[13]_i_19_n_0 ,\tmp_51_reg_636[13]_i_20_n_0 ,\tmp_51_reg_636[13]_i_21_n_0 ,\tmp_51_reg_636[13]_i_22_n_0 }));
  FDRE \tmp_51_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[1]),
        .Q(tmp_51_reg_636[1]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[2]),
        .Q(tmp_51_reg_636[2]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[3]),
        .Q(tmp_51_reg_636[3]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_51_reg_636_reg[3]_i_1_n_0 ,\tmp_51_reg_636_reg[3]_i_1_n_1 ,\tmp_51_reg_636_reg[3]_i_1_n_2 ,\tmp_51_reg_636_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_600[3:0]),
        .O(data3[3:0]),
        .S({\tmp_51_reg_636[3]_i_2_n_0 ,\tmp_51_reg_636[3]_i_3_n_0 ,\tmp_51_reg_636[3]_i_4_n_0 ,\tmp_51_reg_636[3]_i_5_n_0 }));
  FDRE \tmp_51_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[4]),
        .Q(tmp_51_reg_636[4]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[5]),
        .Q(tmp_51_reg_636[5]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[6]),
        .Q(tmp_51_reg_636[6]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[7]),
        .Q(tmp_51_reg_636[7]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[7]_i_1 
       (.CI(\tmp_51_reg_636_reg[3]_i_1_n_0 ),
        .CO({\tmp_51_reg_636_reg[7]_i_1_n_0 ,\tmp_51_reg_636_reg[7]_i_1_n_1 ,\tmp_51_reg_636_reg[7]_i_1_n_2 ,\tmp_51_reg_636_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_600[7:4]),
        .O(data3[7:4]),
        .S({\tmp_51_reg_636[7]_i_2_n_0 ,\tmp_51_reg_636[7]_i_3_n_0 ,\tmp_51_reg_636[7]_i_4_n_0 ,\tmp_51_reg_636[7]_i_5_n_0 }));
  FDRE \tmp_51_reg_636_reg[8] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[8]),
        .Q(tmp_51_reg_636[8]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[9] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[9]),
        .Q(tmp_51_reg_636[9]),
        .R(1'b0));
  FDRE \width1_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[0]),
        .Q(width1_reg_194[0]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[10]),
        .Q(width1_reg_194[10]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[11]),
        .Q(width1_reg_194[11]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[12]),
        .Q(width1_reg_194[12]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[13]),
        .Q(width1_reg_194[13]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[14]),
        .Q(width1_reg_194[14]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[15]),
        .Q(width1_reg_194[15]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[1]),
        .Q(width1_reg_194[1]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[2]),
        .Q(width1_reg_194[2]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[3]),
        .Q(width1_reg_194[3]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[4]),
        .Q(width1_reg_194[4]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[5]),
        .Q(width1_reg_194[5]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[6]),
        .Q(width1_reg_194[6]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[7]),
        .Q(width1_reg_194[7]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[8]),
        .Q(width1_reg_194[8]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[9]),
        .Q(width1_reg_194[9]),
        .R(ap_CS_fsm_state5));
  LUT4 #(
    .INIT(16'h0040)) 
    \width2_reg_183[0]_i_1 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(ap_NS_fsm16_out));
  LUT2 #(
    .INIT(4'h8)) 
    \width2_reg_183[0]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .O(\width2_reg_183[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \width2_reg_183[0]_i_4 
       (.I0(width2_reg_183_reg[0]),
        .O(\width2_reg_183[0]_i_4_n_0 ));
  FDRE \width2_reg_183_reg[0] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3_n_7 ),
        .Q(width2_reg_183_reg[0]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\width2_reg_183_reg[0]_i_3_n_0 ,\width2_reg_183_reg[0]_i_3_n_1 ,\width2_reg_183_reg[0]_i_3_n_2 ,\width2_reg_183_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width2_reg_183_reg[0]_i_3_n_4 ,\width2_reg_183_reg[0]_i_3_n_5 ,\width2_reg_183_reg[0]_i_3_n_6 ,\width2_reg_183_reg[0]_i_3_n_7 }),
        .S({width2_reg_183_reg[3:1],\width2_reg_183[0]_i_4_n_0 }));
  FDRE \width2_reg_183_reg[10] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1_n_5 ),
        .Q(width2_reg_183_reg[10]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[11] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1_n_4 ),
        .Q(width2_reg_183_reg[11]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[12] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1_n_7 ),
        .Q(width2_reg_183_reg[12]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[12]_i_1 
       (.CI(\width2_reg_183_reg[8]_i_1_n_0 ),
        .CO({\NLW_width2_reg_183_reg[12]_i_1_CO_UNCONNECTED [3],\width2_reg_183_reg[12]_i_1_n_1 ,\width2_reg_183_reg[12]_i_1_n_2 ,\width2_reg_183_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[12]_i_1_n_4 ,\width2_reg_183_reg[12]_i_1_n_5 ,\width2_reg_183_reg[12]_i_1_n_6 ,\width2_reg_183_reg[12]_i_1_n_7 }),
        .S(width2_reg_183_reg[15:12]));
  FDRE \width2_reg_183_reg[13] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1_n_6 ),
        .Q(width2_reg_183_reg[13]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[14] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1_n_5 ),
        .Q(width2_reg_183_reg[14]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[15] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1_n_4 ),
        .Q(width2_reg_183_reg[15]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[1] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3_n_6 ),
        .Q(width2_reg_183_reg[1]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[2] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3_n_5 ),
        .Q(width2_reg_183_reg[2]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[3] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3_n_4 ),
        .Q(width2_reg_183_reg[3]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[4] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1_n_7 ),
        .Q(width2_reg_183_reg[4]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[4]_i_1 
       (.CI(\width2_reg_183_reg[0]_i_3_n_0 ),
        .CO({\width2_reg_183_reg[4]_i_1_n_0 ,\width2_reg_183_reg[4]_i_1_n_1 ,\width2_reg_183_reg[4]_i_1_n_2 ,\width2_reg_183_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[4]_i_1_n_4 ,\width2_reg_183_reg[4]_i_1_n_5 ,\width2_reg_183_reg[4]_i_1_n_6 ,\width2_reg_183_reg[4]_i_1_n_7 }),
        .S(width2_reg_183_reg[7:4]));
  FDRE \width2_reg_183_reg[5] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1_n_6 ),
        .Q(width2_reg_183_reg[5]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[6] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1_n_5 ),
        .Q(width2_reg_183_reg[6]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[7] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1_n_4 ),
        .Q(width2_reg_183_reg[7]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[8] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1_n_7 ),
        .Q(width2_reg_183_reg[8]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[8]_i_1 
       (.CI(\width2_reg_183_reg[4]_i_1_n_0 ),
        .CO({\width2_reg_183_reg[8]_i_1_n_0 ,\width2_reg_183_reg[8]_i_1_n_1 ,\width2_reg_183_reg[8]_i_1_n_2 ,\width2_reg_183_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[8]_i_1_n_4 ,\width2_reg_183_reg[8]_i_1_n_5 ,\width2_reg_183_reg[8]_i_1_n_6 ,\width2_reg_183_reg[8]_i_1_n_7 }),
        .S(width2_reg_183_reg[11:8]));
  FDRE \width2_reg_183_reg[9] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1_n_6 ),
        .Q(width2_reg_183_reg[9]),
        .R(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \width_3_reg_618[0]_i_1 
       (.I0(width1_reg_194[0]),
        .O(width_3_fu_413_p2[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \width_3_reg_618[15]_i_1 
       (.I0(input_r_ce0),
        .I1(tmp_29_reg_578),
        .I2(\tmp_28_reg_574_reg_n_0_[0] ),
        .O(width_3_reg_6180));
  FDRE \width_3_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[0]),
        .Q(width_3_reg_618[0]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[10] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[10]),
        .Q(width_3_reg_618[10]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[11] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[11]),
        .Q(width_3_reg_618[11]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[12] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[12]),
        .Q(width_3_reg_618[12]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[12]_i_1 
       (.CI(\width_3_reg_618_reg[8]_i_1_n_0 ),
        .CO({\width_3_reg_618_reg[12]_i_1_n_0 ,\width_3_reg_618_reg[12]_i_1_n_1 ,\width_3_reg_618_reg[12]_i_1_n_2 ,\width_3_reg_618_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[12:9]),
        .S(width1_reg_194[12:9]));
  FDRE \width_3_reg_618_reg[13] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[13]),
        .Q(width_3_reg_618[13]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[14] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[14]),
        .Q(width_3_reg_618[14]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[15] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[15]),
        .Q(width_3_reg_618[15]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[15]_i_2 
       (.CI(\width_3_reg_618_reg[12]_i_1_n_0 ),
        .CO({\NLW_width_3_reg_618_reg[15]_i_2_CO_UNCONNECTED [3:2],\width_3_reg_618_reg[15]_i_2_n_2 ,\width_3_reg_618_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_3_reg_618_reg[15]_i_2_O_UNCONNECTED [3],width_3_fu_413_p2[15:13]}),
        .S({1'b0,width1_reg_194[15:13]}));
  FDRE \width_3_reg_618_reg[1] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[1]),
        .Q(width_3_reg_618[1]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[2] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[2]),
        .Q(width_3_reg_618[2]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[3] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[3]),
        .Q(width_3_reg_618[3]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[4] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[4]),
        .Q(width_3_reg_618[4]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\width_3_reg_618_reg[4]_i_1_n_0 ,\width_3_reg_618_reg[4]_i_1_n_1 ,\width_3_reg_618_reg[4]_i_1_n_2 ,\width_3_reg_618_reg[4]_i_1_n_3 }),
        .CYINIT(width1_reg_194[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[4:1]),
        .S(width1_reg_194[4:1]));
  FDRE \width_3_reg_618_reg[5] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[5]),
        .Q(width_3_reg_618[5]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[6] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[6]),
        .Q(width_3_reg_618[6]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[7] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[7]),
        .Q(width_3_reg_618[7]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[8] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[8]),
        .Q(width_3_reg_618[8]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[8]_i_1 
       (.CI(\width_3_reg_618_reg[4]_i_1_n_0 ),
        .CO({\width_3_reg_618_reg[8]_i_1_n_0 ,\width_3_reg_618_reg[8]_i_1_n_1 ,\width_3_reg_618_reg[8]_i_1_n_2 ,\width_3_reg_618_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[8:5]),
        .S(width1_reg_194[8:5]));
  FDRE \width_3_reg_618_reg[9] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[9]),
        .Q(width_3_reg_618[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_205[0]_i_2 
       (.I0(width_reg_205_reg[0]),
        .O(\width_reg_205[0]_i_2_n_0 ));
  FDRE \width_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1_n_7 ),
        .Q(width_reg_205_reg[0]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\width_reg_205_reg[0]_i_1_n_0 ,\width_reg_205_reg[0]_i_1_n_1 ,\width_reg_205_reg[0]_i_1_n_2 ,\width_reg_205_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width_reg_205_reg[0]_i_1_n_4 ,\width_reg_205_reg[0]_i_1_n_5 ,\width_reg_205_reg[0]_i_1_n_6 ,\width_reg_205_reg[0]_i_1_n_7 }),
        .S({width_reg_205_reg[3:1],\width_reg_205[0]_i_2_n_0 }));
  FDRE \width_reg_205_reg[10] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1_n_5 ),
        .Q(width_reg_205_reg[10]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[11] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1_n_4 ),
        .Q(width_reg_205_reg[11]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[12] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1_n_7 ),
        .Q(width_reg_205_reg[12]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[12]_i_1 
       (.CI(\width_reg_205_reg[8]_i_1_n_0 ),
        .CO({\NLW_width_reg_205_reg[12]_i_1_CO_UNCONNECTED [3],\width_reg_205_reg[12]_i_1_n_1 ,\width_reg_205_reg[12]_i_1_n_2 ,\width_reg_205_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[12]_i_1_n_4 ,\width_reg_205_reg[12]_i_1_n_5 ,\width_reg_205_reg[12]_i_1_n_6 ,\width_reg_205_reg[12]_i_1_n_7 }),
        .S(width_reg_205_reg[15:12]));
  FDRE \width_reg_205_reg[13] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1_n_6 ),
        .Q(width_reg_205_reg[13]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[14] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1_n_5 ),
        .Q(width_reg_205_reg[14]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[15] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1_n_4 ),
        .Q(width_reg_205_reg[15]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1_n_6 ),
        .Q(width_reg_205_reg[1]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1_n_5 ),
        .Q(width_reg_205_reg[2]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1_n_4 ),
        .Q(width_reg_205_reg[3]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1_n_7 ),
        .Q(width_reg_205_reg[4]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[4]_i_1 
       (.CI(\width_reg_205_reg[0]_i_1_n_0 ),
        .CO({\width_reg_205_reg[4]_i_1_n_0 ,\width_reg_205_reg[4]_i_1_n_1 ,\width_reg_205_reg[4]_i_1_n_2 ,\width_reg_205_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[4]_i_1_n_4 ,\width_reg_205_reg[4]_i_1_n_5 ,\width_reg_205_reg[4]_i_1_n_6 ,\width_reg_205_reg[4]_i_1_n_7 }),
        .S(width_reg_205_reg[7:4]));
  FDRE \width_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1_n_6 ),
        .Q(width_reg_205_reg[5]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1_n_5 ),
        .Q(width_reg_205_reg[6]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1_n_4 ),
        .Q(width_reg_205_reg[7]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[8] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1_n_7 ),
        .Q(width_reg_205_reg[8]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[8]_i_1 
       (.CI(\width_reg_205_reg[4]_i_1_n_0 ),
        .CO({\width_reg_205_reg[8]_i_1_n_0 ,\width_reg_205_reg[8]_i_1_n_1 ,\width_reg_205_reg[8]_i_1_n_2 ,\width_reg_205_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[8]_i_1_n_4 ,\width_reg_205_reg[8]_i_1_n_5 ,\width_reg_205_reg[8]_i_1_n_6 ,\width_reg_205_reg[8]_i_1_n_7 }),
        .S(width_reg_205_reg[11:8]));
  FDRE \width_reg_205_reg[9] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1_n_6 ),
        .Q(width_reg_205_reg[9]),
        .R(ap_NS_fsm18_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16_1
   (ADDRARDADDR,
    WEA,
    Padding2D_3_array_ce0,
    D,
    \ap_CS_fsm_reg[21] ,
    input_r_ce0,
    DIADI,
    input_r_address0,
    Q,
    grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0,
    ram_reg,
    grp_padding2d_fix16_1_fu_491_ap_start_reg,
    SR,
    ap_clk,
    DOADO);
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output Padding2D_3_array_ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[21] ;
  output input_r_ce0;
  output [15:0]DIADI;
  output [10:0]input_r_address0;
  input [2:0]Q;
  input [10:0]grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0;
  input [0:0]ram_reg;
  input grp_padding2d_fix16_1_fu_491_ap_start_reg;
  input [0:0]SR;
  input ap_clk;
  input [15:0]DOADO;

  wire [10:0]A;
  wire [10:0]ADDRARDADDR;
  wire [1:0]D;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire Padding2D_3_array_ce0;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_4__6_n_0 ;
  wire \ap_CS_fsm[2]_i_5__6_n_0 ;
  wire \ap_CS_fsm[2]_i_6__6_n_0 ;
  wire \ap_CS_fsm[2]_i_7__6_n_0 ;
  wire \ap_CS_fsm[2]_i_8__6_n_0 ;
  wire \ap_CS_fsm[2]_i_9__6_n_0 ;
  wire \ap_CS_fsm[4]_i_10__1_n_0 ;
  wire \ap_CS_fsm[4]_i_11__1_n_0 ;
  wire \ap_CS_fsm[4]_i_12__1_n_0 ;
  wire \ap_CS_fsm[4]_i_4__5_n_0 ;
  wire \ap_CS_fsm[4]_i_5__5_n_0 ;
  wire \ap_CS_fsm[4]_i_6__5_n_0 ;
  wire \ap_CS_fsm[4]_i_7__6_n_0 ;
  wire \ap_CS_fsm[4]_i_8__5_n_0 ;
  wire \ap_CS_fsm[4]_i_9__5_n_0 ;
  wire \ap_CS_fsm[5]_i_10__1_n_0 ;
  wire \ap_CS_fsm[5]_i_4__1_n_0 ;
  wire \ap_CS_fsm[5]_i_5__1_n_0 ;
  wire \ap_CS_fsm[5]_i_6__1_n_0 ;
  wire \ap_CS_fsm[5]_i_7__1_n_0 ;
  wire \ap_CS_fsm[5]_i_8__1_n_0 ;
  wire \ap_CS_fsm[5]_i_9__1_n_0 ;
  wire \ap_CS_fsm[6]_i_10__1_n_0 ;
  wire \ap_CS_fsm[6]_i_4__1_n_0 ;
  wire \ap_CS_fsm[6]_i_5__1_n_0 ;
  wire \ap_CS_fsm[6]_i_6__1_n_0 ;
  wire \ap_CS_fsm[6]_i_7__1_n_0 ;
  wire \ap_CS_fsm[6]_i_8__1_n_0 ;
  wire \ap_CS_fsm[6]_i_9__1_n_0 ;
  wire \ap_CS_fsm[7]_i_11__1_n_0 ;
  wire \ap_CS_fsm[7]_i_12__0_n_0 ;
  wire \ap_CS_fsm[7]_i_13__1_n_0 ;
  wire \ap_CS_fsm[7]_i_14__1_n_0 ;
  wire \ap_CS_fsm[7]_i_15__1_n_0 ;
  wire \ap_CS_fsm[7]_i_16__1_n_0 ;
  wire \ap_CS_fsm[7]_i_17__1_n_0 ;
  wire \ap_CS_fsm[7]_i_18__1_n_0 ;
  wire \ap_CS_fsm[7]_i_19__1_n_0 ;
  wire \ap_CS_fsm[7]_i_20__1_n_0 ;
  wire \ap_CS_fsm[7]_i_21__1_n_0 ;
  wire \ap_CS_fsm[7]_i_22__1_n_0 ;
  wire \ap_CS_fsm[7]_i_23__1_n_0 ;
  wire \ap_CS_fsm[7]_i_6__1_n_0 ;
  wire \ap_CS_fsm[7]_i_7__1_n_0 ;
  wire \ap_CS_fsm[7]_i_8__1_n_0 ;
  wire \ap_CS_fsm[7]_i_9__1_n_0 ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__6_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__6_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__6_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__6_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2__5_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_2__5_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__5_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__5_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__5_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__5_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[6]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[6]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[6]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_10__0_n_0 ;
  wire \ap_CS_fsm_reg[7]_i_10__0_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_10__0_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_10__0_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_4__1_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_5__1_n_0 ;
  wire \ap_CS_fsm_reg[7]_i_5__1_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_5__1_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_5__1_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire [10:0]data3;
  wire [10:0]data4;
  wire [15:0]depth_1_fu_283_p2;
  wire [15:0]depth_1_reg_550;
  wire \depth_1_reg_550_reg[12]_i_1__1_n_0 ;
  wire \depth_1_reg_550_reg[12]_i_1__1_n_1 ;
  wire \depth_1_reg_550_reg[12]_i_1__1_n_2 ;
  wire \depth_1_reg_550_reg[12]_i_1__1_n_3 ;
  wire \depth_1_reg_550_reg[15]_i_1__1_n_2 ;
  wire \depth_1_reg_550_reg[15]_i_1__1_n_3 ;
  wire \depth_1_reg_550_reg[4]_i_1__1_n_0 ;
  wire \depth_1_reg_550_reg[4]_i_1__1_n_1 ;
  wire \depth_1_reg_550_reg[4]_i_1__1_n_2 ;
  wire \depth_1_reg_550_reg[4]_i_1__1_n_3 ;
  wire \depth_1_reg_550_reg[8]_i_1__1_n_0 ;
  wire \depth_1_reg_550_reg[8]_i_1__1_n_1 ;
  wire \depth_1_reg_550_reg[8]_i_1__1_n_2 ;
  wire \depth_1_reg_550_reg[8]_i_1__1_n_3 ;
  wire [15:0]depth_reg_125;
  wire \depth_reg_125[15]_i_2__1_n_0 ;
  wire exitcond_fu_278_p2;
  wire [10:0]grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0;
  wire grp_padding2d_fix16_1_fu_491_ap_done;
  wire grp_padding2d_fix16_1_fu_491_ap_start_reg;
  wire [15:0]height_1_fu_312_p2;
  wire [15:0]height_1_reg_569;
  wire \height_1_reg_569_reg[12]_i_1__1_n_0 ;
  wire \height_1_reg_569_reg[12]_i_1__1_n_1 ;
  wire \height_1_reg_569_reg[12]_i_1__1_n_2 ;
  wire \height_1_reg_569_reg[12]_i_1__1_n_3 ;
  wire \height_1_reg_569_reg[15]_i_1__1_n_2 ;
  wire \height_1_reg_569_reg[15]_i_1__1_n_3 ;
  wire \height_1_reg_569_reg[4]_i_1__1_n_0 ;
  wire \height_1_reg_569_reg[4]_i_1__1_n_1 ;
  wire \height_1_reg_569_reg[4]_i_1__1_n_2 ;
  wire \height_1_reg_569_reg[4]_i_1__1_n_3 ;
  wire \height_1_reg_569_reg[8]_i_1__1_n_0 ;
  wire \height_1_reg_569_reg[8]_i_1__1_n_1 ;
  wire \height_1_reg_569_reg[8]_i_1__1_n_2 ;
  wire \height_1_reg_569_reg[8]_i_1__1_n_3 ;
  wire [15:0]height_reg_160;
  wire height_reg_1600;
  wire [10:0]input_r_address0;
  wire input_r_ce0;
  wire [16:4]next_mul5_fu_273_p2;
  wire [16:4]next_mul5_reg_542;
  wire \next_mul5_reg_542_reg[12]_i_1__0_n_0 ;
  wire \next_mul5_reg_542_reg[12]_i_1__0_n_1 ;
  wire \next_mul5_reg_542_reg[12]_i_1__0_n_2 ;
  wire \next_mul5_reg_542_reg[12]_i_1__0_n_3 ;
  wire \next_mul5_reg_542_reg[16]_i_1__1_n_1 ;
  wire \next_mul5_reg_542_reg[16]_i_1__1_n_2 ;
  wire \next_mul5_reg_542_reg[16]_i_1__1_n_3 ;
  wire \next_mul5_reg_542_reg[8]_i_1__0_n_0 ;
  wire \next_mul5_reg_542_reg[8]_i_1__0_n_1 ;
  wire \next_mul5_reg_542_reg[8]_i_1__0_n_2 ;
  wire \next_mul5_reg_542_reg[8]_i_1__0_n_3 ;
  wire [10:1]next_mul8_fu_268_p2;
  wire [10:1]next_mul8_reg_537;
  wire \next_mul8_reg_537[5]_i_2__0_n_0 ;
  wire \next_mul8_reg_537[5]_i_3__0_n_0 ;
  wire \next_mul8_reg_537_reg[5]_i_1__0_n_0 ;
  wire \next_mul8_reg_537_reg[5]_i_1__0_n_1 ;
  wire \next_mul8_reg_537_reg[5]_i_1__0_n_2 ;
  wire \next_mul8_reg_537_reg[5]_i_1__0_n_3 ;
  wire \next_mul8_reg_537_reg[9]_i_1__0_n_0 ;
  wire \next_mul8_reg_537_reg[9]_i_1__0_n_1 ;
  wire \next_mul8_reg_537_reg[9]_i_1__0_n_2 ;
  wire \next_mul8_reg_537_reg[9]_i_1__0_n_3 ;
  wire [10:4]next_mul_fu_294_p2;
  wire [10:4]next_mul_reg_561;
  wire \next_mul_reg_561_reg[10]_i_1_n_3 ;
  wire \next_mul_reg_561_reg[8]_i_1__0_n_0 ;
  wire \next_mul_reg_561_reg[8]_i_1__0_n_1 ;
  wire \next_mul_reg_561_reg[8]_i_1__0_n_2 ;
  wire \next_mul_reg_561_reg[8]_i_1__0_n_3 ;
  wire [10:10]output_addr_14_reg_605;
  wire output_r_address01;
  wire output_r_address0115_out;
  wire phi_mul4_reg_136;
  wire \phi_mul4_reg_136_reg_n_0_[10] ;
  wire \phi_mul4_reg_136_reg_n_0_[11] ;
  wire \phi_mul4_reg_136_reg_n_0_[12] ;
  wire \phi_mul4_reg_136_reg_n_0_[13] ;
  wire \phi_mul4_reg_136_reg_n_0_[14] ;
  wire \phi_mul4_reg_136_reg_n_0_[15] ;
  wire \phi_mul4_reg_136_reg_n_0_[16] ;
  wire \phi_mul4_reg_136_reg_n_0_[4] ;
  wire \phi_mul4_reg_136_reg_n_0_[5] ;
  wire \phi_mul4_reg_136_reg_n_0_[6] ;
  wire \phi_mul4_reg_136_reg_n_0_[7] ;
  wire \phi_mul4_reg_136_reg_n_0_[8] ;
  wire \phi_mul4_reg_136_reg_n_0_[9] ;
  wire [10:1]phi_mul7_reg_148;
  wire \phi_mul_reg_171_reg_n_0_[10] ;
  wire \phi_mul_reg_171_reg_n_0_[4] ;
  wire \phi_mul_reg_171_reg_n_0_[5] ;
  wire \phi_mul_reg_171_reg_n_0_[6] ;
  wire \phi_mul_reg_171_reg_n_0_[7] ;
  wire \phi_mul_reg_171_reg_n_0_[8] ;
  wire \phi_mul_reg_171_reg_n_0_[9] ;
  wire [0:0]ram_reg;
  wire ram_reg_i_100_n_0;
  wire ram_reg_i_101_n_0;
  wire ram_reg_i_102_n_0;
  wire ram_reg_i_103_n_0;
  wire ram_reg_i_104_n_0;
  wire ram_reg_i_105_n_0;
  wire ram_reg_i_106_n_0;
  wire ram_reg_i_14__3_n_2;
  wire ram_reg_i_14__3_n_3;
  wire ram_reg_i_15__3_n_0;
  wire ram_reg_i_15__3_n_1;
  wire ram_reg_i_15__3_n_2;
  wire ram_reg_i_15__3_n_3;
  wire ram_reg_i_16__3_n_0;
  wire ram_reg_i_16__3_n_1;
  wire ram_reg_i_16__3_n_2;
  wire ram_reg_i_16__3_n_3;
  wire ram_reg_i_17__2_n_0;
  wire ram_reg_i_18__2_n_0;
  wire ram_reg_i_19__2_n_0;
  wire ram_reg_i_20__3_n_0;
  wire ram_reg_i_21__3_n_0;
  wire ram_reg_i_22__2_n_0;
  wire ram_reg_i_23__2_n_0;
  wire ram_reg_i_24__2_n_0;
  wire ram_reg_i_25__2_n_0;
  wire ram_reg_i_26__3_n_0;
  wire ram_reg_i_27__2_n_0;
  wire ram_reg_i_28__2_n_0;
  wire ram_reg_i_29__1_n_0;
  wire ram_reg_i_30__0_n_0;
  wire ram_reg_i_30__5_n_0;
  wire ram_reg_i_31__1_n_0;
  wire ram_reg_i_31__2_n_0;
  wire ram_reg_i_32__3_n_0;
  wire ram_reg_i_32__4_n_0;
  wire ram_reg_i_33__2_n_0;
  wire ram_reg_i_34__1_n_0;
  wire ram_reg_i_34__2_n_0;
  wire ram_reg_i_35__3_n_0;
  wire ram_reg_i_35__4_n_0;
  wire ram_reg_i_36__2_n_0;
  wire ram_reg_i_36__3_n_0;
  wire ram_reg_i_37__2_n_0;
  wire ram_reg_i_37__3_n_0;
  wire ram_reg_i_38__1_n_0;
  wire ram_reg_i_39__1_n_0;
  wire ram_reg_i_41__0_n_0;
  wire ram_reg_i_42__2_n_0;
  wire ram_reg_i_43__0_n_0;
  wire ram_reg_i_44__0_n_0;
  wire ram_reg_i_45__2_n_0;
  wire ram_reg_i_46__2_n_0;
  wire ram_reg_i_47__1_n_0;
  wire ram_reg_i_48__2_n_0;
  wire ram_reg_i_50__2_n_0;
  wire ram_reg_i_51__2_n_0;
  wire ram_reg_i_52__2_n_0;
  wire ram_reg_i_53__3_n_0;
  wire ram_reg_i_54__3_n_0;
  wire ram_reg_i_55__3_n_0;
  wire ram_reg_i_58__2_n_0;
  wire ram_reg_i_59__2_n_0;
  wire ram_reg_i_60__3_n_0;
  wire ram_reg_i_61__3_n_2;
  wire ram_reg_i_61__3_n_3;
  wire ram_reg_i_62__3_n_0;
  wire ram_reg_i_68__2_n_0;
  wire ram_reg_i_68__2_n_1;
  wire ram_reg_i_68__2_n_2;
  wire ram_reg_i_68__2_n_3;
  wire ram_reg_i_77__0_n_0;
  wire ram_reg_i_77__0_n_1;
  wire ram_reg_i_77__0_n_2;
  wire ram_reg_i_77__0_n_3;
  wire ram_reg_i_85_n_0;
  wire ram_reg_i_86_n_0;
  wire ram_reg_i_87_n_0;
  wire ram_reg_i_88_n_0;
  wire ram_reg_i_89_n_0;
  wire ram_reg_i_90_n_0;
  wire ram_reg_i_91_n_0;
  wire ram_reg_i_92_n_0;
  wire ram_reg_i_93_n_0;
  wire ram_reg_i_94_n_0;
  wire ram_reg_i_95_n_0;
  wire ram_reg_i_96_n_0;
  wire ram_reg_i_97_n_0;
  wire ram_reg_i_98_n_0;
  wire ram_reg_i_99_n_0;
  wire [10:1]tmp2_cast_fu_341_p1;
  wire tmp7_reg_610_reg_i_10__1_n_0;
  wire tmp7_reg_610_reg_i_10__1_n_1;
  wire tmp7_reg_610_reg_i_10__1_n_2;
  wire tmp7_reg_610_reg_i_10__1_n_3;
  wire tmp7_reg_610_reg_i_11__1_n_0;
  wire tmp7_reg_610_reg_i_12__1_n_0;
  wire tmp7_reg_610_reg_i_13__1_n_0;
  wire tmp7_reg_610_reg_i_14__1_n_0;
  wire tmp7_reg_610_reg_i_15__1_n_0;
  wire tmp7_reg_610_reg_i_16__1_n_0;
  wire tmp7_reg_610_reg_i_17__1_n_0;
  wire tmp7_reg_610_reg_i_18__2_n_0;
  wire tmp7_reg_610_reg_i_19__0_n_0;
  wire tmp7_reg_610_reg_i_20__1_n_0;
  wire tmp7_reg_610_reg_i_21__1_n_0;
  wire tmp7_reg_610_reg_i_22__0_n_0;
  wire tmp7_reg_610_reg_i_23__1_n_0;
  wire tmp7_reg_610_reg_i_24__1_n_0;
  wire tmp7_reg_610_reg_i_25__1_n_0;
  wire tmp7_reg_610_reg_i_26__1_n_0;
  wire tmp7_reg_610_reg_i_27__1_n_0;
  wire tmp7_reg_610_reg_i_28__1_n_0;
  wire tmp7_reg_610_reg_i_2__1_n_2;
  wire tmp7_reg_610_reg_i_2__1_n_3;
  wire tmp7_reg_610_reg_i_3__1_n_0;
  wire tmp7_reg_610_reg_i_3__1_n_1;
  wire tmp7_reg_610_reg_i_3__1_n_2;
  wire tmp7_reg_610_reg_i_3__1_n_3;
  wire tmp7_reg_610_reg_i_4__1_n_0;
  wire tmp7_reg_610_reg_i_4__1_n_1;
  wire tmp7_reg_610_reg_i_4__1_n_2;
  wire tmp7_reg_610_reg_i_4__1_n_3;
  wire tmp7_reg_610_reg_i_5__1_n_3;
  wire tmp7_reg_610_reg_i_6__1_n_0;
  wire tmp7_reg_610_reg_i_6__1_n_1;
  wire tmp7_reg_610_reg_i_6__1_n_2;
  wire tmp7_reg_610_reg_i_6__1_n_3;
  wire tmp7_reg_610_reg_i_7__1_n_0;
  wire tmp7_reg_610_reg_i_8__1_n_0;
  wire tmp7_reg_610_reg_i_9__1_n_0;
  wire tmp7_reg_610_reg_n_100;
  wire tmp7_reg_610_reg_n_101;
  wire tmp7_reg_610_reg_n_102;
  wire tmp7_reg_610_reg_n_103;
  wire tmp7_reg_610_reg_n_104;
  wire tmp7_reg_610_reg_n_105;
  wire tmp7_reg_610_reg_n_95;
  wire tmp7_reg_610_reg_n_96;
  wire tmp7_reg_610_reg_n_97;
  wire tmp7_reg_610_reg_n_98;
  wire tmp7_reg_610_reg_n_99;
  wire tmp_24_reg_555_reg_n_100;
  wire tmp_24_reg_555_reg_n_101;
  wire tmp_24_reg_555_reg_n_102;
  wire tmp_24_reg_555_reg_n_103;
  wire tmp_24_reg_555_reg_n_104;
  wire tmp_24_reg_555_reg_n_105;
  wire tmp_24_reg_555_reg_n_95;
  wire tmp_24_reg_555_reg_n_96;
  wire tmp_24_reg_555_reg_n_97;
  wire tmp_24_reg_555_reg_n_98;
  wire tmp_24_reg_555_reg_n_99;
  wire tmp_27_fu_307_p2;
  wire tmp_28_fu_318_p2;
  wire \tmp_28_reg_574[0]_i_1__1_n_0 ;
  wire \tmp_28_reg_574_reg_n_0_[0] ;
  wire tmp_29_fu_324_p2;
  wire tmp_29_reg_578;
  wire \tmp_29_reg_578[0]_i_1__1_n_0 ;
  wire tmp_31_fu_467_p2;
  wire tmp_33_fu_386_p2_i_10__1_n_0;
  wire tmp_33_fu_386_p2_i_11__1_n_0;
  wire tmp_33_fu_386_p2_i_12__1_n_0;
  wire tmp_33_fu_386_p2_i_13__1_n_0;
  wire tmp_33_fu_386_p2_i_14__1_n_0;
  wire tmp_33_fu_386_p2_i_15__1_n_0;
  wire tmp_33_fu_386_p2_i_16__1_n_0;
  wire tmp_33_fu_386_p2_i_17__1_n_0;
  wire tmp_33_fu_386_p2_i_18__1_n_0;
  wire tmp_33_fu_386_p2_i_19__1_n_0;
  wire tmp_33_fu_386_p2_i_1__1_n_7;
  wire tmp_33_fu_386_p2_i_20__1_n_0;
  wire tmp_33_fu_386_p2_i_21__1_n_0;
  wire tmp_33_fu_386_p2_i_2__1_n_0;
  wire tmp_33_fu_386_p2_i_2__1_n_1;
  wire tmp_33_fu_386_p2_i_2__1_n_2;
  wire tmp_33_fu_386_p2_i_2__1_n_3;
  wire tmp_33_fu_386_p2_i_2__1_n_4;
  wire tmp_33_fu_386_p2_i_2__1_n_5;
  wire tmp_33_fu_386_p2_i_2__1_n_6;
  wire tmp_33_fu_386_p2_i_2__1_n_7;
  wire tmp_33_fu_386_p2_i_3__1_n_0;
  wire tmp_33_fu_386_p2_i_3__1_n_1;
  wire tmp_33_fu_386_p2_i_3__1_n_2;
  wire tmp_33_fu_386_p2_i_3__1_n_3;
  wire tmp_33_fu_386_p2_i_3__1_n_4;
  wire tmp_33_fu_386_p2_i_3__1_n_5;
  wire tmp_33_fu_386_p2_i_3__1_n_6;
  wire tmp_33_fu_386_p2_i_3__1_n_7;
  wire tmp_33_fu_386_p2_i_4__1_n_0;
  wire tmp_33_fu_386_p2_i_4__1_n_1;
  wire tmp_33_fu_386_p2_i_4__1_n_2;
  wire tmp_33_fu_386_p2_i_4__1_n_3;
  wire tmp_33_fu_386_p2_i_4__1_n_4;
  wire tmp_33_fu_386_p2_i_4__1_n_5;
  wire tmp_33_fu_386_p2_i_4__1_n_6;
  wire tmp_33_fu_386_p2_i_4__1_n_7;
  wire tmp_33_fu_386_p2_i_5__1_n_0;
  wire tmp_33_fu_386_p2_i_5__1_n_1;
  wire tmp_33_fu_386_p2_i_5__1_n_2;
  wire tmp_33_fu_386_p2_i_5__1_n_3;
  wire tmp_33_fu_386_p2_i_5__1_n_4;
  wire tmp_33_fu_386_p2_i_5__1_n_5;
  wire tmp_33_fu_386_p2_i_5__1_n_6;
  wire tmp_33_fu_386_p2_i_5__1_n_7;
  wire tmp_33_fu_386_p2_i_6__1_n_0;
  wire tmp_33_fu_386_p2_i_7__1_n_0;
  wire tmp_33_fu_386_p2_i_8__1_n_0;
  wire tmp_33_fu_386_p2_i_9__1_n_0;
  wire tmp_33_fu_386_p2_n_106;
  wire tmp_33_fu_386_p2_n_107;
  wire tmp_33_fu_386_p2_n_108;
  wire tmp_33_fu_386_p2_n_109;
  wire tmp_33_fu_386_p2_n_110;
  wire tmp_33_fu_386_p2_n_111;
  wire tmp_33_fu_386_p2_n_112;
  wire tmp_33_fu_386_p2_n_113;
  wire tmp_33_fu_386_p2_n_114;
  wire tmp_33_fu_386_p2_n_115;
  wire tmp_33_fu_386_p2_n_116;
  wire tmp_33_fu_386_p2_n_117;
  wire tmp_33_fu_386_p2_n_118;
  wire tmp_33_fu_386_p2_n_119;
  wire tmp_33_fu_386_p2_n_120;
  wire tmp_33_fu_386_p2_n_121;
  wire tmp_33_fu_386_p2_n_122;
  wire tmp_33_fu_386_p2_n_123;
  wire tmp_33_fu_386_p2_n_124;
  wire tmp_33_fu_386_p2_n_125;
  wire tmp_33_fu_386_p2_n_126;
  wire tmp_33_fu_386_p2_n_127;
  wire tmp_33_fu_386_p2_n_128;
  wire tmp_33_fu_386_p2_n_129;
  wire tmp_33_fu_386_p2_n_130;
  wire tmp_33_fu_386_p2_n_131;
  wire tmp_33_fu_386_p2_n_132;
  wire tmp_33_fu_386_p2_n_133;
  wire tmp_33_fu_386_p2_n_134;
  wire tmp_33_fu_386_p2_n_135;
  wire tmp_33_fu_386_p2_n_136;
  wire tmp_33_fu_386_p2_n_137;
  wire tmp_33_fu_386_p2_n_138;
  wire tmp_33_fu_386_p2_n_139;
  wire tmp_33_fu_386_p2_n_140;
  wire tmp_33_fu_386_p2_n_141;
  wire tmp_33_fu_386_p2_n_142;
  wire tmp_33_fu_386_p2_n_143;
  wire tmp_33_fu_386_p2_n_144;
  wire tmp_33_fu_386_p2_n_145;
  wire tmp_33_fu_386_p2_n_146;
  wire tmp_33_fu_386_p2_n_147;
  wire tmp_33_fu_386_p2_n_148;
  wire tmp_33_fu_386_p2_n_149;
  wire tmp_33_fu_386_p2_n_150;
  wire tmp_33_fu_386_p2_n_151;
  wire tmp_33_fu_386_p2_n_152;
  wire tmp_33_fu_386_p2_n_153;
  wire tmp_33_fu_386_p2_n_58;
  wire tmp_33_fu_386_p2_n_59;
  wire tmp_33_fu_386_p2_n_60;
  wire tmp_33_fu_386_p2_n_61;
  wire tmp_33_fu_386_p2_n_62;
  wire tmp_33_fu_386_p2_n_63;
  wire tmp_33_fu_386_p2_n_64;
  wire tmp_33_fu_386_p2_n_65;
  wire tmp_33_fu_386_p2_n_66;
  wire tmp_33_fu_386_p2_n_67;
  wire tmp_33_fu_386_p2_n_68;
  wire tmp_33_fu_386_p2_n_69;
  wire tmp_33_fu_386_p2_n_70;
  wire tmp_33_fu_386_p2_n_71;
  wire tmp_33_fu_386_p2_n_72;
  wire tmp_33_fu_386_p2_n_73;
  wire tmp_33_fu_386_p2_n_74;
  wire tmp_33_fu_386_p2_n_75;
  wire tmp_33_fu_386_p2_n_76;
  wire tmp_33_fu_386_p2_n_77;
  wire tmp_33_fu_386_p2_n_78;
  wire tmp_33_fu_386_p2_n_79;
  wire tmp_33_fu_386_p2_n_80;
  wire tmp_33_fu_386_p2_n_81;
  wire tmp_33_fu_386_p2_n_82;
  wire tmp_33_fu_386_p2_n_83;
  wire tmp_33_fu_386_p2_n_84;
  wire tmp_33_fu_386_p2_n_85;
  wire tmp_33_fu_386_p2_n_86;
  wire tmp_33_fu_386_p2_n_87;
  wire tmp_33_fu_386_p2_n_88;
  wire tmp_33_fu_386_p2_n_89;
  wire tmp_33_fu_386_p2_n_90;
  wire tmp_33_fu_386_p2_n_91;
  wire tmp_33_fu_386_p2_n_92;
  wire tmp_33_fu_386_p2_n_93;
  wire tmp_33_fu_386_p2_n_94;
  wire [9:0]tmp_33_reg_600;
  wire tmp_35_fu_478_p2_i_3__1_n_3;
  wire tmp_35_fu_478_p2_i_4__1_n_0;
  wire tmp_35_fu_478_p2_i_4__1_n_1;
  wire tmp_35_fu_478_p2_i_4__1_n_2;
  wire tmp_35_fu_478_p2_i_4__1_n_3;
  wire tmp_35_fu_478_p2_i_5__1_n_0;
  wire tmp_35_fu_478_p2_i_5__1_n_1;
  wire tmp_35_fu_478_p2_i_5__1_n_2;
  wire tmp_35_fu_478_p2_i_5__1_n_3;
  wire tmp_35_fu_478_p2_n_100;
  wire tmp_35_fu_478_p2_n_101;
  wire tmp_35_fu_478_p2_n_102;
  wire tmp_35_fu_478_p2_n_103;
  wire tmp_35_fu_478_p2_n_104;
  wire tmp_35_fu_478_p2_n_105;
  wire tmp_35_fu_478_p2_n_95;
  wire tmp_35_fu_478_p2_n_96;
  wire tmp_35_fu_478_p2_n_97;
  wire tmp_35_fu_478_p2_n_98;
  wire tmp_35_fu_478_p2_n_99;
  wire tmp_38_fu_408_p2;
  wire tmp_40_fu_359_p2;
  wire tmp_41_fu_419_p2;
  wire tmp_41_reg_623;
  wire \tmp_41_reg_623[0]_i_1__1_n_0 ;
  wire tmp_46_fu_425_p2;
  wire tmp_46_reg_627;
  wire \tmp_46_reg_627[0]_i_1__0_n_0 ;
  wire [10:0]tmp_51_reg_636;
  wire tmp_51_reg_6360;
  wire \tmp_51_reg_636[10]_i_10_n_0 ;
  wire \tmp_51_reg_636[10]_i_11_n_0 ;
  wire \tmp_51_reg_636[10]_i_12_n_0 ;
  wire \tmp_51_reg_636[10]_i_13_n_0 ;
  wire \tmp_51_reg_636[10]_i_14_n_0 ;
  wire \tmp_51_reg_636[10]_i_15_n_0 ;
  wire \tmp_51_reg_636[10]_i_16_n_0 ;
  wire \tmp_51_reg_636[10]_i_17_n_0 ;
  wire \tmp_51_reg_636[10]_i_18_n_0 ;
  wire \tmp_51_reg_636[10]_i_19_n_0 ;
  wire \tmp_51_reg_636[10]_i_20_n_0 ;
  wire \tmp_51_reg_636[10]_i_21_n_0 ;
  wire \tmp_51_reg_636[10]_i_5_n_0 ;
  wire \tmp_51_reg_636[10]_i_6_n_0 ;
  wire \tmp_51_reg_636[10]_i_7_n_0 ;
  wire \tmp_51_reg_636[10]_i_9_n_0 ;
  wire \tmp_51_reg_636[3]_i_2__0_n_0 ;
  wire \tmp_51_reg_636[3]_i_3__0_n_0 ;
  wire \tmp_51_reg_636[3]_i_4__0_n_0 ;
  wire \tmp_51_reg_636[3]_i_5__0_n_0 ;
  wire \tmp_51_reg_636[7]_i_2__0_n_0 ;
  wire \tmp_51_reg_636[7]_i_3__0_n_0 ;
  wire \tmp_51_reg_636[7]_i_4__0_n_0 ;
  wire \tmp_51_reg_636[7]_i_5__0_n_0 ;
  wire \tmp_51_reg_636_reg[10]_i_2_n_2 ;
  wire \tmp_51_reg_636_reg[10]_i_2_n_3 ;
  wire \tmp_51_reg_636_reg[10]_i_3_n_2 ;
  wire \tmp_51_reg_636_reg[10]_i_3_n_3 ;
  wire \tmp_51_reg_636_reg[10]_i_8_n_0 ;
  wire \tmp_51_reg_636_reg[10]_i_8_n_1 ;
  wire \tmp_51_reg_636_reg[10]_i_8_n_2 ;
  wire \tmp_51_reg_636_reg[10]_i_8_n_3 ;
  wire \tmp_51_reg_636_reg[3]_i_1__0_n_0 ;
  wire \tmp_51_reg_636_reg[3]_i_1__0_n_1 ;
  wire \tmp_51_reg_636_reg[3]_i_1__0_n_2 ;
  wire \tmp_51_reg_636_reg[3]_i_1__0_n_3 ;
  wire \tmp_51_reg_636_reg[7]_i_1__0_n_0 ;
  wire \tmp_51_reg_636_reg[7]_i_1__0_n_1 ;
  wire \tmp_51_reg_636_reg[7]_i_1__0_n_2 ;
  wire \tmp_51_reg_636_reg[7]_i_1__0_n_3 ;
  wire tmp_56_reg_5820;
  wire [15:0]width1_reg_194;
  wire \width2_reg_183[0]_i_2__1_n_0 ;
  wire \width2_reg_183[0]_i_4__1_n_0 ;
  wire [15:0]width2_reg_183_reg;
  wire \width2_reg_183_reg[0]_i_3__1_n_0 ;
  wire \width2_reg_183_reg[0]_i_3__1_n_1 ;
  wire \width2_reg_183_reg[0]_i_3__1_n_2 ;
  wire \width2_reg_183_reg[0]_i_3__1_n_3 ;
  wire \width2_reg_183_reg[0]_i_3__1_n_4 ;
  wire \width2_reg_183_reg[0]_i_3__1_n_5 ;
  wire \width2_reg_183_reg[0]_i_3__1_n_6 ;
  wire \width2_reg_183_reg[0]_i_3__1_n_7 ;
  wire \width2_reg_183_reg[12]_i_1__1_n_1 ;
  wire \width2_reg_183_reg[12]_i_1__1_n_2 ;
  wire \width2_reg_183_reg[12]_i_1__1_n_3 ;
  wire \width2_reg_183_reg[12]_i_1__1_n_4 ;
  wire \width2_reg_183_reg[12]_i_1__1_n_5 ;
  wire \width2_reg_183_reg[12]_i_1__1_n_6 ;
  wire \width2_reg_183_reg[12]_i_1__1_n_7 ;
  wire \width2_reg_183_reg[4]_i_1__1_n_0 ;
  wire \width2_reg_183_reg[4]_i_1__1_n_1 ;
  wire \width2_reg_183_reg[4]_i_1__1_n_2 ;
  wire \width2_reg_183_reg[4]_i_1__1_n_3 ;
  wire \width2_reg_183_reg[4]_i_1__1_n_4 ;
  wire \width2_reg_183_reg[4]_i_1__1_n_5 ;
  wire \width2_reg_183_reg[4]_i_1__1_n_6 ;
  wire \width2_reg_183_reg[4]_i_1__1_n_7 ;
  wire \width2_reg_183_reg[8]_i_1__1_n_0 ;
  wire \width2_reg_183_reg[8]_i_1__1_n_1 ;
  wire \width2_reg_183_reg[8]_i_1__1_n_2 ;
  wire \width2_reg_183_reg[8]_i_1__1_n_3 ;
  wire \width2_reg_183_reg[8]_i_1__1_n_4 ;
  wire \width2_reg_183_reg[8]_i_1__1_n_5 ;
  wire \width2_reg_183_reg[8]_i_1__1_n_6 ;
  wire \width2_reg_183_reg[8]_i_1__1_n_7 ;
  wire [10:0]width_1_fu_472_p2;
  wire [15:0]width_3_fu_413_p2;
  wire [15:0]width_3_reg_618;
  wire width_3_reg_6180;
  wire \width_3_reg_618_reg[12]_i_1__1_n_0 ;
  wire \width_3_reg_618_reg[12]_i_1__1_n_1 ;
  wire \width_3_reg_618_reg[12]_i_1__1_n_2 ;
  wire \width_3_reg_618_reg[12]_i_1__1_n_3 ;
  wire \width_3_reg_618_reg[15]_i_2__1_n_2 ;
  wire \width_3_reg_618_reg[15]_i_2__1_n_3 ;
  wire \width_3_reg_618_reg[4]_i_1__1_n_0 ;
  wire \width_3_reg_618_reg[4]_i_1__1_n_1 ;
  wire \width_3_reg_618_reg[4]_i_1__1_n_2 ;
  wire \width_3_reg_618_reg[4]_i_1__1_n_3 ;
  wire \width_3_reg_618_reg[8]_i_1__1_n_0 ;
  wire \width_3_reg_618_reg[8]_i_1__1_n_1 ;
  wire \width_3_reg_618_reg[8]_i_1__1_n_2 ;
  wire \width_3_reg_618_reg[8]_i_1__1_n_3 ;
  wire width_reg_2050;
  wire \width_reg_205[0]_i_2__1_n_0 ;
  wire [15:0]width_reg_205_reg;
  wire \width_reg_205_reg[0]_i_1__1_n_0 ;
  wire \width_reg_205_reg[0]_i_1__1_n_1 ;
  wire \width_reg_205_reg[0]_i_1__1_n_2 ;
  wire \width_reg_205_reg[0]_i_1__1_n_3 ;
  wire \width_reg_205_reg[0]_i_1__1_n_4 ;
  wire \width_reg_205_reg[0]_i_1__1_n_5 ;
  wire \width_reg_205_reg[0]_i_1__1_n_6 ;
  wire \width_reg_205_reg[0]_i_1__1_n_7 ;
  wire \width_reg_205_reg[12]_i_1__1_n_1 ;
  wire \width_reg_205_reg[12]_i_1__1_n_2 ;
  wire \width_reg_205_reg[12]_i_1__1_n_3 ;
  wire \width_reg_205_reg[12]_i_1__1_n_4 ;
  wire \width_reg_205_reg[12]_i_1__1_n_5 ;
  wire \width_reg_205_reg[12]_i_1__1_n_6 ;
  wire \width_reg_205_reg[12]_i_1__1_n_7 ;
  wire \width_reg_205_reg[4]_i_1__1_n_0 ;
  wire \width_reg_205_reg[4]_i_1__1_n_1 ;
  wire \width_reg_205_reg[4]_i_1__1_n_2 ;
  wire \width_reg_205_reg[4]_i_1__1_n_3 ;
  wire \width_reg_205_reg[4]_i_1__1_n_4 ;
  wire \width_reg_205_reg[4]_i_1__1_n_5 ;
  wire \width_reg_205_reg[4]_i_1__1_n_6 ;
  wire \width_reg_205_reg[4]_i_1__1_n_7 ;
  wire \width_reg_205_reg[8]_i_1__1_n_0 ;
  wire \width_reg_205_reg[8]_i_1__1_n_1 ;
  wire \width_reg_205_reg[8]_i_1__1_n_2 ;
  wire \width_reg_205_reg[8]_i_1__1_n_3 ;
  wire \width_reg_205_reg[8]_i_1__1_n_4 ;
  wire \width_reg_205_reg[8]_i_1__1_n_5 ;
  wire \width_reg_205_reg[8]_i_1__1_n_6 ;
  wire \width_reg_205_reg[8]_i_1__1_n_7 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__6_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[4]_i_2__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__5_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[6]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_10__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[7]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_2__1_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[7]_i_4__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_4__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_5__1_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_1_reg_550_reg[15]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_1_reg_550_reg[15]_i_1__1_O_UNCONNECTED ;
  wire [3:2]\NLW_height_1_reg_569_reg[15]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_1_reg_569_reg[15]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul5_reg_542_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_mul8_reg_537_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul8_reg_537_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_561_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_561_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_i_14__3_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_14__3_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_61__3_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_61__3_O_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp7_reg_610_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp7_reg_610_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp7_reg_610_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp7_reg_610_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp7_reg_610_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp7_reg_610_reg_i_2__1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp7_reg_610_reg_i_2__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp7_reg_610_reg_i_5__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp7_reg_610_reg_i_5__1_O_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_24_reg_555_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_24_reg_555_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_24_reg_555_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_24_reg_555_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_24_reg_555_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_33_fu_386_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_33_fu_386_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_386_p2_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_386_p2_i_1__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_33_fu_386_p2_i_1__1_O_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_35_fu_478_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_35_fu_478_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_478_p2_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_35_fu_478_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_35_fu_478_p2_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_35_fu_478_p2_i_3__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_35_fu_478_p2_i_3__1_O_UNCONNECTED;
  wire [3:2]\NLW_tmp_51_reg_636_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_51_reg_636_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_51_reg_636_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_51_reg_636_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_51_reg_636_reg[10]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_width2_reg_183_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_width_3_reg_618_reg[15]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_3_reg_618_reg[15]_i_2__1_O_UNCONNECTED ;
  wire [3:3]\NLW_width_reg_205_reg[12]_i_1__1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(grp_padding2d_fix16_1_fu_491_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond_fu_278_p2),
        .I3(ap_CS_fsm_state2),
        .O(grp_padding2d_fix16_1_fu_491_ap_done));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_27_fu_307_p2),
        .I2(grp_padding2d_fix16_1_fu_491_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(grp_padding2d_fix16_1_fu_491_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond_fu_278_p2),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[1]),
        .I1(grp_padding2d_fix16_1_fu_491_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(exitcond_fu_278_p2),
        .I4(ap_CS_fsm_state2),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF4F444F4F4F4F4F4)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(exitcond_fu_278_p2),
        .I1(ap_CS_fsm_state2),
        .I2(input_r_ce0),
        .I3(tmp_29_reg_578),
        .I4(\tmp_28_reg_574_reg_n_0_[0] ),
        .I5(tmp_38_fu_408_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__6 
       (.I0(depth_reg_125[15]),
        .O(\ap_CS_fsm[2]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__6 
       (.I0(depth_reg_125[14]),
        .I1(depth_reg_125[13]),
        .I2(depth_reg_125[12]),
        .O(\ap_CS_fsm[2]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__6 
       (.I0(depth_reg_125[11]),
        .I1(depth_reg_125[10]),
        .I2(depth_reg_125[9]),
        .O(\ap_CS_fsm[2]_i_6__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__6 
       (.I0(depth_reg_125[8]),
        .I1(depth_reg_125[7]),
        .I2(depth_reg_125[6]),
        .O(\ap_CS_fsm[2]_i_7__6_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[2]_i_8__6 
       (.I0(depth_reg_125[5]),
        .I1(depth_reg_125[4]),
        .I2(depth_reg_125[3]),
        .O(\ap_CS_fsm[2]_i_8__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__6 
       (.I0(depth_reg_125[2]),
        .I1(depth_reg_125[1]),
        .I2(depth_reg_125[0]),
        .O(\ap_CS_fsm[2]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \ap_CS_fsm[3]_i_1__12 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .I4(ap_CS_fsm_state4),
        .I5(tmp_40_fu_359_p2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_10__1 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .O(\ap_CS_fsm[4]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_11__1 
       (.I0(height_reg_160[5]),
        .I1(height_reg_160[4]),
        .O(\ap_CS_fsm[4]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_12__1 
       (.I0(height_reg_160[2]),
        .I1(height_reg_160[3]),
        .O(\ap_CS_fsm[4]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[4]_i_1__11 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_4__5 
       (.I0(height_reg_160[15]),
        .I1(height_reg_160[14]),
        .O(\ap_CS_fsm[4]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_5__5 
       (.I0(height_reg_160[13]),
        .I1(height_reg_160[12]),
        .O(\ap_CS_fsm[4]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_6__5 
       (.I0(height_reg_160[10]),
        .I1(height_reg_160[11]),
        .O(\ap_CS_fsm[4]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[4]_i_7__6 
       (.I0(height_reg_160[0]),
        .I1(height_reg_160[1]),
        .O(\ap_CS_fsm[4]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[4]_i_8__5 
       (.I0(height_reg_160[3]),
        .I1(height_reg_160[2]),
        .O(\ap_CS_fsm[4]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_9__5 
       (.I0(height_reg_160[9]),
        .I1(height_reg_160[8]),
        .O(\ap_CS_fsm[4]_i_9__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_10__1 
       (.I0(width2_reg_183_reg[4]),
        .I1(width2_reg_183_reg[5]),
        .O(\ap_CS_fsm[5]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \ap_CS_fsm[5]_i_1__6 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .I2(ap_CS_fsm_state8),
        .I3(tmp_31_fu_467_p2),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_4__1 
       (.I0(width2_reg_183_reg[15]),
        .I1(width2_reg_183_reg[14]),
        .O(\ap_CS_fsm[5]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_5__1 
       (.I0(width2_reg_183_reg[13]),
        .I1(width2_reg_183_reg[12]),
        .O(\ap_CS_fsm[5]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_6__1 
       (.I0(width2_reg_183_reg[5]),
        .I1(width2_reg_183_reg[4]),
        .O(\ap_CS_fsm[5]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_7__1 
       (.I0(width2_reg_183_reg[11]),
        .I1(width2_reg_183_reg[10]),
        .O(\ap_CS_fsm[5]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_8__1 
       (.I0(width2_reg_183_reg[9]),
        .I1(width2_reg_183_reg[8]),
        .O(\ap_CS_fsm[5]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_9__1 
       (.I0(width2_reg_183_reg[7]),
        .I1(width2_reg_183_reg[6]),
        .O(\ap_CS_fsm[5]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_10__1 
       (.I0(width1_reg_194[4]),
        .I1(width1_reg_194[5]),
        .O(\ap_CS_fsm[6]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[6]_i_1__6 
       (.I0(input_r_ce0),
        .I1(tmp_38_fu_408_p2),
        .I2(\tmp_28_reg_574_reg_n_0_[0] ),
        .I3(tmp_29_reg_578),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_4__1 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .O(\ap_CS_fsm[6]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_5__1 
       (.I0(width1_reg_194[13]),
        .I1(width1_reg_194[12]),
        .O(\ap_CS_fsm[6]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_6__1 
       (.I0(width1_reg_194[5]),
        .I1(width1_reg_194[4]),
        .O(\ap_CS_fsm[6]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_7__1 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .O(\ap_CS_fsm[6]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_8__1 
       (.I0(width1_reg_194[9]),
        .I1(width1_reg_194[8]),
        .O(\ap_CS_fsm[6]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_9__1 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .O(\ap_CS_fsm[6]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_11__1 
       (.I0(width_reg_205_reg[15]),
        .I1(width_reg_205_reg[14]),
        .O(\ap_CS_fsm[7]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_12__0 
       (.I0(width_reg_205_reg[13]),
        .I1(width_reg_205_reg[12]),
        .O(\ap_CS_fsm[7]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_13__1 
       (.I0(height_reg_160[5]),
        .I1(height_reg_160[4]),
        .O(\ap_CS_fsm[7]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_14__1 
       (.I0(height_reg_160[10]),
        .I1(height_reg_160[11]),
        .O(\ap_CS_fsm[7]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_15__1 
       (.I0(height_reg_160[9]),
        .I1(height_reg_160[8]),
        .O(\ap_CS_fsm[7]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_16__1 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .O(\ap_CS_fsm[7]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_17__1 
       (.I0(height_reg_160[4]),
        .I1(height_reg_160[5]),
        .O(\ap_CS_fsm[7]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[7]_i_18__1 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .I2(height_reg_160[9]),
        .I3(height_reg_160[8]),
        .O(\ap_CS_fsm[7]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_19__1 
       (.I0(width_reg_205_reg[5]),
        .I1(width_reg_205_reg[4]),
        .O(\ap_CS_fsm[7]_i_19__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[7]_i_1__7 
       (.I0(tmp_27_fu_307_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_28_fu_318_p2),
        .I3(tmp_31_fu_467_p2),
        .I4(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_20__1 
       (.I0(width_reg_205_reg[11]),
        .I1(width_reg_205_reg[10]),
        .O(\ap_CS_fsm[7]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_21__1 
       (.I0(width_reg_205_reg[9]),
        .I1(width_reg_205_reg[8]),
        .O(\ap_CS_fsm[7]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_22__1 
       (.I0(width_reg_205_reg[7]),
        .I1(width_reg_205_reg[6]),
        .O(\ap_CS_fsm[7]_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_23__1 
       (.I0(width_reg_205_reg[4]),
        .I1(width_reg_205_reg[5]),
        .O(\ap_CS_fsm[7]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[7]_i_3__1 
       (.I0(\ap_CS_fsm[7]_i_8__1_n_0 ),
        .I1(height_reg_160[1]),
        .I2(height_reg_160[0]),
        .I3(height_reg_160[3]),
        .I4(height_reg_160[2]),
        .I5(\ap_CS_fsm[7]_i_9__1_n_0 ),
        .O(tmp_28_fu_318_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_6__1 
       (.I0(height_reg_160[15]),
        .I1(height_reg_160[14]),
        .O(\ap_CS_fsm[7]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_7__1 
       (.I0(height_reg_160[13]),
        .I1(height_reg_160[12]),
        .O(\ap_CS_fsm[7]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[7]_i_8__1 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .I2(height_reg_160[5]),
        .I3(height_reg_160[4]),
        .O(\ap_CS_fsm[7]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[7]_i_9__1 
       (.I0(height_reg_160[12]),
        .I1(height_reg_160[13]),
        .I2(height_reg_160[14]),
        .I3(height_reg_160[15]),
        .I4(\ap_CS_fsm[7]_i_18__1_n_0 ),
        .O(\ap_CS_fsm[7]_i_9__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_1_fu_491_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__6 
       (.CI(\ap_CS_fsm_reg[2]_i_3__6_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__6_CO_UNCONNECTED [3:2],exitcond_fu_278_p2,\ap_CS_fsm_reg[2]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__6_n_0 ,\ap_CS_fsm[2]_i_5__6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__6 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__6_n_0 ,\ap_CS_fsm_reg[2]_i_3__6_n_1 ,\ap_CS_fsm_reg[2]_i_3__6_n_2 ,\ap_CS_fsm_reg[2]_i_3__6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__6_n_0 ,\ap_CS_fsm[2]_i_7__6_n_0 ,\ap_CS_fsm[2]_i_8__6_n_0 ,\ap_CS_fsm[2]_i_9__6_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__5 
       (.CI(\ap_CS_fsm_reg[4]_i_3__5_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2__5_CO_UNCONNECTED [3],tmp_29_fu_324_p2,\ap_CS_fsm_reg[4]_i_2__5_n_2 ,\ap_CS_fsm_reg[4]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__5_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[4]_i_4__5_n_0 ,\ap_CS_fsm[4]_i_5__5_n_0 ,\ap_CS_fsm[4]_i_6__5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__5 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__5_n_0 ,\ap_CS_fsm_reg[4]_i_3__5_n_1 ,\ap_CS_fsm_reg[4]_i_3__5_n_2 ,\ap_CS_fsm_reg[4]_i_3__5_n_3 }),
        .CYINIT(\ap_CS_fsm[4]_i_7__6_n_0 ),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[4]_i_8__5_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_9__5_n_0 ,\ap_CS_fsm[4]_i_10__1_n_0 ,\ap_CS_fsm[4]_i_11__1_n_0 ,\ap_CS_fsm[4]_i_12__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(input_r_ce0),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__1 
       (.CI(\ap_CS_fsm_reg[5]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2__1_CO_UNCONNECTED [3:2],tmp_40_fu_359_p2,\ap_CS_fsm_reg[5]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4__1_n_0 ,\ap_CS_fsm[5]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__1_n_0 ,\ap_CS_fsm_reg[5]_i_3__1_n_1 ,\ap_CS_fsm_reg[5]_i_3__1_n_2 ,\ap_CS_fsm_reg[5]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[5]_i_6__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_7__1_n_0 ,\ap_CS_fsm[5]_i_8__1_n_0 ,\ap_CS_fsm[5]_i_9__1_n_0 ,\ap_CS_fsm[5]_i_10__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[6]_i_2__1 
       (.CI(\ap_CS_fsm_reg[6]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[6]_i_2__1_CO_UNCONNECTED [3:2],tmp_38_fu_408_p2,\ap_CS_fsm_reg[6]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[6]_i_4__1_n_0 ,\ap_CS_fsm[6]_i_5__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[6]_i_3__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_3__1_n_0 ,\ap_CS_fsm_reg[6]_i_3__1_n_1 ,\ap_CS_fsm_reg[6]_i_3__1_n_2 ,\ap_CS_fsm_reg[6]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[6]_i_6__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_7__1_n_0 ,\ap_CS_fsm[6]_i_8__1_n_0 ,\ap_CS_fsm[6]_i_9__1_n_0 ,\ap_CS_fsm[6]_i_10__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[7]_i_10__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_10__0_n_0 ,\ap_CS_fsm_reg[7]_i_10__0_n_1 ,\ap_CS_fsm_reg[7]_i_10__0_n_2 ,\ap_CS_fsm_reg[7]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_19__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_10__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_20__1_n_0 ,\ap_CS_fsm[7]_i_21__1_n_0 ,\ap_CS_fsm[7]_i_22__1_n_0 ,\ap_CS_fsm[7]_i_23__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_2__1 
       (.CI(\ap_CS_fsm_reg[7]_i_5__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_2__1_CO_UNCONNECTED [3:2],tmp_27_fu_307_p2,\ap_CS_fsm_reg[7]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[7]_i_6__1_n_0 ,\ap_CS_fsm[7]_i_7__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_4__1 
       (.CI(\ap_CS_fsm_reg[7]_i_10__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_4__1_CO_UNCONNECTED [3:2],tmp_31_fu_467_p2,\ap_CS_fsm_reg[7]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_4__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[7]_i_11__1_n_0 ,\ap_CS_fsm[7]_i_12__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_5__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_5__1_n_0 ,\ap_CS_fsm_reg[7]_i_5__1_n_1 ,\ap_CS_fsm_reg[7]_i_5__1_n_2 ,\ap_CS_fsm_reg[7]_i_5__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_13__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_5__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_14__1_n_0 ,\ap_CS_fsm[7]_i_15__1_n_0 ,\ap_CS_fsm[7]_i_16__1_n_0 ,\ap_CS_fsm[7]_i_17__1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_1_reg_550[0]_i_1__1 
       (.I0(depth_reg_125[0]),
        .O(depth_1_fu_283_p2[0]));
  FDRE \depth_1_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[0]),
        .Q(depth_1_reg_550[0]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[10]),
        .Q(depth_1_reg_550[10]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[11]),
        .Q(depth_1_reg_550[11]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[12]),
        .Q(depth_1_reg_550[12]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[12]_i_1__1 
       (.CI(\depth_1_reg_550_reg[8]_i_1__1_n_0 ),
        .CO({\depth_1_reg_550_reg[12]_i_1__1_n_0 ,\depth_1_reg_550_reg[12]_i_1__1_n_1 ,\depth_1_reg_550_reg[12]_i_1__1_n_2 ,\depth_1_reg_550_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[12:9]),
        .S(depth_reg_125[12:9]));
  FDRE \depth_1_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[13]),
        .Q(depth_1_reg_550[13]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[14]),
        .Q(depth_1_reg_550[14]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[15]),
        .Q(depth_1_reg_550[15]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[15]_i_1__1 
       (.CI(\depth_1_reg_550_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_depth_1_reg_550_reg[15]_i_1__1_CO_UNCONNECTED [3:2],\depth_1_reg_550_reg[15]_i_1__1_n_2 ,\depth_1_reg_550_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_1_reg_550_reg[15]_i_1__1_O_UNCONNECTED [3],depth_1_fu_283_p2[15:13]}),
        .S({1'b0,depth_reg_125[15:13]}));
  FDRE \depth_1_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[1]),
        .Q(depth_1_reg_550[1]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[2]),
        .Q(depth_1_reg_550[2]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[3]),
        .Q(depth_1_reg_550[3]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[4]),
        .Q(depth_1_reg_550[4]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\depth_1_reg_550_reg[4]_i_1__1_n_0 ,\depth_1_reg_550_reg[4]_i_1__1_n_1 ,\depth_1_reg_550_reg[4]_i_1__1_n_2 ,\depth_1_reg_550_reg[4]_i_1__1_n_3 }),
        .CYINIT(depth_reg_125[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[4:1]),
        .S(depth_reg_125[4:1]));
  FDRE \depth_1_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[5]),
        .Q(depth_1_reg_550[5]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[6]),
        .Q(depth_1_reg_550[6]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[7]),
        .Q(depth_1_reg_550[7]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[8]),
        .Q(depth_1_reg_550[8]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[8]_i_1__1 
       (.CI(\depth_1_reg_550_reg[4]_i_1__1_n_0 ),
        .CO({\depth_1_reg_550_reg[8]_i_1__1_n_0 ,\depth_1_reg_550_reg[8]_i_1__1_n_1 ,\depth_1_reg_550_reg[8]_i_1__1_n_2 ,\depth_1_reg_550_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[8:5]),
        .S(depth_reg_125[8:5]));
  FDRE \depth_1_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[9]),
        .Q(depth_1_reg_550[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \depth_reg_125[15]_i_1__1 
       (.I0(grp_padding2d_fix16_1_fu_491_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_27_fu_307_p2),
        .I3(ap_CS_fsm_state3),
        .O(phi_mul4_reg_136));
  LUT2 #(
    .INIT(4'h2)) 
    \depth_reg_125[15]_i_2__1 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_27_fu_307_p2),
        .O(\depth_reg_125[15]_i_2__1_n_0 ));
  FDRE \depth_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[0]),
        .Q(depth_reg_125[0]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[10]),
        .Q(depth_reg_125[10]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[11]),
        .Q(depth_reg_125[11]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[12]),
        .Q(depth_reg_125[12]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[13]),
        .Q(depth_reg_125[13]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[14]),
        .Q(depth_reg_125[14]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[15]),
        .Q(depth_reg_125[15]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[1]),
        .Q(depth_reg_125[1]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[2]),
        .Q(depth_reg_125[2]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[3]),
        .Q(depth_reg_125[3]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[4]),
        .Q(depth_reg_125[4]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[5]),
        .Q(depth_reg_125[5]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[6]),
        .Q(depth_reg_125[6]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[7]),
        .Q(depth_reg_125[7]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[8]),
        .Q(depth_reg_125[8]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(depth_1_reg_550[9]),
        .Q(depth_reg_125[9]),
        .R(phi_mul4_reg_136));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_padding2d_fix16_1_fu_491_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(exitcond_fu_278_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_padding2d_fix16_1_fu_491_ap_start_reg),
        .O(\ap_CS_fsm_reg[21] ));
  LUT1 #(
    .INIT(2'h1)) 
    \height_1_reg_569[0]_i_1__1 
       (.I0(height_reg_160[0]),
        .O(height_1_fu_312_p2[0]));
  FDRE \height_1_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[0]),
        .Q(height_1_reg_569[0]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[10]),
        .Q(height_1_reg_569[10]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[11]),
        .Q(height_1_reg_569[11]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[12]),
        .Q(height_1_reg_569[12]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[12]_i_1__1 
       (.CI(\height_1_reg_569_reg[8]_i_1__1_n_0 ),
        .CO({\height_1_reg_569_reg[12]_i_1__1_n_0 ,\height_1_reg_569_reg[12]_i_1__1_n_1 ,\height_1_reg_569_reg[12]_i_1__1_n_2 ,\height_1_reg_569_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[12:9]),
        .S(height_reg_160[12:9]));
  FDRE \height_1_reg_569_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[13]),
        .Q(height_1_reg_569[13]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[14]),
        .Q(height_1_reg_569[14]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[15]),
        .Q(height_1_reg_569[15]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[15]_i_1__1 
       (.CI(\height_1_reg_569_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_height_1_reg_569_reg[15]_i_1__1_CO_UNCONNECTED [3:2],\height_1_reg_569_reg[15]_i_1__1_n_2 ,\height_1_reg_569_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_1_reg_569_reg[15]_i_1__1_O_UNCONNECTED [3],height_1_fu_312_p2[15:13]}),
        .S({1'b0,height_reg_160[15:13]}));
  FDRE \height_1_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[1]),
        .Q(height_1_reg_569[1]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[2]),
        .Q(height_1_reg_569[2]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[3]),
        .Q(height_1_reg_569[3]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[4]),
        .Q(height_1_reg_569[4]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\height_1_reg_569_reg[4]_i_1__1_n_0 ,\height_1_reg_569_reg[4]_i_1__1_n_1 ,\height_1_reg_569_reg[4]_i_1__1_n_2 ,\height_1_reg_569_reg[4]_i_1__1_n_3 }),
        .CYINIT(height_reg_160[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[4:1]),
        .S(height_reg_160[4:1]));
  FDRE \height_1_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[5]),
        .Q(height_1_reg_569[5]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[6]),
        .Q(height_1_reg_569[6]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[7]),
        .Q(height_1_reg_569[7]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[8]),
        .Q(height_1_reg_569[8]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[8]_i_1__1 
       (.CI(\height_1_reg_569_reg[4]_i_1__1_n_0 ),
        .CO({\height_1_reg_569_reg[8]_i_1__1_n_0 ,\height_1_reg_569_reg[8]_i_1__1_n_1 ,\height_1_reg_569_reg[8]_i_1__1_n_2 ,\height_1_reg_569_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[8:5]),
        .S(height_reg_160[8:5]));
  FDRE \height_1_reg_569_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[9]),
        .Q(height_1_reg_569[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \height_reg_160[15]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond_fu_278_p2),
        .O(height_reg_1600));
  LUT4 #(
    .INIT(16'hDF00)) 
    \height_reg_160[15]_i_2__1 
       (.I0(tmp_38_fu_408_p2),
        .I1(\tmp_28_reg_574_reg_n_0_[0] ),
        .I2(tmp_29_reg_578),
        .I3(input_r_ce0),
        .O(ap_NS_fsm13_out));
  FDRE \height_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[0]),
        .Q(height_reg_160[0]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[10]),
        .Q(height_reg_160[10]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[11]),
        .Q(height_reg_160[11]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[12]),
        .Q(height_reg_160[12]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[13]),
        .Q(height_reg_160[13]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[14]),
        .Q(height_reg_160[14]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[15]),
        .Q(height_reg_160[15]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[1]),
        .Q(height_reg_160[1]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[2]),
        .Q(height_reg_160[2]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[3]),
        .Q(height_reg_160[3]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[4]),
        .Q(height_reg_160[4]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[5]),
        .Q(height_reg_160[5]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[6]),
        .Q(height_reg_160[6]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[7]),
        .Q(height_reg_160[7]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[8]),
        .Q(height_reg_160[8]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[9]),
        .Q(height_reg_160[9]),
        .R(height_reg_1600));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_542[4]_i_1__0 
       (.I0(\phi_mul4_reg_136_reg_n_0_[4] ),
        .O(next_mul5_fu_273_p2[4]));
  FDRE \next_mul5_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[10]),
        .Q(next_mul5_reg_542[10]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[11]),
        .Q(next_mul5_reg_542[11]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[12]),
        .Q(next_mul5_reg_542[12]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[12]_i_1__0 
       (.CI(\next_mul5_reg_542_reg[8]_i_1__0_n_0 ),
        .CO({\next_mul5_reg_542_reg[12]_i_1__0_n_0 ,\next_mul5_reg_542_reg[12]_i_1__0_n_1 ,\next_mul5_reg_542_reg[12]_i_1__0_n_2 ,\next_mul5_reg_542_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul4_reg_136_reg_n_0_[12] ,\phi_mul4_reg_136_reg_n_0_[11] ,\phi_mul4_reg_136_reg_n_0_[10] ,\phi_mul4_reg_136_reg_n_0_[9] }),
        .O(next_mul5_fu_273_p2[12:9]),
        .S({\phi_mul4_reg_136_reg_n_0_[12] ,\phi_mul4_reg_136_reg_n_0_[11] ,\phi_mul4_reg_136_reg_n_0_[10] ,\phi_mul4_reg_136_reg_n_0_[9] }));
  FDRE \next_mul5_reg_542_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[13]),
        .Q(next_mul5_reg_542[13]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[14]),
        .Q(next_mul5_reg_542[14]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[15]),
        .Q(next_mul5_reg_542[15]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[16]),
        .Q(next_mul5_reg_542[16]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[16]_i_1__1 
       (.CI(\next_mul5_reg_542_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_next_mul5_reg_542_reg[16]_i_1__1_CO_UNCONNECTED [3],\next_mul5_reg_542_reg[16]_i_1__1_n_1 ,\next_mul5_reg_542_reg[16]_i_1__1_n_2 ,\next_mul5_reg_542_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul4_reg_136_reg_n_0_[15] ,\phi_mul4_reg_136_reg_n_0_[14] ,\phi_mul4_reg_136_reg_n_0_[13] }),
        .O(next_mul5_fu_273_p2[16:13]),
        .S({\phi_mul4_reg_136_reg_n_0_[16] ,\phi_mul4_reg_136_reg_n_0_[15] ,\phi_mul4_reg_136_reg_n_0_[14] ,\phi_mul4_reg_136_reg_n_0_[13] }));
  FDRE \next_mul5_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[4]),
        .Q(next_mul5_reg_542[4]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[5]),
        .Q(next_mul5_reg_542[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[6]),
        .Q(next_mul5_reg_542[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[7]),
        .Q(next_mul5_reg_542[7]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[8]),
        .Q(next_mul5_reg_542[8]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[8]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul5_reg_542_reg[8]_i_1__0_n_0 ,\next_mul5_reg_542_reg[8]_i_1__0_n_1 ,\next_mul5_reg_542_reg[8]_i_1__0_n_2 ,\next_mul5_reg_542_reg[8]_i_1__0_n_3 }),
        .CYINIT(\phi_mul4_reg_136_reg_n_0_[4] ),
        .DI({\phi_mul4_reg_136_reg_n_0_[8] ,\phi_mul4_reg_136_reg_n_0_[7] ,\phi_mul4_reg_136_reg_n_0_[6] ,\phi_mul4_reg_136_reg_n_0_[5] }),
        .O(next_mul5_fu_273_p2[8:5]),
        .S({\phi_mul4_reg_136_reg_n_0_[8] ,\phi_mul4_reg_136_reg_n_0_[7] ,\phi_mul4_reg_136_reg_n_0_[6] ,\phi_mul4_reg_136_reg_n_0_[5] }));
  FDRE \next_mul5_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[9]),
        .Q(next_mul5_reg_542[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[1]_i_1__0 
       (.I0(phi_mul7_reg_148[1]),
        .O(next_mul8_fu_268_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[5]_i_2__0 
       (.I0(phi_mul7_reg_148[3]),
        .O(\next_mul8_reg_537[5]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[5]_i_3__0 
       (.I0(phi_mul7_reg_148[2]),
        .O(\next_mul8_reg_537[5]_i_3__0_n_0 ));
  FDRE \next_mul8_reg_537_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[10]),
        .Q(next_mul8_reg_537[10]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[10]_i_1__0 
       (.CI(\next_mul8_reg_537_reg[9]_i_1__0_n_0 ),
        .CO(\NLW_next_mul8_reg_537_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul8_reg_537_reg[10]_i_1__0_O_UNCONNECTED [3:1],next_mul8_fu_268_p2[10]}),
        .S({1'b0,1'b0,1'b0,phi_mul7_reg_148[10]}));
  FDRE \next_mul8_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[1]),
        .Q(next_mul8_reg_537[1]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[2]),
        .Q(next_mul8_reg_537[2]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[3]),
        .Q(next_mul8_reg_537[3]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[4]),
        .Q(next_mul8_reg_537[4]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[5]),
        .Q(next_mul8_reg_537[5]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul8_reg_537_reg[5]_i_1__0_n_0 ,\next_mul8_reg_537_reg[5]_i_1__0_n_1 ,\next_mul8_reg_537_reg[5]_i_1__0_n_2 ,\next_mul8_reg_537_reg[5]_i_1__0_n_3 }),
        .CYINIT(phi_mul7_reg_148[1]),
        .DI(phi_mul7_reg_148[5:2]),
        .O(next_mul8_fu_268_p2[5:2]),
        .S({phi_mul7_reg_148[5:4],\next_mul8_reg_537[5]_i_2__0_n_0 ,\next_mul8_reg_537[5]_i_3__0_n_0 }));
  FDRE \next_mul8_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[6]),
        .Q(next_mul8_reg_537[6]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[7]),
        .Q(next_mul8_reg_537[7]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[8]),
        .Q(next_mul8_reg_537[8]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[9]),
        .Q(next_mul8_reg_537[9]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[9]_i_1__0 
       (.CI(\next_mul8_reg_537_reg[5]_i_1__0_n_0 ),
        .CO({\next_mul8_reg_537_reg[9]_i_1__0_n_0 ,\next_mul8_reg_537_reg[9]_i_1__0_n_1 ,\next_mul8_reg_537_reg[9]_i_1__0_n_2 ,\next_mul8_reg_537_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul7_reg_148[9:6]),
        .O(next_mul8_fu_268_p2[9:6]),
        .S(phi_mul7_reg_148[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_561[4]_i_1__0 
       (.I0(\phi_mul_reg_171_reg_n_0_[4] ),
        .O(next_mul_fu_294_p2[4]));
  FDRE \next_mul_reg_561_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[10]),
        .Q(next_mul_reg_561[10]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[10]_i_1 
       (.CI(\next_mul_reg_561_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_next_mul_reg_561_reg[10]_i_1_CO_UNCONNECTED [3:1],\next_mul_reg_561_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_mul_reg_171_reg_n_0_[9] }),
        .O({\NLW_next_mul_reg_561_reg[10]_i_1_O_UNCONNECTED [3:2],next_mul_fu_294_p2[10:9]}),
        .S({1'b0,1'b0,\phi_mul_reg_171_reg_n_0_[10] ,\phi_mul_reg_171_reg_n_0_[9] }));
  FDRE \next_mul_reg_561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[4]),
        .Q(next_mul_reg_561[4]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[5]),
        .Q(next_mul_reg_561[5]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[6]),
        .Q(next_mul_reg_561[6]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[7]),
        .Q(next_mul_reg_561[7]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[8]),
        .Q(next_mul_reg_561[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[8]_i_1__0 
       (.CI(1'b0),
        .CO({\next_mul_reg_561_reg[8]_i_1__0_n_0 ,\next_mul_reg_561_reg[8]_i_1__0_n_1 ,\next_mul_reg_561_reg[8]_i_1__0_n_2 ,\next_mul_reg_561_reg[8]_i_1__0_n_3 }),
        .CYINIT(\phi_mul_reg_171_reg_n_0_[4] ),
        .DI({\phi_mul_reg_171_reg_n_0_[8] ,\phi_mul_reg_171_reg_n_0_[7] ,\phi_mul_reg_171_reg_n_0_[6] ,\phi_mul_reg_171_reg_n_0_[5] }),
        .O(next_mul_fu_294_p2[8:5]),
        .S({\phi_mul_reg_171_reg_n_0_[8] ,\phi_mul_reg_171_reg_n_0_[7] ,\phi_mul_reg_171_reg_n_0_[6] ,\phi_mul_reg_171_reg_n_0_[5] }));
  FDRE \next_mul_reg_561_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[9]),
        .Q(next_mul_reg_561[9]),
        .R(1'b0));
  FDRE \phi_mul4_reg_136_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[10]),
        .Q(\phi_mul4_reg_136_reg_n_0_[10] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[11]),
        .Q(\phi_mul4_reg_136_reg_n_0_[11] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[12]),
        .Q(\phi_mul4_reg_136_reg_n_0_[12] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[13]),
        .Q(\phi_mul4_reg_136_reg_n_0_[13] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[14]),
        .Q(\phi_mul4_reg_136_reg_n_0_[14] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[15]),
        .Q(\phi_mul4_reg_136_reg_n_0_[15] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[16] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[16]),
        .Q(\phi_mul4_reg_136_reg_n_0_[16] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[4]),
        .Q(\phi_mul4_reg_136_reg_n_0_[4] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[5]),
        .Q(\phi_mul4_reg_136_reg_n_0_[5] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[6]),
        .Q(\phi_mul4_reg_136_reg_n_0_[6] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[7]),
        .Q(\phi_mul4_reg_136_reg_n_0_[7] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[8]),
        .Q(\phi_mul4_reg_136_reg_n_0_[8] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul5_reg_542[9]),
        .Q(\phi_mul4_reg_136_reg_n_0_[9] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[10]),
        .Q(phi_mul7_reg_148[10]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[1]),
        .Q(phi_mul7_reg_148[1]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[2]),
        .Q(phi_mul7_reg_148[2]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[3]),
        .Q(phi_mul7_reg_148[3]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[4]),
        .Q(phi_mul7_reg_148[4]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[5]),
        .Q(phi_mul7_reg_148[5]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[6]),
        .Q(phi_mul7_reg_148[6]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[7]),
        .Q(phi_mul7_reg_148[7]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[8]),
        .Q(phi_mul7_reg_148[8]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__1_n_0 ),
        .D(next_mul8_reg_537[9]),
        .Q(phi_mul7_reg_148[9]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul_reg_171_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[10]),
        .Q(\phi_mul_reg_171_reg_n_0_[10] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[4]),
        .Q(\phi_mul_reg_171_reg_n_0_[4] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[5]),
        .Q(\phi_mul_reg_171_reg_n_0_[5] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[6]),
        .Q(\phi_mul_reg_171_reg_n_0_[6] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[7]),
        .Q(\phi_mul_reg_171_reg_n_0_[7] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[8]),
        .Q(\phi_mul_reg_171_reg_n_0_[8] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[9]),
        .Q(\phi_mul_reg_171_reg_n_0_[9] ),
        .R(height_reg_1600));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_100
       (.I0(tmp_24_reg_555_reg_n_103),
        .I1(width2_reg_183_reg[2]),
        .O(ram_reg_i_100_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_101
       (.I0(tmp_24_reg_555_reg_n_104),
        .I1(width2_reg_183_reg[1]),
        .O(ram_reg_i_101_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_102
       (.I0(tmp_24_reg_555_reg_n_105),
        .I1(width2_reg_183_reg[0]),
        .O(ram_reg_i_102_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_103
       (.I0(width2_reg_183_reg[2]),
        .I1(tmp_24_reg_555_reg_n_103),
        .I2(width2_reg_183_reg[3]),
        .I3(tmp_24_reg_555_reg_n_102),
        .O(ram_reg_i_103_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_104
       (.I0(width2_reg_183_reg[1]),
        .I1(tmp_24_reg_555_reg_n_104),
        .I2(width2_reg_183_reg[2]),
        .I3(tmp_24_reg_555_reg_n_103),
        .O(ram_reg_i_104_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_i_105
       (.I0(width2_reg_183_reg[0]),
        .I1(tmp_24_reg_555_reg_n_105),
        .I2(width2_reg_183_reg[1]),
        .I3(tmp_24_reg_555_reg_n_104),
        .O(ram_reg_i_105_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_106
       (.I0(tmp_24_reg_555_reg_n_105),
        .I1(width2_reg_183_reg[0]),
        .O(ram_reg_i_106_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_10__2
       (.I0(ram_reg_i_50__2_n_0),
        .I1(ram_reg_i_51__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_11__2
       (.I0(ram_reg_i_52__2_n_0),
        .I1(ram_reg_i_53__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_12__5
       (.I0(ram_reg_i_54__3_n_0),
        .I1(ram_reg_i_55__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__2
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[15]),
        .O(DIADI[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__2
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[14]),
        .O(DIADI[14]));
  CARRY4 ram_reg_i_14__3
       (.CI(ram_reg_i_15__3_n_0),
        .CO({NLW_ram_reg_i_14__3_CO_UNCONNECTED[3:2],ram_reg_i_14__3_n_2,ram_reg_i_14__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_i_17__2_n_0,ram_reg_i_18__2_n_0}),
        .O({NLW_ram_reg_i_14__3_O_UNCONNECTED[3],input_r_address0[10:8]}),
        .S({1'b0,ram_reg_i_19__2_n_0,ram_reg_i_20__3_n_0,ram_reg_i_21__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__2
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[13]),
        .O(DIADI[13]));
  CARRY4 ram_reg_i_15__3
       (.CI(ram_reg_i_16__3_n_0),
        .CO({ram_reg_i_15__3_n_0,ram_reg_i_15__3_n_1,ram_reg_i_15__3_n_2,ram_reg_i_15__3_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_22__2_n_0,ram_reg_i_23__2_n_0,ram_reg_i_24__2_n_0,ram_reg_i_25__2_n_0}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_i_26__3_n_0,ram_reg_i_27__2_n_0,ram_reg_i_28__2_n_0,ram_reg_i_29__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__2
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[12]),
        .O(DIADI[12]));
  CARRY4 ram_reg_i_16__3
       (.CI(1'b0),
        .CO({ram_reg_i_16__3_n_0,ram_reg_i_16__3_n_1,ram_reg_i_16__3_n_2,ram_reg_i_16__3_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_i_30__0_n_0,ram_reg_i_31__2_n_0,ram_reg_i_32__4_n_0,ram_reg_i_33__2_n_0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_i_34__2_n_0,ram_reg_i_35__4_n_0,ram_reg_i_36__3_n_0,ram_reg_i_37__3_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_17__2
       (.I0(width1_reg_194[8]),
        .I1(tmp7_reg_610_reg_n_97),
        .O(ram_reg_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__3
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[11]),
        .O(DIADI[11]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_18__2
       (.I0(width1_reg_194[7]),
        .I1(tmp7_reg_610_reg_n_98),
        .O(ram_reg_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__3
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[10]),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'h6669)) 
    ram_reg_i_19__2
       (.I0(width1_reg_194[10]),
        .I1(tmp7_reg_610_reg_n_95),
        .I2(width1_reg_194[9]),
        .I3(tmp7_reg_610_reg_n_96),
        .O(ram_reg_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__3
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[9]),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    ram_reg_i_1__1
       (.I0(ram_reg_i_30__5_n_0),
        .I1(Q[1]),
        .I2(ram_reg),
        .I3(Q[2]),
        .O(Padding2D_3_array_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__2
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[8]),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_20__3
       (.I0(tmp7_reg_610_reg_n_97),
        .I1(width1_reg_194[8]),
        .I2(tmp7_reg_610_reg_n_96),
        .I3(width1_reg_194[9]),
        .O(ram_reg_i_20__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__2
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[7]),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_21__3
       (.I0(tmp7_reg_610_reg_n_98),
        .I1(width1_reg_194[7]),
        .I2(tmp7_reg_610_reg_n_97),
        .I3(width1_reg_194[8]),
        .O(ram_reg_i_21__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_22__2
       (.I0(width1_reg_194[6]),
        .I1(tmp7_reg_610_reg_n_99),
        .O(ram_reg_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__3
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[6]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_23__2
       (.I0(width1_reg_194[5]),
        .I1(tmp7_reg_610_reg_n_100),
        .O(ram_reg_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__3
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[5]),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_24__2
       (.I0(width1_reg_194[4]),
        .I1(tmp7_reg_610_reg_n_101),
        .O(ram_reg_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__3
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[4]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_25__2
       (.I0(width1_reg_194[3]),
        .I1(tmp7_reg_610_reg_n_102),
        .O(ram_reg_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__3
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[3]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__2
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[2]),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_26__3
       (.I0(tmp7_reg_610_reg_n_99),
        .I1(width1_reg_194[6]),
        .I2(tmp7_reg_610_reg_n_98),
        .I3(width1_reg_194[7]),
        .O(ram_reg_i_26__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__1
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[1]),
        .O(DIADI[1]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_27__2
       (.I0(tmp7_reg_610_reg_n_100),
        .I1(width1_reg_194[5]),
        .I2(tmp7_reg_610_reg_n_99),
        .I3(width1_reg_194[6]),
        .O(ram_reg_i_27__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_28__1
       (.I0(ap_CS_fsm_state7),
        .I1(DOADO[0]),
        .O(DIADI[0]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_28__2
       (.I0(tmp7_reg_610_reg_n_101),
        .I1(width1_reg_194[4]),
        .I2(tmp7_reg_610_reg_n_100),
        .I3(width1_reg_194[5]),
        .O(ram_reg_i_28__2_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_29__1
       (.I0(tmp7_reg_610_reg_n_102),
        .I1(width1_reg_194[3]),
        .I2(tmp7_reg_610_reg_n_101),
        .I3(width1_reg_194[4]),
        .O(ram_reg_i_29__1_n_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_i_29__4
       (.I0(output_r_address0115_out),
        .I1(output_r_address01),
        .I2(ram_reg_i_58__2_n_0),
        .I3(Q[1]),
        .O(WEA));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_2__2
       (.I0(ram_reg_i_31__1_n_0),
        .I1(ram_reg_i_32__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[10]),
        .O(ADDRARDADDR[10]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_30__0
       (.I0(width1_reg_194[2]),
        .I1(tmp7_reg_610_reg_n_103),
        .O(ram_reg_i_30__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_30__5
       (.I0(ap_CS_fsm_state4),
        .I1(output_r_address01),
        .I2(output_r_address0115_out),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .I5(Q[1]),
        .O(ram_reg_i_30__5_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_31__1
       (.I0(ram_reg_i_59__2_n_0),
        .I1(output_addr_14_reg_605),
        .I2(tmp_51_reg_636[10]),
        .I3(tmp_35_fu_478_p2_n_95),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_31__2
       (.I0(width1_reg_194[2]),
        .I1(tmp7_reg_610_reg_n_103),
        .O(ram_reg_i_31__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_32__3
       (.I0(data3[10]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[10]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_32__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_32__4
       (.I0(width1_reg_194[0]),
        .I1(tmp7_reg_610_reg_n_105),
        .O(ram_reg_i_32__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_33__2
       (.I0(tmp7_reg_610_reg_n_105),
        .I1(width1_reg_194[0]),
        .O(ram_reg_i_33__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_34__1
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[9]),
        .I2(tmp_51_reg_636[9]),
        .I3(tmp_35_fu_478_p2_n_96),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_34__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_34__2
       (.I0(tmp7_reg_610_reg_n_103),
        .I1(width1_reg_194[2]),
        .I2(tmp7_reg_610_reg_n_102),
        .I3(width1_reg_194[3]),
        .O(ram_reg_i_34__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_35__3
       (.I0(data3[9]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[9]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_35__3_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    ram_reg_i_35__4
       (.I0(tmp7_reg_610_reg_n_103),
        .I1(width1_reg_194[2]),
        .I2(width1_reg_194[1]),
        .I3(tmp7_reg_610_reg_n_104),
        .O(ram_reg_i_35__4_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_36__2
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[8]),
        .I2(tmp_51_reg_636[8]),
        .I3(tmp_35_fu_478_p2_n_97),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_36__2_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    ram_reg_i_36__3
       (.I0(tmp7_reg_610_reg_n_105),
        .I1(width1_reg_194[0]),
        .I2(tmp7_reg_610_reg_n_104),
        .I3(width1_reg_194[1]),
        .O(ram_reg_i_36__3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_37__2
       (.I0(data3[8]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[8]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_37__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_37__3
       (.I0(width1_reg_194[0]),
        .I1(tmp7_reg_610_reg_n_105),
        .O(ram_reg_i_37__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_38__1
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[7]),
        .I2(tmp_51_reg_636[7]),
        .I3(tmp_35_fu_478_p2_n_98),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_38__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_39__1
       (.I0(data3[7]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[7]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_39__1_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_3__2
       (.I0(ram_reg_i_34__1_n_0),
        .I1(ram_reg_i_35__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_41__0
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[6]),
        .I2(tmp_51_reg_636[6]),
        .I3(tmp_35_fu_478_p2_n_99),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_41__0_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_42__2
       (.I0(data3[6]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[6]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_42__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_43__0
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[5]),
        .I2(tmp_51_reg_636[5]),
        .I3(tmp_35_fu_478_p2_n_100),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_43__0_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_44__0
       (.I0(data3[5]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[5]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_45__2
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[4]),
        .I2(tmp_51_reg_636[4]),
        .I3(tmp_35_fu_478_p2_n_101),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_45__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_46__2
       (.I0(data3[4]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[4]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_46__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_47__1
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[3]),
        .I2(tmp_51_reg_636[3]),
        .I3(tmp_35_fu_478_p2_n_102),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_47__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_48__2
       (.I0(data3[3]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[3]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_48__2_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_4__2
       (.I0(ram_reg_i_36__2_n_0),
        .I1(ram_reg_i_37__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_50__2
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[2]),
        .I2(tmp_51_reg_636[2]),
        .I3(tmp_35_fu_478_p2_n_103),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_50__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_51__2
       (.I0(data3[2]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[2]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_51__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_52__2
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[1]),
        .I2(tmp_51_reg_636[1]),
        .I3(tmp_35_fu_478_p2_n_104),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_52__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_53__3
       (.I0(data3[1]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[1]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_53__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_54__3
       (.I0(ram_reg_i_59__2_n_0),
        .I1(tmp_33_reg_600[0]),
        .I2(tmp_51_reg_636[0]),
        .I3(tmp_35_fu_478_p2_n_105),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_54__3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_55__3
       (.I0(data3[0]),
        .I1(ram_reg_i_60__3_n_0),
        .I2(data4[0]),
        .I3(ram_reg_i_62__3_n_0),
        .O(ram_reg_i_55__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_56__2
       (.I0(tmp_29_reg_578),
        .I1(\tmp_28_reg_574_reg_n_0_[0] ),
        .I2(tmp_38_fu_408_p2),
        .I3(input_r_ce0),
        .I4(tmp_41_fu_419_p2),
        .O(output_r_address0115_out));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_i_57__2
       (.I0(tmp_46_fu_425_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_fu_419_p2),
        .O(output_r_address01));
  LUT6 #(
    .INIT(64'hF8FFF8F8F8F8F8F8)) 
    ram_reg_i_58__2
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .I2(width_reg_2050),
        .I3(tmp_41_reg_623),
        .I4(tmp_46_reg_627),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_58__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_i_59__2
       (.I0(tmp_41_fu_419_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(ram_reg_i_85_n_0),
        .O(ram_reg_i_59__2_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_5__2
       (.I0(ram_reg_i_38__1_n_0),
        .I1(ram_reg_i_39__1_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_i_60__3
       (.I0(ram_reg_i_85_n_0),
        .I1(tmp_41_fu_419_p2),
        .I2(ram_reg_i_86_n_0),
        .I3(tmp_38_fu_408_p2),
        .I4(input_r_ce0),
        .I5(tmp_46_fu_425_p2),
        .O(ram_reg_i_60__3_n_0));
  CARRY4 ram_reg_i_61__3
       (.CI(ram_reg_i_68__2_n_0),
        .CO({NLW_ram_reg_i_61__3_CO_UNCONNECTED[3:2],ram_reg_i_61__3_n_2,ram_reg_i_61__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_i_87_n_0,ram_reg_i_88_n_0}),
        .O({NLW_ram_reg_i_61__3_O_UNCONNECTED[3],data4[10:8]}),
        .S({1'b0,ram_reg_i_89_n_0,ram_reg_i_90_n_0,ram_reg_i_91_n_0}));
  LUT6 #(
    .INIT(64'h5155555550555555)) 
    ram_reg_i_62__3
       (.I0(ram_reg_i_85_n_0),
        .I1(tmp_41_fu_419_p2),
        .I2(ram_reg_i_86_n_0),
        .I3(tmp_38_fu_408_p2),
        .I4(input_r_ce0),
        .I5(tmp_46_fu_425_p2),
        .O(ram_reg_i_62__3_n_0));
  CARRY4 ram_reg_i_68__2
       (.CI(ram_reg_i_77__0_n_0),
        .CO({ram_reg_i_68__2_n_0,ram_reg_i_68__2_n_1,ram_reg_i_68__2_n_2,ram_reg_i_68__2_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_92_n_0,ram_reg_i_93_n_0,ram_reg_i_94_n_0,ram_reg_i_95_n_0}),
        .O(data4[7:4]),
        .S({ram_reg_i_96_n_0,ram_reg_i_97_n_0,ram_reg_i_98_n_0,ram_reg_i_99_n_0}));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_6__2
       (.I0(ram_reg_i_41__0_n_0),
        .I1(ram_reg_i_42__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[6]),
        .O(ADDRARDADDR[6]));
  CARRY4 ram_reg_i_77__0
       (.CI(1'b0),
        .CO({ram_reg_i_77__0_n_0,ram_reg_i_77__0_n_1,ram_reg_i_77__0_n_2,ram_reg_i_77__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_100_n_0,ram_reg_i_101_n_0,ram_reg_i_102_n_0,1'b0}),
        .O(data4[3:0]),
        .S({ram_reg_i_103_n_0,ram_reg_i_104_n_0,ram_reg_i_105_n_0,ram_reg_i_106_n_0}));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_7__2
       (.I0(ram_reg_i_43__0_n_0),
        .I1(ram_reg_i_44__0_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_85
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_i_85_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_86
       (.I0(\tmp_28_reg_574_reg_n_0_[0] ),
        .I1(tmp_29_reg_578),
        .O(ram_reg_i_86_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_87
       (.I0(tmp_24_reg_555_reg_n_97),
        .I1(\phi_mul_reg_171_reg_n_0_[8] ),
        .I2(width2_reg_183_reg[8]),
        .O(ram_reg_i_87_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_88
       (.I0(tmp_24_reg_555_reg_n_98),
        .I1(\phi_mul_reg_171_reg_n_0_[7] ),
        .I2(width2_reg_183_reg[7]),
        .O(ram_reg_i_88_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_89
       (.I0(tmp_24_reg_555_reg_n_96),
        .I1(\phi_mul_reg_171_reg_n_0_[9] ),
        .I2(width2_reg_183_reg[9]),
        .I3(tmp_24_reg_555_reg_n_95),
        .I4(\phi_mul_reg_171_reg_n_0_[10] ),
        .I5(width2_reg_183_reg[10]),
        .O(ram_reg_i_89_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_8__2
       (.I0(ram_reg_i_45__2_n_0),
        .I1(ram_reg_i_46__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_90
       (.I0(width2_reg_183_reg[8]),
        .I1(\phi_mul_reg_171_reg_n_0_[8] ),
        .I2(tmp_24_reg_555_reg_n_97),
        .I3(\phi_mul_reg_171_reg_n_0_[9] ),
        .I4(width2_reg_183_reg[9]),
        .I5(tmp_24_reg_555_reg_n_96),
        .O(ram_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_91
       (.I0(width2_reg_183_reg[7]),
        .I1(\phi_mul_reg_171_reg_n_0_[7] ),
        .I2(tmp_24_reg_555_reg_n_98),
        .I3(\phi_mul_reg_171_reg_n_0_[8] ),
        .I4(width2_reg_183_reg[8]),
        .I5(tmp_24_reg_555_reg_n_97),
        .O(ram_reg_i_91_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_92
       (.I0(tmp_24_reg_555_reg_n_99),
        .I1(\phi_mul_reg_171_reg_n_0_[6] ),
        .I2(width2_reg_183_reg[6]),
        .O(ram_reg_i_92_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_93
       (.I0(tmp_24_reg_555_reg_n_100),
        .I1(\phi_mul_reg_171_reg_n_0_[5] ),
        .I2(width2_reg_183_reg[5]),
        .O(ram_reg_i_93_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_94
       (.I0(tmp_24_reg_555_reg_n_101),
        .I1(\phi_mul_reg_171_reg_n_0_[4] ),
        .I2(width2_reg_183_reg[4]),
        .O(ram_reg_i_94_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_95
       (.I0(tmp_24_reg_555_reg_n_102),
        .I1(width2_reg_183_reg[3]),
        .O(ram_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_96
       (.I0(width2_reg_183_reg[6]),
        .I1(\phi_mul_reg_171_reg_n_0_[6] ),
        .I2(tmp_24_reg_555_reg_n_99),
        .I3(\phi_mul_reg_171_reg_n_0_[7] ),
        .I4(width2_reg_183_reg[7]),
        .I5(tmp_24_reg_555_reg_n_98),
        .O(ram_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_97
       (.I0(width2_reg_183_reg[5]),
        .I1(\phi_mul_reg_171_reg_n_0_[5] ),
        .I2(tmp_24_reg_555_reg_n_100),
        .I3(\phi_mul_reg_171_reg_n_0_[6] ),
        .I4(width2_reg_183_reg[6]),
        .I5(tmp_24_reg_555_reg_n_99),
        .O(ram_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_98
       (.I0(width2_reg_183_reg[4]),
        .I1(\phi_mul_reg_171_reg_n_0_[4] ),
        .I2(tmp_24_reg_555_reg_n_101),
        .I3(\phi_mul_reg_171_reg_n_0_[5] ),
        .I4(width2_reg_183_reg[5]),
        .I5(tmp_24_reg_555_reg_n_100),
        .O(ram_reg_i_98_n_0));
  LUT5 #(
    .INIT(32'h78878778)) 
    ram_reg_i_99
       (.I0(width2_reg_183_reg[3]),
        .I1(tmp_24_reg_555_reg_n_102),
        .I2(\phi_mul_reg_171_reg_n_0_[4] ),
        .I3(width2_reg_183_reg[4]),
        .I4(tmp_24_reg_555_reg_n_101),
        .O(ram_reg_i_99_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_9__2
       (.I0(ram_reg_i_47__1_n_0),
        .I1(ram_reg_i_48__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_228_fu_377_Padding2D_3_array_address0[3]),
        .O(ADDRARDADDR[3]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp7_reg_610_reg
       (.A({A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp7_reg_610_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp7_reg_610_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp7_reg_610_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp7_reg_610_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_56_reg_5820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp7_reg_610_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp7_reg_610_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp7_reg_610_reg_P_UNCONNECTED[47:11],tmp7_reg_610_reg_n_95,tmp7_reg_610_reg_n_96,tmp7_reg_610_reg_n_97,tmp7_reg_610_reg_n_98,tmp7_reg_610_reg_n_99,tmp7_reg_610_reg_n_100,tmp7_reg_610_reg_n_101,tmp7_reg_610_reg_n_102,tmp7_reg_610_reg_n_103,tmp7_reg_610_reg_n_104,tmp7_reg_610_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp7_reg_610_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp7_reg_610_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp7_reg_610_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp7_reg_610_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp7_reg_610_reg_i_10__1
       (.CI(1'b0),
        .CO({tmp7_reg_610_reg_i_10__1_n_0,tmp7_reg_610_reg_i_10__1_n_1,tmp7_reg_610_reg_i_10__1_n_2,tmp7_reg_610_reg_i_10__1_n_3}),
        .CYINIT(height_reg_160[0]),
        .DI(height_reg_160[4:1]),
        .O(tmp2_cast_fu_341_p1[4:1]),
        .S({tmp7_reg_610_reg_i_25__1_n_0,tmp7_reg_610_reg_i_26__1_n_0,tmp7_reg_610_reg_i_27__1_n_0,tmp7_reg_610_reg_i_28__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_11__1
       (.I0(tmp2_cast_fu_341_p1[7]),
        .I1(phi_mul7_reg_148[7]),
        .O(tmp7_reg_610_reg_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_12__1
       (.I0(tmp2_cast_fu_341_p1[6]),
        .I1(phi_mul7_reg_148[6]),
        .O(tmp7_reg_610_reg_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_13__1
       (.I0(tmp2_cast_fu_341_p1[5]),
        .I1(phi_mul7_reg_148[5]),
        .O(tmp7_reg_610_reg_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_14__1
       (.I0(tmp2_cast_fu_341_p1[4]),
        .I1(phi_mul7_reg_148[4]),
        .O(tmp7_reg_610_reg_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_15__1
       (.I0(tmp2_cast_fu_341_p1[3]),
        .I1(phi_mul7_reg_148[3]),
        .O(tmp7_reg_610_reg_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_16__1
       (.I0(tmp2_cast_fu_341_p1[2]),
        .I1(phi_mul7_reg_148[2]),
        .O(tmp7_reg_610_reg_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_17__1
       (.I0(tmp2_cast_fu_341_p1[1]),
        .I1(phi_mul7_reg_148[1]),
        .O(tmp7_reg_610_reg_i_17__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_18__2
       (.I0(height_reg_160[0]),
        .O(tmp7_reg_610_reg_i_18__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_19__0
       (.I0(height_reg_160[10]),
        .O(tmp7_reg_610_reg_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    tmp7_reg_610_reg_i_1__1
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(tmp_56_reg_5820));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_20__1
       (.I0(height_reg_160[9]),
        .O(tmp7_reg_610_reg_i_20__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_21__1
       (.I0(height_reg_160[8]),
        .O(tmp7_reg_610_reg_i_21__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_22__0
       (.I0(height_reg_160[7]),
        .O(tmp7_reg_610_reg_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_23__1
       (.I0(height_reg_160[6]),
        .O(tmp7_reg_610_reg_i_23__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_24__1
       (.I0(height_reg_160[5]),
        .O(tmp7_reg_610_reg_i_24__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_25__1
       (.I0(height_reg_160[4]),
        .O(tmp7_reg_610_reg_i_25__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_26__1
       (.I0(height_reg_160[3]),
        .O(tmp7_reg_610_reg_i_26__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_27__1
       (.I0(height_reg_160[2]),
        .O(tmp7_reg_610_reg_i_27__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_28__1
       (.I0(height_reg_160[1]),
        .O(tmp7_reg_610_reg_i_28__1_n_0));
  CARRY4 tmp7_reg_610_reg_i_2__1
       (.CI(tmp7_reg_610_reg_i_3__1_n_0),
        .CO({NLW_tmp7_reg_610_reg_i_2__1_CO_UNCONNECTED[3:2],tmp7_reg_610_reg_i_2__1_n_2,tmp7_reg_610_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp2_cast_fu_341_p1[9:8]}),
        .O({NLW_tmp7_reg_610_reg_i_2__1_O_UNCONNECTED[3],A[10:8]}),
        .S({1'b0,tmp7_reg_610_reg_i_7__1_n_0,tmp7_reg_610_reg_i_8__1_n_0,tmp7_reg_610_reg_i_9__1_n_0}));
  CARRY4 tmp7_reg_610_reg_i_3__1
       (.CI(tmp7_reg_610_reg_i_4__1_n_0),
        .CO({tmp7_reg_610_reg_i_3__1_n_0,tmp7_reg_610_reg_i_3__1_n_1,tmp7_reg_610_reg_i_3__1_n_2,tmp7_reg_610_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_341_p1[7:4]),
        .O(A[7:4]),
        .S({tmp7_reg_610_reg_i_11__1_n_0,tmp7_reg_610_reg_i_12__1_n_0,tmp7_reg_610_reg_i_13__1_n_0,tmp7_reg_610_reg_i_14__1_n_0}));
  CARRY4 tmp7_reg_610_reg_i_4__1
       (.CI(1'b0),
        .CO({tmp7_reg_610_reg_i_4__1_n_0,tmp7_reg_610_reg_i_4__1_n_1,tmp7_reg_610_reg_i_4__1_n_2,tmp7_reg_610_reg_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp2_cast_fu_341_p1[3:1],1'b0}),
        .O(A[3:0]),
        .S({tmp7_reg_610_reg_i_15__1_n_0,tmp7_reg_610_reg_i_16__1_n_0,tmp7_reg_610_reg_i_17__1_n_0,tmp7_reg_610_reg_i_18__2_n_0}));
  CARRY4 tmp7_reg_610_reg_i_5__1
       (.CI(tmp7_reg_610_reg_i_6__1_n_0),
        .CO({NLW_tmp7_reg_610_reg_i_5__1_CO_UNCONNECTED[3:1],tmp7_reg_610_reg_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,height_reg_160[9]}),
        .O({NLW_tmp7_reg_610_reg_i_5__1_O_UNCONNECTED[3:2],tmp2_cast_fu_341_p1[10:9]}),
        .S({1'b0,1'b0,tmp7_reg_610_reg_i_19__0_n_0,tmp7_reg_610_reg_i_20__1_n_0}));
  CARRY4 tmp7_reg_610_reg_i_6__1
       (.CI(tmp7_reg_610_reg_i_10__1_n_0),
        .CO({tmp7_reg_610_reg_i_6__1_n_0,tmp7_reg_610_reg_i_6__1_n_1,tmp7_reg_610_reg_i_6__1_n_2,tmp7_reg_610_reg_i_6__1_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[8:5]),
        .O(tmp2_cast_fu_341_p1[8:5]),
        .S({tmp7_reg_610_reg_i_21__1_n_0,tmp7_reg_610_reg_i_22__0_n_0,tmp7_reg_610_reg_i_23__1_n_0,tmp7_reg_610_reg_i_24__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_7__1
       (.I0(tmp2_cast_fu_341_p1[10]),
        .I1(phi_mul7_reg_148[10]),
        .O(tmp7_reg_610_reg_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_8__1
       (.I0(tmp2_cast_fu_341_p1[9]),
        .I1(phi_mul7_reg_148[9]),
        .O(tmp7_reg_610_reg_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_9__1
       (.I0(tmp2_cast_fu_341_p1[8]),
        .I1(phi_mul7_reg_148[8]),
        .O(tmp7_reg_610_reg_i_9__1_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_24_reg_555_reg
       (.A({next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10:4],1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_24_reg_555_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_24_reg_555_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_24_reg_555_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_24_reg_555_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_125[15]_i_2__1_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(height_reg_1600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_24_reg_555_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_24_reg_555_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_24_reg_555_reg_P_UNCONNECTED[47:11],tmp_24_reg_555_reg_n_95,tmp_24_reg_555_reg_n_96,tmp_24_reg_555_reg_n_97,tmp_24_reg_555_reg_n_98,tmp_24_reg_555_reg_n_99,tmp_24_reg_555_reg_n_100,tmp_24_reg_555_reg_n_101,tmp_24_reg_555_reg_n_102,tmp_24_reg_555_reg_n_103,tmp_24_reg_555_reg_n_104,tmp_24_reg_555_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_24_reg_555_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_24_reg_555_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_24_reg_555_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul4_reg_136),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_24_reg_555_reg_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_28_reg_574[0]_i_1__1 
       (.I0(tmp_28_fu_318_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .O(\tmp_28_reg_574[0]_i_1__1_n_0 ));
  FDRE \tmp_28_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_reg_574[0]_i_1__1_n_0 ),
        .Q(\tmp_28_reg_574_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_29_reg_578[0]_i_1__1 
       (.I0(tmp_29_fu_324_p2),
        .I1(tmp_27_fu_307_p2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_28_fu_318_p2),
        .I4(tmp_29_reg_578),
        .O(\tmp_29_reg_578[0]_i_1__1_n_0 ));
  FDRE \tmp_29_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_29_reg_578[0]_i_1__1_n_0 ),
        .Q(tmp_29_reg_578),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_33_fu_386_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_33_fu_386_p2_i_1__1_n_7,tmp_33_fu_386_p2_i_2__1_n_4,tmp_33_fu_386_p2_i_2__1_n_5,tmp_33_fu_386_p2_i_2__1_n_6,tmp_33_fu_386_p2_i_2__1_n_7,tmp_33_fu_386_p2_i_3__1_n_4,tmp_33_fu_386_p2_i_3__1_n_5,tmp_33_fu_386_p2_i_3__1_n_6,tmp_33_fu_386_p2_i_3__1_n_7,tmp_33_fu_386_p2_i_4__1_n_4,tmp_33_fu_386_p2_i_4__1_n_5,tmp_33_fu_386_p2_i_4__1_n_6,tmp_33_fu_386_p2_i_4__1_n_7,tmp_33_fu_386_p2_i_5__1_n_4,tmp_33_fu_386_p2_i_5__1_n_5,tmp_33_fu_386_p2_i_5__1_n_6,tmp_33_fu_386_p2_i_5__1_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_33_fu_386_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_33_fu_386_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_33_fu_386_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_33_fu_386_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_56_reg_5820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_33_fu_386_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_33_fu_386_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_33_fu_386_p2_n_58,tmp_33_fu_386_p2_n_59,tmp_33_fu_386_p2_n_60,tmp_33_fu_386_p2_n_61,tmp_33_fu_386_p2_n_62,tmp_33_fu_386_p2_n_63,tmp_33_fu_386_p2_n_64,tmp_33_fu_386_p2_n_65,tmp_33_fu_386_p2_n_66,tmp_33_fu_386_p2_n_67,tmp_33_fu_386_p2_n_68,tmp_33_fu_386_p2_n_69,tmp_33_fu_386_p2_n_70,tmp_33_fu_386_p2_n_71,tmp_33_fu_386_p2_n_72,tmp_33_fu_386_p2_n_73,tmp_33_fu_386_p2_n_74,tmp_33_fu_386_p2_n_75,tmp_33_fu_386_p2_n_76,tmp_33_fu_386_p2_n_77,tmp_33_fu_386_p2_n_78,tmp_33_fu_386_p2_n_79,tmp_33_fu_386_p2_n_80,tmp_33_fu_386_p2_n_81,tmp_33_fu_386_p2_n_82,tmp_33_fu_386_p2_n_83,tmp_33_fu_386_p2_n_84,tmp_33_fu_386_p2_n_85,tmp_33_fu_386_p2_n_86,tmp_33_fu_386_p2_n_87,tmp_33_fu_386_p2_n_88,tmp_33_fu_386_p2_n_89,tmp_33_fu_386_p2_n_90,tmp_33_fu_386_p2_n_91,tmp_33_fu_386_p2_n_92,tmp_33_fu_386_p2_n_93,tmp_33_fu_386_p2_n_94,output_addr_14_reg_605,tmp_33_reg_600}),
        .PATTERNBDETECT(NLW_tmp_33_fu_386_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_33_fu_386_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_33_fu_386_p2_n_106,tmp_33_fu_386_p2_n_107,tmp_33_fu_386_p2_n_108,tmp_33_fu_386_p2_n_109,tmp_33_fu_386_p2_n_110,tmp_33_fu_386_p2_n_111,tmp_33_fu_386_p2_n_112,tmp_33_fu_386_p2_n_113,tmp_33_fu_386_p2_n_114,tmp_33_fu_386_p2_n_115,tmp_33_fu_386_p2_n_116,tmp_33_fu_386_p2_n_117,tmp_33_fu_386_p2_n_118,tmp_33_fu_386_p2_n_119,tmp_33_fu_386_p2_n_120,tmp_33_fu_386_p2_n_121,tmp_33_fu_386_p2_n_122,tmp_33_fu_386_p2_n_123,tmp_33_fu_386_p2_n_124,tmp_33_fu_386_p2_n_125,tmp_33_fu_386_p2_n_126,tmp_33_fu_386_p2_n_127,tmp_33_fu_386_p2_n_128,tmp_33_fu_386_p2_n_129,tmp_33_fu_386_p2_n_130,tmp_33_fu_386_p2_n_131,tmp_33_fu_386_p2_n_132,tmp_33_fu_386_p2_n_133,tmp_33_fu_386_p2_n_134,tmp_33_fu_386_p2_n_135,tmp_33_fu_386_p2_n_136,tmp_33_fu_386_p2_n_137,tmp_33_fu_386_p2_n_138,tmp_33_fu_386_p2_n_139,tmp_33_fu_386_p2_n_140,tmp_33_fu_386_p2_n_141,tmp_33_fu_386_p2_n_142,tmp_33_fu_386_p2_n_143,tmp_33_fu_386_p2_n_144,tmp_33_fu_386_p2_n_145,tmp_33_fu_386_p2_n_146,tmp_33_fu_386_p2_n_147,tmp_33_fu_386_p2_n_148,tmp_33_fu_386_p2_n_149,tmp_33_fu_386_p2_n_150,tmp_33_fu_386_p2_n_151,tmp_33_fu_386_p2_n_152,tmp_33_fu_386_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_33_fu_386_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_10__1
       (.I0(height_reg_160[11]),
        .I1(\phi_mul4_reg_136_reg_n_0_[11] ),
        .O(tmp_33_fu_386_p2_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_11__1
       (.I0(height_reg_160[10]),
        .I1(\phi_mul4_reg_136_reg_n_0_[10] ),
        .O(tmp_33_fu_386_p2_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_12__1
       (.I0(height_reg_160[9]),
        .I1(\phi_mul4_reg_136_reg_n_0_[9] ),
        .O(tmp_33_fu_386_p2_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_13__1
       (.I0(height_reg_160[8]),
        .I1(\phi_mul4_reg_136_reg_n_0_[8] ),
        .O(tmp_33_fu_386_p2_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_14__1
       (.I0(height_reg_160[7]),
        .I1(\phi_mul4_reg_136_reg_n_0_[7] ),
        .O(tmp_33_fu_386_p2_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_15__1
       (.I0(height_reg_160[6]),
        .I1(\phi_mul4_reg_136_reg_n_0_[6] ),
        .O(tmp_33_fu_386_p2_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_16__1
       (.I0(height_reg_160[5]),
        .I1(\phi_mul4_reg_136_reg_n_0_[5] ),
        .O(tmp_33_fu_386_p2_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_17__1
       (.I0(height_reg_160[4]),
        .I1(\phi_mul4_reg_136_reg_n_0_[4] ),
        .O(tmp_33_fu_386_p2_i_17__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_386_p2_i_18__1
       (.I0(height_reg_160[3]),
        .O(tmp_33_fu_386_p2_i_18__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_386_p2_i_19__1
       (.I0(height_reg_160[2]),
        .O(tmp_33_fu_386_p2_i_19__1_n_0));
  CARRY4 tmp_33_fu_386_p2_i_1__1
       (.CI(tmp_33_fu_386_p2_i_2__1_n_0),
        .CO(NLW_tmp_33_fu_386_p2_i_1__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_33_fu_386_p2_i_1__1_O_UNCONNECTED[3:1],tmp_33_fu_386_p2_i_1__1_n_7}),
        .S({1'b0,1'b0,1'b0,\phi_mul4_reg_136_reg_n_0_[16] }));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_386_p2_i_20__1
       (.I0(height_reg_160[1]),
        .O(tmp_33_fu_386_p2_i_20__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_386_p2_i_21__1
       (.I0(height_reg_160[0]),
        .O(tmp_33_fu_386_p2_i_21__1_n_0));
  CARRY4 tmp_33_fu_386_p2_i_2__1
       (.CI(tmp_33_fu_386_p2_i_3__1_n_0),
        .CO({tmp_33_fu_386_p2_i_2__1_n_0,tmp_33_fu_386_p2_i_2__1_n_1,tmp_33_fu_386_p2_i_2__1_n_2,tmp_33_fu_386_p2_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[15:12]),
        .O({tmp_33_fu_386_p2_i_2__1_n_4,tmp_33_fu_386_p2_i_2__1_n_5,tmp_33_fu_386_p2_i_2__1_n_6,tmp_33_fu_386_p2_i_2__1_n_7}),
        .S({tmp_33_fu_386_p2_i_6__1_n_0,tmp_33_fu_386_p2_i_7__1_n_0,tmp_33_fu_386_p2_i_8__1_n_0,tmp_33_fu_386_p2_i_9__1_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_3__1
       (.CI(tmp_33_fu_386_p2_i_4__1_n_0),
        .CO({tmp_33_fu_386_p2_i_3__1_n_0,tmp_33_fu_386_p2_i_3__1_n_1,tmp_33_fu_386_p2_i_3__1_n_2,tmp_33_fu_386_p2_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[11:8]),
        .O({tmp_33_fu_386_p2_i_3__1_n_4,tmp_33_fu_386_p2_i_3__1_n_5,tmp_33_fu_386_p2_i_3__1_n_6,tmp_33_fu_386_p2_i_3__1_n_7}),
        .S({tmp_33_fu_386_p2_i_10__1_n_0,tmp_33_fu_386_p2_i_11__1_n_0,tmp_33_fu_386_p2_i_12__1_n_0,tmp_33_fu_386_p2_i_13__1_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_4__1
       (.CI(tmp_33_fu_386_p2_i_5__1_n_0),
        .CO({tmp_33_fu_386_p2_i_4__1_n_0,tmp_33_fu_386_p2_i_4__1_n_1,tmp_33_fu_386_p2_i_4__1_n_2,tmp_33_fu_386_p2_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[7:4]),
        .O({tmp_33_fu_386_p2_i_4__1_n_4,tmp_33_fu_386_p2_i_4__1_n_5,tmp_33_fu_386_p2_i_4__1_n_6,tmp_33_fu_386_p2_i_4__1_n_7}),
        .S({tmp_33_fu_386_p2_i_14__1_n_0,tmp_33_fu_386_p2_i_15__1_n_0,tmp_33_fu_386_p2_i_16__1_n_0,tmp_33_fu_386_p2_i_17__1_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_5__1
       (.CI(1'b0),
        .CO({tmp_33_fu_386_p2_i_5__1_n_0,tmp_33_fu_386_p2_i_5__1_n_1,tmp_33_fu_386_p2_i_5__1_n_2,tmp_33_fu_386_p2_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[3:0]),
        .O({tmp_33_fu_386_p2_i_5__1_n_4,tmp_33_fu_386_p2_i_5__1_n_5,tmp_33_fu_386_p2_i_5__1_n_6,tmp_33_fu_386_p2_i_5__1_n_7}),
        .S({tmp_33_fu_386_p2_i_18__1_n_0,tmp_33_fu_386_p2_i_19__1_n_0,tmp_33_fu_386_p2_i_20__1_n_0,tmp_33_fu_386_p2_i_21__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_6__1
       (.I0(height_reg_160[15]),
        .I1(\phi_mul4_reg_136_reg_n_0_[15] ),
        .O(tmp_33_fu_386_p2_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_7__1
       (.I0(height_reg_160[14]),
        .I1(\phi_mul4_reg_136_reg_n_0_[14] ),
        .O(tmp_33_fu_386_p2_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_8__1
       (.I0(height_reg_160[13]),
        .I1(\phi_mul4_reg_136_reg_n_0_[13] ),
        .O(tmp_33_fu_386_p2_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_9__1
       (.I0(height_reg_160[12]),
        .I1(\phi_mul4_reg_136_reg_n_0_[12] ),
        .O(tmp_33_fu_386_p2_i_9__1_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_35_fu_478_p2
       (.A({next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10],next_mul5_reg_542[10:4],1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_35_fu_478_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_35_fu_478_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,width_1_fu_472_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_35_fu_478_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_35_fu_478_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_125[15]_i_2__1_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(width_reg_2050),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(height_reg_1600),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_35_fu_478_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_35_fu_478_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_35_fu_478_p2_P_UNCONNECTED[47:11],tmp_35_fu_478_p2_n_95,tmp_35_fu_478_p2_n_96,tmp_35_fu_478_p2_n_97,tmp_35_fu_478_p2_n_98,tmp_35_fu_478_p2_n_99,tmp_35_fu_478_p2_n_100,tmp_35_fu_478_p2_n_101,tmp_35_fu_478_p2_n_102,tmp_35_fu_478_p2_n_103,tmp_35_fu_478_p2_n_104,tmp_35_fu_478_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_35_fu_478_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_35_fu_478_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_35_fu_478_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul4_reg_136),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(ap_NS_fsm18_out),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_35_fu_478_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_35_fu_478_p2_i_1__1
       (.I0(tmp_31_fu_467_p2),
        .I1(ap_CS_fsm_state8),
        .O(width_reg_2050));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_35_fu_478_p2_i_2__1
       (.I0(tmp_27_fu_307_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_28_fu_318_p2),
        .O(ap_NS_fsm18_out));
  CARRY4 tmp_35_fu_478_p2_i_3__1
       (.CI(tmp_35_fu_478_p2_i_4__1_n_0),
        .CO({NLW_tmp_35_fu_478_p2_i_3__1_CO_UNCONNECTED[3:1],tmp_35_fu_478_p2_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_35_fu_478_p2_i_3__1_O_UNCONNECTED[3:2],width_1_fu_472_p2[10:9]}),
        .S({1'b0,1'b0,width_reg_205_reg[10:9]}));
  CARRY4 tmp_35_fu_478_p2_i_4__1
       (.CI(tmp_35_fu_478_p2_i_5__1_n_0),
        .CO({tmp_35_fu_478_p2_i_4__1_n_0,tmp_35_fu_478_p2_i_4__1_n_1,tmp_35_fu_478_p2_i_4__1_n_2,tmp_35_fu_478_p2_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_472_p2[8:5]),
        .S(width_reg_205_reg[8:5]));
  CARRY4 tmp_35_fu_478_p2_i_5__1
       (.CI(1'b0),
        .CO({tmp_35_fu_478_p2_i_5__1_n_0,tmp_35_fu_478_p2_i_5__1_n_1,tmp_35_fu_478_p2_i_5__1_n_2,tmp_35_fu_478_p2_i_5__1_n_3}),
        .CYINIT(width_reg_205_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_472_p2[4:1]),
        .S(width_reg_205_reg[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_35_fu_478_p2_i_6__1
       (.I0(width_reg_205_reg[0]),
        .O(width_1_fu_472_p2[0]));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \tmp_41_reg_623[0]_i_1__1 
       (.I0(tmp_41_fu_419_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_reg_623),
        .O(\tmp_41_reg_623[0]_i_1__1_n_0 ));
  FDRE \tmp_41_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_41_reg_623[0]_i_1__1_n_0 ),
        .Q(tmp_41_reg_623),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_reg_627[0]_i_1__0 
       (.I0(tmp_46_fu_425_p2),
        .I1(ap_NS_fsm[6]),
        .I2(tmp_41_fu_419_p2),
        .I3(tmp_46_reg_627),
        .O(\tmp_46_reg_627[0]_i_1__0_n_0 ));
  FDRE \tmp_46_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_46_reg_627[0]_i_1__0_n_0 ),
        .Q(tmp_46_reg_627),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \tmp_51_reg_636[10]_i_1 
       (.I0(tmp_46_fu_425_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_fu_419_p2),
        .O(tmp_51_reg_6360));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[10]_i_10 
       (.I0(width1_reg_194[13]),
        .I1(width1_reg_194[12]),
        .O(\tmp_51_reg_636[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[10]_i_11 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .O(\tmp_51_reg_636[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[10]_i_12 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .I2(width1_reg_194[5]),
        .I3(width1_reg_194[4]),
        .O(\tmp_51_reg_636[10]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[10]_i_13 
       (.I0(width1_reg_194[1]),
        .I1(width1_reg_194[0]),
        .I2(width1_reg_194[3]),
        .I3(width1_reg_194[2]),
        .O(\tmp_51_reg_636[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[10]_i_14 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .I2(width1_reg_194[9]),
        .I3(width1_reg_194[8]),
        .O(\tmp_51_reg_636[10]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[10]_i_15 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .I2(width1_reg_194[13]),
        .I3(width1_reg_194[12]),
        .O(\tmp_51_reg_636[10]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_51_reg_636[10]_i_16 
       (.I0(width1_reg_194[0]),
        .I1(width1_reg_194[1]),
        .O(\tmp_51_reg_636[10]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_51_reg_636[10]_i_17 
       (.I0(width1_reg_194[3]),
        .I1(width1_reg_194[2]),
        .O(\tmp_51_reg_636[10]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[10]_i_18 
       (.I0(width1_reg_194[9]),
        .I1(width1_reg_194[8]),
        .O(\tmp_51_reg_636[10]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[10]_i_19 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .O(\tmp_51_reg_636[10]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[10]_i_20 
       (.I0(width1_reg_194[5]),
        .I1(width1_reg_194[4]),
        .O(\tmp_51_reg_636[10]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_51_reg_636[10]_i_21 
       (.I0(width1_reg_194[2]),
        .I1(width1_reg_194[3]),
        .O(\tmp_51_reg_636[10]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_51_reg_636[10]_i_4 
       (.I0(\tmp_51_reg_636[10]_i_12_n_0 ),
        .I1(\tmp_51_reg_636[10]_i_13_n_0 ),
        .I2(\tmp_51_reg_636[10]_i_14_n_0 ),
        .I3(\tmp_51_reg_636[10]_i_15_n_0 ),
        .O(tmp_41_fu_419_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[10]_i_5 
       (.I0(output_addr_14_reg_605),
        .I1(width1_reg_194[10]),
        .O(\tmp_51_reg_636[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[10]_i_6 
       (.I0(tmp_33_reg_600[9]),
        .I1(width1_reg_194[9]),
        .O(\tmp_51_reg_636[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[10]_i_7 
       (.I0(tmp_33_reg_600[8]),
        .I1(width1_reg_194[8]),
        .O(\tmp_51_reg_636[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[10]_i_9 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .O(\tmp_51_reg_636[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_2__0 
       (.I0(tmp_33_reg_600[3]),
        .I1(width1_reg_194[3]),
        .O(\tmp_51_reg_636[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_3__0 
       (.I0(tmp_33_reg_600[2]),
        .I1(width1_reg_194[2]),
        .O(\tmp_51_reg_636[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_4__0 
       (.I0(tmp_33_reg_600[1]),
        .I1(width1_reg_194[1]),
        .O(\tmp_51_reg_636[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_5__0 
       (.I0(tmp_33_reg_600[0]),
        .I1(width1_reg_194[0]),
        .O(\tmp_51_reg_636[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_2__0 
       (.I0(tmp_33_reg_600[7]),
        .I1(width1_reg_194[7]),
        .O(\tmp_51_reg_636[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_3__0 
       (.I0(tmp_33_reg_600[6]),
        .I1(width1_reg_194[6]),
        .O(\tmp_51_reg_636[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_4__0 
       (.I0(tmp_33_reg_600[5]),
        .I1(width1_reg_194[5]),
        .O(\tmp_51_reg_636[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_5__0 
       (.I0(tmp_33_reg_600[4]),
        .I1(width1_reg_194[4]),
        .O(\tmp_51_reg_636[7]_i_5__0_n_0 ));
  FDRE \tmp_51_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[0]),
        .Q(tmp_51_reg_636[0]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[10] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[10]),
        .Q(tmp_51_reg_636[10]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[10]_i_2 
       (.CI(\tmp_51_reg_636_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_tmp_51_reg_636_reg[10]_i_2_CO_UNCONNECTED [3:2],\tmp_51_reg_636_reg[10]_i_2_n_2 ,\tmp_51_reg_636_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_33_reg_600[9:8]}),
        .O({\NLW_tmp_51_reg_636_reg[10]_i_2_O_UNCONNECTED [3],data3[10:8]}),
        .S({1'b0,\tmp_51_reg_636[10]_i_5_n_0 ,\tmp_51_reg_636[10]_i_6_n_0 ,\tmp_51_reg_636[10]_i_7_n_0 }));
  CARRY4 \tmp_51_reg_636_reg[10]_i_3 
       (.CI(\tmp_51_reg_636_reg[10]_i_8_n_0 ),
        .CO({\NLW_tmp_51_reg_636_reg[10]_i_3_CO_UNCONNECTED [3],tmp_46_fu_425_p2,\tmp_51_reg_636_reg[10]_i_3_n_2 ,\tmp_51_reg_636_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_51_reg_636_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_51_reg_636[10]_i_9_n_0 ,\tmp_51_reg_636[10]_i_10_n_0 ,\tmp_51_reg_636[10]_i_11_n_0 }));
  CARRY4 \tmp_51_reg_636_reg[10]_i_8 
       (.CI(1'b0),
        .CO({\tmp_51_reg_636_reg[10]_i_8_n_0 ,\tmp_51_reg_636_reg[10]_i_8_n_1 ,\tmp_51_reg_636_reg[10]_i_8_n_2 ,\tmp_51_reg_636_reg[10]_i_8_n_3 }),
        .CYINIT(\tmp_51_reg_636[10]_i_16_n_0 ),
        .DI({1'b0,1'b0,1'b0,\tmp_51_reg_636[10]_i_17_n_0 }),
        .O(\NLW_tmp_51_reg_636_reg[10]_i_8_O_UNCONNECTED [3:0]),
        .S({\tmp_51_reg_636[10]_i_18_n_0 ,\tmp_51_reg_636[10]_i_19_n_0 ,\tmp_51_reg_636[10]_i_20_n_0 ,\tmp_51_reg_636[10]_i_21_n_0 }));
  FDRE \tmp_51_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[1]),
        .Q(tmp_51_reg_636[1]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[2]),
        .Q(tmp_51_reg_636[2]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[3]),
        .Q(tmp_51_reg_636[3]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp_51_reg_636_reg[3]_i_1__0_n_0 ,\tmp_51_reg_636_reg[3]_i_1__0_n_1 ,\tmp_51_reg_636_reg[3]_i_1__0_n_2 ,\tmp_51_reg_636_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_600[3:0]),
        .O(data3[3:0]),
        .S({\tmp_51_reg_636[3]_i_2__0_n_0 ,\tmp_51_reg_636[3]_i_3__0_n_0 ,\tmp_51_reg_636[3]_i_4__0_n_0 ,\tmp_51_reg_636[3]_i_5__0_n_0 }));
  FDRE \tmp_51_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[4]),
        .Q(tmp_51_reg_636[4]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[5]),
        .Q(tmp_51_reg_636[5]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[6]),
        .Q(tmp_51_reg_636[6]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[7]),
        .Q(tmp_51_reg_636[7]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[7]_i_1__0 
       (.CI(\tmp_51_reg_636_reg[3]_i_1__0_n_0 ),
        .CO({\tmp_51_reg_636_reg[7]_i_1__0_n_0 ,\tmp_51_reg_636_reg[7]_i_1__0_n_1 ,\tmp_51_reg_636_reg[7]_i_1__0_n_2 ,\tmp_51_reg_636_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_600[7:4]),
        .O(data3[7:4]),
        .S({\tmp_51_reg_636[7]_i_2__0_n_0 ,\tmp_51_reg_636[7]_i_3__0_n_0 ,\tmp_51_reg_636[7]_i_4__0_n_0 ,\tmp_51_reg_636[7]_i_5__0_n_0 }));
  FDRE \tmp_51_reg_636_reg[8] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[8]),
        .Q(tmp_51_reg_636[8]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[9] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[9]),
        .Q(tmp_51_reg_636[9]),
        .R(1'b0));
  FDRE \width1_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[0]),
        .Q(width1_reg_194[0]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[10]),
        .Q(width1_reg_194[10]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[11]),
        .Q(width1_reg_194[11]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[12]),
        .Q(width1_reg_194[12]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[13]),
        .Q(width1_reg_194[13]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[14]),
        .Q(width1_reg_194[14]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[15]),
        .Q(width1_reg_194[15]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[1]),
        .Q(width1_reg_194[1]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[2]),
        .Q(width1_reg_194[2]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[3]),
        .Q(width1_reg_194[3]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[4]),
        .Q(width1_reg_194[4]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[5]),
        .Q(width1_reg_194[5]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[6]),
        .Q(width1_reg_194[6]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[7]),
        .Q(width1_reg_194[7]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[8]),
        .Q(width1_reg_194[8]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[9]),
        .Q(width1_reg_194[9]),
        .R(ap_CS_fsm_state5));
  LUT4 #(
    .INIT(16'h0040)) 
    \width2_reg_183[0]_i_1__1 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(ap_NS_fsm16_out));
  LUT2 #(
    .INIT(4'h8)) 
    \width2_reg_183[0]_i_2__1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .O(\width2_reg_183[0]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \width2_reg_183[0]_i_4__1 
       (.I0(width2_reg_183_reg[0]),
        .O(\width2_reg_183[0]_i_4__1_n_0 ));
  FDRE \width2_reg_183_reg[0] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__1_n_7 ),
        .Q(width2_reg_183_reg[0]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\width2_reg_183_reg[0]_i_3__1_n_0 ,\width2_reg_183_reg[0]_i_3__1_n_1 ,\width2_reg_183_reg[0]_i_3__1_n_2 ,\width2_reg_183_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width2_reg_183_reg[0]_i_3__1_n_4 ,\width2_reg_183_reg[0]_i_3__1_n_5 ,\width2_reg_183_reg[0]_i_3__1_n_6 ,\width2_reg_183_reg[0]_i_3__1_n_7 }),
        .S({width2_reg_183_reg[3:1],\width2_reg_183[0]_i_4__1_n_0 }));
  FDRE \width2_reg_183_reg[10] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__1_n_5 ),
        .Q(width2_reg_183_reg[10]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[11] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__1_n_4 ),
        .Q(width2_reg_183_reg[11]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[12] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__1_n_7 ),
        .Q(width2_reg_183_reg[12]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[12]_i_1__1 
       (.CI(\width2_reg_183_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_width2_reg_183_reg[12]_i_1__1_CO_UNCONNECTED [3],\width2_reg_183_reg[12]_i_1__1_n_1 ,\width2_reg_183_reg[12]_i_1__1_n_2 ,\width2_reg_183_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[12]_i_1__1_n_4 ,\width2_reg_183_reg[12]_i_1__1_n_5 ,\width2_reg_183_reg[12]_i_1__1_n_6 ,\width2_reg_183_reg[12]_i_1__1_n_7 }),
        .S(width2_reg_183_reg[15:12]));
  FDRE \width2_reg_183_reg[13] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__1_n_6 ),
        .Q(width2_reg_183_reg[13]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[14] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__1_n_5 ),
        .Q(width2_reg_183_reg[14]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[15] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__1_n_4 ),
        .Q(width2_reg_183_reg[15]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[1] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__1_n_6 ),
        .Q(width2_reg_183_reg[1]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[2] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__1_n_5 ),
        .Q(width2_reg_183_reg[2]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[3] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__1_n_4 ),
        .Q(width2_reg_183_reg[3]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[4] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__1_n_7 ),
        .Q(width2_reg_183_reg[4]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[4]_i_1__1 
       (.CI(\width2_reg_183_reg[0]_i_3__1_n_0 ),
        .CO({\width2_reg_183_reg[4]_i_1__1_n_0 ,\width2_reg_183_reg[4]_i_1__1_n_1 ,\width2_reg_183_reg[4]_i_1__1_n_2 ,\width2_reg_183_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[4]_i_1__1_n_4 ,\width2_reg_183_reg[4]_i_1__1_n_5 ,\width2_reg_183_reg[4]_i_1__1_n_6 ,\width2_reg_183_reg[4]_i_1__1_n_7 }),
        .S(width2_reg_183_reg[7:4]));
  FDRE \width2_reg_183_reg[5] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__1_n_6 ),
        .Q(width2_reg_183_reg[5]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[6] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__1_n_5 ),
        .Q(width2_reg_183_reg[6]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[7] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__1_n_4 ),
        .Q(width2_reg_183_reg[7]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[8] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__1_n_7 ),
        .Q(width2_reg_183_reg[8]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[8]_i_1__1 
       (.CI(\width2_reg_183_reg[4]_i_1__1_n_0 ),
        .CO({\width2_reg_183_reg[8]_i_1__1_n_0 ,\width2_reg_183_reg[8]_i_1__1_n_1 ,\width2_reg_183_reg[8]_i_1__1_n_2 ,\width2_reg_183_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[8]_i_1__1_n_4 ,\width2_reg_183_reg[8]_i_1__1_n_5 ,\width2_reg_183_reg[8]_i_1__1_n_6 ,\width2_reg_183_reg[8]_i_1__1_n_7 }),
        .S(width2_reg_183_reg[11:8]));
  FDRE \width2_reg_183_reg[9] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__1_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__1_n_6 ),
        .Q(width2_reg_183_reg[9]),
        .R(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \width_3_reg_618[0]_i_1__1 
       (.I0(width1_reg_194[0]),
        .O(width_3_fu_413_p2[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \width_3_reg_618[15]_i_1__1 
       (.I0(input_r_ce0),
        .I1(tmp_29_reg_578),
        .I2(\tmp_28_reg_574_reg_n_0_[0] ),
        .O(width_3_reg_6180));
  FDRE \width_3_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[0]),
        .Q(width_3_reg_618[0]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[10] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[10]),
        .Q(width_3_reg_618[10]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[11] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[11]),
        .Q(width_3_reg_618[11]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[12] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[12]),
        .Q(width_3_reg_618[12]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[12]_i_1__1 
       (.CI(\width_3_reg_618_reg[8]_i_1__1_n_0 ),
        .CO({\width_3_reg_618_reg[12]_i_1__1_n_0 ,\width_3_reg_618_reg[12]_i_1__1_n_1 ,\width_3_reg_618_reg[12]_i_1__1_n_2 ,\width_3_reg_618_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[12:9]),
        .S(width1_reg_194[12:9]));
  FDRE \width_3_reg_618_reg[13] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[13]),
        .Q(width_3_reg_618[13]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[14] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[14]),
        .Q(width_3_reg_618[14]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[15] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[15]),
        .Q(width_3_reg_618[15]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[15]_i_2__1 
       (.CI(\width_3_reg_618_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_width_3_reg_618_reg[15]_i_2__1_CO_UNCONNECTED [3:2],\width_3_reg_618_reg[15]_i_2__1_n_2 ,\width_3_reg_618_reg[15]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_3_reg_618_reg[15]_i_2__1_O_UNCONNECTED [3],width_3_fu_413_p2[15:13]}),
        .S({1'b0,width1_reg_194[15:13]}));
  FDRE \width_3_reg_618_reg[1] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[1]),
        .Q(width_3_reg_618[1]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[2] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[2]),
        .Q(width_3_reg_618[2]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[3] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[3]),
        .Q(width_3_reg_618[3]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[4] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[4]),
        .Q(width_3_reg_618[4]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\width_3_reg_618_reg[4]_i_1__1_n_0 ,\width_3_reg_618_reg[4]_i_1__1_n_1 ,\width_3_reg_618_reg[4]_i_1__1_n_2 ,\width_3_reg_618_reg[4]_i_1__1_n_3 }),
        .CYINIT(width1_reg_194[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[4:1]),
        .S(width1_reg_194[4:1]));
  FDRE \width_3_reg_618_reg[5] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[5]),
        .Q(width_3_reg_618[5]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[6] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[6]),
        .Q(width_3_reg_618[6]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[7] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[7]),
        .Q(width_3_reg_618[7]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[8] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[8]),
        .Q(width_3_reg_618[8]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[8]_i_1__1 
       (.CI(\width_3_reg_618_reg[4]_i_1__1_n_0 ),
        .CO({\width_3_reg_618_reg[8]_i_1__1_n_0 ,\width_3_reg_618_reg[8]_i_1__1_n_1 ,\width_3_reg_618_reg[8]_i_1__1_n_2 ,\width_3_reg_618_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[8:5]),
        .S(width1_reg_194[8:5]));
  FDRE \width_3_reg_618_reg[9] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[9]),
        .Q(width_3_reg_618[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_205[0]_i_2__1 
       (.I0(width_reg_205_reg[0]),
        .O(\width_reg_205[0]_i_2__1_n_0 ));
  FDRE \width_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__1_n_7 ),
        .Q(width_reg_205_reg[0]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\width_reg_205_reg[0]_i_1__1_n_0 ,\width_reg_205_reg[0]_i_1__1_n_1 ,\width_reg_205_reg[0]_i_1__1_n_2 ,\width_reg_205_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width_reg_205_reg[0]_i_1__1_n_4 ,\width_reg_205_reg[0]_i_1__1_n_5 ,\width_reg_205_reg[0]_i_1__1_n_6 ,\width_reg_205_reg[0]_i_1__1_n_7 }),
        .S({width_reg_205_reg[3:1],\width_reg_205[0]_i_2__1_n_0 }));
  FDRE \width_reg_205_reg[10] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__1_n_5 ),
        .Q(width_reg_205_reg[10]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[11] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__1_n_4 ),
        .Q(width_reg_205_reg[11]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[12] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__1_n_7 ),
        .Q(width_reg_205_reg[12]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[12]_i_1__1 
       (.CI(\width_reg_205_reg[8]_i_1__1_n_0 ),
        .CO({\NLW_width_reg_205_reg[12]_i_1__1_CO_UNCONNECTED [3],\width_reg_205_reg[12]_i_1__1_n_1 ,\width_reg_205_reg[12]_i_1__1_n_2 ,\width_reg_205_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[12]_i_1__1_n_4 ,\width_reg_205_reg[12]_i_1__1_n_5 ,\width_reg_205_reg[12]_i_1__1_n_6 ,\width_reg_205_reg[12]_i_1__1_n_7 }),
        .S(width_reg_205_reg[15:12]));
  FDRE \width_reg_205_reg[13] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__1_n_6 ),
        .Q(width_reg_205_reg[13]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[14] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__1_n_5 ),
        .Q(width_reg_205_reg[14]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[15] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__1_n_4 ),
        .Q(width_reg_205_reg[15]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__1_n_6 ),
        .Q(width_reg_205_reg[1]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__1_n_5 ),
        .Q(width_reg_205_reg[2]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__1_n_4 ),
        .Q(width_reg_205_reg[3]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__1_n_7 ),
        .Q(width_reg_205_reg[4]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[4]_i_1__1 
       (.CI(\width_reg_205_reg[0]_i_1__1_n_0 ),
        .CO({\width_reg_205_reg[4]_i_1__1_n_0 ,\width_reg_205_reg[4]_i_1__1_n_1 ,\width_reg_205_reg[4]_i_1__1_n_2 ,\width_reg_205_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[4]_i_1__1_n_4 ,\width_reg_205_reg[4]_i_1__1_n_5 ,\width_reg_205_reg[4]_i_1__1_n_6 ,\width_reg_205_reg[4]_i_1__1_n_7 }),
        .S(width_reg_205_reg[7:4]));
  FDRE \width_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__1_n_6 ),
        .Q(width_reg_205_reg[5]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__1_n_5 ),
        .Q(width_reg_205_reg[6]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__1_n_4 ),
        .Q(width_reg_205_reg[7]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[8] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__1_n_7 ),
        .Q(width_reg_205_reg[8]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[8]_i_1__1 
       (.CI(\width_reg_205_reg[4]_i_1__1_n_0 ),
        .CO({\width_reg_205_reg[8]_i_1__1_n_0 ,\width_reg_205_reg[8]_i_1__1_n_1 ,\width_reg_205_reg[8]_i_1__1_n_2 ,\width_reg_205_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[8]_i_1__1_n_4 ,\width_reg_205_reg[8]_i_1__1_n_5 ,\width_reg_205_reg[8]_i_1__1_n_6 ,\width_reg_205_reg[8]_i_1__1_n_7 }),
        .S(width_reg_205_reg[11:8]));
  FDRE \width_reg_205_reg[9] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__1_n_6 ),
        .Q(width_reg_205_reg[9]),
        .R(ap_NS_fsm18_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16_2
   (ADDRARDADDR,
    WEA,
    Padding2D_2_array_ce0,
    D,
    \ap_CS_fsm_reg[15] ,
    input_r_ce0,
    DIADI,
    input_r_address0,
    Q,
    grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0,
    ram_reg,
    grp_padding2d_fix16_2_fu_504_ap_start_reg,
    SR,
    ap_clk,
    ram_reg_0);
  output [9:0]ADDRARDADDR;
  output [0:0]WEA;
  output Padding2D_2_array_ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[15] ;
  output input_r_ce0;
  output [15:0]DIADI;
  output [8:0]input_r_address0;
  input [2:0]Q;
  input [9:0]grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0;
  input [0:0]ram_reg;
  input grp_padding2d_fix16_2_fu_504_ap_start_reg;
  input [0:0]SR;
  input ap_clk;
  input [15:0]ram_reg_0;

  wire [8:0]A;
  wire [9:0]ADDRARDADDR;
  wire [1:0]D;
  wire [15:0]DIADI;
  wire Padding2D_2_array_ce0;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_4__7_n_0 ;
  wire \ap_CS_fsm[2]_i_5__7_n_0 ;
  wire \ap_CS_fsm[2]_i_6__7_n_0 ;
  wire \ap_CS_fsm[2]_i_7__7_n_0 ;
  wire \ap_CS_fsm[2]_i_8__7_n_0 ;
  wire \ap_CS_fsm[2]_i_9__7_n_0 ;
  wire \ap_CS_fsm[4]_i_10__2_n_0 ;
  wire \ap_CS_fsm[4]_i_11__2_n_0 ;
  wire \ap_CS_fsm[4]_i_4__6_n_0 ;
  wire \ap_CS_fsm[4]_i_5__6_n_0 ;
  wire \ap_CS_fsm[4]_i_6__6_n_0 ;
  wire \ap_CS_fsm[4]_i_7__4_n_0 ;
  wire \ap_CS_fsm[4]_i_8__6_n_0 ;
  wire \ap_CS_fsm[4]_i_9__6_n_0 ;
  wire \ap_CS_fsm[5]_i_10__2_n_0 ;
  wire \ap_CS_fsm[5]_i_11__0_n_0 ;
  wire \ap_CS_fsm[5]_i_12__0_n_0 ;
  wire \ap_CS_fsm[5]_i_13__0_n_0 ;
  wire \ap_CS_fsm[5]_i_4__2_n_0 ;
  wire \ap_CS_fsm[5]_i_5__2_n_0 ;
  wire \ap_CS_fsm[5]_i_6__2_n_0 ;
  wire \ap_CS_fsm[5]_i_7__2_n_0 ;
  wire \ap_CS_fsm[5]_i_8__2_n_0 ;
  wire \ap_CS_fsm[5]_i_9__2_n_0 ;
  wire \ap_CS_fsm[6]_i_10__2_n_0 ;
  wire \ap_CS_fsm[6]_i_11__0_n_0 ;
  wire \ap_CS_fsm[6]_i_12__0_n_0 ;
  wire \ap_CS_fsm[6]_i_13__0_n_0 ;
  wire \ap_CS_fsm[6]_i_4__2_n_0 ;
  wire \ap_CS_fsm[6]_i_5__2_n_0 ;
  wire \ap_CS_fsm[6]_i_6__2_n_0 ;
  wire \ap_CS_fsm[6]_i_7__2_n_0 ;
  wire \ap_CS_fsm[6]_i_8__2_n_0 ;
  wire \ap_CS_fsm[6]_i_9__2_n_0 ;
  wire \ap_CS_fsm[7]_i_10__0_n_0 ;
  wire \ap_CS_fsm[7]_i_11__2_n_0 ;
  wire \ap_CS_fsm[7]_i_13__2_n_0 ;
  wire \ap_CS_fsm[7]_i_14__2_n_0 ;
  wire \ap_CS_fsm[7]_i_15__2_n_0 ;
  wire \ap_CS_fsm[7]_i_16__2_n_0 ;
  wire \ap_CS_fsm[7]_i_17__2_n_0 ;
  wire \ap_CS_fsm[7]_i_18__2_n_0 ;
  wire \ap_CS_fsm[7]_i_19__2_n_0 ;
  wire \ap_CS_fsm[7]_i_20__2_n_0 ;
  wire \ap_CS_fsm[7]_i_21__2_n_0 ;
  wire \ap_CS_fsm[7]_i_22__2_n_0 ;
  wire \ap_CS_fsm[7]_i_23__2_n_0 ;
  wire \ap_CS_fsm[7]_i_24__0_n_0 ;
  wire \ap_CS_fsm[7]_i_25__0_n_0 ;
  wire \ap_CS_fsm[7]_i_26__0_n_0 ;
  wire \ap_CS_fsm[7]_i_27__0_n_0 ;
  wire \ap_CS_fsm[7]_i_28__0_n_0 ;
  wire \ap_CS_fsm[7]_i_29__0_n_0 ;
  wire \ap_CS_fsm[7]_i_6__2_n_0 ;
  wire \ap_CS_fsm[7]_i_7__2_n_0 ;
  wire \ap_CS_fsm[7]_i_8__2_n_0 ;
  wire \ap_CS_fsm[7]_i_9__2_n_0 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[2]_i_2__7_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__7_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__7_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__7_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__7_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2__6_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_2__6_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__6_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__6_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__6_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__6_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2__2_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_2__2_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_2__2_n_1 ;
  wire \ap_CS_fsm_reg[6]_i_2__2_n_2 ;
  wire \ap_CS_fsm_reg[6]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[6]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[6]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[6]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_12__0_n_0 ;
  wire \ap_CS_fsm_reg[7]_i_12__0_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_12__0_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_12__0_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_2__2_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_2__2_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_4__2_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_4__2_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_4__2_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_5__2_n_0 ;
  wire \ap_CS_fsm_reg[7]_i_5__2_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_5__2_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_5__2_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire [9:0]data3;
  wire [9:0]data4;
  wire [15:0]depth_1_fu_283_p2;
  wire [15:0]depth_1_reg_550;
  wire \depth_1_reg_550_reg[12]_i_1__2_n_0 ;
  wire \depth_1_reg_550_reg[12]_i_1__2_n_1 ;
  wire \depth_1_reg_550_reg[12]_i_1__2_n_2 ;
  wire \depth_1_reg_550_reg[12]_i_1__2_n_3 ;
  wire \depth_1_reg_550_reg[15]_i_1__2_n_2 ;
  wire \depth_1_reg_550_reg[15]_i_1__2_n_3 ;
  wire \depth_1_reg_550_reg[4]_i_1__2_n_0 ;
  wire \depth_1_reg_550_reg[4]_i_1__2_n_1 ;
  wire \depth_1_reg_550_reg[4]_i_1__2_n_2 ;
  wire \depth_1_reg_550_reg[4]_i_1__2_n_3 ;
  wire \depth_1_reg_550_reg[8]_i_1__2_n_0 ;
  wire \depth_1_reg_550_reg[8]_i_1__2_n_1 ;
  wire \depth_1_reg_550_reg[8]_i_1__2_n_2 ;
  wire \depth_1_reg_550_reg[8]_i_1__2_n_3 ;
  wire [15:0]depth_reg_125;
  wire \depth_reg_125[15]_i_2__2_n_0 ;
  wire exitcond_fu_278_p2;
  wire [9:0]grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0;
  wire grp_padding2d_fix16_2_fu_504_ap_done;
  wire grp_padding2d_fix16_2_fu_504_ap_start_reg;
  wire [15:0]height_1_fu_312_p2;
  wire [15:0]height_1_reg_569;
  wire \height_1_reg_569_reg[12]_i_1__2_n_0 ;
  wire \height_1_reg_569_reg[12]_i_1__2_n_1 ;
  wire \height_1_reg_569_reg[12]_i_1__2_n_2 ;
  wire \height_1_reg_569_reg[12]_i_1__2_n_3 ;
  wire \height_1_reg_569_reg[15]_i_1__2_n_2 ;
  wire \height_1_reg_569_reg[15]_i_1__2_n_3 ;
  wire \height_1_reg_569_reg[4]_i_1__2_n_0 ;
  wire \height_1_reg_569_reg[4]_i_1__2_n_1 ;
  wire \height_1_reg_569_reg[4]_i_1__2_n_2 ;
  wire \height_1_reg_569_reg[4]_i_1__2_n_3 ;
  wire \height_1_reg_569_reg[8]_i_1__2_n_0 ;
  wire \height_1_reg_569_reg[8]_i_1__2_n_1 ;
  wire \height_1_reg_569_reg[8]_i_1__2_n_2 ;
  wire \height_1_reg_569_reg[8]_i_1__2_n_3 ;
  wire [15:0]height_reg_160;
  wire height_reg_1600;
  wire [8:0]input_r_address0;
  wire input_r_ce0;
  wire [16:0]next_mul5_fu_273_p2;
  wire [16:0]next_mul5_reg_542;
  wire \next_mul5_reg_542[4]_i_2_n_0 ;
  wire \next_mul5_reg_542_reg[12]_i_1__1_n_0 ;
  wire \next_mul5_reg_542_reg[12]_i_1__1_n_1 ;
  wire \next_mul5_reg_542_reg[12]_i_1__1_n_2 ;
  wire \next_mul5_reg_542_reg[12]_i_1__1_n_3 ;
  wire \next_mul5_reg_542_reg[16]_i_1__2_n_1 ;
  wire \next_mul5_reg_542_reg[16]_i_1__2_n_2 ;
  wire \next_mul5_reg_542_reg[16]_i_1__2_n_3 ;
  wire \next_mul5_reg_542_reg[4]_i_1_n_0 ;
  wire \next_mul5_reg_542_reg[4]_i_1_n_1 ;
  wire \next_mul5_reg_542_reg[4]_i_1_n_2 ;
  wire \next_mul5_reg_542_reg[4]_i_1_n_3 ;
  wire \next_mul5_reg_542_reg[8]_i_1__1_n_0 ;
  wire \next_mul5_reg_542_reg[8]_i_1__1_n_1 ;
  wire \next_mul5_reg_542_reg[8]_i_1__1_n_2 ;
  wire \next_mul5_reg_542_reg[8]_i_1__1_n_3 ;
  wire [8:0]next_mul8_fu_268_p2;
  wire [8:0]next_mul8_reg_537;
  wire \next_mul8_reg_537[4]_i_2_n_0 ;
  wire \next_mul8_reg_537[4]_i_3_n_0 ;
  wire \next_mul8_reg_537_reg[4]_i_1_n_0 ;
  wire \next_mul8_reg_537_reg[4]_i_1_n_1 ;
  wire \next_mul8_reg_537_reg[4]_i_1_n_2 ;
  wire \next_mul8_reg_537_reg[4]_i_1_n_3 ;
  wire \next_mul8_reg_537_reg[8]_i_1_n_1 ;
  wire \next_mul8_reg_537_reg[8]_i_1_n_2 ;
  wire \next_mul8_reg_537_reg[8]_i_1_n_3 ;
  wire [9:0]next_mul_fu_294_p2;
  wire [9:0]next_mul_reg_561;
  wire \next_mul_reg_561[4]_i_2_n_0 ;
  wire \next_mul_reg_561_reg[4]_i_1_n_0 ;
  wire \next_mul_reg_561_reg[4]_i_1_n_1 ;
  wire \next_mul_reg_561_reg[4]_i_1_n_2 ;
  wire \next_mul_reg_561_reg[4]_i_1_n_3 ;
  wire \next_mul_reg_561_reg[8]_i_1__1_n_0 ;
  wire \next_mul_reg_561_reg[8]_i_1__1_n_1 ;
  wire \next_mul_reg_561_reg[8]_i_1__1_n_2 ;
  wire \next_mul_reg_561_reg[8]_i_1__1_n_3 ;
  wire [9:9]output_addr_10_reg_605;
  wire output_r_address01;
  wire output_r_address0115_out;
  wire phi_mul4_reg_136;
  wire \phi_mul4_reg_136_reg_n_0_[0] ;
  wire \phi_mul4_reg_136_reg_n_0_[10] ;
  wire \phi_mul4_reg_136_reg_n_0_[11] ;
  wire \phi_mul4_reg_136_reg_n_0_[12] ;
  wire \phi_mul4_reg_136_reg_n_0_[13] ;
  wire \phi_mul4_reg_136_reg_n_0_[14] ;
  wire \phi_mul4_reg_136_reg_n_0_[15] ;
  wire \phi_mul4_reg_136_reg_n_0_[16] ;
  wire \phi_mul4_reg_136_reg_n_0_[1] ;
  wire \phi_mul4_reg_136_reg_n_0_[2] ;
  wire \phi_mul4_reg_136_reg_n_0_[3] ;
  wire \phi_mul4_reg_136_reg_n_0_[4] ;
  wire \phi_mul4_reg_136_reg_n_0_[5] ;
  wire \phi_mul4_reg_136_reg_n_0_[6] ;
  wire \phi_mul4_reg_136_reg_n_0_[7] ;
  wire \phi_mul4_reg_136_reg_n_0_[8] ;
  wire \phi_mul4_reg_136_reg_n_0_[9] ;
  wire [8:0]phi_mul7_reg_148;
  wire \phi_mul_reg_171_reg_n_0_[0] ;
  wire \phi_mul_reg_171_reg_n_0_[1] ;
  wire \phi_mul_reg_171_reg_n_0_[2] ;
  wire \phi_mul_reg_171_reg_n_0_[3] ;
  wire \phi_mul_reg_171_reg_n_0_[4] ;
  wire \phi_mul_reg_171_reg_n_0_[5] ;
  wire \phi_mul_reg_171_reg_n_0_[6] ;
  wire \phi_mul_reg_171_reg_n_0_[7] ;
  wire \phi_mul_reg_171_reg_n_0_[8] ;
  wire \phi_mul_reg_171_reg_n_0_[9] ;
  wire [0:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire ram_reg_i_14__5_n_0;
  wire ram_reg_i_14__5_n_1;
  wire ram_reg_i_14__5_n_2;
  wire ram_reg_i_14__5_n_3;
  wire ram_reg_i_15__5_n_0;
  wire ram_reg_i_15__5_n_1;
  wire ram_reg_i_15__5_n_2;
  wire ram_reg_i_15__5_n_3;
  wire ram_reg_i_17__4_n_0;
  wire ram_reg_i_18__4_n_0;
  wire ram_reg_i_19__4_n_0;
  wire ram_reg_i_20__4_n_0;
  wire ram_reg_i_21__4_n_0;
  wire ram_reg_i_22__5_n_0;
  wire ram_reg_i_23__5_n_0;
  wire ram_reg_i_24__5_n_0;
  wire ram_reg_i_25__5_n_0;
  wire ram_reg_i_26__4_n_0;
  wire ram_reg_i_27__3_n_0;
  wire ram_reg_i_28__3_n_0;
  wire ram_reg_i_29__2_n_0;
  wire ram_reg_i_29__5_n_0;
  wire ram_reg_i_30__1_n_0;
  wire ram_reg_i_30__2_n_0;
  wire ram_reg_i_31__3_n_0;
  wire ram_reg_i_31__4_n_0;
  wire ram_reg_i_32__5_n_0;
  wire ram_reg_i_33__3_n_0;
  wire ram_reg_i_33__4_n_0;
  wire ram_reg_i_34__3_n_0;
  wire ram_reg_i_35__5_n_0;
  wire ram_reg_i_36__4_n_0;
  wire ram_reg_i_38__2_n_0;
  wire ram_reg_i_39__2_n_0;
  wire ram_reg_i_40__1_n_0;
  wire ram_reg_i_41__1_n_0;
  wire ram_reg_i_42__3_n_0;
  wire ram_reg_i_43__1_n_0;
  wire ram_reg_i_44__1_n_0;
  wire ram_reg_i_45__3_n_0;
  wire ram_reg_i_47__2_n_0;
  wire ram_reg_i_48__3_n_0;
  wire ram_reg_i_49__3_n_0;
  wire ram_reg_i_50__3_n_0;
  wire ram_reg_i_51__3_n_0;
  wire ram_reg_i_52__3_n_0;
  wire ram_reg_i_55__4_n_0;
  wire ram_reg_i_56__3_n_0;
  wire ram_reg_i_57__3_n_0;
  wire ram_reg_i_58__3_n_3;
  wire ram_reg_i_59__3_n_0;
  wire ram_reg_i_63__3_n_0;
  wire ram_reg_i_63__3_n_1;
  wire ram_reg_i_63__3_n_2;
  wire ram_reg_i_63__3_n_3;
  wire ram_reg_i_72__1_n_0;
  wire ram_reg_i_72__1_n_1;
  wire ram_reg_i_72__1_n_2;
  wire ram_reg_i_72__1_n_3;
  wire ram_reg_i_80__0_n_0;
  wire ram_reg_i_81__0_n_0;
  wire ram_reg_i_82__0_n_0;
  wire ram_reg_i_83__0_n_0;
  wire ram_reg_i_84__0_n_0;
  wire ram_reg_i_85__0_n_0;
  wire ram_reg_i_86__0_n_0;
  wire ram_reg_i_87__0_n_0;
  wire ram_reg_i_88__0_n_0;
  wire ram_reg_i_89__0_n_0;
  wire ram_reg_i_90__0_n_0;
  wire ram_reg_i_91__0_n_0;
  wire ram_reg_i_92__0_n_0;
  wire ram_reg_i_93__0_n_0;
  wire ram_reg_i_94__0_n_0;
  wire ram_reg_i_95__0_n_0;
  wire ram_reg_i_96__0_n_0;
  wire ram_reg_i_97__0_n_0;
  wire ram_reg_i_98__0_n_0;
  wire ram_reg_i_99__0_n_0;
  wire [8:1]tmp2_cast_fu_341_p1;
  wire tmp7_reg_610_reg_i_10__2_n_0;
  wire tmp7_reg_610_reg_i_11__2_n_0;
  wire tmp7_reg_610_reg_i_12__2_n_0;
  wire tmp7_reg_610_reg_i_13__2_n_0;
  wire tmp7_reg_610_reg_i_14__2_n_0;
  wire tmp7_reg_610_reg_i_15__2_n_0;
  wire tmp7_reg_610_reg_i_16__2_n_0;
  wire tmp7_reg_610_reg_i_17__2_n_0;
  wire tmp7_reg_610_reg_i_18__1_n_0;
  wire tmp7_reg_610_reg_i_19__1_n_0;
  wire tmp7_reg_610_reg_i_20__2_n_0;
  wire tmp7_reg_610_reg_i_21__2_n_0;
  wire tmp7_reg_610_reg_i_22__1_n_0;
  wire tmp7_reg_610_reg_i_23__2_n_0;
  wire tmp7_reg_610_reg_i_3__2_n_0;
  wire tmp7_reg_610_reg_i_3__2_n_1;
  wire tmp7_reg_610_reg_i_3__2_n_2;
  wire tmp7_reg_610_reg_i_3__2_n_3;
  wire tmp7_reg_610_reg_i_4__2_n_0;
  wire tmp7_reg_610_reg_i_4__2_n_1;
  wire tmp7_reg_610_reg_i_4__2_n_2;
  wire tmp7_reg_610_reg_i_4__2_n_3;
  wire tmp7_reg_610_reg_i_5__2_n_0;
  wire tmp7_reg_610_reg_i_6__2_n_1;
  wire tmp7_reg_610_reg_i_6__2_n_2;
  wire tmp7_reg_610_reg_i_6__2_n_3;
  wire tmp7_reg_610_reg_i_7__2_n_0;
  wire tmp7_reg_610_reg_i_7__2_n_1;
  wire tmp7_reg_610_reg_i_7__2_n_2;
  wire tmp7_reg_610_reg_i_7__2_n_3;
  wire tmp7_reg_610_reg_i_8__2_n_0;
  wire tmp7_reg_610_reg_i_9__2_n_0;
  wire tmp7_reg_610_reg_n_100;
  wire tmp7_reg_610_reg_n_101;
  wire tmp7_reg_610_reg_n_102;
  wire tmp7_reg_610_reg_n_103;
  wire tmp7_reg_610_reg_n_104;
  wire tmp7_reg_610_reg_n_105;
  wire tmp7_reg_610_reg_n_97;
  wire tmp7_reg_610_reg_n_98;
  wire tmp7_reg_610_reg_n_99;
  wire tmp_24_reg_555_reg_n_100;
  wire tmp_24_reg_555_reg_n_101;
  wire tmp_24_reg_555_reg_n_102;
  wire tmp_24_reg_555_reg_n_103;
  wire tmp_24_reg_555_reg_n_104;
  wire tmp_24_reg_555_reg_n_105;
  wire tmp_24_reg_555_reg_n_96;
  wire tmp_24_reg_555_reg_n_97;
  wire tmp_24_reg_555_reg_n_98;
  wire tmp_24_reg_555_reg_n_99;
  wire tmp_27_fu_307_p2;
  wire tmp_28_fu_318_p2;
  wire \tmp_28_reg_574[0]_i_1__2_n_0 ;
  wire \tmp_28_reg_574_reg_n_0_[0] ;
  wire tmp_29_fu_324_p2;
  wire tmp_29_reg_578;
  wire \tmp_29_reg_578[0]_i_1__2_n_0 ;
  wire tmp_31_fu_467_p2;
  wire tmp_33_fu_386_p2_i_10__2_n_0;
  wire tmp_33_fu_386_p2_i_11__2_n_0;
  wire tmp_33_fu_386_p2_i_12__2_n_0;
  wire tmp_33_fu_386_p2_i_13__2_n_0;
  wire tmp_33_fu_386_p2_i_14__2_n_0;
  wire tmp_33_fu_386_p2_i_15__2_n_0;
  wire tmp_33_fu_386_p2_i_16__2_n_0;
  wire tmp_33_fu_386_p2_i_17__2_n_0;
  wire tmp_33_fu_386_p2_i_18__2_n_0;
  wire tmp_33_fu_386_p2_i_19__2_n_0;
  wire tmp_33_fu_386_p2_i_1__2_n_7;
  wire tmp_33_fu_386_p2_i_20__2_n_0;
  wire tmp_33_fu_386_p2_i_21__2_n_0;
  wire tmp_33_fu_386_p2_i_2__2_n_0;
  wire tmp_33_fu_386_p2_i_2__2_n_1;
  wire tmp_33_fu_386_p2_i_2__2_n_2;
  wire tmp_33_fu_386_p2_i_2__2_n_3;
  wire tmp_33_fu_386_p2_i_2__2_n_4;
  wire tmp_33_fu_386_p2_i_2__2_n_5;
  wire tmp_33_fu_386_p2_i_2__2_n_6;
  wire tmp_33_fu_386_p2_i_2__2_n_7;
  wire tmp_33_fu_386_p2_i_3__2_n_0;
  wire tmp_33_fu_386_p2_i_3__2_n_1;
  wire tmp_33_fu_386_p2_i_3__2_n_2;
  wire tmp_33_fu_386_p2_i_3__2_n_3;
  wire tmp_33_fu_386_p2_i_3__2_n_4;
  wire tmp_33_fu_386_p2_i_3__2_n_5;
  wire tmp_33_fu_386_p2_i_3__2_n_6;
  wire tmp_33_fu_386_p2_i_3__2_n_7;
  wire tmp_33_fu_386_p2_i_4__2_n_0;
  wire tmp_33_fu_386_p2_i_4__2_n_1;
  wire tmp_33_fu_386_p2_i_4__2_n_2;
  wire tmp_33_fu_386_p2_i_4__2_n_3;
  wire tmp_33_fu_386_p2_i_4__2_n_4;
  wire tmp_33_fu_386_p2_i_4__2_n_5;
  wire tmp_33_fu_386_p2_i_4__2_n_6;
  wire tmp_33_fu_386_p2_i_4__2_n_7;
  wire tmp_33_fu_386_p2_i_5__2_n_0;
  wire tmp_33_fu_386_p2_i_5__2_n_1;
  wire tmp_33_fu_386_p2_i_5__2_n_2;
  wire tmp_33_fu_386_p2_i_5__2_n_3;
  wire tmp_33_fu_386_p2_i_5__2_n_4;
  wire tmp_33_fu_386_p2_i_5__2_n_5;
  wire tmp_33_fu_386_p2_i_5__2_n_6;
  wire tmp_33_fu_386_p2_i_5__2_n_7;
  wire tmp_33_fu_386_p2_i_6__2_n_0;
  wire tmp_33_fu_386_p2_i_7__2_n_0;
  wire tmp_33_fu_386_p2_i_8__2_n_0;
  wire tmp_33_fu_386_p2_i_9__2_n_0;
  wire tmp_33_fu_386_p2_n_106;
  wire tmp_33_fu_386_p2_n_107;
  wire tmp_33_fu_386_p2_n_108;
  wire tmp_33_fu_386_p2_n_109;
  wire tmp_33_fu_386_p2_n_110;
  wire tmp_33_fu_386_p2_n_111;
  wire tmp_33_fu_386_p2_n_112;
  wire tmp_33_fu_386_p2_n_113;
  wire tmp_33_fu_386_p2_n_114;
  wire tmp_33_fu_386_p2_n_115;
  wire tmp_33_fu_386_p2_n_116;
  wire tmp_33_fu_386_p2_n_117;
  wire tmp_33_fu_386_p2_n_118;
  wire tmp_33_fu_386_p2_n_119;
  wire tmp_33_fu_386_p2_n_120;
  wire tmp_33_fu_386_p2_n_121;
  wire tmp_33_fu_386_p2_n_122;
  wire tmp_33_fu_386_p2_n_123;
  wire tmp_33_fu_386_p2_n_124;
  wire tmp_33_fu_386_p2_n_125;
  wire tmp_33_fu_386_p2_n_126;
  wire tmp_33_fu_386_p2_n_127;
  wire tmp_33_fu_386_p2_n_128;
  wire tmp_33_fu_386_p2_n_129;
  wire tmp_33_fu_386_p2_n_130;
  wire tmp_33_fu_386_p2_n_131;
  wire tmp_33_fu_386_p2_n_132;
  wire tmp_33_fu_386_p2_n_133;
  wire tmp_33_fu_386_p2_n_134;
  wire tmp_33_fu_386_p2_n_135;
  wire tmp_33_fu_386_p2_n_136;
  wire tmp_33_fu_386_p2_n_137;
  wire tmp_33_fu_386_p2_n_138;
  wire tmp_33_fu_386_p2_n_139;
  wire tmp_33_fu_386_p2_n_140;
  wire tmp_33_fu_386_p2_n_141;
  wire tmp_33_fu_386_p2_n_142;
  wire tmp_33_fu_386_p2_n_143;
  wire tmp_33_fu_386_p2_n_144;
  wire tmp_33_fu_386_p2_n_145;
  wire tmp_33_fu_386_p2_n_146;
  wire tmp_33_fu_386_p2_n_147;
  wire tmp_33_fu_386_p2_n_148;
  wire tmp_33_fu_386_p2_n_149;
  wire tmp_33_fu_386_p2_n_150;
  wire tmp_33_fu_386_p2_n_151;
  wire tmp_33_fu_386_p2_n_152;
  wire tmp_33_fu_386_p2_n_153;
  wire tmp_33_fu_386_p2_n_58;
  wire tmp_33_fu_386_p2_n_59;
  wire tmp_33_fu_386_p2_n_60;
  wire tmp_33_fu_386_p2_n_61;
  wire tmp_33_fu_386_p2_n_62;
  wire tmp_33_fu_386_p2_n_63;
  wire tmp_33_fu_386_p2_n_64;
  wire tmp_33_fu_386_p2_n_65;
  wire tmp_33_fu_386_p2_n_66;
  wire tmp_33_fu_386_p2_n_67;
  wire tmp_33_fu_386_p2_n_68;
  wire tmp_33_fu_386_p2_n_69;
  wire tmp_33_fu_386_p2_n_70;
  wire tmp_33_fu_386_p2_n_71;
  wire tmp_33_fu_386_p2_n_72;
  wire tmp_33_fu_386_p2_n_73;
  wire tmp_33_fu_386_p2_n_74;
  wire tmp_33_fu_386_p2_n_75;
  wire tmp_33_fu_386_p2_n_76;
  wire tmp_33_fu_386_p2_n_77;
  wire tmp_33_fu_386_p2_n_78;
  wire tmp_33_fu_386_p2_n_79;
  wire tmp_33_fu_386_p2_n_80;
  wire tmp_33_fu_386_p2_n_81;
  wire tmp_33_fu_386_p2_n_82;
  wire tmp_33_fu_386_p2_n_83;
  wire tmp_33_fu_386_p2_n_84;
  wire tmp_33_fu_386_p2_n_85;
  wire tmp_33_fu_386_p2_n_86;
  wire tmp_33_fu_386_p2_n_87;
  wire tmp_33_fu_386_p2_n_88;
  wire tmp_33_fu_386_p2_n_89;
  wire tmp_33_fu_386_p2_n_90;
  wire tmp_33_fu_386_p2_n_91;
  wire tmp_33_fu_386_p2_n_92;
  wire tmp_33_fu_386_p2_n_93;
  wire tmp_33_fu_386_p2_n_94;
  wire tmp_33_fu_386_p2_n_95;
  wire [8:0]tmp_33_reg_600;
  wire tmp_35_fu_478_p2_i_4__2_n_0;
  wire tmp_35_fu_478_p2_i_4__2_n_1;
  wire tmp_35_fu_478_p2_i_4__2_n_2;
  wire tmp_35_fu_478_p2_i_4__2_n_3;
  wire tmp_35_fu_478_p2_i_5__2_n_0;
  wire tmp_35_fu_478_p2_i_5__2_n_1;
  wire tmp_35_fu_478_p2_i_5__2_n_2;
  wire tmp_35_fu_478_p2_i_5__2_n_3;
  wire tmp_35_fu_478_p2_n_100;
  wire tmp_35_fu_478_p2_n_101;
  wire tmp_35_fu_478_p2_n_102;
  wire tmp_35_fu_478_p2_n_103;
  wire tmp_35_fu_478_p2_n_104;
  wire tmp_35_fu_478_p2_n_105;
  wire tmp_35_fu_478_p2_n_96;
  wire tmp_35_fu_478_p2_n_97;
  wire tmp_35_fu_478_p2_n_98;
  wire tmp_35_fu_478_p2_n_99;
  wire tmp_38_fu_408_p2;
  wire tmp_40_fu_359_p2;
  wire tmp_41_fu_419_p2;
  wire tmp_41_reg_623;
  wire \tmp_41_reg_623[0]_i_1__2_n_0 ;
  wire tmp_46_fu_425_p2;
  wire tmp_46_reg_627;
  wire \tmp_46_reg_627[0]_i_1__1_n_0 ;
  wire [9:0]tmp_51_reg_636;
  wire tmp_51_reg_6360;
  wire \tmp_51_reg_636[3]_i_2__1_n_0 ;
  wire \tmp_51_reg_636[3]_i_3__1_n_0 ;
  wire \tmp_51_reg_636[3]_i_4__1_n_0 ;
  wire \tmp_51_reg_636[3]_i_5__1_n_0 ;
  wire \tmp_51_reg_636[7]_i_2__1_n_0 ;
  wire \tmp_51_reg_636[7]_i_3__1_n_0 ;
  wire \tmp_51_reg_636[7]_i_4__1_n_0 ;
  wire \tmp_51_reg_636[7]_i_5__1_n_0 ;
  wire \tmp_51_reg_636[9]_i_10_n_0 ;
  wire \tmp_51_reg_636[9]_i_11_n_0 ;
  wire \tmp_51_reg_636[9]_i_12_n_0 ;
  wire \tmp_51_reg_636[9]_i_13_n_0 ;
  wire \tmp_51_reg_636[9]_i_14_n_0 ;
  wire \tmp_51_reg_636[9]_i_15_n_0 ;
  wire \tmp_51_reg_636[9]_i_16_n_0 ;
  wire \tmp_51_reg_636[9]_i_17_n_0 ;
  wire \tmp_51_reg_636[9]_i_18_n_0 ;
  wire \tmp_51_reg_636[9]_i_19_n_0 ;
  wire \tmp_51_reg_636[9]_i_5_n_0 ;
  wire \tmp_51_reg_636[9]_i_6_n_0 ;
  wire \tmp_51_reg_636[9]_i_8_n_0 ;
  wire \tmp_51_reg_636[9]_i_9_n_0 ;
  wire \tmp_51_reg_636_reg[3]_i_1__1_n_0 ;
  wire \tmp_51_reg_636_reg[3]_i_1__1_n_1 ;
  wire \tmp_51_reg_636_reg[3]_i_1__1_n_2 ;
  wire \tmp_51_reg_636_reg[3]_i_1__1_n_3 ;
  wire \tmp_51_reg_636_reg[7]_i_1__1_n_0 ;
  wire \tmp_51_reg_636_reg[7]_i_1__1_n_1 ;
  wire \tmp_51_reg_636_reg[7]_i_1__1_n_2 ;
  wire \tmp_51_reg_636_reg[7]_i_1__1_n_3 ;
  wire \tmp_51_reg_636_reg[9]_i_2_n_3 ;
  wire \tmp_51_reg_636_reg[9]_i_3_n_2 ;
  wire \tmp_51_reg_636_reg[9]_i_3_n_3 ;
  wire \tmp_51_reg_636_reg[9]_i_7_n_0 ;
  wire \tmp_51_reg_636_reg[9]_i_7_n_1 ;
  wire \tmp_51_reg_636_reg[9]_i_7_n_2 ;
  wire \tmp_51_reg_636_reg[9]_i_7_n_3 ;
  wire tmp_55_reg_5820;
  wire [15:0]width1_reg_194;
  wire \width2_reg_183[0]_i_2__2_n_0 ;
  wire \width2_reg_183[0]_i_4__2_n_0 ;
  wire [15:0]width2_reg_183_reg;
  wire \width2_reg_183_reg[0]_i_3__2_n_0 ;
  wire \width2_reg_183_reg[0]_i_3__2_n_1 ;
  wire \width2_reg_183_reg[0]_i_3__2_n_2 ;
  wire \width2_reg_183_reg[0]_i_3__2_n_3 ;
  wire \width2_reg_183_reg[0]_i_3__2_n_4 ;
  wire \width2_reg_183_reg[0]_i_3__2_n_5 ;
  wire \width2_reg_183_reg[0]_i_3__2_n_6 ;
  wire \width2_reg_183_reg[0]_i_3__2_n_7 ;
  wire \width2_reg_183_reg[12]_i_1__2_n_1 ;
  wire \width2_reg_183_reg[12]_i_1__2_n_2 ;
  wire \width2_reg_183_reg[12]_i_1__2_n_3 ;
  wire \width2_reg_183_reg[12]_i_1__2_n_4 ;
  wire \width2_reg_183_reg[12]_i_1__2_n_5 ;
  wire \width2_reg_183_reg[12]_i_1__2_n_6 ;
  wire \width2_reg_183_reg[12]_i_1__2_n_7 ;
  wire \width2_reg_183_reg[4]_i_1__2_n_0 ;
  wire \width2_reg_183_reg[4]_i_1__2_n_1 ;
  wire \width2_reg_183_reg[4]_i_1__2_n_2 ;
  wire \width2_reg_183_reg[4]_i_1__2_n_3 ;
  wire \width2_reg_183_reg[4]_i_1__2_n_4 ;
  wire \width2_reg_183_reg[4]_i_1__2_n_5 ;
  wire \width2_reg_183_reg[4]_i_1__2_n_6 ;
  wire \width2_reg_183_reg[4]_i_1__2_n_7 ;
  wire \width2_reg_183_reg[8]_i_1__2_n_0 ;
  wire \width2_reg_183_reg[8]_i_1__2_n_1 ;
  wire \width2_reg_183_reg[8]_i_1__2_n_2 ;
  wire \width2_reg_183_reg[8]_i_1__2_n_3 ;
  wire \width2_reg_183_reg[8]_i_1__2_n_4 ;
  wire \width2_reg_183_reg[8]_i_1__2_n_5 ;
  wire \width2_reg_183_reg[8]_i_1__2_n_6 ;
  wire \width2_reg_183_reg[8]_i_1__2_n_7 ;
  wire [9:0]width_1_fu_472_p2;
  wire [15:0]width_3_fu_413_p2;
  wire [15:0]width_3_reg_618;
  wire width_3_reg_6180;
  wire \width_3_reg_618_reg[12]_i_1__2_n_0 ;
  wire \width_3_reg_618_reg[12]_i_1__2_n_1 ;
  wire \width_3_reg_618_reg[12]_i_1__2_n_2 ;
  wire \width_3_reg_618_reg[12]_i_1__2_n_3 ;
  wire \width_3_reg_618_reg[15]_i_2__2_n_2 ;
  wire \width_3_reg_618_reg[15]_i_2__2_n_3 ;
  wire \width_3_reg_618_reg[4]_i_1__2_n_0 ;
  wire \width_3_reg_618_reg[4]_i_1__2_n_1 ;
  wire \width_3_reg_618_reg[4]_i_1__2_n_2 ;
  wire \width_3_reg_618_reg[4]_i_1__2_n_3 ;
  wire \width_3_reg_618_reg[8]_i_1__2_n_0 ;
  wire \width_3_reg_618_reg[8]_i_1__2_n_1 ;
  wire \width_3_reg_618_reg[8]_i_1__2_n_2 ;
  wire \width_3_reg_618_reg[8]_i_1__2_n_3 ;
  wire width_reg_2050;
  wire \width_reg_205[0]_i_2__2_n_0 ;
  wire [15:0]width_reg_205_reg;
  wire \width_reg_205_reg[0]_i_1__2_n_0 ;
  wire \width_reg_205_reg[0]_i_1__2_n_1 ;
  wire \width_reg_205_reg[0]_i_1__2_n_2 ;
  wire \width_reg_205_reg[0]_i_1__2_n_3 ;
  wire \width_reg_205_reg[0]_i_1__2_n_4 ;
  wire \width_reg_205_reg[0]_i_1__2_n_5 ;
  wire \width_reg_205_reg[0]_i_1__2_n_6 ;
  wire \width_reg_205_reg[0]_i_1__2_n_7 ;
  wire \width_reg_205_reg[12]_i_1__2_n_1 ;
  wire \width_reg_205_reg[12]_i_1__2_n_2 ;
  wire \width_reg_205_reg[12]_i_1__2_n_3 ;
  wire \width_reg_205_reg[12]_i_1__2_n_4 ;
  wire \width_reg_205_reg[12]_i_1__2_n_5 ;
  wire \width_reg_205_reg[12]_i_1__2_n_6 ;
  wire \width_reg_205_reg[12]_i_1__2_n_7 ;
  wire \width_reg_205_reg[4]_i_1__2_n_0 ;
  wire \width_reg_205_reg[4]_i_1__2_n_1 ;
  wire \width_reg_205_reg[4]_i_1__2_n_2 ;
  wire \width_reg_205_reg[4]_i_1__2_n_3 ;
  wire \width_reg_205_reg[4]_i_1__2_n_4 ;
  wire \width_reg_205_reg[4]_i_1__2_n_5 ;
  wire \width_reg_205_reg[4]_i_1__2_n_6 ;
  wire \width_reg_205_reg[4]_i_1__2_n_7 ;
  wire \width_reg_205_reg[8]_i_1__2_n_0 ;
  wire \width_reg_205_reg[8]_i_1__2_n_1 ;
  wire \width_reg_205_reg[8]_i_1__2_n_2 ;
  wire \width_reg_205_reg[8]_i_1__2_n_3 ;
  wire \width_reg_205_reg[8]_i_1__2_n_4 ;
  wire \width_reg_205_reg[8]_i_1__2_n_5 ;
  wire \width_reg_205_reg[8]_i_1__2_n_6 ;
  wire \width_reg_205_reg[8]_i_1__2_n_7 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[4]_i_2__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_4__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_5__2_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_1_reg_550_reg[15]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_1_reg_550_reg[15]_i_1__2_O_UNCONNECTED ;
  wire [3:2]\NLW_height_1_reg_569_reg[15]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_1_reg_569_reg[15]_i_1__2_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul5_reg_542_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul8_reg_537_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_mul_reg_561_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_561_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_i_13__4_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_13__4_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_58__3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_58__3_O_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp7_reg_610_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp7_reg_610_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp7_reg_610_reg_CARRYOUT_UNCONNECTED;
  wire [47:9]NLW_tmp7_reg_610_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp7_reg_610_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp7_reg_610_reg_i_2__2_CO_UNCONNECTED;
  wire [3:1]NLW_tmp7_reg_610_reg_i_2__2_O_UNCONNECTED;
  wire [3:3]NLW_tmp7_reg_610_reg_i_6__2_CO_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_24_reg_555_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_24_reg_555_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_24_reg_555_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_24_reg_555_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_24_reg_555_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_33_fu_386_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_33_fu_386_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_386_p2_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_386_p2_i_1__2_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_33_fu_386_p2_i_1__2_O_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_35_fu_478_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_35_fu_478_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_478_p2_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_tmp_35_fu_478_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_35_fu_478_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_478_p2_i_3__2_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_35_fu_478_p2_i_3__2_O_UNCONNECTED;
  wire [3:1]\NLW_tmp_51_reg_636_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_51_reg_636_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_51_reg_636_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_51_reg_636_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_51_reg_636_reg[9]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_width2_reg_183_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_width_3_reg_618_reg[15]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_3_reg_618_reg[15]_i_2__2_O_UNCONNECTED ;
  wire [3:3]\NLW_width_reg_205_reg[12]_i_1__2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(grp_padding2d_fix16_2_fu_504_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond_fu_278_p2),
        .I3(ap_CS_fsm_state2),
        .O(grp_padding2d_fix16_2_fu_504_ap_done));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(grp_padding2d_fix16_2_fu_504_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond_fu_278_p2),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[1]),
        .I1(grp_padding2d_fix16_2_fu_504_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(exitcond_fu_278_p2),
        .I4(ap_CS_fsm_state2),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_27_fu_307_p2),
        .I2(grp_padding2d_fix16_2_fu_504_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF4F444F4F4F4F4F4)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(exitcond_fu_278_p2),
        .I1(ap_CS_fsm_state2),
        .I2(input_r_ce0),
        .I3(tmp_29_reg_578),
        .I4(\tmp_28_reg_574_reg_n_0_[0] ),
        .I5(tmp_38_fu_408_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__7 
       (.I0(depth_reg_125[15]),
        .O(\ap_CS_fsm[2]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__7 
       (.I0(depth_reg_125[14]),
        .I1(depth_reg_125[13]),
        .I2(depth_reg_125[12]),
        .O(\ap_CS_fsm[2]_i_5__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__7 
       (.I0(depth_reg_125[11]),
        .I1(depth_reg_125[10]),
        .I2(depth_reg_125[9]),
        .O(\ap_CS_fsm[2]_i_6__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__7 
       (.I0(depth_reg_125[8]),
        .I1(depth_reg_125[7]),
        .I2(depth_reg_125[6]),
        .O(\ap_CS_fsm[2]_i_7__7_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[2]_i_8__7 
       (.I0(depth_reg_125[5]),
        .I1(depth_reg_125[4]),
        .I2(depth_reg_125[3]),
        .O(\ap_CS_fsm[2]_i_8__7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__7 
       (.I0(depth_reg_125[2]),
        .I1(depth_reg_125[1]),
        .I2(depth_reg_125[0]),
        .O(\ap_CS_fsm[2]_i_9__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \ap_CS_fsm[3]_i_1__13 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .I4(ap_CS_fsm_state4),
        .I5(tmp_40_fu_359_p2),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_10__2 
       (.I0(height_reg_160[5]),
        .I1(height_reg_160[4]),
        .O(\ap_CS_fsm[4]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_11__2 
       (.I0(height_reg_160[3]),
        .I1(height_reg_160[2]),
        .O(\ap_CS_fsm[4]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[4]_i_1__12 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_4__6 
       (.I0(height_reg_160[15]),
        .I1(height_reg_160[14]),
        .O(\ap_CS_fsm[4]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_5__6 
       (.I0(height_reg_160[13]),
        .I1(height_reg_160[12]),
        .O(\ap_CS_fsm[4]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_6__6 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .O(\ap_CS_fsm[4]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[4]_i_7__4 
       (.I0(height_reg_160[3]),
        .O(\ap_CS_fsm[4]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_8__6 
       (.I0(height_reg_160[8]),
        .I1(height_reg_160[9]),
        .O(\ap_CS_fsm[4]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_9__6 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .O(\ap_CS_fsm[4]_i_9__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_10__2 
       (.I0(width2_reg_183_reg[7]),
        .I1(width2_reg_183_reg[6]),
        .O(\ap_CS_fsm[5]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_11__0 
       (.I0(width2_reg_183_reg[5]),
        .I1(width2_reg_183_reg[4]),
        .O(\ap_CS_fsm[5]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_12__0 
       (.I0(width2_reg_183_reg[3]),
        .I1(width2_reg_183_reg[2]),
        .O(\ap_CS_fsm[5]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_13__0 
       (.I0(width2_reg_183_reg[0]),
        .I1(width2_reg_183_reg[1]),
        .O(\ap_CS_fsm[5]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \ap_CS_fsm[5]_i_1__7 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .I2(ap_CS_fsm_state8),
        .I3(tmp_31_fu_467_p2),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_4__2 
       (.I0(width2_reg_183_reg[15]),
        .I1(width2_reg_183_reg[14]),
        .O(\ap_CS_fsm[5]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_5__2 
       (.I0(width2_reg_183_reg[13]),
        .I1(width2_reg_183_reg[12]),
        .O(\ap_CS_fsm[5]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_6__2 
       (.I0(width2_reg_183_reg[11]),
        .I1(width2_reg_183_reg[10]),
        .O(\ap_CS_fsm[5]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_7__2 
       (.I0(width2_reg_183_reg[9]),
        .I1(width2_reg_183_reg[8]),
        .O(\ap_CS_fsm[5]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_8__2 
       (.I0(width2_reg_183_reg[3]),
        .O(\ap_CS_fsm[5]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_9__2 
       (.I0(width2_reg_183_reg[1]),
        .I1(width2_reg_183_reg[0]),
        .O(\ap_CS_fsm[5]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_10__2 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .O(\ap_CS_fsm[6]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_11__0 
       (.I0(width1_reg_194[5]),
        .I1(width1_reg_194[4]),
        .O(\ap_CS_fsm[6]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_12__0 
       (.I0(width1_reg_194[3]),
        .I1(width1_reg_194[2]),
        .O(\ap_CS_fsm[6]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_13__0 
       (.I0(width1_reg_194[0]),
        .I1(width1_reg_194[1]),
        .O(\ap_CS_fsm[6]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[6]_i_1__7 
       (.I0(input_r_ce0),
        .I1(tmp_38_fu_408_p2),
        .I2(\tmp_28_reg_574_reg_n_0_[0] ),
        .I3(tmp_29_reg_578),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_4__2 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .O(\ap_CS_fsm[6]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_5__2 
       (.I0(width1_reg_194[13]),
        .I1(width1_reg_194[12]),
        .O(\ap_CS_fsm[6]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_6__2 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .O(\ap_CS_fsm[6]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_7__2 
       (.I0(width1_reg_194[9]),
        .I1(width1_reg_194[8]),
        .O(\ap_CS_fsm[6]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[6]_i_8__2 
       (.I0(width1_reg_194[3]),
        .O(\ap_CS_fsm[6]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_9__2 
       (.I0(width1_reg_194[1]),
        .I1(width1_reg_194[0]),
        .O(\ap_CS_fsm[6]_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[7]_i_10__0 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .I2(height_reg_160[5]),
        .I3(height_reg_160[4]),
        .O(\ap_CS_fsm[7]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[7]_i_11__2 
       (.I0(height_reg_160[12]),
        .I1(height_reg_160[13]),
        .I2(height_reg_160[14]),
        .I3(height_reg_160[15]),
        .I4(\ap_CS_fsm[7]_i_23__2_n_0 ),
        .O(\ap_CS_fsm[7]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_13__2 
       (.I0(width_reg_205_reg[15]),
        .I1(width_reg_205_reg[14]),
        .O(\ap_CS_fsm[7]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_14__2 
       (.I0(width_reg_205_reg[13]),
        .I1(width_reg_205_reg[12]),
        .O(\ap_CS_fsm[7]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_15__2 
       (.I0(width_reg_205_reg[11]),
        .I1(width_reg_205_reg[10]),
        .O(\ap_CS_fsm[7]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_16__2 
       (.I0(width_reg_205_reg[9]),
        .I1(width_reg_205_reg[8]),
        .O(\ap_CS_fsm[7]_i_16__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[7]_i_17__2 
       (.I0(height_reg_160[3]),
        .O(\ap_CS_fsm[7]_i_17__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_18__2 
       (.I0(height_reg_160[1]),
        .I1(height_reg_160[0]),
        .O(\ap_CS_fsm[7]_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_19__2 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .O(\ap_CS_fsm[7]_i_19__2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[7]_i_1__8 
       (.I0(tmp_27_fu_307_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_28_fu_318_p2),
        .I3(tmp_31_fu_467_p2),
        .I4(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_20__2 
       (.I0(height_reg_160[5]),
        .I1(height_reg_160[4]),
        .O(\ap_CS_fsm[7]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_21__2 
       (.I0(height_reg_160[3]),
        .I1(height_reg_160[2]),
        .O(\ap_CS_fsm[7]_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_22__2 
       (.I0(height_reg_160[0]),
        .I1(height_reg_160[1]),
        .O(\ap_CS_fsm[7]_i_22__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[7]_i_23__2 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .I2(height_reg_160[9]),
        .I3(height_reg_160[8]),
        .O(\ap_CS_fsm[7]_i_23__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[7]_i_24__0 
       (.I0(width_reg_205_reg[3]),
        .O(\ap_CS_fsm[7]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_25__0 
       (.I0(width_reg_205_reg[1]),
        .I1(width_reg_205_reg[0]),
        .O(\ap_CS_fsm[7]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_26__0 
       (.I0(width_reg_205_reg[7]),
        .I1(width_reg_205_reg[6]),
        .O(\ap_CS_fsm[7]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_27__0 
       (.I0(width_reg_205_reg[5]),
        .I1(width_reg_205_reg[4]),
        .O(\ap_CS_fsm[7]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_28__0 
       (.I0(width_reg_205_reg[3]),
        .I1(width_reg_205_reg[2]),
        .O(\ap_CS_fsm[7]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_29__0 
       (.I0(width_reg_205_reg[0]),
        .I1(width_reg_205_reg[1]),
        .O(\ap_CS_fsm[7]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[7]_i_3__2 
       (.I0(\ap_CS_fsm[7]_i_10__0_n_0 ),
        .I1(height_reg_160[1]),
        .I2(height_reg_160[0]),
        .I3(height_reg_160[3]),
        .I4(height_reg_160[2]),
        .I5(\ap_CS_fsm[7]_i_11__2_n_0 ),
        .O(tmp_28_fu_318_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_6__2 
       (.I0(height_reg_160[15]),
        .I1(height_reg_160[14]),
        .O(\ap_CS_fsm[7]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_7__2 
       (.I0(height_reg_160[13]),
        .I1(height_reg_160[12]),
        .O(\ap_CS_fsm[7]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_8__2 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .O(\ap_CS_fsm[7]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_9__2 
       (.I0(height_reg_160[8]),
        .I1(height_reg_160[9]),
        .O(\ap_CS_fsm[7]_i_9__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_2_fu_504_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__7 
       (.CI(\ap_CS_fsm_reg[2]_i_3__7_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__7_CO_UNCONNECTED [3:2],exitcond_fu_278_p2,\ap_CS_fsm_reg[2]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__7_n_0 ,\ap_CS_fsm[2]_i_5__7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__7_n_0 ,\ap_CS_fsm_reg[2]_i_3__7_n_1 ,\ap_CS_fsm_reg[2]_i_3__7_n_2 ,\ap_CS_fsm_reg[2]_i_3__7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__7_n_0 ,\ap_CS_fsm[2]_i_7__7_n_0 ,\ap_CS_fsm[2]_i_8__7_n_0 ,\ap_CS_fsm[2]_i_9__7_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__6 
       (.CI(\ap_CS_fsm_reg[4]_i_3__6_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2__6_CO_UNCONNECTED [3],tmp_29_fu_324_p2,\ap_CS_fsm_reg[4]_i_2__6_n_2 ,\ap_CS_fsm_reg[4]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__6_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[4]_i_4__6_n_0 ,\ap_CS_fsm[4]_i_5__6_n_0 ,\ap_CS_fsm[4]_i_6__6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__6 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__6_n_0 ,\ap_CS_fsm_reg[4]_i_3__6_n_1 ,\ap_CS_fsm_reg[4]_i_3__6_n_2 ,\ap_CS_fsm_reg[4]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[4]_i_7__4_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_8__6_n_0 ,\ap_CS_fsm[4]_i_9__6_n_0 ,\ap_CS_fsm[4]_i_10__2_n_0 ,\ap_CS_fsm[4]_i_11__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(input_r_ce0),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__2 
       (.CI(\ap_CS_fsm_reg[5]_i_3__2_n_0 ),
        .CO({tmp_40_fu_359_p2,\ap_CS_fsm_reg[5]_i_2__2_n_1 ,\ap_CS_fsm_reg[5]_i_2__2_n_2 ,\ap_CS_fsm_reg[5]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_4__2_n_0 ,\ap_CS_fsm[5]_i_5__2_n_0 ,\ap_CS_fsm[5]_i_6__2_n_0 ,\ap_CS_fsm[5]_i_7__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__2_n_0 ,\ap_CS_fsm_reg[5]_i_3__2_n_1 ,\ap_CS_fsm_reg[5]_i_3__2_n_2 ,\ap_CS_fsm_reg[5]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[5]_i_8__2_n_0 ,\ap_CS_fsm[5]_i_9__2_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_10__2_n_0 ,\ap_CS_fsm[5]_i_11__0_n_0 ,\ap_CS_fsm[5]_i_12__0_n_0 ,\ap_CS_fsm[5]_i_13__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[6]_i_2__2 
       (.CI(\ap_CS_fsm_reg[6]_i_3__2_n_0 ),
        .CO({tmp_38_fu_408_p2,\ap_CS_fsm_reg[6]_i_2__2_n_1 ,\ap_CS_fsm_reg[6]_i_2__2_n_2 ,\ap_CS_fsm_reg[6]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_4__2_n_0 ,\ap_CS_fsm[6]_i_5__2_n_0 ,\ap_CS_fsm[6]_i_6__2_n_0 ,\ap_CS_fsm[6]_i_7__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[6]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_3__2_n_0 ,\ap_CS_fsm_reg[6]_i_3__2_n_1 ,\ap_CS_fsm_reg[6]_i_3__2_n_2 ,\ap_CS_fsm_reg[6]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[6]_i_8__2_n_0 ,\ap_CS_fsm[6]_i_9__2_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_10__2_n_0 ,\ap_CS_fsm[6]_i_11__0_n_0 ,\ap_CS_fsm[6]_i_12__0_n_0 ,\ap_CS_fsm[6]_i_13__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[7]_i_12__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_12__0_n_0 ,\ap_CS_fsm_reg[7]_i_12__0_n_1 ,\ap_CS_fsm_reg[7]_i_12__0_n_2 ,\ap_CS_fsm_reg[7]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[7]_i_24__0_n_0 ,\ap_CS_fsm[7]_i_25__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_26__0_n_0 ,\ap_CS_fsm[7]_i_27__0_n_0 ,\ap_CS_fsm[7]_i_28__0_n_0 ,\ap_CS_fsm[7]_i_29__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_2__2 
       (.CI(\ap_CS_fsm_reg[7]_i_5__2_n_0 ),
        .CO({tmp_27_fu_307_p2,\ap_CS_fsm_reg[7]_i_2__2_n_1 ,\ap_CS_fsm_reg[7]_i_2__2_n_2 ,\ap_CS_fsm_reg[7]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_6__2_n_0 ,\ap_CS_fsm[7]_i_7__2_n_0 ,\ap_CS_fsm[7]_i_8__2_n_0 ,\ap_CS_fsm[7]_i_9__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_4__2 
       (.CI(\ap_CS_fsm_reg[7]_i_12__0_n_0 ),
        .CO({tmp_31_fu_467_p2,\ap_CS_fsm_reg[7]_i_4__2_n_1 ,\ap_CS_fsm_reg[7]_i_4__2_n_2 ,\ap_CS_fsm_reg[7]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_4__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_13__2_n_0 ,\ap_CS_fsm[7]_i_14__2_n_0 ,\ap_CS_fsm[7]_i_15__2_n_0 ,\ap_CS_fsm[7]_i_16__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_5__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_5__2_n_0 ,\ap_CS_fsm_reg[7]_i_5__2_n_1 ,\ap_CS_fsm_reg[7]_i_5__2_n_2 ,\ap_CS_fsm_reg[7]_i_5__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[7]_i_17__2_n_0 ,\ap_CS_fsm[7]_i_18__2_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_5__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_19__2_n_0 ,\ap_CS_fsm[7]_i_20__2_n_0 ,\ap_CS_fsm[7]_i_21__2_n_0 ,\ap_CS_fsm[7]_i_22__2_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_1_reg_550[0]_i_1__2 
       (.I0(depth_reg_125[0]),
        .O(depth_1_fu_283_p2[0]));
  FDRE \depth_1_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[0]),
        .Q(depth_1_reg_550[0]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[10]),
        .Q(depth_1_reg_550[10]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[11]),
        .Q(depth_1_reg_550[11]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[12]),
        .Q(depth_1_reg_550[12]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[12]_i_1__2 
       (.CI(\depth_1_reg_550_reg[8]_i_1__2_n_0 ),
        .CO({\depth_1_reg_550_reg[12]_i_1__2_n_0 ,\depth_1_reg_550_reg[12]_i_1__2_n_1 ,\depth_1_reg_550_reg[12]_i_1__2_n_2 ,\depth_1_reg_550_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[12:9]),
        .S(depth_reg_125[12:9]));
  FDRE \depth_1_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[13]),
        .Q(depth_1_reg_550[13]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[14]),
        .Q(depth_1_reg_550[14]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[15]),
        .Q(depth_1_reg_550[15]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[15]_i_1__2 
       (.CI(\depth_1_reg_550_reg[12]_i_1__2_n_0 ),
        .CO({\NLW_depth_1_reg_550_reg[15]_i_1__2_CO_UNCONNECTED [3:2],\depth_1_reg_550_reg[15]_i_1__2_n_2 ,\depth_1_reg_550_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_1_reg_550_reg[15]_i_1__2_O_UNCONNECTED [3],depth_1_fu_283_p2[15:13]}),
        .S({1'b0,depth_reg_125[15:13]}));
  FDRE \depth_1_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[1]),
        .Q(depth_1_reg_550[1]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[2]),
        .Q(depth_1_reg_550[2]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[3]),
        .Q(depth_1_reg_550[3]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[4]),
        .Q(depth_1_reg_550[4]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\depth_1_reg_550_reg[4]_i_1__2_n_0 ,\depth_1_reg_550_reg[4]_i_1__2_n_1 ,\depth_1_reg_550_reg[4]_i_1__2_n_2 ,\depth_1_reg_550_reg[4]_i_1__2_n_3 }),
        .CYINIT(depth_reg_125[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[4:1]),
        .S(depth_reg_125[4:1]));
  FDRE \depth_1_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[5]),
        .Q(depth_1_reg_550[5]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[6]),
        .Q(depth_1_reg_550[6]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[7]),
        .Q(depth_1_reg_550[7]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[8]),
        .Q(depth_1_reg_550[8]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[8]_i_1__2 
       (.CI(\depth_1_reg_550_reg[4]_i_1__2_n_0 ),
        .CO({\depth_1_reg_550_reg[8]_i_1__2_n_0 ,\depth_1_reg_550_reg[8]_i_1__2_n_1 ,\depth_1_reg_550_reg[8]_i_1__2_n_2 ,\depth_1_reg_550_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[8:5]),
        .S(depth_reg_125[8:5]));
  FDRE \depth_1_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[9]),
        .Q(depth_1_reg_550[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \depth_reg_125[15]_i_1__2 
       (.I0(grp_padding2d_fix16_2_fu_504_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_27_fu_307_p2),
        .I3(ap_CS_fsm_state3),
        .O(phi_mul4_reg_136));
  LUT2 #(
    .INIT(4'h2)) 
    \depth_reg_125[15]_i_2__2 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_27_fu_307_p2),
        .O(\depth_reg_125[15]_i_2__2_n_0 ));
  FDRE \depth_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[0]),
        .Q(depth_reg_125[0]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[10]),
        .Q(depth_reg_125[10]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[11]),
        .Q(depth_reg_125[11]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[12]),
        .Q(depth_reg_125[12]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[13]),
        .Q(depth_reg_125[13]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[14]),
        .Q(depth_reg_125[14]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[15]),
        .Q(depth_reg_125[15]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[1]),
        .Q(depth_reg_125[1]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[2]),
        .Q(depth_reg_125[2]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[3]),
        .Q(depth_reg_125[3]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[4]),
        .Q(depth_reg_125[4]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[5]),
        .Q(depth_reg_125[5]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[6]),
        .Q(depth_reg_125[6]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[7]),
        .Q(depth_reg_125[7]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[8]),
        .Q(depth_reg_125[8]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(depth_1_reg_550[9]),
        .Q(depth_reg_125[9]),
        .R(phi_mul4_reg_136));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_padding2d_fix16_2_fu_504_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(exitcond_fu_278_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_padding2d_fix16_2_fu_504_ap_start_reg),
        .O(\ap_CS_fsm_reg[15] ));
  LUT1 #(
    .INIT(2'h1)) 
    \height_1_reg_569[0]_i_1__2 
       (.I0(height_reg_160[0]),
        .O(height_1_fu_312_p2[0]));
  FDRE \height_1_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[0]),
        .Q(height_1_reg_569[0]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[10]),
        .Q(height_1_reg_569[10]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[11]),
        .Q(height_1_reg_569[11]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[12]),
        .Q(height_1_reg_569[12]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[12]_i_1__2 
       (.CI(\height_1_reg_569_reg[8]_i_1__2_n_0 ),
        .CO({\height_1_reg_569_reg[12]_i_1__2_n_0 ,\height_1_reg_569_reg[12]_i_1__2_n_1 ,\height_1_reg_569_reg[12]_i_1__2_n_2 ,\height_1_reg_569_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[12:9]),
        .S(height_reg_160[12:9]));
  FDRE \height_1_reg_569_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[13]),
        .Q(height_1_reg_569[13]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[14]),
        .Q(height_1_reg_569[14]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[15]),
        .Q(height_1_reg_569[15]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[15]_i_1__2 
       (.CI(\height_1_reg_569_reg[12]_i_1__2_n_0 ),
        .CO({\NLW_height_1_reg_569_reg[15]_i_1__2_CO_UNCONNECTED [3:2],\height_1_reg_569_reg[15]_i_1__2_n_2 ,\height_1_reg_569_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_1_reg_569_reg[15]_i_1__2_O_UNCONNECTED [3],height_1_fu_312_p2[15:13]}),
        .S({1'b0,height_reg_160[15:13]}));
  FDRE \height_1_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[1]),
        .Q(height_1_reg_569[1]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[2]),
        .Q(height_1_reg_569[2]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[3]),
        .Q(height_1_reg_569[3]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[4]),
        .Q(height_1_reg_569[4]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\height_1_reg_569_reg[4]_i_1__2_n_0 ,\height_1_reg_569_reg[4]_i_1__2_n_1 ,\height_1_reg_569_reg[4]_i_1__2_n_2 ,\height_1_reg_569_reg[4]_i_1__2_n_3 }),
        .CYINIT(height_reg_160[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[4:1]),
        .S(height_reg_160[4:1]));
  FDRE \height_1_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[5]),
        .Q(height_1_reg_569[5]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[6]),
        .Q(height_1_reg_569[6]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[7]),
        .Q(height_1_reg_569[7]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[8]),
        .Q(height_1_reg_569[8]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[8]_i_1__2 
       (.CI(\height_1_reg_569_reg[4]_i_1__2_n_0 ),
        .CO({\height_1_reg_569_reg[8]_i_1__2_n_0 ,\height_1_reg_569_reg[8]_i_1__2_n_1 ,\height_1_reg_569_reg[8]_i_1__2_n_2 ,\height_1_reg_569_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[8:5]),
        .S(height_reg_160[8:5]));
  FDRE \height_1_reg_569_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[9]),
        .Q(height_1_reg_569[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \height_reg_160[15]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond_fu_278_p2),
        .O(height_reg_1600));
  LUT4 #(
    .INIT(16'hDF00)) 
    \height_reg_160[15]_i_2__2 
       (.I0(tmp_38_fu_408_p2),
        .I1(\tmp_28_reg_574_reg_n_0_[0] ),
        .I2(tmp_29_reg_578),
        .I3(input_r_ce0),
        .O(ap_NS_fsm13_out));
  FDRE \height_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[0]),
        .Q(height_reg_160[0]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[10]),
        .Q(height_reg_160[10]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[11]),
        .Q(height_reg_160[11]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[12]),
        .Q(height_reg_160[12]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[13]),
        .Q(height_reg_160[13]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[14]),
        .Q(height_reg_160[14]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[15]),
        .Q(height_reg_160[15]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[1]),
        .Q(height_reg_160[1]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[2]),
        .Q(height_reg_160[2]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[3]),
        .Q(height_reg_160[3]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[4]),
        .Q(height_reg_160[4]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[5]),
        .Q(height_reg_160[5]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[6]),
        .Q(height_reg_160[6]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[7]),
        .Q(height_reg_160[7]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[8]),
        .Q(height_reg_160[8]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[9]),
        .Q(height_reg_160[9]),
        .R(height_reg_1600));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_542[0]_i_1 
       (.I0(\phi_mul4_reg_136_reg_n_0_[0] ),
        .O(next_mul5_fu_273_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_542[4]_i_2 
       (.I0(\phi_mul4_reg_136_reg_n_0_[3] ),
        .O(\next_mul5_reg_542[4]_i_2_n_0 ));
  FDRE \next_mul5_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[0]),
        .Q(next_mul5_reg_542[0]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[10]),
        .Q(next_mul5_reg_542[10]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[11]),
        .Q(next_mul5_reg_542[11]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[12]),
        .Q(next_mul5_reg_542[12]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[12]_i_1__1 
       (.CI(\next_mul5_reg_542_reg[8]_i_1__1_n_0 ),
        .CO({\next_mul5_reg_542_reg[12]_i_1__1_n_0 ,\next_mul5_reg_542_reg[12]_i_1__1_n_1 ,\next_mul5_reg_542_reg[12]_i_1__1_n_2 ,\next_mul5_reg_542_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul4_reg_136_reg_n_0_[12] ,\phi_mul4_reg_136_reg_n_0_[11] ,\phi_mul4_reg_136_reg_n_0_[10] ,\phi_mul4_reg_136_reg_n_0_[9] }),
        .O(next_mul5_fu_273_p2[12:9]),
        .S({\phi_mul4_reg_136_reg_n_0_[12] ,\phi_mul4_reg_136_reg_n_0_[11] ,\phi_mul4_reg_136_reg_n_0_[10] ,\phi_mul4_reg_136_reg_n_0_[9] }));
  FDRE \next_mul5_reg_542_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[13]),
        .Q(next_mul5_reg_542[13]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[14]),
        .Q(next_mul5_reg_542[14]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[15]),
        .Q(next_mul5_reg_542[15]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[16]),
        .Q(next_mul5_reg_542[16]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[16]_i_1__2 
       (.CI(\next_mul5_reg_542_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_next_mul5_reg_542_reg[16]_i_1__2_CO_UNCONNECTED [3],\next_mul5_reg_542_reg[16]_i_1__2_n_1 ,\next_mul5_reg_542_reg[16]_i_1__2_n_2 ,\next_mul5_reg_542_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul4_reg_136_reg_n_0_[15] ,\phi_mul4_reg_136_reg_n_0_[14] ,\phi_mul4_reg_136_reg_n_0_[13] }),
        .O(next_mul5_fu_273_p2[16:13]),
        .S({\phi_mul4_reg_136_reg_n_0_[16] ,\phi_mul4_reg_136_reg_n_0_[15] ,\phi_mul4_reg_136_reg_n_0_[14] ,\phi_mul4_reg_136_reg_n_0_[13] }));
  FDRE \next_mul5_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[1]),
        .Q(next_mul5_reg_542[1]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[2]),
        .Q(next_mul5_reg_542[2]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[3]),
        .Q(next_mul5_reg_542[3]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[4]),
        .Q(next_mul5_reg_542[4]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_542_reg[4]_i_1_n_0 ,\next_mul5_reg_542_reg[4]_i_1_n_1 ,\next_mul5_reg_542_reg[4]_i_1_n_2 ,\next_mul5_reg_542_reg[4]_i_1_n_3 }),
        .CYINIT(\phi_mul4_reg_136_reg_n_0_[0] ),
        .DI({\phi_mul4_reg_136_reg_n_0_[4] ,\phi_mul4_reg_136_reg_n_0_[3] ,\phi_mul4_reg_136_reg_n_0_[2] ,\phi_mul4_reg_136_reg_n_0_[1] }),
        .O(next_mul5_fu_273_p2[4:1]),
        .S({\phi_mul4_reg_136_reg_n_0_[4] ,\next_mul5_reg_542[4]_i_2_n_0 ,\phi_mul4_reg_136_reg_n_0_[2] ,\phi_mul4_reg_136_reg_n_0_[1] }));
  FDRE \next_mul5_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[5]),
        .Q(next_mul5_reg_542[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[6]),
        .Q(next_mul5_reg_542[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[7]),
        .Q(next_mul5_reg_542[7]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[8]),
        .Q(next_mul5_reg_542[8]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[8]_i_1__1 
       (.CI(\next_mul5_reg_542_reg[4]_i_1_n_0 ),
        .CO({\next_mul5_reg_542_reg[8]_i_1__1_n_0 ,\next_mul5_reg_542_reg[8]_i_1__1_n_1 ,\next_mul5_reg_542_reg[8]_i_1__1_n_2 ,\next_mul5_reg_542_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul4_reg_136_reg_n_0_[8] ,\phi_mul4_reg_136_reg_n_0_[7] ,\phi_mul4_reg_136_reg_n_0_[6] ,\phi_mul4_reg_136_reg_n_0_[5] }),
        .O(next_mul5_fu_273_p2[8:5]),
        .S({\phi_mul4_reg_136_reg_n_0_[8] ,\phi_mul4_reg_136_reg_n_0_[7] ,\phi_mul4_reg_136_reg_n_0_[6] ,\phi_mul4_reg_136_reg_n_0_[5] }));
  FDRE \next_mul5_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[9]),
        .Q(next_mul5_reg_542[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[0]_i_1 
       (.I0(phi_mul7_reg_148[0]),
        .O(next_mul8_fu_268_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[4]_i_2 
       (.I0(phi_mul7_reg_148[2]),
        .O(\next_mul8_reg_537[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[4]_i_3 
       (.I0(phi_mul7_reg_148[1]),
        .O(\next_mul8_reg_537[4]_i_3_n_0 ));
  FDRE \next_mul8_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[0]),
        .Q(next_mul8_reg_537[0]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[1]),
        .Q(next_mul8_reg_537[1]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[2]),
        .Q(next_mul8_reg_537[2]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[3]),
        .Q(next_mul8_reg_537[3]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[4]),
        .Q(next_mul8_reg_537[4]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul8_reg_537_reg[4]_i_1_n_0 ,\next_mul8_reg_537_reg[4]_i_1_n_1 ,\next_mul8_reg_537_reg[4]_i_1_n_2 ,\next_mul8_reg_537_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul7_reg_148[0]),
        .DI(phi_mul7_reg_148[4:1]),
        .O(next_mul8_fu_268_p2[4:1]),
        .S({phi_mul7_reg_148[4:3],\next_mul8_reg_537[4]_i_2_n_0 ,\next_mul8_reg_537[4]_i_3_n_0 }));
  FDRE \next_mul8_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[5]),
        .Q(next_mul8_reg_537[5]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[6]),
        .Q(next_mul8_reg_537[6]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[7]),
        .Q(next_mul8_reg_537[7]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[8]),
        .Q(next_mul8_reg_537[8]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[8]_i_1 
       (.CI(\next_mul8_reg_537_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul8_reg_537_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul8_reg_537_reg[8]_i_1_n_1 ,\next_mul8_reg_537_reg[8]_i_1_n_2 ,\next_mul8_reg_537_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul7_reg_148[7:5]}),
        .O(next_mul8_fu_268_p2[8:5]),
        .S(phi_mul7_reg_148[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_561[0]_i_1 
       (.I0(\phi_mul_reg_171_reg_n_0_[0] ),
        .O(next_mul_fu_294_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_561[4]_i_2 
       (.I0(\phi_mul_reg_171_reg_n_0_[3] ),
        .O(\next_mul_reg_561[4]_i_2_n_0 ));
  FDRE \next_mul_reg_561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[0]),
        .Q(next_mul_reg_561[0]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[1]),
        .Q(next_mul_reg_561[1]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[2]),
        .Q(next_mul_reg_561[2]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[3]),
        .Q(next_mul_reg_561[3]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[4]),
        .Q(next_mul_reg_561[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_561_reg[4]_i_1_n_0 ,\next_mul_reg_561_reg[4]_i_1_n_1 ,\next_mul_reg_561_reg[4]_i_1_n_2 ,\next_mul_reg_561_reg[4]_i_1_n_3 }),
        .CYINIT(\phi_mul_reg_171_reg_n_0_[0] ),
        .DI({\phi_mul_reg_171_reg_n_0_[4] ,\phi_mul_reg_171_reg_n_0_[3] ,\phi_mul_reg_171_reg_n_0_[2] ,\phi_mul_reg_171_reg_n_0_[1] }),
        .O(next_mul_fu_294_p2[4:1]),
        .S({\phi_mul_reg_171_reg_n_0_[4] ,\next_mul_reg_561[4]_i_2_n_0 ,\phi_mul_reg_171_reg_n_0_[2] ,\phi_mul_reg_171_reg_n_0_[1] }));
  FDRE \next_mul_reg_561_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[5]),
        .Q(next_mul_reg_561[5]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[6]),
        .Q(next_mul_reg_561[6]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[7]),
        .Q(next_mul_reg_561[7]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[8]),
        .Q(next_mul_reg_561[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[8]_i_1__1 
       (.CI(\next_mul_reg_561_reg[4]_i_1_n_0 ),
        .CO({\next_mul_reg_561_reg[8]_i_1__1_n_0 ,\next_mul_reg_561_reg[8]_i_1__1_n_1 ,\next_mul_reg_561_reg[8]_i_1__1_n_2 ,\next_mul_reg_561_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_reg_171_reg_n_0_[8] ,\phi_mul_reg_171_reg_n_0_[7] ,\phi_mul_reg_171_reg_n_0_[6] ,\phi_mul_reg_171_reg_n_0_[5] }),
        .O(next_mul_fu_294_p2[8:5]),
        .S({\phi_mul_reg_171_reg_n_0_[8] ,\phi_mul_reg_171_reg_n_0_[7] ,\phi_mul_reg_171_reg_n_0_[6] ,\phi_mul_reg_171_reg_n_0_[5] }));
  FDRE \next_mul_reg_561_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[9]),
        .Q(next_mul_reg_561[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[9]_i_1__0 
       (.CI(\next_mul_reg_561_reg[8]_i_1__1_n_0 ),
        .CO(\NLW_next_mul_reg_561_reg[9]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul_reg_561_reg[9]_i_1__0_O_UNCONNECTED [3:1],next_mul_fu_294_p2[9]}),
        .S({1'b0,1'b0,1'b0,\phi_mul_reg_171_reg_n_0_[9] }));
  FDRE \phi_mul4_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[0]),
        .Q(\phi_mul4_reg_136_reg_n_0_[0] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[10]),
        .Q(\phi_mul4_reg_136_reg_n_0_[10] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[11]),
        .Q(\phi_mul4_reg_136_reg_n_0_[11] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[12]),
        .Q(\phi_mul4_reg_136_reg_n_0_[12] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[13]),
        .Q(\phi_mul4_reg_136_reg_n_0_[13] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[14]),
        .Q(\phi_mul4_reg_136_reg_n_0_[14] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[15]),
        .Q(\phi_mul4_reg_136_reg_n_0_[15] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[16] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[16]),
        .Q(\phi_mul4_reg_136_reg_n_0_[16] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[1]),
        .Q(\phi_mul4_reg_136_reg_n_0_[1] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[2]),
        .Q(\phi_mul4_reg_136_reg_n_0_[2] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[3]),
        .Q(\phi_mul4_reg_136_reg_n_0_[3] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[4]),
        .Q(\phi_mul4_reg_136_reg_n_0_[4] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[5]),
        .Q(\phi_mul4_reg_136_reg_n_0_[5] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[6]),
        .Q(\phi_mul4_reg_136_reg_n_0_[6] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[7]),
        .Q(\phi_mul4_reg_136_reg_n_0_[7] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[8]),
        .Q(\phi_mul4_reg_136_reg_n_0_[8] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul5_reg_542[9]),
        .Q(\phi_mul4_reg_136_reg_n_0_[9] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul8_reg_537[0]),
        .Q(phi_mul7_reg_148[0]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul8_reg_537[1]),
        .Q(phi_mul7_reg_148[1]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul8_reg_537[2]),
        .Q(phi_mul7_reg_148[2]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul8_reg_537[3]),
        .Q(phi_mul7_reg_148[3]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul8_reg_537[4]),
        .Q(phi_mul7_reg_148[4]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul8_reg_537[5]),
        .Q(phi_mul7_reg_148[5]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul8_reg_537[6]),
        .Q(phi_mul7_reg_148[6]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul8_reg_537[7]),
        .Q(phi_mul7_reg_148[7]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__2_n_0 ),
        .D(next_mul8_reg_537[8]),
        .Q(phi_mul7_reg_148[8]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[0]),
        .Q(\phi_mul_reg_171_reg_n_0_[0] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[1]),
        .Q(\phi_mul_reg_171_reg_n_0_[1] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[2]),
        .Q(\phi_mul_reg_171_reg_n_0_[2] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[3]),
        .Q(\phi_mul_reg_171_reg_n_0_[3] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[4]),
        .Q(\phi_mul_reg_171_reg_n_0_[4] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[5]),
        .Q(\phi_mul_reg_171_reg_n_0_[5] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[6]),
        .Q(\phi_mul_reg_171_reg_n_0_[6] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[7]),
        .Q(\phi_mul_reg_171_reg_n_0_[7] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[8]),
        .Q(\phi_mul_reg_171_reg_n_0_[8] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[9]),
        .Q(\phi_mul_reg_171_reg_n_0_[9] ),
        .R(height_reg_1600));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_10__3
       (.I0(ram_reg_i_49__3_n_0),
        .I1(ram_reg_i_50__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_11__3
       (.I0(ram_reg_i_51__3_n_0),
        .I1(ram_reg_i_52__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__1
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[15]),
        .O(DIADI[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__3
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[14]),
        .O(DIADI[14]));
  CARRY4 ram_reg_i_13__4
       (.CI(ram_reg_i_14__5_n_0),
        .CO(NLW_ram_reg_i_13__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_13__4_O_UNCONNECTED[3:1],input_r_address0[8]}),
        .S({1'b0,1'b0,1'b0,ram_reg_i_17__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__4
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[13]),
        .O(DIADI[13]));
  CARRY4 ram_reg_i_14__5
       (.CI(ram_reg_i_15__5_n_0),
        .CO({ram_reg_i_14__5_n_0,ram_reg_i_14__5_n_1,ram_reg_i_14__5_n_2,ram_reg_i_14__5_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_18__4_n_0,ram_reg_i_19__4_n_0,ram_reg_i_20__4_n_0,ram_reg_i_21__4_n_0}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_i_22__5_n_0,ram_reg_i_23__5_n_0,ram_reg_i_24__5_n_0,ram_reg_i_25__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__4
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[12]),
        .O(DIADI[12]));
  CARRY4 ram_reg_i_15__5
       (.CI(1'b0),
        .CO({ram_reg_i_15__5_n_0,ram_reg_i_15__5_n_1,ram_reg_i_15__5_n_2,ram_reg_i_15__5_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_i_26__4_n_0,ram_reg_i_27__3_n_0,ram_reg_i_28__3_n_0,ram_reg_i_29__2_n_0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_i_30__2_n_0,ram_reg_i_31__4_n_0,ram_reg_i_32__5_n_0,ram_reg_i_33__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__4
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[11]),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'h6669)) 
    ram_reg_i_17__4
       (.I0(width1_reg_194[8]),
        .I1(tmp7_reg_610_reg_n_97),
        .I2(width1_reg_194[7]),
        .I3(tmp7_reg_610_reg_n_98),
        .O(ram_reg_i_17__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__5
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[10]),
        .O(DIADI[10]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_18__4
       (.I0(width1_reg_194[6]),
        .I1(tmp7_reg_610_reg_n_99),
        .O(ram_reg_i_18__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__5
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[9]),
        .O(DIADI[9]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_19__4
       (.I0(width1_reg_194[5]),
        .I1(tmp7_reg_610_reg_n_100),
        .O(ram_reg_i_19__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__5
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[8]),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    ram_reg_i_1__2
       (.I0(ram_reg_i_29__5_n_0),
        .I1(Q[1]),
        .I2(ram_reg),
        .I3(Q[2]),
        .O(Padding2D_2_array_ce0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_20__4
       (.I0(width1_reg_194[4]),
        .I1(tmp7_reg_610_reg_n_101),
        .O(ram_reg_i_20__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__5
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[7]),
        .O(DIADI[7]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_21__4
       (.I0(width1_reg_194[3]),
        .I1(tmp7_reg_610_reg_n_102),
        .O(ram_reg_i_21__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__5
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[6]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__4
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[5]),
        .O(DIADI[5]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_22__5
       (.I0(tmp7_reg_610_reg_n_99),
        .I1(width1_reg_194[6]),
        .I2(tmp7_reg_610_reg_n_98),
        .I3(width1_reg_194[7]),
        .O(ram_reg_i_22__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__4
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[4]),
        .O(DIADI[4]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_23__5
       (.I0(tmp7_reg_610_reg_n_100),
        .I1(width1_reg_194[5]),
        .I2(tmp7_reg_610_reg_n_99),
        .I3(width1_reg_194[6]),
        .O(ram_reg_i_23__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__4
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[3]),
        .O(DIADI[3]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_24__5
       (.I0(tmp7_reg_610_reg_n_101),
        .I1(width1_reg_194[4]),
        .I2(tmp7_reg_610_reg_n_100),
        .I3(width1_reg_194[5]),
        .O(ram_reg_i_24__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__4
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[2]),
        .O(DIADI[2]));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_25__5
       (.I0(tmp7_reg_610_reg_n_102),
        .I1(width1_reg_194[3]),
        .I2(tmp7_reg_610_reg_n_101),
        .I3(width1_reg_194[4]),
        .O(ram_reg_i_25__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_26__4
       (.I0(width1_reg_194[2]),
        .I1(tmp7_reg_610_reg_n_103),
        .O(ram_reg_i_26__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__5
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[1]),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_27__3
       (.I0(width1_reg_194[2]),
        .I1(tmp7_reg_610_reg_n_103),
        .O(ram_reg_i_27__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__4
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_0[0]),
        .O(DIADI[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_28__3
       (.I0(width1_reg_194[0]),
        .I1(tmp7_reg_610_reg_n_105),
        .O(ram_reg_i_28__3_n_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_i_28__5
       (.I0(output_r_address0115_out),
        .I1(output_r_address01),
        .I2(ram_reg_i_55__4_n_0),
        .I3(Q[1]),
        .O(WEA));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_29__2
       (.I0(tmp7_reg_610_reg_n_105),
        .I1(width1_reg_194[0]),
        .O(ram_reg_i_29__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_i_29__5
       (.I0(ap_CS_fsm_state4),
        .I1(output_r_address01),
        .I2(output_r_address0115_out),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .I5(Q[1]),
        .O(ram_reg_i_29__5_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_2__3
       (.I0(ram_reg_i_30__1_n_0),
        .I1(ram_reg_i_31__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_30__1
       (.I0(ram_reg_i_56__3_n_0),
        .I1(output_addr_10_reg_605),
        .I2(tmp_51_reg_636[9]),
        .I3(tmp_35_fu_478_p2_n_96),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_30__1_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_i_30__2
       (.I0(tmp7_reg_610_reg_n_103),
        .I1(width1_reg_194[2]),
        .I2(tmp7_reg_610_reg_n_102),
        .I3(width1_reg_194[3]),
        .O(ram_reg_i_30__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_31__3
       (.I0(data3[9]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[9]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_31__3_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    ram_reg_i_31__4
       (.I0(tmp7_reg_610_reg_n_103),
        .I1(width1_reg_194[2]),
        .I2(width1_reg_194[1]),
        .I3(tmp7_reg_610_reg_n_104),
        .O(ram_reg_i_31__4_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    ram_reg_i_32__5
       (.I0(tmp7_reg_610_reg_n_105),
        .I1(width1_reg_194[0]),
        .I2(tmp7_reg_610_reg_n_104),
        .I3(width1_reg_194[1]),
        .O(ram_reg_i_32__5_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_33__3
       (.I0(ram_reg_i_56__3_n_0),
        .I1(tmp_33_reg_600[8]),
        .I2(tmp_51_reg_636[8]),
        .I3(tmp_35_fu_478_p2_n_97),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_33__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_33__4
       (.I0(width1_reg_194[0]),
        .I1(tmp7_reg_610_reg_n_105),
        .O(ram_reg_i_33__4_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_34__3
       (.I0(data3[8]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[8]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_34__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_35__5
       (.I0(ram_reg_i_56__3_n_0),
        .I1(tmp_33_reg_600[7]),
        .I2(tmp_51_reg_636[7]),
        .I3(tmp_35_fu_478_p2_n_98),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_35__5_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_36__4
       (.I0(data3[7]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[7]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_36__4_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_38__2
       (.I0(ram_reg_i_56__3_n_0),
        .I1(tmp_33_reg_600[6]),
        .I2(tmp_51_reg_636[6]),
        .I3(tmp_35_fu_478_p2_n_99),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_38__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_39__2
       (.I0(data3[6]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[6]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_39__2_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_3__3
       (.I0(ram_reg_i_33__3_n_0),
        .I1(ram_reg_i_34__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_40__1
       (.I0(ram_reg_i_56__3_n_0),
        .I1(tmp_33_reg_600[5]),
        .I2(tmp_51_reg_636[5]),
        .I3(tmp_35_fu_478_p2_n_100),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_40__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_41__1
       (.I0(data3[5]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[5]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_41__1_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_42__3
       (.I0(ram_reg_i_56__3_n_0),
        .I1(tmp_33_reg_600[4]),
        .I2(tmp_51_reg_636[4]),
        .I3(tmp_35_fu_478_p2_n_101),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_42__3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_43__1
       (.I0(data3[4]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[4]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_43__1_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_44__1
       (.I0(ram_reg_i_56__3_n_0),
        .I1(tmp_33_reg_600[3]),
        .I2(tmp_51_reg_636[3]),
        .I3(tmp_35_fu_478_p2_n_102),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_44__1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_45__3
       (.I0(data3[3]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[3]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_45__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_47__2
       (.I0(ram_reg_i_56__3_n_0),
        .I1(tmp_33_reg_600[2]),
        .I2(tmp_51_reg_636[2]),
        .I3(tmp_35_fu_478_p2_n_103),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_47__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_48__3
       (.I0(data3[2]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[2]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_48__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_49__3
       (.I0(ram_reg_i_56__3_n_0),
        .I1(tmp_33_reg_600[1]),
        .I2(tmp_51_reg_636[1]),
        .I3(tmp_35_fu_478_p2_n_104),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_49__3_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_4__3
       (.I0(ram_reg_i_35__5_n_0),
        .I1(ram_reg_i_36__4_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_50__3
       (.I0(data3[1]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[1]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_50__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_i_51__3
       (.I0(ram_reg_i_56__3_n_0),
        .I1(tmp_33_reg_600[0]),
        .I2(tmp_51_reg_636[0]),
        .I3(tmp_35_fu_478_p2_n_105),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_51__3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_52__3
       (.I0(data3[0]),
        .I1(ram_reg_i_57__3_n_0),
        .I2(data4[0]),
        .I3(ram_reg_i_59__3_n_0),
        .O(ram_reg_i_52__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_53__4
       (.I0(tmp_29_reg_578),
        .I1(\tmp_28_reg_574_reg_n_0_[0] ),
        .I2(tmp_38_fu_408_p2),
        .I3(input_r_ce0),
        .I4(tmp_41_fu_419_p2),
        .O(output_r_address0115_out));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_i_54__4
       (.I0(tmp_46_fu_425_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_fu_419_p2),
        .O(output_r_address01));
  LUT6 #(
    .INIT(64'hF8FFF8F8F8F8F8F8)) 
    ram_reg_i_55__4
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .I2(width_reg_2050),
        .I3(tmp_41_reg_623),
        .I4(tmp_46_reg_627),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_55__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_i_56__3
       (.I0(tmp_41_fu_419_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(ram_reg_i_80__0_n_0),
        .O(ram_reg_i_56__3_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_i_57__3
       (.I0(ram_reg_i_80__0_n_0),
        .I1(tmp_41_fu_419_p2),
        .I2(ram_reg_i_81__0_n_0),
        .I3(tmp_38_fu_408_p2),
        .I4(input_r_ce0),
        .I5(tmp_46_fu_425_p2),
        .O(ram_reg_i_57__3_n_0));
  CARRY4 ram_reg_i_58__3
       (.CI(ram_reg_i_63__3_n_0),
        .CO({NLW_ram_reg_i_58__3_CO_UNCONNECTED[3:1],ram_reg_i_58__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_i_82__0_n_0}),
        .O({NLW_ram_reg_i_58__3_O_UNCONNECTED[3:2],data4[9:8]}),
        .S({1'b0,1'b0,ram_reg_i_83__0_n_0,ram_reg_i_84__0_n_0}));
  LUT6 #(
    .INIT(64'h5155555550555555)) 
    ram_reg_i_59__3
       (.I0(ram_reg_i_80__0_n_0),
        .I1(tmp_41_fu_419_p2),
        .I2(ram_reg_i_81__0_n_0),
        .I3(tmp_38_fu_408_p2),
        .I4(input_r_ce0),
        .I5(tmp_46_fu_425_p2),
        .O(ram_reg_i_59__3_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_5__3
       (.I0(ram_reg_i_38__2_n_0),
        .I1(ram_reg_i_39__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[6]),
        .O(ADDRARDADDR[6]));
  CARRY4 ram_reg_i_63__3
       (.CI(ram_reg_i_72__1_n_0),
        .CO({ram_reg_i_63__3_n_0,ram_reg_i_63__3_n_1,ram_reg_i_63__3_n_2,ram_reg_i_63__3_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_85__0_n_0,ram_reg_i_86__0_n_0,ram_reg_i_87__0_n_0,ram_reg_i_88__0_n_0}),
        .O(data4[7:4]),
        .S({ram_reg_i_89__0_n_0,ram_reg_i_90__0_n_0,ram_reg_i_91__0_n_0,ram_reg_i_92__0_n_0}));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_6__3
       (.I0(ram_reg_i_40__1_n_0),
        .I1(ram_reg_i_41__1_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[5]),
        .O(ADDRARDADDR[5]));
  CARRY4 ram_reg_i_72__1
       (.CI(1'b0),
        .CO({ram_reg_i_72__1_n_0,ram_reg_i_72__1_n_1,ram_reg_i_72__1_n_2,ram_reg_i_72__1_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_i_93__0_n_0,ram_reg_i_94__0_n_0,ram_reg_i_95__0_n_0,1'b0}),
        .O(data4[3:0]),
        .S({ram_reg_i_96__0_n_0,ram_reg_i_97__0_n_0,ram_reg_i_98__0_n_0,ram_reg_i_99__0_n_0}));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_7__3
       (.I0(ram_reg_i_42__3_n_0),
        .I1(ram_reg_i_43__1_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_80__0
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_i_80__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_81__0
       (.I0(\tmp_28_reg_574_reg_n_0_[0] ),
        .I1(tmp_29_reg_578),
        .O(ram_reg_i_81__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_82__0
       (.I0(tmp_24_reg_555_reg_n_98),
        .I1(\phi_mul_reg_171_reg_n_0_[7] ),
        .I2(width2_reg_183_reg[7]),
        .O(ram_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_83__0
       (.I0(tmp_24_reg_555_reg_n_97),
        .I1(\phi_mul_reg_171_reg_n_0_[8] ),
        .I2(width2_reg_183_reg[8]),
        .I3(tmp_24_reg_555_reg_n_96),
        .I4(\phi_mul_reg_171_reg_n_0_[9] ),
        .I5(width2_reg_183_reg[9]),
        .O(ram_reg_i_83__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_84__0
       (.I0(width2_reg_183_reg[7]),
        .I1(\phi_mul_reg_171_reg_n_0_[7] ),
        .I2(tmp_24_reg_555_reg_n_98),
        .I3(\phi_mul_reg_171_reg_n_0_[8] ),
        .I4(width2_reg_183_reg[8]),
        .I5(tmp_24_reg_555_reg_n_97),
        .O(ram_reg_i_84__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_85__0
       (.I0(tmp_24_reg_555_reg_n_99),
        .I1(\phi_mul_reg_171_reg_n_0_[6] ),
        .I2(width2_reg_183_reg[6]),
        .O(ram_reg_i_85__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_86__0
       (.I0(tmp_24_reg_555_reg_n_100),
        .I1(\phi_mul_reg_171_reg_n_0_[5] ),
        .I2(width2_reg_183_reg[5]),
        .O(ram_reg_i_86__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_87__0
       (.I0(tmp_24_reg_555_reg_n_101),
        .I1(\phi_mul_reg_171_reg_n_0_[4] ),
        .I2(width2_reg_183_reg[4]),
        .O(ram_reg_i_87__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_88__0
       (.I0(tmp_24_reg_555_reg_n_102),
        .I1(\phi_mul_reg_171_reg_n_0_[3] ),
        .I2(width2_reg_183_reg[3]),
        .O(ram_reg_i_88__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_89__0
       (.I0(width2_reg_183_reg[6]),
        .I1(\phi_mul_reg_171_reg_n_0_[6] ),
        .I2(tmp_24_reg_555_reg_n_99),
        .I3(\phi_mul_reg_171_reg_n_0_[7] ),
        .I4(width2_reg_183_reg[7]),
        .I5(tmp_24_reg_555_reg_n_98),
        .O(ram_reg_i_89__0_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_8__3
       (.I0(ram_reg_i_44__1_n_0),
        .I1(ram_reg_i_45__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_90__0
       (.I0(width2_reg_183_reg[5]),
        .I1(\phi_mul_reg_171_reg_n_0_[5] ),
        .I2(tmp_24_reg_555_reg_n_100),
        .I3(\phi_mul_reg_171_reg_n_0_[6] ),
        .I4(width2_reg_183_reg[6]),
        .I5(tmp_24_reg_555_reg_n_99),
        .O(ram_reg_i_90__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_91__0
       (.I0(width2_reg_183_reg[4]),
        .I1(\phi_mul_reg_171_reg_n_0_[4] ),
        .I2(tmp_24_reg_555_reg_n_101),
        .I3(\phi_mul_reg_171_reg_n_0_[5] ),
        .I4(width2_reg_183_reg[5]),
        .I5(tmp_24_reg_555_reg_n_100),
        .O(ram_reg_i_91__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_92__0
       (.I0(width2_reg_183_reg[3]),
        .I1(\phi_mul_reg_171_reg_n_0_[3] ),
        .I2(tmp_24_reg_555_reg_n_102),
        .I3(\phi_mul_reg_171_reg_n_0_[4] ),
        .I4(width2_reg_183_reg[4]),
        .I5(tmp_24_reg_555_reg_n_101),
        .O(ram_reg_i_92__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_93__0
       (.I0(tmp_24_reg_555_reg_n_103),
        .I1(\phi_mul_reg_171_reg_n_0_[2] ),
        .I2(width2_reg_183_reg[2]),
        .O(ram_reg_i_93__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_94__0
       (.I0(tmp_24_reg_555_reg_n_104),
        .I1(\phi_mul_reg_171_reg_n_0_[1] ),
        .I2(width2_reg_183_reg[1]),
        .O(ram_reg_i_94__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_i_95__0
       (.I0(tmp_24_reg_555_reg_n_105),
        .I1(width2_reg_183_reg[0]),
        .I2(\phi_mul_reg_171_reg_n_0_[0] ),
        .O(ram_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_96__0
       (.I0(width2_reg_183_reg[2]),
        .I1(\phi_mul_reg_171_reg_n_0_[2] ),
        .I2(tmp_24_reg_555_reg_n_103),
        .I3(\phi_mul_reg_171_reg_n_0_[3] ),
        .I4(width2_reg_183_reg[3]),
        .I5(tmp_24_reg_555_reg_n_102),
        .O(ram_reg_i_96__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_97__0
       (.I0(width2_reg_183_reg[1]),
        .I1(\phi_mul_reg_171_reg_n_0_[1] ),
        .I2(tmp_24_reg_555_reg_n_104),
        .I3(\phi_mul_reg_171_reg_n_0_[2] ),
        .I4(width2_reg_183_reg[2]),
        .I5(tmp_24_reg_555_reg_n_103),
        .O(ram_reg_i_97__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_i_98__0
       (.I0(\phi_mul_reg_171_reg_n_0_[0] ),
        .I1(width2_reg_183_reg[0]),
        .I2(tmp_24_reg_555_reg_n_105),
        .I3(\phi_mul_reg_171_reg_n_0_[1] ),
        .I4(width2_reg_183_reg[1]),
        .I5(tmp_24_reg_555_reg_n_104),
        .O(ram_reg_i_98__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_99__0
       (.I0(tmp_24_reg_555_reg_n_105),
        .I1(width2_reg_183_reg[0]),
        .I2(\phi_mul_reg_171_reg_n_0_[0] ),
        .O(ram_reg_i_99__0_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_9__3
       (.I0(ram_reg_i_47__2_n_0),
        .I1(ram_reg_i_48__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_3_fu_431_Padding2D_2_array_address0[2]),
        .O(ADDRARDADDR[2]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp7_reg_610_reg
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp7_reg_610_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp7_reg_610_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp7_reg_610_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp7_reg_610_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_55_reg_5820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp7_reg_610_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp7_reg_610_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp7_reg_610_reg_P_UNCONNECTED[47:9],tmp7_reg_610_reg_n_97,tmp7_reg_610_reg_n_98,tmp7_reg_610_reg_n_99,tmp7_reg_610_reg_n_100,tmp7_reg_610_reg_n_101,tmp7_reg_610_reg_n_102,tmp7_reg_610_reg_n_103,tmp7_reg_610_reg_n_104,tmp7_reg_610_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp7_reg_610_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp7_reg_610_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp7_reg_610_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp7_reg_610_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_10__2
       (.I0(tmp2_cast_fu_341_p1[5]),
        .I1(phi_mul7_reg_148[5]),
        .O(tmp7_reg_610_reg_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_11__2
       (.I0(tmp2_cast_fu_341_p1[4]),
        .I1(phi_mul7_reg_148[4]),
        .O(tmp7_reg_610_reg_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_12__2
       (.I0(tmp2_cast_fu_341_p1[3]),
        .I1(phi_mul7_reg_148[3]),
        .O(tmp7_reg_610_reg_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_13__2
       (.I0(tmp2_cast_fu_341_p1[2]),
        .I1(phi_mul7_reg_148[2]),
        .O(tmp7_reg_610_reg_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_14__2
       (.I0(tmp2_cast_fu_341_p1[1]),
        .I1(phi_mul7_reg_148[1]),
        .O(tmp7_reg_610_reg_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp7_reg_610_reg_i_15__2
       (.I0(height_reg_160[0]),
        .I1(phi_mul7_reg_148[0]),
        .O(tmp7_reg_610_reg_i_15__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_16__2
       (.I0(height_reg_160[8]),
        .O(tmp7_reg_610_reg_i_16__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_17__2
       (.I0(height_reg_160[7]),
        .O(tmp7_reg_610_reg_i_17__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_18__1
       (.I0(height_reg_160[6]),
        .O(tmp7_reg_610_reg_i_18__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_19__1
       (.I0(height_reg_160[5]),
        .O(tmp7_reg_610_reg_i_19__1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    tmp7_reg_610_reg_i_1__2
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(tmp_55_reg_5820));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_20__2
       (.I0(height_reg_160[4]),
        .O(tmp7_reg_610_reg_i_20__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_21__2
       (.I0(height_reg_160[3]),
        .O(tmp7_reg_610_reg_i_21__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_22__1
       (.I0(height_reg_160[2]),
        .O(tmp7_reg_610_reg_i_22__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_23__2
       (.I0(height_reg_160[1]),
        .O(tmp7_reg_610_reg_i_23__2_n_0));
  CARRY4 tmp7_reg_610_reg_i_2__2
       (.CI(tmp7_reg_610_reg_i_3__2_n_0),
        .CO(NLW_tmp7_reg_610_reg_i_2__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp7_reg_610_reg_i_2__2_O_UNCONNECTED[3:1],A[8]}),
        .S({1'b0,1'b0,1'b0,tmp7_reg_610_reg_i_5__2_n_0}));
  CARRY4 tmp7_reg_610_reg_i_3__2
       (.CI(tmp7_reg_610_reg_i_4__2_n_0),
        .CO({tmp7_reg_610_reg_i_3__2_n_0,tmp7_reg_610_reg_i_3__2_n_1,tmp7_reg_610_reg_i_3__2_n_2,tmp7_reg_610_reg_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_341_p1[7:4]),
        .O(A[7:4]),
        .S({tmp7_reg_610_reg_i_8__2_n_0,tmp7_reg_610_reg_i_9__2_n_0,tmp7_reg_610_reg_i_10__2_n_0,tmp7_reg_610_reg_i_11__2_n_0}));
  CARRY4 tmp7_reg_610_reg_i_4__2
       (.CI(1'b0),
        .CO({tmp7_reg_610_reg_i_4__2_n_0,tmp7_reg_610_reg_i_4__2_n_1,tmp7_reg_610_reg_i_4__2_n_2,tmp7_reg_610_reg_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp2_cast_fu_341_p1[3:1],phi_mul7_reg_148[0]}),
        .O(A[3:0]),
        .S({tmp7_reg_610_reg_i_12__2_n_0,tmp7_reg_610_reg_i_13__2_n_0,tmp7_reg_610_reg_i_14__2_n_0,tmp7_reg_610_reg_i_15__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_5__2
       (.I0(tmp2_cast_fu_341_p1[8]),
        .I1(phi_mul7_reg_148[8]),
        .O(tmp7_reg_610_reg_i_5__2_n_0));
  CARRY4 tmp7_reg_610_reg_i_6__2
       (.CI(tmp7_reg_610_reg_i_7__2_n_0),
        .CO({NLW_tmp7_reg_610_reg_i_6__2_CO_UNCONNECTED[3],tmp7_reg_610_reg_i_6__2_n_1,tmp7_reg_610_reg_i_6__2_n_2,tmp7_reg_610_reg_i_6__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,height_reg_160[7:5]}),
        .O(tmp2_cast_fu_341_p1[8:5]),
        .S({tmp7_reg_610_reg_i_16__2_n_0,tmp7_reg_610_reg_i_17__2_n_0,tmp7_reg_610_reg_i_18__1_n_0,tmp7_reg_610_reg_i_19__1_n_0}));
  CARRY4 tmp7_reg_610_reg_i_7__2
       (.CI(1'b0),
        .CO({tmp7_reg_610_reg_i_7__2_n_0,tmp7_reg_610_reg_i_7__2_n_1,tmp7_reg_610_reg_i_7__2_n_2,tmp7_reg_610_reg_i_7__2_n_3}),
        .CYINIT(height_reg_160[0]),
        .DI(height_reg_160[4:1]),
        .O(tmp2_cast_fu_341_p1[4:1]),
        .S({tmp7_reg_610_reg_i_20__2_n_0,tmp7_reg_610_reg_i_21__2_n_0,tmp7_reg_610_reg_i_22__1_n_0,tmp7_reg_610_reg_i_23__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_8__2
       (.I0(tmp2_cast_fu_341_p1[7]),
        .I1(phi_mul7_reg_148[7]),
        .O(tmp7_reg_610_reg_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_9__2
       (.I0(tmp2_cast_fu_341_p1[6]),
        .I1(phi_mul7_reg_148[6]),
        .O(tmp7_reg_610_reg_i_9__2_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_24_reg_555_reg
       (.A({next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_24_reg_555_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_24_reg_555_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_24_reg_555_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_24_reg_555_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_125[15]_i_2__2_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(height_reg_1600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_24_reg_555_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_24_reg_555_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_24_reg_555_reg_P_UNCONNECTED[47:10],tmp_24_reg_555_reg_n_96,tmp_24_reg_555_reg_n_97,tmp_24_reg_555_reg_n_98,tmp_24_reg_555_reg_n_99,tmp_24_reg_555_reg_n_100,tmp_24_reg_555_reg_n_101,tmp_24_reg_555_reg_n_102,tmp_24_reg_555_reg_n_103,tmp_24_reg_555_reg_n_104,tmp_24_reg_555_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_24_reg_555_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_24_reg_555_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_24_reg_555_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul4_reg_136),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_24_reg_555_reg_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_28_reg_574[0]_i_1__2 
       (.I0(tmp_28_fu_318_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .O(\tmp_28_reg_574[0]_i_1__2_n_0 ));
  FDRE \tmp_28_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_reg_574[0]_i_1__2_n_0 ),
        .Q(\tmp_28_reg_574_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_29_reg_578[0]_i_1__2 
       (.I0(tmp_29_fu_324_p2),
        .I1(tmp_27_fu_307_p2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_28_fu_318_p2),
        .I4(tmp_29_reg_578),
        .O(\tmp_29_reg_578[0]_i_1__2_n_0 ));
  FDRE \tmp_29_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_29_reg_578[0]_i_1__2_n_0 ),
        .Q(tmp_29_reg_578),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_33_fu_386_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_33_fu_386_p2_i_1__2_n_7,tmp_33_fu_386_p2_i_2__2_n_4,tmp_33_fu_386_p2_i_2__2_n_5,tmp_33_fu_386_p2_i_2__2_n_6,tmp_33_fu_386_p2_i_2__2_n_7,tmp_33_fu_386_p2_i_3__2_n_4,tmp_33_fu_386_p2_i_3__2_n_5,tmp_33_fu_386_p2_i_3__2_n_6,tmp_33_fu_386_p2_i_3__2_n_7,tmp_33_fu_386_p2_i_4__2_n_4,tmp_33_fu_386_p2_i_4__2_n_5,tmp_33_fu_386_p2_i_4__2_n_6,tmp_33_fu_386_p2_i_4__2_n_7,tmp_33_fu_386_p2_i_5__2_n_4,tmp_33_fu_386_p2_i_5__2_n_5,tmp_33_fu_386_p2_i_5__2_n_6,tmp_33_fu_386_p2_i_5__2_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_33_fu_386_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_33_fu_386_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_33_fu_386_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_33_fu_386_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_55_reg_5820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_33_fu_386_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_33_fu_386_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_33_fu_386_p2_n_58,tmp_33_fu_386_p2_n_59,tmp_33_fu_386_p2_n_60,tmp_33_fu_386_p2_n_61,tmp_33_fu_386_p2_n_62,tmp_33_fu_386_p2_n_63,tmp_33_fu_386_p2_n_64,tmp_33_fu_386_p2_n_65,tmp_33_fu_386_p2_n_66,tmp_33_fu_386_p2_n_67,tmp_33_fu_386_p2_n_68,tmp_33_fu_386_p2_n_69,tmp_33_fu_386_p2_n_70,tmp_33_fu_386_p2_n_71,tmp_33_fu_386_p2_n_72,tmp_33_fu_386_p2_n_73,tmp_33_fu_386_p2_n_74,tmp_33_fu_386_p2_n_75,tmp_33_fu_386_p2_n_76,tmp_33_fu_386_p2_n_77,tmp_33_fu_386_p2_n_78,tmp_33_fu_386_p2_n_79,tmp_33_fu_386_p2_n_80,tmp_33_fu_386_p2_n_81,tmp_33_fu_386_p2_n_82,tmp_33_fu_386_p2_n_83,tmp_33_fu_386_p2_n_84,tmp_33_fu_386_p2_n_85,tmp_33_fu_386_p2_n_86,tmp_33_fu_386_p2_n_87,tmp_33_fu_386_p2_n_88,tmp_33_fu_386_p2_n_89,tmp_33_fu_386_p2_n_90,tmp_33_fu_386_p2_n_91,tmp_33_fu_386_p2_n_92,tmp_33_fu_386_p2_n_93,tmp_33_fu_386_p2_n_94,tmp_33_fu_386_p2_n_95,output_addr_10_reg_605,tmp_33_reg_600}),
        .PATTERNBDETECT(NLW_tmp_33_fu_386_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_33_fu_386_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_33_fu_386_p2_n_106,tmp_33_fu_386_p2_n_107,tmp_33_fu_386_p2_n_108,tmp_33_fu_386_p2_n_109,tmp_33_fu_386_p2_n_110,tmp_33_fu_386_p2_n_111,tmp_33_fu_386_p2_n_112,tmp_33_fu_386_p2_n_113,tmp_33_fu_386_p2_n_114,tmp_33_fu_386_p2_n_115,tmp_33_fu_386_p2_n_116,tmp_33_fu_386_p2_n_117,tmp_33_fu_386_p2_n_118,tmp_33_fu_386_p2_n_119,tmp_33_fu_386_p2_n_120,tmp_33_fu_386_p2_n_121,tmp_33_fu_386_p2_n_122,tmp_33_fu_386_p2_n_123,tmp_33_fu_386_p2_n_124,tmp_33_fu_386_p2_n_125,tmp_33_fu_386_p2_n_126,tmp_33_fu_386_p2_n_127,tmp_33_fu_386_p2_n_128,tmp_33_fu_386_p2_n_129,tmp_33_fu_386_p2_n_130,tmp_33_fu_386_p2_n_131,tmp_33_fu_386_p2_n_132,tmp_33_fu_386_p2_n_133,tmp_33_fu_386_p2_n_134,tmp_33_fu_386_p2_n_135,tmp_33_fu_386_p2_n_136,tmp_33_fu_386_p2_n_137,tmp_33_fu_386_p2_n_138,tmp_33_fu_386_p2_n_139,tmp_33_fu_386_p2_n_140,tmp_33_fu_386_p2_n_141,tmp_33_fu_386_p2_n_142,tmp_33_fu_386_p2_n_143,tmp_33_fu_386_p2_n_144,tmp_33_fu_386_p2_n_145,tmp_33_fu_386_p2_n_146,tmp_33_fu_386_p2_n_147,tmp_33_fu_386_p2_n_148,tmp_33_fu_386_p2_n_149,tmp_33_fu_386_p2_n_150,tmp_33_fu_386_p2_n_151,tmp_33_fu_386_p2_n_152,tmp_33_fu_386_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_33_fu_386_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_10__2
       (.I0(height_reg_160[11]),
        .I1(\phi_mul4_reg_136_reg_n_0_[11] ),
        .O(tmp_33_fu_386_p2_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_11__2
       (.I0(height_reg_160[10]),
        .I1(\phi_mul4_reg_136_reg_n_0_[10] ),
        .O(tmp_33_fu_386_p2_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_12__2
       (.I0(height_reg_160[9]),
        .I1(\phi_mul4_reg_136_reg_n_0_[9] ),
        .O(tmp_33_fu_386_p2_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_13__2
       (.I0(height_reg_160[8]),
        .I1(\phi_mul4_reg_136_reg_n_0_[8] ),
        .O(tmp_33_fu_386_p2_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_14__2
       (.I0(height_reg_160[7]),
        .I1(\phi_mul4_reg_136_reg_n_0_[7] ),
        .O(tmp_33_fu_386_p2_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_15__2
       (.I0(height_reg_160[6]),
        .I1(\phi_mul4_reg_136_reg_n_0_[6] ),
        .O(tmp_33_fu_386_p2_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_16__2
       (.I0(height_reg_160[5]),
        .I1(\phi_mul4_reg_136_reg_n_0_[5] ),
        .O(tmp_33_fu_386_p2_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_17__2
       (.I0(height_reg_160[4]),
        .I1(\phi_mul4_reg_136_reg_n_0_[4] ),
        .O(tmp_33_fu_386_p2_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_18__2
       (.I0(height_reg_160[3]),
        .I1(\phi_mul4_reg_136_reg_n_0_[3] ),
        .O(tmp_33_fu_386_p2_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_19__2
       (.I0(height_reg_160[2]),
        .I1(\phi_mul4_reg_136_reg_n_0_[2] ),
        .O(tmp_33_fu_386_p2_i_19__2_n_0));
  CARRY4 tmp_33_fu_386_p2_i_1__2
       (.CI(tmp_33_fu_386_p2_i_2__2_n_0),
        .CO(NLW_tmp_33_fu_386_p2_i_1__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_33_fu_386_p2_i_1__2_O_UNCONNECTED[3:1],tmp_33_fu_386_p2_i_1__2_n_7}),
        .S({1'b0,1'b0,1'b0,\phi_mul4_reg_136_reg_n_0_[16] }));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_20__2
       (.I0(height_reg_160[1]),
        .I1(\phi_mul4_reg_136_reg_n_0_[1] ),
        .O(tmp_33_fu_386_p2_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_21__2
       (.I0(height_reg_160[0]),
        .I1(\phi_mul4_reg_136_reg_n_0_[0] ),
        .O(tmp_33_fu_386_p2_i_21__2_n_0));
  CARRY4 tmp_33_fu_386_p2_i_2__2
       (.CI(tmp_33_fu_386_p2_i_3__2_n_0),
        .CO({tmp_33_fu_386_p2_i_2__2_n_0,tmp_33_fu_386_p2_i_2__2_n_1,tmp_33_fu_386_p2_i_2__2_n_2,tmp_33_fu_386_p2_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[15:12]),
        .O({tmp_33_fu_386_p2_i_2__2_n_4,tmp_33_fu_386_p2_i_2__2_n_5,tmp_33_fu_386_p2_i_2__2_n_6,tmp_33_fu_386_p2_i_2__2_n_7}),
        .S({tmp_33_fu_386_p2_i_6__2_n_0,tmp_33_fu_386_p2_i_7__2_n_0,tmp_33_fu_386_p2_i_8__2_n_0,tmp_33_fu_386_p2_i_9__2_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_3__2
       (.CI(tmp_33_fu_386_p2_i_4__2_n_0),
        .CO({tmp_33_fu_386_p2_i_3__2_n_0,tmp_33_fu_386_p2_i_3__2_n_1,tmp_33_fu_386_p2_i_3__2_n_2,tmp_33_fu_386_p2_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[11:8]),
        .O({tmp_33_fu_386_p2_i_3__2_n_4,tmp_33_fu_386_p2_i_3__2_n_5,tmp_33_fu_386_p2_i_3__2_n_6,tmp_33_fu_386_p2_i_3__2_n_7}),
        .S({tmp_33_fu_386_p2_i_10__2_n_0,tmp_33_fu_386_p2_i_11__2_n_0,tmp_33_fu_386_p2_i_12__2_n_0,tmp_33_fu_386_p2_i_13__2_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_4__2
       (.CI(tmp_33_fu_386_p2_i_5__2_n_0),
        .CO({tmp_33_fu_386_p2_i_4__2_n_0,tmp_33_fu_386_p2_i_4__2_n_1,tmp_33_fu_386_p2_i_4__2_n_2,tmp_33_fu_386_p2_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[7:4]),
        .O({tmp_33_fu_386_p2_i_4__2_n_4,tmp_33_fu_386_p2_i_4__2_n_5,tmp_33_fu_386_p2_i_4__2_n_6,tmp_33_fu_386_p2_i_4__2_n_7}),
        .S({tmp_33_fu_386_p2_i_14__2_n_0,tmp_33_fu_386_p2_i_15__2_n_0,tmp_33_fu_386_p2_i_16__2_n_0,tmp_33_fu_386_p2_i_17__2_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_5__2
       (.CI(1'b0),
        .CO({tmp_33_fu_386_p2_i_5__2_n_0,tmp_33_fu_386_p2_i_5__2_n_1,tmp_33_fu_386_p2_i_5__2_n_2,tmp_33_fu_386_p2_i_5__2_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[3:0]),
        .O({tmp_33_fu_386_p2_i_5__2_n_4,tmp_33_fu_386_p2_i_5__2_n_5,tmp_33_fu_386_p2_i_5__2_n_6,tmp_33_fu_386_p2_i_5__2_n_7}),
        .S({tmp_33_fu_386_p2_i_18__2_n_0,tmp_33_fu_386_p2_i_19__2_n_0,tmp_33_fu_386_p2_i_20__2_n_0,tmp_33_fu_386_p2_i_21__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_6__2
       (.I0(height_reg_160[15]),
        .I1(\phi_mul4_reg_136_reg_n_0_[15] ),
        .O(tmp_33_fu_386_p2_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_7__2
       (.I0(height_reg_160[14]),
        .I1(\phi_mul4_reg_136_reg_n_0_[14] ),
        .O(tmp_33_fu_386_p2_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_8__2
       (.I0(height_reg_160[13]),
        .I1(\phi_mul4_reg_136_reg_n_0_[13] ),
        .O(tmp_33_fu_386_p2_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_9__2
       (.I0(height_reg_160[12]),
        .I1(\phi_mul4_reg_136_reg_n_0_[12] ),
        .O(tmp_33_fu_386_p2_i_9__2_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_35_fu_478_p2
       (.A({next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9],next_mul5_reg_542[9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_35_fu_478_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_35_fu_478_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,width_1_fu_472_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_35_fu_478_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_35_fu_478_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_125[15]_i_2__2_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(width_reg_2050),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(height_reg_1600),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_35_fu_478_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_35_fu_478_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_35_fu_478_p2_P_UNCONNECTED[47:10],tmp_35_fu_478_p2_n_96,tmp_35_fu_478_p2_n_97,tmp_35_fu_478_p2_n_98,tmp_35_fu_478_p2_n_99,tmp_35_fu_478_p2_n_100,tmp_35_fu_478_p2_n_101,tmp_35_fu_478_p2_n_102,tmp_35_fu_478_p2_n_103,tmp_35_fu_478_p2_n_104,tmp_35_fu_478_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_35_fu_478_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_35_fu_478_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_35_fu_478_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul4_reg_136),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(ap_NS_fsm18_out),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_35_fu_478_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_35_fu_478_p2_i_1__2
       (.I0(tmp_31_fu_467_p2),
        .I1(ap_CS_fsm_state8),
        .O(width_reg_2050));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_35_fu_478_p2_i_2__2
       (.I0(tmp_27_fu_307_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_28_fu_318_p2),
        .O(ap_NS_fsm18_out));
  CARRY4 tmp_35_fu_478_p2_i_3__2
       (.CI(tmp_35_fu_478_p2_i_4__2_n_0),
        .CO(NLW_tmp_35_fu_478_p2_i_3__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_35_fu_478_p2_i_3__2_O_UNCONNECTED[3:1],width_1_fu_472_p2[9]}),
        .S({1'b0,1'b0,1'b0,width_reg_205_reg[9]}));
  CARRY4 tmp_35_fu_478_p2_i_4__2
       (.CI(tmp_35_fu_478_p2_i_5__2_n_0),
        .CO({tmp_35_fu_478_p2_i_4__2_n_0,tmp_35_fu_478_p2_i_4__2_n_1,tmp_35_fu_478_p2_i_4__2_n_2,tmp_35_fu_478_p2_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_472_p2[8:5]),
        .S(width_reg_205_reg[8:5]));
  CARRY4 tmp_35_fu_478_p2_i_5__2
       (.CI(1'b0),
        .CO({tmp_35_fu_478_p2_i_5__2_n_0,tmp_35_fu_478_p2_i_5__2_n_1,tmp_35_fu_478_p2_i_5__2_n_2,tmp_35_fu_478_p2_i_5__2_n_3}),
        .CYINIT(width_reg_205_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_472_p2[4:1]),
        .S(width_reg_205_reg[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_35_fu_478_p2_i_6__2
       (.I0(width_reg_205_reg[0]),
        .O(width_1_fu_472_p2[0]));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \tmp_41_reg_623[0]_i_1__2 
       (.I0(tmp_41_fu_419_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_reg_623),
        .O(\tmp_41_reg_623[0]_i_1__2_n_0 ));
  FDRE \tmp_41_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_41_reg_623[0]_i_1__2_n_0 ),
        .Q(tmp_41_reg_623),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_reg_627[0]_i_1__1 
       (.I0(tmp_46_fu_425_p2),
        .I1(ap_NS_fsm[6]),
        .I2(tmp_41_fu_419_p2),
        .I3(tmp_46_reg_627),
        .O(\tmp_46_reg_627[0]_i_1__1_n_0 ));
  FDRE \tmp_46_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_46_reg_627[0]_i_1__1_n_0 ),
        .Q(tmp_46_reg_627),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_2__1 
       (.I0(tmp_33_reg_600[3]),
        .I1(width1_reg_194[3]),
        .O(\tmp_51_reg_636[3]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_3__1 
       (.I0(tmp_33_reg_600[2]),
        .I1(width1_reg_194[2]),
        .O(\tmp_51_reg_636[3]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_4__1 
       (.I0(tmp_33_reg_600[1]),
        .I1(width1_reg_194[1]),
        .O(\tmp_51_reg_636[3]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[3]_i_5__1 
       (.I0(tmp_33_reg_600[0]),
        .I1(width1_reg_194[0]),
        .O(\tmp_51_reg_636[3]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_2__1 
       (.I0(tmp_33_reg_600[7]),
        .I1(width1_reg_194[7]),
        .O(\tmp_51_reg_636[7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_3__1 
       (.I0(tmp_33_reg_600[6]),
        .I1(width1_reg_194[6]),
        .O(\tmp_51_reg_636[7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_4__1 
       (.I0(tmp_33_reg_600[5]),
        .I1(width1_reg_194[5]),
        .O(\tmp_51_reg_636[7]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[7]_i_5__1 
       (.I0(tmp_33_reg_600[4]),
        .I1(width1_reg_194[4]),
        .O(\tmp_51_reg_636[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \tmp_51_reg_636[9]_i_1 
       (.I0(tmp_46_fu_425_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_fu_419_p2),
        .O(tmp_51_reg_6360));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[9]_i_10 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .O(\tmp_51_reg_636[9]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[9]_i_11 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .I2(width1_reg_194[5]),
        .I3(width1_reg_194[4]),
        .O(\tmp_51_reg_636[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[9]_i_12 
       (.I0(width1_reg_194[1]),
        .I1(width1_reg_194[0]),
        .I2(width1_reg_194[3]),
        .I3(width1_reg_194[2]),
        .O(\tmp_51_reg_636[9]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[9]_i_13 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .I2(width1_reg_194[9]),
        .I3(width1_reg_194[8]),
        .O(\tmp_51_reg_636[9]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_51_reg_636[9]_i_14 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .I2(width1_reg_194[13]),
        .I3(width1_reg_194[12]),
        .O(\tmp_51_reg_636[9]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_51_reg_636[9]_i_15 
       (.I0(width1_reg_194[3]),
        .O(\tmp_51_reg_636[9]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[9]_i_16 
       (.I0(width1_reg_194[9]),
        .I1(width1_reg_194[8]),
        .O(\tmp_51_reg_636[9]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[9]_i_17 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .O(\tmp_51_reg_636[9]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[9]_i_18 
       (.I0(width1_reg_194[5]),
        .I1(width1_reg_194[4]),
        .O(\tmp_51_reg_636[9]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_51_reg_636[9]_i_19 
       (.I0(width1_reg_194[3]),
        .I1(width1_reg_194[2]),
        .O(\tmp_51_reg_636[9]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_51_reg_636[9]_i_4 
       (.I0(\tmp_51_reg_636[9]_i_11_n_0 ),
        .I1(\tmp_51_reg_636[9]_i_12_n_0 ),
        .I2(\tmp_51_reg_636[9]_i_13_n_0 ),
        .I3(\tmp_51_reg_636[9]_i_14_n_0 ),
        .O(tmp_41_fu_419_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[9]_i_5 
       (.I0(output_addr_10_reg_605),
        .I1(width1_reg_194[9]),
        .O(\tmp_51_reg_636[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_51_reg_636[9]_i_6 
       (.I0(tmp_33_reg_600[8]),
        .I1(width1_reg_194[8]),
        .O(\tmp_51_reg_636[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[9]_i_8 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .O(\tmp_51_reg_636[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_51_reg_636[9]_i_9 
       (.I0(width1_reg_194[13]),
        .I1(width1_reg_194[12]),
        .O(\tmp_51_reg_636[9]_i_9_n_0 ));
  FDRE \tmp_51_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[0]),
        .Q(tmp_51_reg_636[0]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[1]),
        .Q(tmp_51_reg_636[1]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[2]),
        .Q(tmp_51_reg_636[2]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[3]),
        .Q(tmp_51_reg_636[3]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\tmp_51_reg_636_reg[3]_i_1__1_n_0 ,\tmp_51_reg_636_reg[3]_i_1__1_n_1 ,\tmp_51_reg_636_reg[3]_i_1__1_n_2 ,\tmp_51_reg_636_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_600[3:0]),
        .O(data3[3:0]),
        .S({\tmp_51_reg_636[3]_i_2__1_n_0 ,\tmp_51_reg_636[3]_i_3__1_n_0 ,\tmp_51_reg_636[3]_i_4__1_n_0 ,\tmp_51_reg_636[3]_i_5__1_n_0 }));
  FDRE \tmp_51_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[4]),
        .Q(tmp_51_reg_636[4]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[5]),
        .Q(tmp_51_reg_636[5]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[6]),
        .Q(tmp_51_reg_636[6]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[7]),
        .Q(tmp_51_reg_636[7]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[7]_i_1__1 
       (.CI(\tmp_51_reg_636_reg[3]_i_1__1_n_0 ),
        .CO({\tmp_51_reg_636_reg[7]_i_1__1_n_0 ,\tmp_51_reg_636_reg[7]_i_1__1_n_1 ,\tmp_51_reg_636_reg[7]_i_1__1_n_2 ,\tmp_51_reg_636_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_600[7:4]),
        .O(data3[7:4]),
        .S({\tmp_51_reg_636[7]_i_2__1_n_0 ,\tmp_51_reg_636[7]_i_3__1_n_0 ,\tmp_51_reg_636[7]_i_4__1_n_0 ,\tmp_51_reg_636[7]_i_5__1_n_0 }));
  FDRE \tmp_51_reg_636_reg[8] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[8]),
        .Q(tmp_51_reg_636[8]),
        .R(1'b0));
  FDRE \tmp_51_reg_636_reg[9] 
       (.C(ap_clk),
        .CE(tmp_51_reg_6360),
        .D(data3[9]),
        .Q(tmp_51_reg_636[9]),
        .R(1'b0));
  CARRY4 \tmp_51_reg_636_reg[9]_i_2 
       (.CI(\tmp_51_reg_636_reg[7]_i_1__1_n_0 ),
        .CO({\NLW_tmp_51_reg_636_reg[9]_i_2_CO_UNCONNECTED [3:1],\tmp_51_reg_636_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_33_reg_600[8]}),
        .O({\NLW_tmp_51_reg_636_reg[9]_i_2_O_UNCONNECTED [3:2],data3[9:8]}),
        .S({1'b0,1'b0,\tmp_51_reg_636[9]_i_5_n_0 ,\tmp_51_reg_636[9]_i_6_n_0 }));
  CARRY4 \tmp_51_reg_636_reg[9]_i_3 
       (.CI(\tmp_51_reg_636_reg[9]_i_7_n_0 ),
        .CO({\NLW_tmp_51_reg_636_reg[9]_i_3_CO_UNCONNECTED [3],tmp_46_fu_425_p2,\tmp_51_reg_636_reg[9]_i_3_n_2 ,\tmp_51_reg_636_reg[9]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_51_reg_636_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_51_reg_636[9]_i_8_n_0 ,\tmp_51_reg_636[9]_i_9_n_0 ,\tmp_51_reg_636[9]_i_10_n_0 }));
  CARRY4 \tmp_51_reg_636_reg[9]_i_7 
       (.CI(1'b0),
        .CO({\tmp_51_reg_636_reg[9]_i_7_n_0 ,\tmp_51_reg_636_reg[9]_i_7_n_1 ,\tmp_51_reg_636_reg[9]_i_7_n_2 ,\tmp_51_reg_636_reg[9]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_51_reg_636[9]_i_15_n_0 }),
        .O(\NLW_tmp_51_reg_636_reg[9]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_51_reg_636[9]_i_16_n_0 ,\tmp_51_reg_636[9]_i_17_n_0 ,\tmp_51_reg_636[9]_i_18_n_0 ,\tmp_51_reg_636[9]_i_19_n_0 }));
  FDRE \width1_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[0]),
        .Q(width1_reg_194[0]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[10]),
        .Q(width1_reg_194[10]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[11]),
        .Q(width1_reg_194[11]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[12]),
        .Q(width1_reg_194[12]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[13]),
        .Q(width1_reg_194[13]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[14]),
        .Q(width1_reg_194[14]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[15]),
        .Q(width1_reg_194[15]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[1]),
        .Q(width1_reg_194[1]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[2]),
        .Q(width1_reg_194[2]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[3]),
        .Q(width1_reg_194[3]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[4]),
        .Q(width1_reg_194[4]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[5]),
        .Q(width1_reg_194[5]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[6]),
        .Q(width1_reg_194[6]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[7]),
        .Q(width1_reg_194[7]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[8]),
        .Q(width1_reg_194[8]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[9]),
        .Q(width1_reg_194[9]),
        .R(ap_CS_fsm_state5));
  LUT4 #(
    .INIT(16'h0040)) 
    \width2_reg_183[0]_i_1__2 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(ap_NS_fsm16_out));
  LUT2 #(
    .INIT(4'h8)) 
    \width2_reg_183[0]_i_2__2 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .O(\width2_reg_183[0]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \width2_reg_183[0]_i_4__2 
       (.I0(width2_reg_183_reg[0]),
        .O(\width2_reg_183[0]_i_4__2_n_0 ));
  FDRE \width2_reg_183_reg[0] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__2_n_7 ),
        .Q(width2_reg_183_reg[0]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\width2_reg_183_reg[0]_i_3__2_n_0 ,\width2_reg_183_reg[0]_i_3__2_n_1 ,\width2_reg_183_reg[0]_i_3__2_n_2 ,\width2_reg_183_reg[0]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width2_reg_183_reg[0]_i_3__2_n_4 ,\width2_reg_183_reg[0]_i_3__2_n_5 ,\width2_reg_183_reg[0]_i_3__2_n_6 ,\width2_reg_183_reg[0]_i_3__2_n_7 }),
        .S({width2_reg_183_reg[3:1],\width2_reg_183[0]_i_4__2_n_0 }));
  FDRE \width2_reg_183_reg[10] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__2_n_5 ),
        .Q(width2_reg_183_reg[10]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[11] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__2_n_4 ),
        .Q(width2_reg_183_reg[11]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[12] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__2_n_7 ),
        .Q(width2_reg_183_reg[12]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[12]_i_1__2 
       (.CI(\width2_reg_183_reg[8]_i_1__2_n_0 ),
        .CO({\NLW_width2_reg_183_reg[12]_i_1__2_CO_UNCONNECTED [3],\width2_reg_183_reg[12]_i_1__2_n_1 ,\width2_reg_183_reg[12]_i_1__2_n_2 ,\width2_reg_183_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[12]_i_1__2_n_4 ,\width2_reg_183_reg[12]_i_1__2_n_5 ,\width2_reg_183_reg[12]_i_1__2_n_6 ,\width2_reg_183_reg[12]_i_1__2_n_7 }),
        .S(width2_reg_183_reg[15:12]));
  FDRE \width2_reg_183_reg[13] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__2_n_6 ),
        .Q(width2_reg_183_reg[13]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[14] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__2_n_5 ),
        .Q(width2_reg_183_reg[14]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[15] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__2_n_4 ),
        .Q(width2_reg_183_reg[15]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[1] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__2_n_6 ),
        .Q(width2_reg_183_reg[1]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[2] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__2_n_5 ),
        .Q(width2_reg_183_reg[2]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[3] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__2_n_4 ),
        .Q(width2_reg_183_reg[3]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[4] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__2_n_7 ),
        .Q(width2_reg_183_reg[4]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[4]_i_1__2 
       (.CI(\width2_reg_183_reg[0]_i_3__2_n_0 ),
        .CO({\width2_reg_183_reg[4]_i_1__2_n_0 ,\width2_reg_183_reg[4]_i_1__2_n_1 ,\width2_reg_183_reg[4]_i_1__2_n_2 ,\width2_reg_183_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[4]_i_1__2_n_4 ,\width2_reg_183_reg[4]_i_1__2_n_5 ,\width2_reg_183_reg[4]_i_1__2_n_6 ,\width2_reg_183_reg[4]_i_1__2_n_7 }),
        .S(width2_reg_183_reg[7:4]));
  FDRE \width2_reg_183_reg[5] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__2_n_6 ),
        .Q(width2_reg_183_reg[5]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[6] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__2_n_5 ),
        .Q(width2_reg_183_reg[6]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[7] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__2_n_4 ),
        .Q(width2_reg_183_reg[7]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[8] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__2_n_7 ),
        .Q(width2_reg_183_reg[8]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[8]_i_1__2 
       (.CI(\width2_reg_183_reg[4]_i_1__2_n_0 ),
        .CO({\width2_reg_183_reg[8]_i_1__2_n_0 ,\width2_reg_183_reg[8]_i_1__2_n_1 ,\width2_reg_183_reg[8]_i_1__2_n_2 ,\width2_reg_183_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[8]_i_1__2_n_4 ,\width2_reg_183_reg[8]_i_1__2_n_5 ,\width2_reg_183_reg[8]_i_1__2_n_6 ,\width2_reg_183_reg[8]_i_1__2_n_7 }),
        .S(width2_reg_183_reg[11:8]));
  FDRE \width2_reg_183_reg[9] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__2_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__2_n_6 ),
        .Q(width2_reg_183_reg[9]),
        .R(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \width_3_reg_618[0]_i_1__2 
       (.I0(width1_reg_194[0]),
        .O(width_3_fu_413_p2[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \width_3_reg_618[15]_i_1__2 
       (.I0(input_r_ce0),
        .I1(tmp_29_reg_578),
        .I2(\tmp_28_reg_574_reg_n_0_[0] ),
        .O(width_3_reg_6180));
  FDRE \width_3_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[0]),
        .Q(width_3_reg_618[0]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[10] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[10]),
        .Q(width_3_reg_618[10]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[11] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[11]),
        .Q(width_3_reg_618[11]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[12] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[12]),
        .Q(width_3_reg_618[12]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[12]_i_1__2 
       (.CI(\width_3_reg_618_reg[8]_i_1__2_n_0 ),
        .CO({\width_3_reg_618_reg[12]_i_1__2_n_0 ,\width_3_reg_618_reg[12]_i_1__2_n_1 ,\width_3_reg_618_reg[12]_i_1__2_n_2 ,\width_3_reg_618_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[12:9]),
        .S(width1_reg_194[12:9]));
  FDRE \width_3_reg_618_reg[13] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[13]),
        .Q(width_3_reg_618[13]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[14] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[14]),
        .Q(width_3_reg_618[14]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[15] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[15]),
        .Q(width_3_reg_618[15]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[15]_i_2__2 
       (.CI(\width_3_reg_618_reg[12]_i_1__2_n_0 ),
        .CO({\NLW_width_3_reg_618_reg[15]_i_2__2_CO_UNCONNECTED [3:2],\width_3_reg_618_reg[15]_i_2__2_n_2 ,\width_3_reg_618_reg[15]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_3_reg_618_reg[15]_i_2__2_O_UNCONNECTED [3],width_3_fu_413_p2[15:13]}),
        .S({1'b0,width1_reg_194[15:13]}));
  FDRE \width_3_reg_618_reg[1] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[1]),
        .Q(width_3_reg_618[1]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[2] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[2]),
        .Q(width_3_reg_618[2]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[3] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[3]),
        .Q(width_3_reg_618[3]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[4] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[4]),
        .Q(width_3_reg_618[4]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\width_3_reg_618_reg[4]_i_1__2_n_0 ,\width_3_reg_618_reg[4]_i_1__2_n_1 ,\width_3_reg_618_reg[4]_i_1__2_n_2 ,\width_3_reg_618_reg[4]_i_1__2_n_3 }),
        .CYINIT(width1_reg_194[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[4:1]),
        .S(width1_reg_194[4:1]));
  FDRE \width_3_reg_618_reg[5] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[5]),
        .Q(width_3_reg_618[5]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[6] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[6]),
        .Q(width_3_reg_618[6]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[7] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[7]),
        .Q(width_3_reg_618[7]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[8] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[8]),
        .Q(width_3_reg_618[8]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[8]_i_1__2 
       (.CI(\width_3_reg_618_reg[4]_i_1__2_n_0 ),
        .CO({\width_3_reg_618_reg[8]_i_1__2_n_0 ,\width_3_reg_618_reg[8]_i_1__2_n_1 ,\width_3_reg_618_reg[8]_i_1__2_n_2 ,\width_3_reg_618_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[8:5]),
        .S(width1_reg_194[8:5]));
  FDRE \width_3_reg_618_reg[9] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[9]),
        .Q(width_3_reg_618[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_205[0]_i_2__2 
       (.I0(width_reg_205_reg[0]),
        .O(\width_reg_205[0]_i_2__2_n_0 ));
  FDRE \width_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__2_n_7 ),
        .Q(width_reg_205_reg[0]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\width_reg_205_reg[0]_i_1__2_n_0 ,\width_reg_205_reg[0]_i_1__2_n_1 ,\width_reg_205_reg[0]_i_1__2_n_2 ,\width_reg_205_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width_reg_205_reg[0]_i_1__2_n_4 ,\width_reg_205_reg[0]_i_1__2_n_5 ,\width_reg_205_reg[0]_i_1__2_n_6 ,\width_reg_205_reg[0]_i_1__2_n_7 }),
        .S({width_reg_205_reg[3:1],\width_reg_205[0]_i_2__2_n_0 }));
  FDRE \width_reg_205_reg[10] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__2_n_5 ),
        .Q(width_reg_205_reg[10]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[11] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__2_n_4 ),
        .Q(width_reg_205_reg[11]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[12] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__2_n_7 ),
        .Q(width_reg_205_reg[12]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[12]_i_1__2 
       (.CI(\width_reg_205_reg[8]_i_1__2_n_0 ),
        .CO({\NLW_width_reg_205_reg[12]_i_1__2_CO_UNCONNECTED [3],\width_reg_205_reg[12]_i_1__2_n_1 ,\width_reg_205_reg[12]_i_1__2_n_2 ,\width_reg_205_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[12]_i_1__2_n_4 ,\width_reg_205_reg[12]_i_1__2_n_5 ,\width_reg_205_reg[12]_i_1__2_n_6 ,\width_reg_205_reg[12]_i_1__2_n_7 }),
        .S(width_reg_205_reg[15:12]));
  FDRE \width_reg_205_reg[13] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__2_n_6 ),
        .Q(width_reg_205_reg[13]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[14] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__2_n_5 ),
        .Q(width_reg_205_reg[14]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[15] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__2_n_4 ),
        .Q(width_reg_205_reg[15]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__2_n_6 ),
        .Q(width_reg_205_reg[1]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__2_n_5 ),
        .Q(width_reg_205_reg[2]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__2_n_4 ),
        .Q(width_reg_205_reg[3]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__2_n_7 ),
        .Q(width_reg_205_reg[4]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[4]_i_1__2 
       (.CI(\width_reg_205_reg[0]_i_1__2_n_0 ),
        .CO({\width_reg_205_reg[4]_i_1__2_n_0 ,\width_reg_205_reg[4]_i_1__2_n_1 ,\width_reg_205_reg[4]_i_1__2_n_2 ,\width_reg_205_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[4]_i_1__2_n_4 ,\width_reg_205_reg[4]_i_1__2_n_5 ,\width_reg_205_reg[4]_i_1__2_n_6 ,\width_reg_205_reg[4]_i_1__2_n_7 }),
        .S(width_reg_205_reg[7:4]));
  FDRE \width_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__2_n_6 ),
        .Q(width_reg_205_reg[5]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__2_n_5 ),
        .Q(width_reg_205_reg[6]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__2_n_4 ),
        .Q(width_reg_205_reg[7]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[8] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__2_n_7 ),
        .Q(width_reg_205_reg[8]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[8]_i_1__2 
       (.CI(\width_reg_205_reg[4]_i_1__2_n_0 ),
        .CO({\width_reg_205_reg[8]_i_1__2_n_0 ,\width_reg_205_reg[8]_i_1__2_n_1 ,\width_reg_205_reg[8]_i_1__2_n_2 ,\width_reg_205_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[8]_i_1__2_n_4 ,\width_reg_205_reg[8]_i_1__2_n_5 ,\width_reg_205_reg[8]_i_1__2_n_6 ,\width_reg_205_reg[8]_i_1__2_n_7 }),
        .S(width_reg_205_reg[11:8]));
  FDRE \width_reg_205_reg[9] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__2_n_6 ),
        .Q(width_reg_205_reg[9]),
        .R(ap_NS_fsm18_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16_3
   (addr0,
    WEA,
    ce0,
    D,
    \ap_CS_fsm_reg[9] ,
    input_r_ce0,
    d0,
    input_r_address0,
    Q,
    grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0,
    ram_reg_0,
    grp_padding2d_fix16_3_fu_478_ap_start_reg,
    SR,
    ap_clk,
    q0);
  output [11:0]addr0;
  output [0:0]WEA;
  output ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[9] ;
  output input_r_ce0;
  output [15:0]d0;
  output [11:0]input_r_address0;
  input [2:0]Q;
  input [11:0]grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0;
  input [0:0]ram_reg_0;
  input grp_padding2d_fix16_3_fu_478_ap_start_reg;
  input [0:0]SR;
  input ap_clk;
  input [15:0]q0;

  wire [11:0]A;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [11:0]addr0;
  wire \ap_CS_fsm[2]_i_4__5_n_0 ;
  wire \ap_CS_fsm[2]_i_5__5_n_0 ;
  wire \ap_CS_fsm[2]_i_6__5_n_0 ;
  wire \ap_CS_fsm[2]_i_7__5_n_0 ;
  wire \ap_CS_fsm[2]_i_8__5_n_0 ;
  wire \ap_CS_fsm[2]_i_9__5_n_0 ;
  wire \ap_CS_fsm[4]_i_10__0_n_0 ;
  wire \ap_CS_fsm[4]_i_11__0_n_0 ;
  wire \ap_CS_fsm[4]_i_12__0_n_0 ;
  wire \ap_CS_fsm[4]_i_4__4_n_0 ;
  wire \ap_CS_fsm[4]_i_5__4_n_0 ;
  wire \ap_CS_fsm[4]_i_6__4_n_0 ;
  wire \ap_CS_fsm[4]_i_7__5_n_0 ;
  wire \ap_CS_fsm[4]_i_8__4_n_0 ;
  wire \ap_CS_fsm[4]_i_9__4_n_0 ;
  wire \ap_CS_fsm[5]_i_10__0_n_0 ;
  wire \ap_CS_fsm[5]_i_4__0_n_0 ;
  wire \ap_CS_fsm[5]_i_5__0_n_0 ;
  wire \ap_CS_fsm[5]_i_6__0_n_0 ;
  wire \ap_CS_fsm[5]_i_7__0_n_0 ;
  wire \ap_CS_fsm[5]_i_8__0_n_0 ;
  wire \ap_CS_fsm[5]_i_9__0_n_0 ;
  wire \ap_CS_fsm[6]_i_10__0_n_0 ;
  wire \ap_CS_fsm[6]_i_4__0_n_0 ;
  wire \ap_CS_fsm[6]_i_5__0_n_0 ;
  wire \ap_CS_fsm[6]_i_6__0_n_0 ;
  wire \ap_CS_fsm[6]_i_7__0_n_0 ;
  wire \ap_CS_fsm[6]_i_8__0_n_0 ;
  wire \ap_CS_fsm[6]_i_9__0_n_0 ;
  wire \ap_CS_fsm[7]_i_11__0_n_0 ;
  wire \ap_CS_fsm[7]_i_12_n_0 ;
  wire \ap_CS_fsm[7]_i_13__0_n_0 ;
  wire \ap_CS_fsm[7]_i_14__0_n_0 ;
  wire \ap_CS_fsm[7]_i_15__0_n_0 ;
  wire \ap_CS_fsm[7]_i_16__0_n_0 ;
  wire \ap_CS_fsm[7]_i_17__0_n_0 ;
  wire \ap_CS_fsm[7]_i_18__0_n_0 ;
  wire \ap_CS_fsm[7]_i_19__0_n_0 ;
  wire \ap_CS_fsm[7]_i_20__0_n_0 ;
  wire \ap_CS_fsm[7]_i_21__0_n_0 ;
  wire \ap_CS_fsm[7]_i_22__0_n_0 ;
  wire \ap_CS_fsm[7]_i_23__0_n_0 ;
  wire \ap_CS_fsm[7]_i_6__0_n_0 ;
  wire \ap_CS_fsm[7]_i_7__0_n_0 ;
  wire \ap_CS_fsm[7]_i_8__0_n_0 ;
  wire \ap_CS_fsm[7]_i_9__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_2__4_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_2__4_n_3 ;
  wire \ap_CS_fsm_reg[4]_i_3__4_n_0 ;
  wire \ap_CS_fsm_reg[4]_i_3__4_n_1 ;
  wire \ap_CS_fsm_reg[4]_i_3__4_n_2 ;
  wire \ap_CS_fsm_reg[4]_i_3__4_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[6]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[6]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[6]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_10_n_0 ;
  wire \ap_CS_fsm_reg[7]_i_10_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_10_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_10_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[7]_i_5__0_n_0 ;
  wire \ap_CS_fsm_reg[7]_i_5__0_n_1 ;
  wire \ap_CS_fsm_reg[7]_i_5__0_n_2 ;
  wire \ap_CS_fsm_reg[7]_i_5__0_n_3 ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ce0;
  wire [15:0]d0;
  wire [11:0]data3;
  wire [11:0]data4;
  wire [15:0]depth_1_fu_283_p2;
  wire [15:0]depth_1_reg_550;
  wire \depth_1_reg_550_reg[12]_i_1__0_n_0 ;
  wire \depth_1_reg_550_reg[12]_i_1__0_n_1 ;
  wire \depth_1_reg_550_reg[12]_i_1__0_n_2 ;
  wire \depth_1_reg_550_reg[12]_i_1__0_n_3 ;
  wire \depth_1_reg_550_reg[15]_i_1__0_n_2 ;
  wire \depth_1_reg_550_reg[15]_i_1__0_n_3 ;
  wire \depth_1_reg_550_reg[4]_i_1__0_n_0 ;
  wire \depth_1_reg_550_reg[4]_i_1__0_n_1 ;
  wire \depth_1_reg_550_reg[4]_i_1__0_n_2 ;
  wire \depth_1_reg_550_reg[4]_i_1__0_n_3 ;
  wire \depth_1_reg_550_reg[8]_i_1__0_n_0 ;
  wire \depth_1_reg_550_reg[8]_i_1__0_n_1 ;
  wire \depth_1_reg_550_reg[8]_i_1__0_n_2 ;
  wire \depth_1_reg_550_reg[8]_i_1__0_n_3 ;
  wire [15:0]depth_reg_125;
  wire \depth_reg_125[15]_i_2__0_n_0 ;
  wire exitcond_fu_278_p2;
  wire [11:0]grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0;
  wire grp_padding2d_fix16_3_fu_478_ap_done;
  wire grp_padding2d_fix16_3_fu_478_ap_start_reg;
  wire [15:0]height_1_fu_312_p2;
  wire [15:0]height_1_reg_569;
  wire \height_1_reg_569_reg[12]_i_1__0_n_0 ;
  wire \height_1_reg_569_reg[12]_i_1__0_n_1 ;
  wire \height_1_reg_569_reg[12]_i_1__0_n_2 ;
  wire \height_1_reg_569_reg[12]_i_1__0_n_3 ;
  wire \height_1_reg_569_reg[15]_i_1__0_n_2 ;
  wire \height_1_reg_569_reg[15]_i_1__0_n_3 ;
  wire \height_1_reg_569_reg[4]_i_1__0_n_0 ;
  wire \height_1_reg_569_reg[4]_i_1__0_n_1 ;
  wire \height_1_reg_569_reg[4]_i_1__0_n_2 ;
  wire \height_1_reg_569_reg[4]_i_1__0_n_3 ;
  wire \height_1_reg_569_reg[8]_i_1__0_n_0 ;
  wire \height_1_reg_569_reg[8]_i_1__0_n_1 ;
  wire \height_1_reg_569_reg[8]_i_1__0_n_2 ;
  wire \height_1_reg_569_reg[8]_i_1__0_n_3 ;
  wire [15:0]height_reg_160;
  wire height_reg_1600;
  wire [11:0]input_r_address0;
  wire input_r_ce0;
  wire [16:4]next_mul5_fu_273_p2;
  wire [16:4]next_mul5_reg_542;
  wire \next_mul5_reg_542_reg[12]_i_1_n_0 ;
  wire \next_mul5_reg_542_reg[12]_i_1_n_1 ;
  wire \next_mul5_reg_542_reg[12]_i_1_n_2 ;
  wire \next_mul5_reg_542_reg[12]_i_1_n_3 ;
  wire \next_mul5_reg_542_reg[16]_i_1__0_n_1 ;
  wire \next_mul5_reg_542_reg[16]_i_1__0_n_2 ;
  wire \next_mul5_reg_542_reg[16]_i_1__0_n_3 ;
  wire \next_mul5_reg_542_reg[8]_i_1_n_0 ;
  wire \next_mul5_reg_542_reg[8]_i_1_n_1 ;
  wire \next_mul5_reg_542_reg[8]_i_1_n_2 ;
  wire \next_mul5_reg_542_reg[8]_i_1_n_3 ;
  wire [11:1]next_mul8_fu_268_p2;
  wire [11:1]next_mul8_reg_537;
  wire \next_mul8_reg_537[5]_i_2_n_0 ;
  wire \next_mul8_reg_537[5]_i_3_n_0 ;
  wire \next_mul8_reg_537_reg[11]_i_1_n_3 ;
  wire \next_mul8_reg_537_reg[5]_i_1_n_0 ;
  wire \next_mul8_reg_537_reg[5]_i_1_n_1 ;
  wire \next_mul8_reg_537_reg[5]_i_1_n_2 ;
  wire \next_mul8_reg_537_reg[5]_i_1_n_3 ;
  wire \next_mul8_reg_537_reg[9]_i_1_n_0 ;
  wire \next_mul8_reg_537_reg[9]_i_1_n_1 ;
  wire \next_mul8_reg_537_reg[9]_i_1_n_2 ;
  wire \next_mul8_reg_537_reg[9]_i_1_n_3 ;
  wire [11:4]next_mul_fu_294_p2;
  wire [11:4]next_mul_reg_561;
  wire \next_mul_reg_561_reg[11]_i_1_n_2 ;
  wire \next_mul_reg_561_reg[11]_i_1_n_3 ;
  wire \next_mul_reg_561_reg[8]_i_1_n_0 ;
  wire \next_mul_reg_561_reg[8]_i_1_n_1 ;
  wire \next_mul_reg_561_reg[8]_i_1_n_2 ;
  wire \next_mul_reg_561_reg[8]_i_1_n_3 ;
  wire [11:11]output_addr_6_reg_605;
  wire output_r_address01;
  wire output_r_address0115_out;
  wire phi_mul4_reg_136;
  wire \phi_mul4_reg_136_reg_n_0_[10] ;
  wire \phi_mul4_reg_136_reg_n_0_[11] ;
  wire \phi_mul4_reg_136_reg_n_0_[12] ;
  wire \phi_mul4_reg_136_reg_n_0_[13] ;
  wire \phi_mul4_reg_136_reg_n_0_[14] ;
  wire \phi_mul4_reg_136_reg_n_0_[15] ;
  wire \phi_mul4_reg_136_reg_n_0_[16] ;
  wire \phi_mul4_reg_136_reg_n_0_[4] ;
  wire \phi_mul4_reg_136_reg_n_0_[5] ;
  wire \phi_mul4_reg_136_reg_n_0_[6] ;
  wire \phi_mul4_reg_136_reg_n_0_[7] ;
  wire \phi_mul4_reg_136_reg_n_0_[8] ;
  wire \phi_mul4_reg_136_reg_n_0_[9] ;
  wire [11:1]phi_mul7_reg_148;
  wire \phi_mul_reg_171_reg_n_0_[10] ;
  wire \phi_mul_reg_171_reg_n_0_[11] ;
  wire \phi_mul_reg_171_reg_n_0_[4] ;
  wire \phi_mul_reg_171_reg_n_0_[5] ;
  wire \phi_mul_reg_171_reg_n_0_[6] ;
  wire \phi_mul_reg_171_reg_n_0_[7] ;
  wire \phi_mul_reg_171_reg_n_0_[8] ;
  wire \phi_mul_reg_171_reg_n_0_[9] ;
  wire [15:0]q0;
  wire [0:0]ram_reg_0;
  wire ram_reg_0_i_100__0_n_0;
  wire ram_reg_0_i_101__0_n_0;
  wire ram_reg_0_i_102__0_n_0;
  wire ram_reg_0_i_103__0_n_0;
  wire ram_reg_0_i_104__0_n_0;
  wire ram_reg_0_i_105__0_n_0;
  wire ram_reg_0_i_106__0_n_0;
  wire ram_reg_0_i_16__3_n_1;
  wire ram_reg_0_i_16__3_n_2;
  wire ram_reg_0_i_16__3_n_3;
  wire ram_reg_0_i_17__4_n_0;
  wire ram_reg_0_i_17__4_n_1;
  wire ram_reg_0_i_17__4_n_2;
  wire ram_reg_0_i_17__4_n_3;
  wire ram_reg_0_i_18__2_n_0;
  wire ram_reg_0_i_18__2_n_1;
  wire ram_reg_0_i_18__2_n_2;
  wire ram_reg_0_i_18__2_n_3;
  wire ram_reg_0_i_20__3_n_0;
  wire ram_reg_0_i_21__2_n_0;
  wire ram_reg_0_i_22__2_n_0;
  wire ram_reg_0_i_23__1_n_0;
  wire ram_reg_0_i_24__2_n_0;
  wire ram_reg_0_i_24__4_n_0;
  wire ram_reg_0_i_25__3_n_0;
  wire ram_reg_0_i_25__4_n_0;
  wire ram_reg_0_i_26__3_n_0;
  wire ram_reg_0_i_26__4_n_0;
  wire ram_reg_0_i_27__3_n_0;
  wire ram_reg_0_i_28__2_n_0;
  wire ram_reg_0_i_28__3_n_0;
  wire ram_reg_0_i_29__3_n_0;
  wire ram_reg_0_i_29__4_n_0;
  wire ram_reg_0_i_30__3_n_0;
  wire ram_reg_0_i_30__4_n_0;
  wire ram_reg_0_i_31__3_n_0;
  wire ram_reg_0_i_31__4_n_0;
  wire ram_reg_0_i_32__3_n_0;
  wire ram_reg_0_i_32__4_n_0;
  wire ram_reg_0_i_33__3_n_0;
  wire ram_reg_0_i_33__4_n_0;
  wire ram_reg_0_i_34__3_n_0;
  wire ram_reg_0_i_34__4_n_0;
  wire ram_reg_0_i_35__3_n_0;
  wire ram_reg_0_i_35__4_n_0;
  wire ram_reg_0_i_36__4_n_0;
  wire ram_reg_0_i_37__3_n_0;
  wire ram_reg_0_i_37__4_n_0;
  wire ram_reg_0_i_38__3_n_0;
  wire ram_reg_0_i_38__4_n_0;
  wire ram_reg_0_i_39__3_n_0;
  wire ram_reg_0_i_39__4_n_0;
  wire ram_reg_0_i_40__2_n_0;
  wire ram_reg_0_i_40__3_n_0;
  wire ram_reg_0_i_41__2_n_0;
  wire ram_reg_0_i_41__3_n_0;
  wire ram_reg_0_i_42__2_n_0;
  wire ram_reg_0_i_42__3_n_0;
  wire ram_reg_0_i_43__2_n_0;
  wire ram_reg_0_i_44__2_n_0;
  wire ram_reg_0_i_46__2_n_0;
  wire ram_reg_0_i_47__2_n_0;
  wire ram_reg_0_i_48__0_n_0;
  wire ram_reg_0_i_49__0_n_0;
  wire ram_reg_0_i_50__0_n_0;
  wire ram_reg_0_i_51__0_n_0;
  wire ram_reg_0_i_54__0_n_0;
  wire ram_reg_0_i_55__0_n_0;
  wire ram_reg_0_i_56__0_n_0;
  wire ram_reg_0_i_57__0_n_1;
  wire ram_reg_0_i_57__0_n_2;
  wire ram_reg_0_i_57__0_n_3;
  wire ram_reg_0_i_58__0_n_0;
  wire ram_reg_0_i_66__0_n_0;
  wire ram_reg_0_i_66__0_n_1;
  wire ram_reg_0_i_66__0_n_2;
  wire ram_reg_0_i_66__0_n_3;
  wire ram_reg_0_i_75__0_n_0;
  wire ram_reg_0_i_75__0_n_1;
  wire ram_reg_0_i_75__0_n_2;
  wire ram_reg_0_i_75__0_n_3;
  wire ram_reg_0_i_83__0_n_0;
  wire ram_reg_0_i_84__0_n_0;
  wire ram_reg_0_i_85__0_n_0;
  wire ram_reg_0_i_86__0_n_0;
  wire ram_reg_0_i_87__0_n_0;
  wire ram_reg_0_i_88__0_n_0;
  wire ram_reg_0_i_89__0_n_0;
  wire ram_reg_0_i_90__0_n_0;
  wire ram_reg_0_i_91__0_n_0;
  wire ram_reg_0_i_92__0_n_0;
  wire ram_reg_0_i_93__0_n_0;
  wire ram_reg_0_i_94__0_n_0;
  wire ram_reg_0_i_95__0_n_0;
  wire ram_reg_0_i_96__0_n_0;
  wire ram_reg_0_i_97__0_n_0;
  wire ram_reg_0_i_98__0_n_0;
  wire ram_reg_0_i_99__0_n_0;
  wire [11:1]tmp2_cast_fu_341_p1;
  wire tmp7_reg_610_reg_i_10__0_n_0;
  wire tmp7_reg_610_reg_i_11__0_n_0;
  wire tmp7_reg_610_reg_i_11__0_n_1;
  wire tmp7_reg_610_reg_i_11__0_n_2;
  wire tmp7_reg_610_reg_i_11__0_n_3;
  wire tmp7_reg_610_reg_i_12__0_n_0;
  wire tmp7_reg_610_reg_i_13__0_n_0;
  wire tmp7_reg_610_reg_i_14__0_n_0;
  wire tmp7_reg_610_reg_i_15__0_n_0;
  wire tmp7_reg_610_reg_i_16__0_n_0;
  wire tmp7_reg_610_reg_i_17__0_n_0;
  wire tmp7_reg_610_reg_i_18__0_n_0;
  wire tmp7_reg_610_reg_i_19__2_n_0;
  wire tmp7_reg_610_reg_i_20__0_n_0;
  wire tmp7_reg_610_reg_i_21__0_n_0;
  wire tmp7_reg_610_reg_i_22_n_0;
  wire tmp7_reg_610_reg_i_23__0_n_0;
  wire tmp7_reg_610_reg_i_24__0_n_0;
  wire tmp7_reg_610_reg_i_25__0_n_0;
  wire tmp7_reg_610_reg_i_26__0_n_0;
  wire tmp7_reg_610_reg_i_27__0_n_0;
  wire tmp7_reg_610_reg_i_28__0_n_0;
  wire tmp7_reg_610_reg_i_29__0_n_0;
  wire tmp7_reg_610_reg_i_2__0_n_1;
  wire tmp7_reg_610_reg_i_2__0_n_2;
  wire tmp7_reg_610_reg_i_2__0_n_3;
  wire tmp7_reg_610_reg_i_30__0_n_0;
  wire tmp7_reg_610_reg_i_3__0_n_0;
  wire tmp7_reg_610_reg_i_3__0_n_1;
  wire tmp7_reg_610_reg_i_3__0_n_2;
  wire tmp7_reg_610_reg_i_3__0_n_3;
  wire tmp7_reg_610_reg_i_4__0_n_0;
  wire tmp7_reg_610_reg_i_4__0_n_1;
  wire tmp7_reg_610_reg_i_4__0_n_2;
  wire tmp7_reg_610_reg_i_4__0_n_3;
  wire tmp7_reg_610_reg_i_5__0_n_2;
  wire tmp7_reg_610_reg_i_5__0_n_3;
  wire tmp7_reg_610_reg_i_6__0_n_0;
  wire tmp7_reg_610_reg_i_6__0_n_1;
  wire tmp7_reg_610_reg_i_6__0_n_2;
  wire tmp7_reg_610_reg_i_6__0_n_3;
  wire tmp7_reg_610_reg_i_7__0_n_0;
  wire tmp7_reg_610_reg_i_8__0_n_0;
  wire tmp7_reg_610_reg_i_9__0_n_0;
  wire tmp7_reg_610_reg_n_100;
  wire tmp7_reg_610_reg_n_101;
  wire tmp7_reg_610_reg_n_102;
  wire tmp7_reg_610_reg_n_103;
  wire tmp7_reg_610_reg_n_104;
  wire tmp7_reg_610_reg_n_105;
  wire tmp7_reg_610_reg_n_94;
  wire tmp7_reg_610_reg_n_95;
  wire tmp7_reg_610_reg_n_96;
  wire tmp7_reg_610_reg_n_97;
  wire tmp7_reg_610_reg_n_98;
  wire tmp7_reg_610_reg_n_99;
  wire tmp_24_reg_555_reg_n_100;
  wire tmp_24_reg_555_reg_n_101;
  wire tmp_24_reg_555_reg_n_102;
  wire tmp_24_reg_555_reg_n_103;
  wire tmp_24_reg_555_reg_n_104;
  wire tmp_24_reg_555_reg_n_105;
  wire tmp_24_reg_555_reg_n_94;
  wire tmp_24_reg_555_reg_n_95;
  wire tmp_24_reg_555_reg_n_96;
  wire tmp_24_reg_555_reg_n_97;
  wire tmp_24_reg_555_reg_n_98;
  wire tmp_24_reg_555_reg_n_99;
  wire tmp_27_fu_307_p2;
  wire tmp_28_fu_318_p2;
  wire \tmp_28_reg_574[0]_i_1__0_n_0 ;
  wire \tmp_28_reg_574_reg_n_0_[0] ;
  wire tmp_29_fu_324_p2;
  wire tmp_29_reg_578;
  wire \tmp_29_reg_578[0]_i_1__0_n_0 ;
  wire tmp_31_fu_467_p2;
  wire tmp_32_reg_5820;
  wire tmp_33_fu_386_p2_i_10__0_n_0;
  wire tmp_33_fu_386_p2_i_11__0_n_0;
  wire tmp_33_fu_386_p2_i_12__0_n_0;
  wire tmp_33_fu_386_p2_i_13__0_n_0;
  wire tmp_33_fu_386_p2_i_14__0_n_0;
  wire tmp_33_fu_386_p2_i_15__0_n_0;
  wire tmp_33_fu_386_p2_i_16__0_n_0;
  wire tmp_33_fu_386_p2_i_17__0_n_0;
  wire tmp_33_fu_386_p2_i_18__0_n_0;
  wire tmp_33_fu_386_p2_i_19__0_n_0;
  wire tmp_33_fu_386_p2_i_1__0_n_7;
  wire tmp_33_fu_386_p2_i_20__0_n_0;
  wire tmp_33_fu_386_p2_i_21__0_n_0;
  wire tmp_33_fu_386_p2_i_2__0_n_0;
  wire tmp_33_fu_386_p2_i_2__0_n_1;
  wire tmp_33_fu_386_p2_i_2__0_n_2;
  wire tmp_33_fu_386_p2_i_2__0_n_3;
  wire tmp_33_fu_386_p2_i_2__0_n_4;
  wire tmp_33_fu_386_p2_i_2__0_n_5;
  wire tmp_33_fu_386_p2_i_2__0_n_6;
  wire tmp_33_fu_386_p2_i_2__0_n_7;
  wire tmp_33_fu_386_p2_i_3__0_n_0;
  wire tmp_33_fu_386_p2_i_3__0_n_1;
  wire tmp_33_fu_386_p2_i_3__0_n_2;
  wire tmp_33_fu_386_p2_i_3__0_n_3;
  wire tmp_33_fu_386_p2_i_3__0_n_4;
  wire tmp_33_fu_386_p2_i_3__0_n_5;
  wire tmp_33_fu_386_p2_i_3__0_n_6;
  wire tmp_33_fu_386_p2_i_3__0_n_7;
  wire tmp_33_fu_386_p2_i_4__0_n_0;
  wire tmp_33_fu_386_p2_i_4__0_n_1;
  wire tmp_33_fu_386_p2_i_4__0_n_2;
  wire tmp_33_fu_386_p2_i_4__0_n_3;
  wire tmp_33_fu_386_p2_i_4__0_n_4;
  wire tmp_33_fu_386_p2_i_4__0_n_5;
  wire tmp_33_fu_386_p2_i_4__0_n_6;
  wire tmp_33_fu_386_p2_i_4__0_n_7;
  wire tmp_33_fu_386_p2_i_5__0_n_0;
  wire tmp_33_fu_386_p2_i_5__0_n_1;
  wire tmp_33_fu_386_p2_i_5__0_n_2;
  wire tmp_33_fu_386_p2_i_5__0_n_3;
  wire tmp_33_fu_386_p2_i_5__0_n_4;
  wire tmp_33_fu_386_p2_i_5__0_n_5;
  wire tmp_33_fu_386_p2_i_5__0_n_6;
  wire tmp_33_fu_386_p2_i_5__0_n_7;
  wire tmp_33_fu_386_p2_i_6__0_n_0;
  wire tmp_33_fu_386_p2_i_7__0_n_0;
  wire tmp_33_fu_386_p2_i_8__0_n_0;
  wire tmp_33_fu_386_p2_i_9__0_n_0;
  wire tmp_33_fu_386_p2_n_106;
  wire tmp_33_fu_386_p2_n_107;
  wire tmp_33_fu_386_p2_n_108;
  wire tmp_33_fu_386_p2_n_109;
  wire tmp_33_fu_386_p2_n_110;
  wire tmp_33_fu_386_p2_n_111;
  wire tmp_33_fu_386_p2_n_112;
  wire tmp_33_fu_386_p2_n_113;
  wire tmp_33_fu_386_p2_n_114;
  wire tmp_33_fu_386_p2_n_115;
  wire tmp_33_fu_386_p2_n_116;
  wire tmp_33_fu_386_p2_n_117;
  wire tmp_33_fu_386_p2_n_118;
  wire tmp_33_fu_386_p2_n_119;
  wire tmp_33_fu_386_p2_n_120;
  wire tmp_33_fu_386_p2_n_121;
  wire tmp_33_fu_386_p2_n_122;
  wire tmp_33_fu_386_p2_n_123;
  wire tmp_33_fu_386_p2_n_124;
  wire tmp_33_fu_386_p2_n_125;
  wire tmp_33_fu_386_p2_n_126;
  wire tmp_33_fu_386_p2_n_127;
  wire tmp_33_fu_386_p2_n_128;
  wire tmp_33_fu_386_p2_n_129;
  wire tmp_33_fu_386_p2_n_130;
  wire tmp_33_fu_386_p2_n_131;
  wire tmp_33_fu_386_p2_n_132;
  wire tmp_33_fu_386_p2_n_133;
  wire tmp_33_fu_386_p2_n_134;
  wire tmp_33_fu_386_p2_n_135;
  wire tmp_33_fu_386_p2_n_136;
  wire tmp_33_fu_386_p2_n_137;
  wire tmp_33_fu_386_p2_n_138;
  wire tmp_33_fu_386_p2_n_139;
  wire tmp_33_fu_386_p2_n_140;
  wire tmp_33_fu_386_p2_n_141;
  wire tmp_33_fu_386_p2_n_142;
  wire tmp_33_fu_386_p2_n_143;
  wire tmp_33_fu_386_p2_n_144;
  wire tmp_33_fu_386_p2_n_145;
  wire tmp_33_fu_386_p2_n_146;
  wire tmp_33_fu_386_p2_n_147;
  wire tmp_33_fu_386_p2_n_148;
  wire tmp_33_fu_386_p2_n_149;
  wire tmp_33_fu_386_p2_n_150;
  wire tmp_33_fu_386_p2_n_151;
  wire tmp_33_fu_386_p2_n_152;
  wire tmp_33_fu_386_p2_n_153;
  wire tmp_33_fu_386_p2_n_58;
  wire tmp_33_fu_386_p2_n_59;
  wire tmp_33_fu_386_p2_n_60;
  wire tmp_33_fu_386_p2_n_61;
  wire tmp_33_fu_386_p2_n_62;
  wire tmp_33_fu_386_p2_n_63;
  wire tmp_33_fu_386_p2_n_64;
  wire tmp_33_fu_386_p2_n_65;
  wire tmp_33_fu_386_p2_n_66;
  wire tmp_33_fu_386_p2_n_67;
  wire tmp_33_fu_386_p2_n_68;
  wire tmp_33_fu_386_p2_n_69;
  wire tmp_33_fu_386_p2_n_70;
  wire tmp_33_fu_386_p2_n_71;
  wire tmp_33_fu_386_p2_n_72;
  wire tmp_33_fu_386_p2_n_73;
  wire tmp_33_fu_386_p2_n_74;
  wire tmp_33_fu_386_p2_n_75;
  wire tmp_33_fu_386_p2_n_76;
  wire tmp_33_fu_386_p2_n_77;
  wire tmp_33_fu_386_p2_n_78;
  wire tmp_33_fu_386_p2_n_79;
  wire tmp_33_fu_386_p2_n_80;
  wire tmp_33_fu_386_p2_n_81;
  wire tmp_33_fu_386_p2_n_82;
  wire tmp_33_fu_386_p2_n_83;
  wire tmp_33_fu_386_p2_n_84;
  wire tmp_33_fu_386_p2_n_85;
  wire tmp_33_fu_386_p2_n_86;
  wire tmp_33_fu_386_p2_n_87;
  wire tmp_33_fu_386_p2_n_88;
  wire tmp_33_fu_386_p2_n_89;
  wire tmp_33_fu_386_p2_n_90;
  wire tmp_33_fu_386_p2_n_91;
  wire tmp_33_fu_386_p2_n_92;
  wire tmp_33_fu_386_p2_n_93;
  wire [10:0]tmp_33_reg_600;
  wire tmp_35_fu_478_p2_i_3__0_n_2;
  wire tmp_35_fu_478_p2_i_3__0_n_3;
  wire tmp_35_fu_478_p2_i_4__0_n_0;
  wire tmp_35_fu_478_p2_i_4__0_n_1;
  wire tmp_35_fu_478_p2_i_4__0_n_2;
  wire tmp_35_fu_478_p2_i_4__0_n_3;
  wire tmp_35_fu_478_p2_i_5__0_n_0;
  wire tmp_35_fu_478_p2_i_5__0_n_1;
  wire tmp_35_fu_478_p2_i_5__0_n_2;
  wire tmp_35_fu_478_p2_i_5__0_n_3;
  wire tmp_35_fu_478_p2_n_100;
  wire tmp_35_fu_478_p2_n_101;
  wire tmp_35_fu_478_p2_n_102;
  wire tmp_35_fu_478_p2_n_103;
  wire tmp_35_fu_478_p2_n_104;
  wire tmp_35_fu_478_p2_n_105;
  wire tmp_35_fu_478_p2_n_94;
  wire tmp_35_fu_478_p2_n_95;
  wire tmp_35_fu_478_p2_n_96;
  wire tmp_35_fu_478_p2_n_97;
  wire tmp_35_fu_478_p2_n_98;
  wire tmp_35_fu_478_p2_n_99;
  wire tmp_38_fu_408_p2;
  wire tmp_40_fu_359_p2;
  wire tmp_41_fu_419_p2;
  wire tmp_41_reg_623;
  wire \tmp_41_reg_623[0]_i_1__0_n_0 ;
  wire tmp_44_fu_425_p2;
  wire tmp_44_reg_627;
  wire \tmp_44_reg_627[0]_i_1_n_0 ;
  wire [11:0]tmp_47_reg_636;
  wire tmp_47_reg_6360;
  wire \tmp_47_reg_636[11]_i_10_n_0 ;
  wire \tmp_47_reg_636[11]_i_11_n_0 ;
  wire \tmp_47_reg_636[11]_i_12_n_0 ;
  wire \tmp_47_reg_636[11]_i_13_n_0 ;
  wire \tmp_47_reg_636[11]_i_14_n_0 ;
  wire \tmp_47_reg_636[11]_i_15_n_0 ;
  wire \tmp_47_reg_636[11]_i_16_n_0 ;
  wire \tmp_47_reg_636[11]_i_17_n_0 ;
  wire \tmp_47_reg_636[11]_i_18_n_0 ;
  wire \tmp_47_reg_636[11]_i_19_n_0 ;
  wire \tmp_47_reg_636[11]_i_20_n_0 ;
  wire \tmp_47_reg_636[11]_i_21_n_0 ;
  wire \tmp_47_reg_636[11]_i_22_n_0 ;
  wire \tmp_47_reg_636[11]_i_5_n_0 ;
  wire \tmp_47_reg_636[11]_i_6_n_0 ;
  wire \tmp_47_reg_636[11]_i_7_n_0 ;
  wire \tmp_47_reg_636[11]_i_8_n_0 ;
  wire \tmp_47_reg_636[3]_i_2_n_0 ;
  wire \tmp_47_reg_636[3]_i_3_n_0 ;
  wire \tmp_47_reg_636[3]_i_4_n_0 ;
  wire \tmp_47_reg_636[3]_i_5_n_0 ;
  wire \tmp_47_reg_636[7]_i_2_n_0 ;
  wire \tmp_47_reg_636[7]_i_3_n_0 ;
  wire \tmp_47_reg_636[7]_i_4_n_0 ;
  wire \tmp_47_reg_636[7]_i_5_n_0 ;
  wire \tmp_47_reg_636_reg[11]_i_2_n_1 ;
  wire \tmp_47_reg_636_reg[11]_i_2_n_2 ;
  wire \tmp_47_reg_636_reg[11]_i_2_n_3 ;
  wire \tmp_47_reg_636_reg[11]_i_3_n_2 ;
  wire \tmp_47_reg_636_reg[11]_i_3_n_3 ;
  wire \tmp_47_reg_636_reg[11]_i_9_n_0 ;
  wire \tmp_47_reg_636_reg[11]_i_9_n_1 ;
  wire \tmp_47_reg_636_reg[11]_i_9_n_2 ;
  wire \tmp_47_reg_636_reg[11]_i_9_n_3 ;
  wire \tmp_47_reg_636_reg[3]_i_1_n_0 ;
  wire \tmp_47_reg_636_reg[3]_i_1_n_1 ;
  wire \tmp_47_reg_636_reg[3]_i_1_n_2 ;
  wire \tmp_47_reg_636_reg[3]_i_1_n_3 ;
  wire \tmp_47_reg_636_reg[7]_i_1_n_0 ;
  wire \tmp_47_reg_636_reg[7]_i_1_n_1 ;
  wire \tmp_47_reg_636_reg[7]_i_1_n_2 ;
  wire \tmp_47_reg_636_reg[7]_i_1_n_3 ;
  wire [15:0]width1_reg_194;
  wire \width2_reg_183[0]_i_2__0_n_0 ;
  wire \width2_reg_183[0]_i_4__0_n_0 ;
  wire [15:0]width2_reg_183_reg;
  wire \width2_reg_183_reg[0]_i_3__0_n_0 ;
  wire \width2_reg_183_reg[0]_i_3__0_n_1 ;
  wire \width2_reg_183_reg[0]_i_3__0_n_2 ;
  wire \width2_reg_183_reg[0]_i_3__0_n_3 ;
  wire \width2_reg_183_reg[0]_i_3__0_n_4 ;
  wire \width2_reg_183_reg[0]_i_3__0_n_5 ;
  wire \width2_reg_183_reg[0]_i_3__0_n_6 ;
  wire \width2_reg_183_reg[0]_i_3__0_n_7 ;
  wire \width2_reg_183_reg[12]_i_1__0_n_1 ;
  wire \width2_reg_183_reg[12]_i_1__0_n_2 ;
  wire \width2_reg_183_reg[12]_i_1__0_n_3 ;
  wire \width2_reg_183_reg[12]_i_1__0_n_4 ;
  wire \width2_reg_183_reg[12]_i_1__0_n_5 ;
  wire \width2_reg_183_reg[12]_i_1__0_n_6 ;
  wire \width2_reg_183_reg[12]_i_1__0_n_7 ;
  wire \width2_reg_183_reg[4]_i_1__0_n_0 ;
  wire \width2_reg_183_reg[4]_i_1__0_n_1 ;
  wire \width2_reg_183_reg[4]_i_1__0_n_2 ;
  wire \width2_reg_183_reg[4]_i_1__0_n_3 ;
  wire \width2_reg_183_reg[4]_i_1__0_n_4 ;
  wire \width2_reg_183_reg[4]_i_1__0_n_5 ;
  wire \width2_reg_183_reg[4]_i_1__0_n_6 ;
  wire \width2_reg_183_reg[4]_i_1__0_n_7 ;
  wire \width2_reg_183_reg[8]_i_1__0_n_0 ;
  wire \width2_reg_183_reg[8]_i_1__0_n_1 ;
  wire \width2_reg_183_reg[8]_i_1__0_n_2 ;
  wire \width2_reg_183_reg[8]_i_1__0_n_3 ;
  wire \width2_reg_183_reg[8]_i_1__0_n_4 ;
  wire \width2_reg_183_reg[8]_i_1__0_n_5 ;
  wire \width2_reg_183_reg[8]_i_1__0_n_6 ;
  wire \width2_reg_183_reg[8]_i_1__0_n_7 ;
  wire [11:0]width_1_fu_472_p2;
  wire [15:0]width_3_fu_413_p2;
  wire [15:0]width_3_reg_618;
  wire width_3_reg_6180;
  wire \width_3_reg_618_reg[12]_i_1__0_n_0 ;
  wire \width_3_reg_618_reg[12]_i_1__0_n_1 ;
  wire \width_3_reg_618_reg[12]_i_1__0_n_2 ;
  wire \width_3_reg_618_reg[12]_i_1__0_n_3 ;
  wire \width_3_reg_618_reg[15]_i_2__0_n_2 ;
  wire \width_3_reg_618_reg[15]_i_2__0_n_3 ;
  wire \width_3_reg_618_reg[4]_i_1__0_n_0 ;
  wire \width_3_reg_618_reg[4]_i_1__0_n_1 ;
  wire \width_3_reg_618_reg[4]_i_1__0_n_2 ;
  wire \width_3_reg_618_reg[4]_i_1__0_n_3 ;
  wire \width_3_reg_618_reg[8]_i_1__0_n_0 ;
  wire \width_3_reg_618_reg[8]_i_1__0_n_1 ;
  wire \width_3_reg_618_reg[8]_i_1__0_n_2 ;
  wire \width_3_reg_618_reg[8]_i_1__0_n_3 ;
  wire width_reg_2050;
  wire \width_reg_205[0]_i_2__0_n_0 ;
  wire [15:0]width_reg_205_reg;
  wire \width_reg_205_reg[0]_i_1__0_n_0 ;
  wire \width_reg_205_reg[0]_i_1__0_n_1 ;
  wire \width_reg_205_reg[0]_i_1__0_n_2 ;
  wire \width_reg_205_reg[0]_i_1__0_n_3 ;
  wire \width_reg_205_reg[0]_i_1__0_n_4 ;
  wire \width_reg_205_reg[0]_i_1__0_n_5 ;
  wire \width_reg_205_reg[0]_i_1__0_n_6 ;
  wire \width_reg_205_reg[0]_i_1__0_n_7 ;
  wire \width_reg_205_reg[12]_i_1__0_n_1 ;
  wire \width_reg_205_reg[12]_i_1__0_n_2 ;
  wire \width_reg_205_reg[12]_i_1__0_n_3 ;
  wire \width_reg_205_reg[12]_i_1__0_n_4 ;
  wire \width_reg_205_reg[12]_i_1__0_n_5 ;
  wire \width_reg_205_reg[12]_i_1__0_n_6 ;
  wire \width_reg_205_reg[12]_i_1__0_n_7 ;
  wire \width_reg_205_reg[4]_i_1__0_n_0 ;
  wire \width_reg_205_reg[4]_i_1__0_n_1 ;
  wire \width_reg_205_reg[4]_i_1__0_n_2 ;
  wire \width_reg_205_reg[4]_i_1__0_n_3 ;
  wire \width_reg_205_reg[4]_i_1__0_n_4 ;
  wire \width_reg_205_reg[4]_i_1__0_n_5 ;
  wire \width_reg_205_reg[4]_i_1__0_n_6 ;
  wire \width_reg_205_reg[4]_i_1__0_n_7 ;
  wire \width_reg_205_reg[8]_i_1__0_n_0 ;
  wire \width_reg_205_reg[8]_i_1__0_n_1 ;
  wire \width_reg_205_reg[8]_i_1__0_n_2 ;
  wire \width_reg_205_reg[8]_i_1__0_n_3 ;
  wire \width_reg_205_reg[8]_i_1__0_n_4 ;
  wire \width_reg_205_reg[8]_i_1__0_n_5 ;
  wire \width_reg_205_reg[8]_i_1__0_n_6 ;
  wire \width_reg_205_reg[8]_i_1__0_n_7 ;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__5_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[4]_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[4]_i_3__4_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[6]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[6]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_2__0_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[7]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_5__0_O_UNCONNECTED ;
  wire [3:2]\NLW_depth_1_reg_550_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_depth_1_reg_550_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_height_1_reg_569_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_height_1_reg_569_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul5_reg_542_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul8_reg_537_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul8_reg_537_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_561_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_561_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_0_i_16__3_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_57__0_CO_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp7_reg_610_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp7_reg_610_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp7_reg_610_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp7_reg_610_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp7_reg_610_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp7_reg_610_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp7_reg_610_reg_i_2__0_CO_UNCONNECTED;
  wire [3:2]NLW_tmp7_reg_610_reg_i_5__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp7_reg_610_reg_i_5__0_O_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_24_reg_555_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_24_reg_555_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_24_reg_555_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_24_reg_555_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_24_reg_555_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_24_reg_555_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_33_fu_386_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_33_fu_386_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_33_fu_386_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_386_p2_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_33_fu_386_p2_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_33_fu_386_p2_i_1__0_O_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_35_fu_478_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_35_fu_478_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_35_fu_478_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_35_fu_478_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_35_fu_478_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_35_fu_478_p2_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_35_fu_478_p2_i_3__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_35_fu_478_p2_i_3__0_O_UNCONNECTED;
  wire [3:3]\NLW_tmp_47_reg_636_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_47_reg_636_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_47_reg_636_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_47_reg_636_reg[11]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_width2_reg_183_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_width_3_reg_618_reg[15]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_width_3_reg_618_reg[15]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_width_reg_205_reg[12]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(grp_padding2d_fix16_3_fu_478_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond_fu_278_p2),
        .I3(ap_CS_fsm_state2),
        .O(grp_padding2d_fix16_3_fu_478_ap_done));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[10]_i_1__3 
       (.I0(grp_padding2d_fix16_3_fu_478_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(exitcond_fu_278_p2),
        .I3(ap_CS_fsm_state2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hAA202020)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[1]),
        .I1(grp_padding2d_fix16_3_fu_478_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(exitcond_fu_278_p2),
        .I4(ap_CS_fsm_state2),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_27_fu_307_p2),
        .I2(grp_padding2d_fix16_3_fu_478_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF4F444F4F4F4F4F4)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(exitcond_fu_278_p2),
        .I1(ap_CS_fsm_state2),
        .I2(input_r_ce0),
        .I3(tmp_29_reg_578),
        .I4(\tmp_28_reg_574_reg_n_0_[0] ),
        .I5(tmp_38_fu_408_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__5 
       (.I0(depth_reg_125[15]),
        .O(\ap_CS_fsm[2]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__5 
       (.I0(depth_reg_125[14]),
        .I1(depth_reg_125[13]),
        .I2(depth_reg_125[12]),
        .O(\ap_CS_fsm[2]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__5 
       (.I0(depth_reg_125[11]),
        .I1(depth_reg_125[10]),
        .I2(depth_reg_125[9]),
        .O(\ap_CS_fsm[2]_i_6__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__5 
       (.I0(depth_reg_125[8]),
        .I1(depth_reg_125[7]),
        .I2(depth_reg_125[6]),
        .O(\ap_CS_fsm[2]_i_7__5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__5 
       (.I0(depth_reg_125[5]),
        .I1(depth_reg_125[4]),
        .I2(depth_reg_125[3]),
        .O(\ap_CS_fsm[2]_i_8__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__5 
       (.I0(depth_reg_125[2]),
        .I1(depth_reg_125[1]),
        .I2(depth_reg_125[0]),
        .O(\ap_CS_fsm[2]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \ap_CS_fsm[3]_i_1__11 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .I4(tmp_40_fu_359_p2),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_10__0 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .O(\ap_CS_fsm[4]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_11__0 
       (.I0(height_reg_160[5]),
        .I1(height_reg_160[4]),
        .O(\ap_CS_fsm[4]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_12__0 
       (.I0(height_reg_160[2]),
        .I1(height_reg_160[3]),
        .O(\ap_CS_fsm[4]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[4]_i_1__10 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_4__4 
       (.I0(height_reg_160[15]),
        .I1(height_reg_160[14]),
        .O(\ap_CS_fsm[4]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_5__4 
       (.I0(height_reg_160[13]),
        .I1(height_reg_160[12]),
        .O(\ap_CS_fsm[4]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_6__4 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .O(\ap_CS_fsm[4]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[4]_i_7__5 
       (.I0(height_reg_160[0]),
        .I1(height_reg_160[1]),
        .O(\ap_CS_fsm[4]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[4]_i_8__4 
       (.I0(height_reg_160[3]),
        .I1(height_reg_160[2]),
        .O(\ap_CS_fsm[4]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[4]_i_9__4 
       (.I0(height_reg_160[9]),
        .I1(height_reg_160[8]),
        .O(\ap_CS_fsm[4]_i_9__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_10__0 
       (.I0(width2_reg_183_reg[4]),
        .I1(width2_reg_183_reg[5]),
        .O(\ap_CS_fsm[5]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \ap_CS_fsm[5]_i_1__5 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_40_fu_359_p2),
        .I2(ap_CS_fsm_state8),
        .I3(tmp_31_fu_467_p2),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_4__0 
       (.I0(width2_reg_183_reg[15]),
        .I1(width2_reg_183_reg[14]),
        .O(\ap_CS_fsm[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_5__0 
       (.I0(width2_reg_183_reg[13]),
        .I1(width2_reg_183_reg[12]),
        .O(\ap_CS_fsm[5]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_6__0 
       (.I0(width2_reg_183_reg[5]),
        .I1(width2_reg_183_reg[4]),
        .O(\ap_CS_fsm[5]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_7__0 
       (.I0(width2_reg_183_reg[11]),
        .I1(width2_reg_183_reg[10]),
        .O(\ap_CS_fsm[5]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_8__0 
       (.I0(width2_reg_183_reg[9]),
        .I1(width2_reg_183_reg[8]),
        .O(\ap_CS_fsm[5]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[5]_i_9__0 
       (.I0(width2_reg_183_reg[7]),
        .I1(width2_reg_183_reg[6]),
        .O(\ap_CS_fsm[5]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_10__0 
       (.I0(width1_reg_194[4]),
        .I1(width1_reg_194[5]),
        .O(\ap_CS_fsm[6]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[6]_i_1__5 
       (.I0(input_r_ce0),
        .I1(tmp_38_fu_408_p2),
        .I2(\tmp_28_reg_574_reg_n_0_[0] ),
        .I3(tmp_29_reg_578),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_4__0 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .O(\ap_CS_fsm[6]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_5__0 
       (.I0(width1_reg_194[13]),
        .I1(width1_reg_194[12]),
        .O(\ap_CS_fsm[6]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_6__0 
       (.I0(width1_reg_194[5]),
        .I1(width1_reg_194[4]),
        .O(\ap_CS_fsm[6]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_7__0 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .O(\ap_CS_fsm[6]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_8__0 
       (.I0(width1_reg_194[9]),
        .I1(width1_reg_194[8]),
        .O(\ap_CS_fsm[6]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_9__0 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .O(\ap_CS_fsm[6]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_11__0 
       (.I0(width_reg_205_reg[15]),
        .I1(width_reg_205_reg[14]),
        .O(\ap_CS_fsm[7]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_12 
       (.I0(width_reg_205_reg[13]),
        .I1(width_reg_205_reg[12]),
        .O(\ap_CS_fsm[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_13__0 
       (.I0(height_reg_160[5]),
        .I1(height_reg_160[4]),
        .O(\ap_CS_fsm[7]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_14__0 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .O(\ap_CS_fsm[7]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_15__0 
       (.I0(height_reg_160[9]),
        .I1(height_reg_160[8]),
        .O(\ap_CS_fsm[7]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_16__0 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .O(\ap_CS_fsm[7]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_17__0 
       (.I0(height_reg_160[4]),
        .I1(height_reg_160[5]),
        .O(\ap_CS_fsm[7]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[7]_i_18__0 
       (.I0(height_reg_160[11]),
        .I1(height_reg_160[10]),
        .I2(height_reg_160[9]),
        .I3(height_reg_160[8]),
        .O(\ap_CS_fsm[7]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_19__0 
       (.I0(width_reg_205_reg[5]),
        .I1(width_reg_205_reg[4]),
        .O(\ap_CS_fsm[7]_i_19__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[7]_i_1__6 
       (.I0(tmp_27_fu_307_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_28_fu_318_p2),
        .I3(ap_CS_fsm_state8),
        .I4(tmp_31_fu_467_p2),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_20__0 
       (.I0(width_reg_205_reg[11]),
        .I1(width_reg_205_reg[10]),
        .O(\ap_CS_fsm[7]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_21__0 
       (.I0(width_reg_205_reg[9]),
        .I1(width_reg_205_reg[8]),
        .O(\ap_CS_fsm[7]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_22__0 
       (.I0(width_reg_205_reg[7]),
        .I1(width_reg_205_reg[6]),
        .O(\ap_CS_fsm[7]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_23__0 
       (.I0(width_reg_205_reg[4]),
        .I1(width_reg_205_reg[5]),
        .O(\ap_CS_fsm[7]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[7]_i_3__0 
       (.I0(\ap_CS_fsm[7]_i_8__0_n_0 ),
        .I1(height_reg_160[1]),
        .I2(height_reg_160[0]),
        .I3(height_reg_160[3]),
        .I4(height_reg_160[2]),
        .I5(\ap_CS_fsm[7]_i_9__0_n_0 ),
        .O(tmp_28_fu_318_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_6__0 
       (.I0(height_reg_160[15]),
        .I1(height_reg_160[14]),
        .O(\ap_CS_fsm[7]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[7]_i_7__0 
       (.I0(height_reg_160[13]),
        .I1(height_reg_160[12]),
        .O(\ap_CS_fsm[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[7]_i_8__0 
       (.I0(height_reg_160[7]),
        .I1(height_reg_160[6]),
        .I2(height_reg_160[5]),
        .I3(height_reg_160[4]),
        .O(\ap_CS_fsm[7]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[7]_i_9__0 
       (.I0(height_reg_160[12]),
        .I1(height_reg_160[13]),
        .I2(height_reg_160[14]),
        .I3(height_reg_160[15]),
        .I4(\ap_CS_fsm[7]_i_18__0_n_0 ),
        .O(\ap_CS_fsm[7]_i_9__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_3_fu_478_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__5 
       (.CI(\ap_CS_fsm_reg[2]_i_3__5_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__5_CO_UNCONNECTED [3:2],exitcond_fu_278_p2,\ap_CS_fsm_reg[2]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__5_n_0 ,\ap_CS_fsm[2]_i_5__5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__5 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__5_n_0 ,\ap_CS_fsm_reg[2]_i_3__5_n_1 ,\ap_CS_fsm_reg[2]_i_3__5_n_2 ,\ap_CS_fsm_reg[2]_i_3__5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__5_n_0 ,\ap_CS_fsm[2]_i_7__5_n_0 ,\ap_CS_fsm[2]_i_8__5_n_0 ,\ap_CS_fsm[2]_i_9__5_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[4]_i_2__4 
       (.CI(\ap_CS_fsm_reg[4]_i_3__4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[4]_i_2__4_CO_UNCONNECTED [3],tmp_29_fu_324_p2,\ap_CS_fsm_reg[4]_i_2__4_n_2 ,\ap_CS_fsm_reg[4]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[4]_i_2__4_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[4]_i_4__4_n_0 ,\ap_CS_fsm[4]_i_5__4_n_0 ,\ap_CS_fsm[4]_i_6__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[4]_i_3__4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[4]_i_3__4_n_0 ,\ap_CS_fsm_reg[4]_i_3__4_n_1 ,\ap_CS_fsm_reg[4]_i_3__4_n_2 ,\ap_CS_fsm_reg[4]_i_3__4_n_3 }),
        .CYINIT(\ap_CS_fsm[4]_i_7__5_n_0 ),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[4]_i_8__4_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[4]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[4]_i_9__4_n_0 ,\ap_CS_fsm[4]_i_10__0_n_0 ,\ap_CS_fsm[4]_i_11__0_n_0 ,\ap_CS_fsm[4]_i_12__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(input_r_ce0),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__0 
       (.CI(\ap_CS_fsm_reg[5]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2__0_CO_UNCONNECTED [3:2],tmp_40_fu_359_p2,\ap_CS_fsm_reg[5]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4__0_n_0 ,\ap_CS_fsm[5]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__0_n_0 ,\ap_CS_fsm_reg[5]_i_3__0_n_1 ,\ap_CS_fsm_reg[5]_i_3__0_n_2 ,\ap_CS_fsm_reg[5]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[5]_i_6__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_7__0_n_0 ,\ap_CS_fsm[5]_i_8__0_n_0 ,\ap_CS_fsm[5]_i_9__0_n_0 ,\ap_CS_fsm[5]_i_10__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[6]_i_2__0 
       (.CI(\ap_CS_fsm_reg[6]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[6]_i_2__0_CO_UNCONNECTED [3:2],tmp_38_fu_408_p2,\ap_CS_fsm_reg[6]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[6]_i_4__0_n_0 ,\ap_CS_fsm[6]_i_5__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[6]_i_3__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_3__0_n_0 ,\ap_CS_fsm_reg[6]_i_3__0_n_1 ,\ap_CS_fsm_reg[6]_i_3__0_n_2 ,\ap_CS_fsm_reg[6]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[6]_i_6__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[6]_i_7__0_n_0 ,\ap_CS_fsm[6]_i_8__0_n_0 ,\ap_CS_fsm[6]_i_9__0_n_0 ,\ap_CS_fsm[6]_i_10__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_10_n_0 ,\ap_CS_fsm_reg[7]_i_10_n_1 ,\ap_CS_fsm_reg[7]_i_10_n_2 ,\ap_CS_fsm_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_19__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_20__0_n_0 ,\ap_CS_fsm[7]_i_21__0_n_0 ,\ap_CS_fsm[7]_i_22__0_n_0 ,\ap_CS_fsm[7]_i_23__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_2__0 
       (.CI(\ap_CS_fsm_reg[7]_i_5__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_2__0_CO_UNCONNECTED [3:2],tmp_27_fu_307_p2,\ap_CS_fsm_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[7]_i_6__0_n_0 ,\ap_CS_fsm[7]_i_7__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_4__0 
       (.CI(\ap_CS_fsm_reg[7]_i_10_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_4__0_CO_UNCONNECTED [3:2],tmp_31_fu_467_p2,\ap_CS_fsm_reg[7]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_4__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[7]_i_11__0_n_0 ,\ap_CS_fsm[7]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_5__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_5__0_n_0 ,\ap_CS_fsm_reg[7]_i_5__0_n_1 ,\ap_CS_fsm_reg[7]_i_5__0_n_2 ,\ap_CS_fsm_reg[7]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_13__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[7]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_14__0_n_0 ,\ap_CS_fsm[7]_i_15__0_n_0 ,\ap_CS_fsm[7]_i_16__0_n_0 ,\ap_CS_fsm[7]_i_17__0_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_1_reg_550[0]_i_1__0 
       (.I0(depth_reg_125[0]),
        .O(depth_1_fu_283_p2[0]));
  FDRE \depth_1_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[0]),
        .Q(depth_1_reg_550[0]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[10]),
        .Q(depth_1_reg_550[10]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[11]),
        .Q(depth_1_reg_550[11]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[12]),
        .Q(depth_1_reg_550[12]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[12]_i_1__0 
       (.CI(\depth_1_reg_550_reg[8]_i_1__0_n_0 ),
        .CO({\depth_1_reg_550_reg[12]_i_1__0_n_0 ,\depth_1_reg_550_reg[12]_i_1__0_n_1 ,\depth_1_reg_550_reg[12]_i_1__0_n_2 ,\depth_1_reg_550_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[12:9]),
        .S(depth_reg_125[12:9]));
  FDRE \depth_1_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[13]),
        .Q(depth_1_reg_550[13]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[14]),
        .Q(depth_1_reg_550[14]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[15]),
        .Q(depth_1_reg_550[15]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[15]_i_1__0 
       (.CI(\depth_1_reg_550_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_depth_1_reg_550_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\depth_1_reg_550_reg[15]_i_1__0_n_2 ,\depth_1_reg_550_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_depth_1_reg_550_reg[15]_i_1__0_O_UNCONNECTED [3],depth_1_fu_283_p2[15:13]}),
        .S({1'b0,depth_reg_125[15:13]}));
  FDRE \depth_1_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[1]),
        .Q(depth_1_reg_550[1]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[2]),
        .Q(depth_1_reg_550[2]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[3]),
        .Q(depth_1_reg_550[3]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[4]),
        .Q(depth_1_reg_550[4]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\depth_1_reg_550_reg[4]_i_1__0_n_0 ,\depth_1_reg_550_reg[4]_i_1__0_n_1 ,\depth_1_reg_550_reg[4]_i_1__0_n_2 ,\depth_1_reg_550_reg[4]_i_1__0_n_3 }),
        .CYINIT(depth_reg_125[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[4:1]),
        .S(depth_reg_125[4:1]));
  FDRE \depth_1_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[5]),
        .Q(depth_1_reg_550[5]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[6]),
        .Q(depth_1_reg_550[6]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[7]),
        .Q(depth_1_reg_550[7]),
        .R(1'b0));
  FDRE \depth_1_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[8]),
        .Q(depth_1_reg_550[8]),
        .R(1'b0));
  CARRY4 \depth_1_reg_550_reg[8]_i_1__0 
       (.CI(\depth_1_reg_550_reg[4]_i_1__0_n_0 ),
        .CO({\depth_1_reg_550_reg[8]_i_1__0_n_0 ,\depth_1_reg_550_reg[8]_i_1__0_n_1 ,\depth_1_reg_550_reg[8]_i_1__0_n_2 ,\depth_1_reg_550_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(depth_1_fu_283_p2[8:5]),
        .S(depth_reg_125[8:5]));
  FDRE \depth_1_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(depth_1_fu_283_p2[9]),
        .Q(depth_1_reg_550[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \depth_reg_125[15]_i_1__0 
       (.I0(grp_padding2d_fix16_3_fu_478_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(tmp_27_fu_307_p2),
        .I3(ap_CS_fsm_state3),
        .O(phi_mul4_reg_136));
  LUT2 #(
    .INIT(4'h2)) 
    \depth_reg_125[15]_i_2__0 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_27_fu_307_p2),
        .O(\depth_reg_125[15]_i_2__0_n_0 ));
  FDRE \depth_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[0]),
        .Q(depth_reg_125[0]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[10]),
        .Q(depth_reg_125[10]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[11]),
        .Q(depth_reg_125[11]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[12]),
        .Q(depth_reg_125[12]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[13]),
        .Q(depth_reg_125[13]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[14]),
        .Q(depth_reg_125[14]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[15]),
        .Q(depth_reg_125[15]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[1]),
        .Q(depth_reg_125[1]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[2]),
        .Q(depth_reg_125[2]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[3]),
        .Q(depth_reg_125[3]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[4]),
        .Q(depth_reg_125[4]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[5]),
        .Q(depth_reg_125[5]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[6]),
        .Q(depth_reg_125[6]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[7]),
        .Q(depth_reg_125[7]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[8]),
        .Q(depth_reg_125[8]),
        .R(phi_mul4_reg_136));
  FDRE \depth_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(depth_1_reg_550[9]),
        .Q(depth_reg_125[9]),
        .R(phi_mul4_reg_136));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_padding2d_fix16_3_fu_478_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond_fu_278_p2),
        .I3(grp_padding2d_fix16_3_fu_478_ap_start_reg),
        .O(\ap_CS_fsm_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \height_1_reg_569[0]_i_1__0 
       (.I0(height_reg_160[0]),
        .O(height_1_fu_312_p2[0]));
  FDRE \height_1_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[0]),
        .Q(height_1_reg_569[0]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[10]),
        .Q(height_1_reg_569[10]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[11]),
        .Q(height_1_reg_569[11]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[12]),
        .Q(height_1_reg_569[12]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[12]_i_1__0 
       (.CI(\height_1_reg_569_reg[8]_i_1__0_n_0 ),
        .CO({\height_1_reg_569_reg[12]_i_1__0_n_0 ,\height_1_reg_569_reg[12]_i_1__0_n_1 ,\height_1_reg_569_reg[12]_i_1__0_n_2 ,\height_1_reg_569_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[12:9]),
        .S(height_reg_160[12:9]));
  FDRE \height_1_reg_569_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[13]),
        .Q(height_1_reg_569[13]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[14]),
        .Q(height_1_reg_569[14]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[15]),
        .Q(height_1_reg_569[15]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[15]_i_1__0 
       (.CI(\height_1_reg_569_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_height_1_reg_569_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\height_1_reg_569_reg[15]_i_1__0_n_2 ,\height_1_reg_569_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_height_1_reg_569_reg[15]_i_1__0_O_UNCONNECTED [3],height_1_fu_312_p2[15:13]}),
        .S({1'b0,height_reg_160[15:13]}));
  FDRE \height_1_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[1]),
        .Q(height_1_reg_569[1]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[2]),
        .Q(height_1_reg_569[2]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[3]),
        .Q(height_1_reg_569[3]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[4]),
        .Q(height_1_reg_569[4]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\height_1_reg_569_reg[4]_i_1__0_n_0 ,\height_1_reg_569_reg[4]_i_1__0_n_1 ,\height_1_reg_569_reg[4]_i_1__0_n_2 ,\height_1_reg_569_reg[4]_i_1__0_n_3 }),
        .CYINIT(height_reg_160[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[4:1]),
        .S(height_reg_160[4:1]));
  FDRE \height_1_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[5]),
        .Q(height_1_reg_569[5]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[6]),
        .Q(height_1_reg_569[6]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[7]),
        .Q(height_1_reg_569[7]),
        .R(1'b0));
  FDRE \height_1_reg_569_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[8]),
        .Q(height_1_reg_569[8]),
        .R(1'b0));
  CARRY4 \height_1_reg_569_reg[8]_i_1__0 
       (.CI(\height_1_reg_569_reg[4]_i_1__0_n_0 ),
        .CO({\height_1_reg_569_reg[8]_i_1__0_n_0 ,\height_1_reg_569_reg[8]_i_1__0_n_1 ,\height_1_reg_569_reg[8]_i_1__0_n_2 ,\height_1_reg_569_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(height_1_fu_312_p2[8:5]),
        .S(height_reg_160[8:5]));
  FDRE \height_1_reg_569_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(height_1_fu_312_p2[9]),
        .Q(height_1_reg_569[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \height_reg_160[15]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond_fu_278_p2),
        .O(height_reg_1600));
  LUT4 #(
    .INIT(16'hDF00)) 
    \height_reg_160[15]_i_2__0 
       (.I0(tmp_38_fu_408_p2),
        .I1(\tmp_28_reg_574_reg_n_0_[0] ),
        .I2(tmp_29_reg_578),
        .I3(input_r_ce0),
        .O(ap_NS_fsm13_out));
  FDRE \height_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[0]),
        .Q(height_reg_160[0]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[10]),
        .Q(height_reg_160[10]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[11]),
        .Q(height_reg_160[11]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[12]),
        .Q(height_reg_160[12]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[13]),
        .Q(height_reg_160[13]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[14]),
        .Q(height_reg_160[14]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[15]),
        .Q(height_reg_160[15]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[1]),
        .Q(height_reg_160[1]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[2]),
        .Q(height_reg_160[2]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[3]),
        .Q(height_reg_160[3]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[4]),
        .Q(height_reg_160[4]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[5]),
        .Q(height_reg_160[5]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[6]),
        .Q(height_reg_160[6]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[7]),
        .Q(height_reg_160[7]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[8]),
        .Q(height_reg_160[8]),
        .R(height_reg_1600));
  FDRE \height_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(height_1_reg_569[9]),
        .Q(height_reg_160[9]),
        .R(height_reg_1600));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_542[4]_i_1 
       (.I0(\phi_mul4_reg_136_reg_n_0_[4] ),
        .O(next_mul5_fu_273_p2[4]));
  FDRE \next_mul5_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[10]),
        .Q(next_mul5_reg_542[10]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[11]),
        .Q(next_mul5_reg_542[11]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[12]),
        .Q(next_mul5_reg_542[12]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[12]_i_1 
       (.CI(\next_mul5_reg_542_reg[8]_i_1_n_0 ),
        .CO({\next_mul5_reg_542_reg[12]_i_1_n_0 ,\next_mul5_reg_542_reg[12]_i_1_n_1 ,\next_mul5_reg_542_reg[12]_i_1_n_2 ,\next_mul5_reg_542_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul4_reg_136_reg_n_0_[12] ,\phi_mul4_reg_136_reg_n_0_[11] ,\phi_mul4_reg_136_reg_n_0_[10] ,\phi_mul4_reg_136_reg_n_0_[9] }),
        .O(next_mul5_fu_273_p2[12:9]),
        .S({\phi_mul4_reg_136_reg_n_0_[12] ,\phi_mul4_reg_136_reg_n_0_[11] ,\phi_mul4_reg_136_reg_n_0_[10] ,\phi_mul4_reg_136_reg_n_0_[9] }));
  FDRE \next_mul5_reg_542_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[13]),
        .Q(next_mul5_reg_542[13]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[14]),
        .Q(next_mul5_reg_542[14]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[15]),
        .Q(next_mul5_reg_542[15]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[16]),
        .Q(next_mul5_reg_542[16]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[16]_i_1__0 
       (.CI(\next_mul5_reg_542_reg[12]_i_1_n_0 ),
        .CO({\NLW_next_mul5_reg_542_reg[16]_i_1__0_CO_UNCONNECTED [3],\next_mul5_reg_542_reg[16]_i_1__0_n_1 ,\next_mul5_reg_542_reg[16]_i_1__0_n_2 ,\next_mul5_reg_542_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul4_reg_136_reg_n_0_[15] ,\phi_mul4_reg_136_reg_n_0_[14] ,\phi_mul4_reg_136_reg_n_0_[13] }),
        .O(next_mul5_fu_273_p2[16:13]),
        .S({\phi_mul4_reg_136_reg_n_0_[16] ,\phi_mul4_reg_136_reg_n_0_[15] ,\phi_mul4_reg_136_reg_n_0_[14] ,\phi_mul4_reg_136_reg_n_0_[13] }));
  FDRE \next_mul5_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[4]),
        .Q(next_mul5_reg_542[4]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[5]),
        .Q(next_mul5_reg_542[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[6]),
        .Q(next_mul5_reg_542[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[7]),
        .Q(next_mul5_reg_542[7]),
        .R(1'b0));
  FDRE \next_mul5_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[8]),
        .Q(next_mul5_reg_542[8]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_542_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_542_reg[8]_i_1_n_0 ,\next_mul5_reg_542_reg[8]_i_1_n_1 ,\next_mul5_reg_542_reg[8]_i_1_n_2 ,\next_mul5_reg_542_reg[8]_i_1_n_3 }),
        .CYINIT(\phi_mul4_reg_136_reg_n_0_[4] ),
        .DI({\phi_mul4_reg_136_reg_n_0_[8] ,\phi_mul4_reg_136_reg_n_0_[7] ,\phi_mul4_reg_136_reg_n_0_[6] ,\phi_mul4_reg_136_reg_n_0_[5] }),
        .O(next_mul5_fu_273_p2[8:5]),
        .S({\phi_mul4_reg_136_reg_n_0_[8] ,\phi_mul4_reg_136_reg_n_0_[7] ,\phi_mul4_reg_136_reg_n_0_[6] ,\phi_mul4_reg_136_reg_n_0_[5] }));
  FDRE \next_mul5_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_273_p2[9]),
        .Q(next_mul5_reg_542[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[1]_i_1 
       (.I0(phi_mul7_reg_148[1]),
        .O(next_mul8_fu_268_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[5]_i_2 
       (.I0(phi_mul7_reg_148[3]),
        .O(\next_mul8_reg_537[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul8_reg_537[5]_i_3 
       (.I0(phi_mul7_reg_148[2]),
        .O(\next_mul8_reg_537[5]_i_3_n_0 ));
  FDRE \next_mul8_reg_537_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[10]),
        .Q(next_mul8_reg_537[10]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[11]),
        .Q(next_mul8_reg_537[11]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[11]_i_1 
       (.CI(\next_mul8_reg_537_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul8_reg_537_reg[11]_i_1_CO_UNCONNECTED [3:1],\next_mul8_reg_537_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul7_reg_148[10]}),
        .O({\NLW_next_mul8_reg_537_reg[11]_i_1_O_UNCONNECTED [3:2],next_mul8_fu_268_p2[11:10]}),
        .S({1'b0,1'b0,phi_mul7_reg_148[11:10]}));
  FDRE \next_mul8_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[1]),
        .Q(next_mul8_reg_537[1]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[2]),
        .Q(next_mul8_reg_537[2]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[3]),
        .Q(next_mul8_reg_537[3]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[4]),
        .Q(next_mul8_reg_537[4]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[5]),
        .Q(next_mul8_reg_537[5]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul8_reg_537_reg[5]_i_1_n_0 ,\next_mul8_reg_537_reg[5]_i_1_n_1 ,\next_mul8_reg_537_reg[5]_i_1_n_2 ,\next_mul8_reg_537_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul7_reg_148[1]),
        .DI(phi_mul7_reg_148[5:2]),
        .O(next_mul8_fu_268_p2[5:2]),
        .S({phi_mul7_reg_148[5:4],\next_mul8_reg_537[5]_i_2_n_0 ,\next_mul8_reg_537[5]_i_3_n_0 }));
  FDRE \next_mul8_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[6]),
        .Q(next_mul8_reg_537[6]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[7]),
        .Q(next_mul8_reg_537[7]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[8]),
        .Q(next_mul8_reg_537[8]),
        .R(1'b0));
  FDRE \next_mul8_reg_537_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul8_fu_268_p2[9]),
        .Q(next_mul8_reg_537[9]),
        .R(1'b0));
  CARRY4 \next_mul8_reg_537_reg[9]_i_1 
       (.CI(\next_mul8_reg_537_reg[5]_i_1_n_0 ),
        .CO({\next_mul8_reg_537_reg[9]_i_1_n_0 ,\next_mul8_reg_537_reg[9]_i_1_n_1 ,\next_mul8_reg_537_reg[9]_i_1_n_2 ,\next_mul8_reg_537_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul7_reg_148[9:6]),
        .O(next_mul8_fu_268_p2[9:6]),
        .S(phi_mul7_reg_148[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_561[4]_i_1 
       (.I0(\phi_mul_reg_171_reg_n_0_[4] ),
        .O(next_mul_fu_294_p2[4]));
  FDRE \next_mul_reg_561_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[10]),
        .Q(next_mul_reg_561[10]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[11]),
        .Q(next_mul_reg_561[11]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[11]_i_1 
       (.CI(\next_mul_reg_561_reg[8]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_561_reg[11]_i_1_CO_UNCONNECTED [3:2],\next_mul_reg_561_reg[11]_i_1_n_2 ,\next_mul_reg_561_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\phi_mul_reg_171_reg_n_0_[10] ,\phi_mul_reg_171_reg_n_0_[9] }),
        .O({\NLW_next_mul_reg_561_reg[11]_i_1_O_UNCONNECTED [3],next_mul_fu_294_p2[11:9]}),
        .S({1'b0,\phi_mul_reg_171_reg_n_0_[11] ,\phi_mul_reg_171_reg_n_0_[10] ,\phi_mul_reg_171_reg_n_0_[9] }));
  FDRE \next_mul_reg_561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[4]),
        .Q(next_mul_reg_561[4]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[5]),
        .Q(next_mul_reg_561[5]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[6]),
        .Q(next_mul_reg_561[6]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[7]),
        .Q(next_mul_reg_561[7]),
        .R(1'b0));
  FDRE \next_mul_reg_561_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[8]),
        .Q(next_mul_reg_561[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_561_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_561_reg[8]_i_1_n_0 ,\next_mul_reg_561_reg[8]_i_1_n_1 ,\next_mul_reg_561_reg[8]_i_1_n_2 ,\next_mul_reg_561_reg[8]_i_1_n_3 }),
        .CYINIT(\phi_mul_reg_171_reg_n_0_[4] ),
        .DI({\phi_mul_reg_171_reg_n_0_[8] ,\phi_mul_reg_171_reg_n_0_[7] ,\phi_mul_reg_171_reg_n_0_[6] ,\phi_mul_reg_171_reg_n_0_[5] }),
        .O(next_mul_fu_294_p2[8:5]),
        .S({\phi_mul_reg_171_reg_n_0_[8] ,\phi_mul_reg_171_reg_n_0_[7] ,\phi_mul_reg_171_reg_n_0_[6] ,\phi_mul_reg_171_reg_n_0_[5] }));
  FDRE \next_mul_reg_561_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(next_mul_fu_294_p2[9]),
        .Q(next_mul_reg_561[9]),
        .R(1'b0));
  FDRE \phi_mul4_reg_136_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[10]),
        .Q(\phi_mul4_reg_136_reg_n_0_[10] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[11]),
        .Q(\phi_mul4_reg_136_reg_n_0_[11] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[12] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[12]),
        .Q(\phi_mul4_reg_136_reg_n_0_[12] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[13] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[13]),
        .Q(\phi_mul4_reg_136_reg_n_0_[13] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[14] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[14]),
        .Q(\phi_mul4_reg_136_reg_n_0_[14] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[15] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[15]),
        .Q(\phi_mul4_reg_136_reg_n_0_[15] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[16] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[16]),
        .Q(\phi_mul4_reg_136_reg_n_0_[16] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[4]),
        .Q(\phi_mul4_reg_136_reg_n_0_[4] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[5]),
        .Q(\phi_mul4_reg_136_reg_n_0_[5] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[6]),
        .Q(\phi_mul4_reg_136_reg_n_0_[6] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[7]),
        .Q(\phi_mul4_reg_136_reg_n_0_[7] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[8]),
        .Q(\phi_mul4_reg_136_reg_n_0_[8] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul4_reg_136_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul5_reg_542[9]),
        .Q(\phi_mul4_reg_136_reg_n_0_[9] ),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[10]),
        .Q(phi_mul7_reg_148[10]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[11]),
        .Q(phi_mul7_reg_148[11]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[1]),
        .Q(phi_mul7_reg_148[1]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[2]),
        .Q(phi_mul7_reg_148[2]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[3]),
        .Q(phi_mul7_reg_148[3]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[4]),
        .Q(phi_mul7_reg_148[4]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[5]),
        .Q(phi_mul7_reg_148[5]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[6]),
        .Q(phi_mul7_reg_148[6]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[7]),
        .Q(phi_mul7_reg_148[7]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[8]),
        .Q(phi_mul7_reg_148[8]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul7_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(\depth_reg_125[15]_i_2__0_n_0 ),
        .D(next_mul8_reg_537[9]),
        .Q(phi_mul7_reg_148[9]),
        .R(phi_mul4_reg_136));
  FDRE \phi_mul_reg_171_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[10]),
        .Q(\phi_mul_reg_171_reg_n_0_[10] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[11]),
        .Q(\phi_mul_reg_171_reg_n_0_[11] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[4]),
        .Q(\phi_mul_reg_171_reg_n_0_[4] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[5]),
        .Q(\phi_mul_reg_171_reg_n_0_[5] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[6]),
        .Q(\phi_mul_reg_171_reg_n_0_[6] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[7]),
        .Q(\phi_mul_reg_171_reg_n_0_[7] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[8]),
        .Q(\phi_mul_reg_171_reg_n_0_[8] ),
        .R(height_reg_1600));
  FDRE \phi_mul_reg_171_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(next_mul_reg_561[9]),
        .Q(\phi_mul_reg_171_reg_n_0_[9] ),
        .R(height_reg_1600));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_100__0
       (.I0(tmp_24_reg_555_reg_n_103),
        .I1(width2_reg_183_reg[2]),
        .O(ram_reg_0_i_100__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_101__0
       (.I0(tmp_24_reg_555_reg_n_104),
        .I1(width2_reg_183_reg[1]),
        .O(ram_reg_0_i_101__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_102__0
       (.I0(tmp_24_reg_555_reg_n_105),
        .I1(width2_reg_183_reg[0]),
        .O(ram_reg_0_i_102__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_103__0
       (.I0(width2_reg_183_reg[2]),
        .I1(tmp_24_reg_555_reg_n_103),
        .I2(width2_reg_183_reg[3]),
        .I3(tmp_24_reg_555_reg_n_102),
        .O(ram_reg_0_i_103__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_104__0
       (.I0(width2_reg_183_reg[1]),
        .I1(tmp_24_reg_555_reg_n_104),
        .I2(width2_reg_183_reg[2]),
        .I3(tmp_24_reg_555_reg_n_103),
        .O(ram_reg_0_i_104__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_105__0
       (.I0(width2_reg_183_reg[0]),
        .I1(tmp_24_reg_555_reg_n_105),
        .I2(width2_reg_183_reg[1]),
        .I3(tmp_24_reg_555_reg_n_104),
        .O(ram_reg_0_i_105__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_106__0
       (.I0(tmp_24_reg_555_reg_n_105),
        .I1(width2_reg_183_reg[0]),
        .O(ram_reg_0_i_106__0_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_10__2
       (.I0(ram_reg_0_i_43__2_n_0),
        .I1(ram_reg_0_i_44__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[3]),
        .O(addr0[3]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_11__2
       (.I0(ram_reg_0_i_46__2_n_0),
        .I1(ram_reg_0_i_47__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[2]),
        .O(addr0[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_12__2
       (.I0(ram_reg_0_i_48__0_n_0),
        .I1(ram_reg_0_i_49__0_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[1]),
        .O(addr0[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_13__2
       (.I0(ram_reg_0_i_50__0_n_0),
        .I1(ram_reg_0_i_51__0_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[0]),
        .O(addr0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_14__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[7]),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_15__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[6]),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_16__2
       (.I0(ap_CS_fsm_state7),
        .I1(q0[5]),
        .O(d0[5]));
  CARRY4 ram_reg_0_i_16__3
       (.CI(ram_reg_0_i_17__4_n_0),
        .CO({NLW_ram_reg_0_i_16__3_CO_UNCONNECTED[3],ram_reg_0_i_16__3_n_1,ram_reg_0_i_16__3_n_2,ram_reg_0_i_16__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_20__3_n_0,ram_reg_0_i_21__2_n_0,ram_reg_0_i_22__2_n_0}),
        .O(input_r_address0[11:8]),
        .S({ram_reg_0_i_23__1_n_0,ram_reg_0_i_24__2_n_0,ram_reg_0_i_25__4_n_0,ram_reg_0_i_26__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_17__3
       (.I0(ap_CS_fsm_state7),
        .I1(q0[4]),
        .O(d0[4]));
  CARRY4 ram_reg_0_i_17__4
       (.CI(ram_reg_0_i_18__2_n_0),
        .CO({ram_reg_0_i_17__4_n_0,ram_reg_0_i_17__4_n_1,ram_reg_0_i_17__4_n_2,ram_reg_0_i_17__4_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_27__3_n_0,ram_reg_0_i_28__3_n_0,ram_reg_0_i_29__4_n_0,ram_reg_0_i_30__4_n_0}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_31__4_n_0,ram_reg_0_i_32__4_n_0,ram_reg_0_i_33__4_n_0,ram_reg_0_i_34__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_18__1
       (.I0(ap_CS_fsm_state7),
        .I1(q0[3]),
        .O(d0[3]));
  CARRY4 ram_reg_0_i_18__2
       (.CI(1'b0),
        .CO({ram_reg_0_i_18__2_n_0,ram_reg_0_i_18__2_n_1,ram_reg_0_i_18__2_n_2,ram_reg_0_i_18__2_n_3}),
        .CYINIT(1'b1),
        .DI({ram_reg_0_i_35__4_n_0,ram_reg_0_i_36__4_n_0,ram_reg_0_i_37__4_n_0,ram_reg_0_i_38__3_n_0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_0_i_39__4_n_0,ram_reg_0_i_40__3_n_0,ram_reg_0_i_41__3_n_0,ram_reg_0_i_42__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_19__1
       (.I0(ap_CS_fsm_state7),
        .I1(q0[2]),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    ram_reg_0_i_1__1
       (.I0(ram_reg_0_i_24__4_n_0),
        .I1(Q[1]),
        .I2(ram_reg_0),
        .I3(Q[2]),
        .O(ce0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_20__3
       (.I0(width1_reg_194[9]),
        .I1(tmp7_reg_610_reg_n_96),
        .O(ram_reg_0_i_20__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_20__4
       (.I0(ap_CS_fsm_state7),
        .I1(q0[1]),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_21__2
       (.I0(width1_reg_194[8]),
        .I1(tmp7_reg_610_reg_n_97),
        .O(ram_reg_0_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_21__3
       (.I0(ap_CS_fsm_state7),
        .I1(q0[0]),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_22__2
       (.I0(width1_reg_194[7]),
        .I1(tmp7_reg_610_reg_n_98),
        .O(ram_reg_0_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_22__3
       (.I0(ap_CS_fsm_state7),
        .I1(q0[8]),
        .O(d0[8]));
  LUT4 #(
    .INIT(16'h6669)) 
    ram_reg_0_i_23__1
       (.I0(width1_reg_194[11]),
        .I1(tmp7_reg_610_reg_n_94),
        .I2(width1_reg_194[10]),
        .I3(tmp7_reg_610_reg_n_95),
        .O(ram_reg_0_i_23__1_n_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_0_i_23__4
       (.I0(output_r_address0115_out),
        .I1(output_r_address01),
        .I2(ram_reg_0_i_54__0_n_0),
        .I3(Q[1]),
        .O(WEA));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_24__2
       (.I0(tmp7_reg_610_reg_n_96),
        .I1(width1_reg_194[9]),
        .I2(tmp7_reg_610_reg_n_95),
        .I3(width1_reg_194[10]),
        .O(ram_reg_0_i_24__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_0_i_24__4
       (.I0(ap_CS_fsm_state4),
        .I1(output_r_address01),
        .I2(output_r_address0115_out),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .I5(Q[1]),
        .O(ram_reg_0_i_24__4_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_25__3
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(output_addr_6_reg_605),
        .I2(tmp_47_reg_636[11]),
        .I3(tmp_35_fu_478_p2_n_94),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_25__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_25__4
       (.I0(tmp7_reg_610_reg_n_97),
        .I1(width1_reg_194[8]),
        .I2(tmp7_reg_610_reg_n_96),
        .I3(width1_reg_194[9]),
        .O(ram_reg_0_i_25__4_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_26__3
       (.I0(data3[11]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[11]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_26__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_26__4
       (.I0(tmp7_reg_610_reg_n_98),
        .I1(width1_reg_194[7]),
        .I2(tmp7_reg_610_reg_n_97),
        .I3(width1_reg_194[8]),
        .O(ram_reg_0_i_26__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_27__3
       (.I0(width1_reg_194[6]),
        .I1(tmp7_reg_610_reg_n_99),
        .O(ram_reg_0_i_27__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_28__2
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[10]),
        .I2(tmp_47_reg_636[10]),
        .I3(tmp_35_fu_478_p2_n_95),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_28__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_28__3
       (.I0(width1_reg_194[5]),
        .I1(tmp7_reg_610_reg_n_100),
        .O(ram_reg_0_i_28__3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_29__3
       (.I0(data3[10]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[10]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_29__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_29__4
       (.I0(width1_reg_194[4]),
        .I1(tmp7_reg_610_reg_n_101),
        .O(ram_reg_0_i_29__4_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_2__2
       (.I0(ram_reg_0_i_25__3_n_0),
        .I1(ram_reg_0_i_26__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[11]),
        .O(addr0[11]));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_30__3
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[9]),
        .I2(tmp_47_reg_636[9]),
        .I3(tmp_35_fu_478_p2_n_96),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_30__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_30__4
       (.I0(width1_reg_194[3]),
        .I1(tmp7_reg_610_reg_n_102),
        .O(ram_reg_0_i_30__4_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_31__3
       (.I0(data3[9]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[9]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_31__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_31__4
       (.I0(tmp7_reg_610_reg_n_99),
        .I1(width1_reg_194[6]),
        .I2(tmp7_reg_610_reg_n_98),
        .I3(width1_reg_194[7]),
        .O(ram_reg_0_i_31__4_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_32__3
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[8]),
        .I2(tmp_47_reg_636[8]),
        .I3(tmp_35_fu_478_p2_n_97),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_32__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_32__4
       (.I0(tmp7_reg_610_reg_n_100),
        .I1(width1_reg_194[5]),
        .I2(tmp7_reg_610_reg_n_99),
        .I3(width1_reg_194[6]),
        .O(ram_reg_0_i_32__4_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_33__3
       (.I0(data3[8]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[8]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_33__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_33__4
       (.I0(tmp7_reg_610_reg_n_101),
        .I1(width1_reg_194[4]),
        .I2(tmp7_reg_610_reg_n_100),
        .I3(width1_reg_194[5]),
        .O(ram_reg_0_i_33__4_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_34__3
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[7]),
        .I2(tmp_47_reg_636[7]),
        .I3(tmp_35_fu_478_p2_n_98),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_34__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_34__4
       (.I0(tmp7_reg_610_reg_n_102),
        .I1(width1_reg_194[3]),
        .I2(tmp7_reg_610_reg_n_101),
        .I3(width1_reg_194[4]),
        .O(ram_reg_0_i_34__4_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_35__3
       (.I0(data3[7]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[7]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_35__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_35__4
       (.I0(width1_reg_194[2]),
        .I1(tmp7_reg_610_reg_n_103),
        .O(ram_reg_0_i_35__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_36__4
       (.I0(width1_reg_194[2]),
        .I1(tmp7_reg_610_reg_n_103),
        .O(ram_reg_0_i_36__4_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_37__3
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[6]),
        .I2(tmp_47_reg_636[6]),
        .I3(tmp_35_fu_478_p2_n_99),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_37__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_37__4
       (.I0(width1_reg_194[0]),
        .I1(tmp7_reg_610_reg_n_105),
        .O(ram_reg_0_i_37__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_38__3
       (.I0(tmp7_reg_610_reg_n_105),
        .I1(width1_reg_194[0]),
        .O(ram_reg_0_i_38__3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_38__4
       (.I0(data3[6]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[6]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_38__4_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_39__3
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[5]),
        .I2(tmp_47_reg_636[5]),
        .I3(tmp_35_fu_478_p2_n_100),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_39__3_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    ram_reg_0_i_39__4
       (.I0(tmp7_reg_610_reg_n_103),
        .I1(width1_reg_194[2]),
        .I2(tmp7_reg_610_reg_n_102),
        .I3(width1_reg_194[3]),
        .O(ram_reg_0_i_39__4_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_3__2
       (.I0(ram_reg_0_i_28__2_n_0),
        .I1(ram_reg_0_i_29__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[10]),
        .O(addr0[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_40__2
       (.I0(data3[5]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[5]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_40__2_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    ram_reg_0_i_40__3
       (.I0(tmp7_reg_610_reg_n_103),
        .I1(width1_reg_194[2]),
        .I2(width1_reg_194[1]),
        .I3(tmp7_reg_610_reg_n_104),
        .O(ram_reg_0_i_40__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_41__2
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[4]),
        .I2(tmp_47_reg_636[4]),
        .I3(tmp_35_fu_478_p2_n_101),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_41__2_n_0));
  LUT4 #(
    .INIT(16'hE11E)) 
    ram_reg_0_i_41__3
       (.I0(tmp7_reg_610_reg_n_105),
        .I1(width1_reg_194[0]),
        .I2(tmp7_reg_610_reg_n_104),
        .I3(width1_reg_194[1]),
        .O(ram_reg_0_i_41__3_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_42__2
       (.I0(data3[4]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[4]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_42__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_42__3
       (.I0(width1_reg_194[0]),
        .I1(tmp7_reg_610_reg_n_105),
        .O(ram_reg_0_i_42__3_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_43__2
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[3]),
        .I2(tmp_47_reg_636[3]),
        .I3(tmp_35_fu_478_p2_n_102),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_43__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_44__2
       (.I0(data3[3]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[3]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_44__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_46__2
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[2]),
        .I2(tmp_47_reg_636[2]),
        .I3(tmp_35_fu_478_p2_n_103),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_46__2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_47__2
       (.I0(data3[2]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[2]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_47__2_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_48__0
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[1]),
        .I2(tmp_47_reg_636[1]),
        .I3(tmp_35_fu_478_p2_n_104),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_48__0_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_49__0
       (.I0(data3[1]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[1]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_49__0_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_4__2
       (.I0(ram_reg_0_i_30__3_n_0),
        .I1(ram_reg_0_i_31__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[9]),
        .O(addr0[9]));
  LUT6 #(
    .INIT(64'hFF88FF88F8F88888)) 
    ram_reg_0_i_50__0
       (.I0(ram_reg_0_i_55__0_n_0),
        .I1(tmp_33_reg_600[0]),
        .I2(tmp_47_reg_636[0]),
        .I3(tmp_35_fu_478_p2_n_105),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_0_i_50__0_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_i_51__0
       (.I0(data3[0]),
        .I1(ram_reg_0_i_56__0_n_0),
        .I2(data4[0]),
        .I3(ram_reg_0_i_58__0_n_0),
        .O(ram_reg_0_i_51__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_i_52__0
       (.I0(tmp_29_reg_578),
        .I1(\tmp_28_reg_574_reg_n_0_[0] ),
        .I2(tmp_38_fu_408_p2),
        .I3(input_r_ce0),
        .I4(tmp_41_fu_419_p2),
        .O(output_r_address0115_out));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram_reg_0_i_53__0
       (.I0(tmp_44_fu_425_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_fu_419_p2),
        .O(output_r_address01));
  LUT6 #(
    .INIT(64'hF8FFF8F8F8F8F8F8)) 
    ram_reg_0_i_54__0
       (.I0(tmp_40_fu_359_p2),
        .I1(ap_CS_fsm_state4),
        .I2(width_reg_2050),
        .I3(tmp_41_reg_623),
        .I4(tmp_44_reg_627),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_0_i_54__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_i_55__0
       (.I0(tmp_41_fu_419_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(ram_reg_0_i_83__0_n_0),
        .O(ram_reg_0_i_55__0_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_0_i_56__0
       (.I0(ram_reg_0_i_83__0_n_0),
        .I1(tmp_41_fu_419_p2),
        .I2(ram_reg_0_i_84__0_n_0),
        .I3(tmp_38_fu_408_p2),
        .I4(input_r_ce0),
        .I5(tmp_44_fu_425_p2),
        .O(ram_reg_0_i_56__0_n_0));
  CARRY4 ram_reg_0_i_57__0
       (.CI(ram_reg_0_i_66__0_n_0),
        .CO({NLW_ram_reg_0_i_57__0_CO_UNCONNECTED[3],ram_reg_0_i_57__0_n_1,ram_reg_0_i_57__0_n_2,ram_reg_0_i_57__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_85__0_n_0,ram_reg_0_i_86__0_n_0,ram_reg_0_i_87__0_n_0}),
        .O(data4[11:8]),
        .S({ram_reg_0_i_88__0_n_0,ram_reg_0_i_89__0_n_0,ram_reg_0_i_90__0_n_0,ram_reg_0_i_91__0_n_0}));
  LUT6 #(
    .INIT(64'h5155555550555555)) 
    ram_reg_0_i_58__0
       (.I0(ram_reg_0_i_83__0_n_0),
        .I1(tmp_41_fu_419_p2),
        .I2(ram_reg_0_i_84__0_n_0),
        .I3(tmp_38_fu_408_p2),
        .I4(input_r_ce0),
        .I5(tmp_44_fu_425_p2),
        .O(ram_reg_0_i_58__0_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_5__2
       (.I0(ram_reg_0_i_32__3_n_0),
        .I1(ram_reg_0_i_33__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[8]),
        .O(addr0[8]));
  CARRY4 ram_reg_0_i_66__0
       (.CI(ram_reg_0_i_75__0_n_0),
        .CO({ram_reg_0_i_66__0_n_0,ram_reg_0_i_66__0_n_1,ram_reg_0_i_66__0_n_2,ram_reg_0_i_66__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_92__0_n_0,ram_reg_0_i_93__0_n_0,ram_reg_0_i_94__0_n_0,ram_reg_0_i_95__0_n_0}),
        .O(data4[7:4]),
        .S({ram_reg_0_i_96__0_n_0,ram_reg_0_i_97__0_n_0,ram_reg_0_i_98__0_n_0,ram_reg_0_i_99__0_n_0}));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_6__2
       (.I0(ram_reg_0_i_34__3_n_0),
        .I1(ram_reg_0_i_35__3_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[7]),
        .O(addr0[7]));
  CARRY4 ram_reg_0_i_75__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_75__0_n_0,ram_reg_0_i_75__0_n_1,ram_reg_0_i_75__0_n_2,ram_reg_0_i_75__0_n_3}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_100__0_n_0,ram_reg_0_i_101__0_n_0,ram_reg_0_i_102__0_n_0,1'b0}),
        .O(data4[3:0]),
        .S({ram_reg_0_i_103__0_n_0,ram_reg_0_i_104__0_n_0,ram_reg_0_i_105__0_n_0,ram_reg_0_i_106__0_n_0}));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_7__2
       (.I0(ram_reg_0_i_37__3_n_0),
        .I1(ram_reg_0_i_38__4_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[6]),
        .O(addr0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_83__0
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_0_i_83__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_84__0
       (.I0(\tmp_28_reg_574_reg_n_0_[0] ),
        .I1(tmp_29_reg_578),
        .O(ram_reg_0_i_84__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_85__0
       (.I0(tmp_24_reg_555_reg_n_96),
        .I1(\phi_mul_reg_171_reg_n_0_[9] ),
        .I2(width2_reg_183_reg[9]),
        .O(ram_reg_0_i_85__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_86__0
       (.I0(tmp_24_reg_555_reg_n_97),
        .I1(\phi_mul_reg_171_reg_n_0_[8] ),
        .I2(width2_reg_183_reg[8]),
        .O(ram_reg_0_i_86__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_87__0
       (.I0(tmp_24_reg_555_reg_n_98),
        .I1(\phi_mul_reg_171_reg_n_0_[7] ),
        .I2(width2_reg_183_reg[7]),
        .O(ram_reg_0_i_87__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_88__0
       (.I0(tmp_24_reg_555_reg_n_95),
        .I1(\phi_mul_reg_171_reg_n_0_[10] ),
        .I2(width2_reg_183_reg[10]),
        .I3(tmp_24_reg_555_reg_n_94),
        .I4(\phi_mul_reg_171_reg_n_0_[11] ),
        .I5(width2_reg_183_reg[11]),
        .O(ram_reg_0_i_88__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_89__0
       (.I0(width2_reg_183_reg[9]),
        .I1(\phi_mul_reg_171_reg_n_0_[9] ),
        .I2(tmp_24_reg_555_reg_n_96),
        .I3(\phi_mul_reg_171_reg_n_0_[10] ),
        .I4(width2_reg_183_reg[10]),
        .I5(tmp_24_reg_555_reg_n_95),
        .O(ram_reg_0_i_89__0_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_8__2
       (.I0(ram_reg_0_i_39__3_n_0),
        .I1(ram_reg_0_i_40__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[5]),
        .O(addr0[5]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_90__0
       (.I0(width2_reg_183_reg[8]),
        .I1(\phi_mul_reg_171_reg_n_0_[8] ),
        .I2(tmp_24_reg_555_reg_n_97),
        .I3(\phi_mul_reg_171_reg_n_0_[9] ),
        .I4(width2_reg_183_reg[9]),
        .I5(tmp_24_reg_555_reg_n_96),
        .O(ram_reg_0_i_90__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_91__0
       (.I0(width2_reg_183_reg[7]),
        .I1(\phi_mul_reg_171_reg_n_0_[7] ),
        .I2(tmp_24_reg_555_reg_n_98),
        .I3(\phi_mul_reg_171_reg_n_0_[8] ),
        .I4(width2_reg_183_reg[8]),
        .I5(tmp_24_reg_555_reg_n_97),
        .O(ram_reg_0_i_91__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_92__0
       (.I0(tmp_24_reg_555_reg_n_99),
        .I1(\phi_mul_reg_171_reg_n_0_[6] ),
        .I2(width2_reg_183_reg[6]),
        .O(ram_reg_0_i_92__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_93__0
       (.I0(tmp_24_reg_555_reg_n_100),
        .I1(\phi_mul_reg_171_reg_n_0_[5] ),
        .I2(width2_reg_183_reg[5]),
        .O(ram_reg_0_i_93__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_94__0
       (.I0(tmp_24_reg_555_reg_n_101),
        .I1(\phi_mul_reg_171_reg_n_0_[4] ),
        .I2(width2_reg_183_reg[4]),
        .O(ram_reg_0_i_94__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_95__0
       (.I0(tmp_24_reg_555_reg_n_102),
        .I1(width2_reg_183_reg[3]),
        .O(ram_reg_0_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_96__0
       (.I0(width2_reg_183_reg[6]),
        .I1(\phi_mul_reg_171_reg_n_0_[6] ),
        .I2(tmp_24_reg_555_reg_n_99),
        .I3(\phi_mul_reg_171_reg_n_0_[7] ),
        .I4(width2_reg_183_reg[7]),
        .I5(tmp_24_reg_555_reg_n_98),
        .O(ram_reg_0_i_96__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_97__0
       (.I0(width2_reg_183_reg[5]),
        .I1(\phi_mul_reg_171_reg_n_0_[5] ),
        .I2(tmp_24_reg_555_reg_n_100),
        .I3(\phi_mul_reg_171_reg_n_0_[6] ),
        .I4(width2_reg_183_reg[6]),
        .I5(tmp_24_reg_555_reg_n_99),
        .O(ram_reg_0_i_97__0_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_i_98__0
       (.I0(width2_reg_183_reg[4]),
        .I1(\phi_mul_reg_171_reg_n_0_[4] ),
        .I2(tmp_24_reg_555_reg_n_101),
        .I3(\phi_mul_reg_171_reg_n_0_[5] ),
        .I4(width2_reg_183_reg[5]),
        .I5(tmp_24_reg_555_reg_n_100),
        .O(ram_reg_0_i_98__0_n_0));
  LUT5 #(
    .INIT(32'h78878778)) 
    ram_reg_0_i_99__0
       (.I0(width2_reg_183_reg[3]),
        .I1(tmp_24_reg_555_reg_n_102),
        .I2(\phi_mul_reg_171_reg_n_0_[4] ),
        .I3(width2_reg_183_reg[4]),
        .I4(tmp_24_reg_555_reg_n_101),
        .O(ram_reg_0_i_99__0_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_0_i_9__2
       (.I0(ram_reg_0_i_41__2_n_0),
        .I1(ram_reg_0_i_42__2_n_0),
        .I2(Q[1]),
        .I3(grp_conv2d_fix16_2_fu_413_Padding2D_1_array_address0[4]),
        .O(addr0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_1__2
       (.I0(ap_CS_fsm_state7),
        .I1(q0[15]),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_2__2
       (.I0(ap_CS_fsm_state7),
        .I1(q0[14]),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_3__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[13]),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_4__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[12]),
        .O(d0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_5__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[11]),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_6__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[10]),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_1_i_7__0
       (.I0(ap_CS_fsm_state7),
        .I1(q0[9]),
        .O(d0[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp7_reg_610_reg
       (.A({A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A[11],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp7_reg_610_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp7_reg_610_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp7_reg_610_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp7_reg_610_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_32_reg_5820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp7_reg_610_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp7_reg_610_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp7_reg_610_reg_P_UNCONNECTED[47:12],tmp7_reg_610_reg_n_94,tmp7_reg_610_reg_n_95,tmp7_reg_610_reg_n_96,tmp7_reg_610_reg_n_97,tmp7_reg_610_reg_n_98,tmp7_reg_610_reg_n_99,tmp7_reg_610_reg_n_100,tmp7_reg_610_reg_n_101,tmp7_reg_610_reg_n_102,tmp7_reg_610_reg_n_103,tmp7_reg_610_reg_n_104,tmp7_reg_610_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp7_reg_610_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp7_reg_610_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp7_reg_610_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp7_reg_610_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_10__0
       (.I0(tmp2_cast_fu_341_p1[8]),
        .I1(phi_mul7_reg_148[8]),
        .O(tmp7_reg_610_reg_i_10__0_n_0));
  CARRY4 tmp7_reg_610_reg_i_11__0
       (.CI(1'b0),
        .CO({tmp7_reg_610_reg_i_11__0_n_0,tmp7_reg_610_reg_i_11__0_n_1,tmp7_reg_610_reg_i_11__0_n_2,tmp7_reg_610_reg_i_11__0_n_3}),
        .CYINIT(height_reg_160[0]),
        .DI(height_reg_160[4:1]),
        .O(tmp2_cast_fu_341_p1[4:1]),
        .S({tmp7_reg_610_reg_i_27__0_n_0,tmp7_reg_610_reg_i_28__0_n_0,tmp7_reg_610_reg_i_29__0_n_0,tmp7_reg_610_reg_i_30__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_12__0
       (.I0(tmp2_cast_fu_341_p1[7]),
        .I1(phi_mul7_reg_148[7]),
        .O(tmp7_reg_610_reg_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_13__0
       (.I0(tmp2_cast_fu_341_p1[6]),
        .I1(phi_mul7_reg_148[6]),
        .O(tmp7_reg_610_reg_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_14__0
       (.I0(tmp2_cast_fu_341_p1[5]),
        .I1(phi_mul7_reg_148[5]),
        .O(tmp7_reg_610_reg_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_15__0
       (.I0(tmp2_cast_fu_341_p1[4]),
        .I1(phi_mul7_reg_148[4]),
        .O(tmp7_reg_610_reg_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_16__0
       (.I0(tmp2_cast_fu_341_p1[3]),
        .I1(phi_mul7_reg_148[3]),
        .O(tmp7_reg_610_reg_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_17__0
       (.I0(tmp2_cast_fu_341_p1[2]),
        .I1(phi_mul7_reg_148[2]),
        .O(tmp7_reg_610_reg_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_18__0
       (.I0(tmp2_cast_fu_341_p1[1]),
        .I1(phi_mul7_reg_148[1]),
        .O(tmp7_reg_610_reg_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_19__2
       (.I0(height_reg_160[0]),
        .O(tmp7_reg_610_reg_i_19__2_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    tmp7_reg_610_reg_i_1__0
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(tmp_32_reg_5820));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_20__0
       (.I0(height_reg_160[11]),
        .O(tmp7_reg_610_reg_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_21__0
       (.I0(height_reg_160[10]),
        .O(tmp7_reg_610_reg_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_22
       (.I0(height_reg_160[9]),
        .O(tmp7_reg_610_reg_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_23__0
       (.I0(height_reg_160[8]),
        .O(tmp7_reg_610_reg_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_24__0
       (.I0(height_reg_160[7]),
        .O(tmp7_reg_610_reg_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_25__0
       (.I0(height_reg_160[6]),
        .O(tmp7_reg_610_reg_i_25__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_26__0
       (.I0(height_reg_160[5]),
        .O(tmp7_reg_610_reg_i_26__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_27__0
       (.I0(height_reg_160[4]),
        .O(tmp7_reg_610_reg_i_27__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_28__0
       (.I0(height_reg_160[3]),
        .O(tmp7_reg_610_reg_i_28__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_29__0
       (.I0(height_reg_160[2]),
        .O(tmp7_reg_610_reg_i_29__0_n_0));
  CARRY4 tmp7_reg_610_reg_i_2__0
       (.CI(tmp7_reg_610_reg_i_3__0_n_0),
        .CO({NLW_tmp7_reg_610_reg_i_2__0_CO_UNCONNECTED[3],tmp7_reg_610_reg_i_2__0_n_1,tmp7_reg_610_reg_i_2__0_n_2,tmp7_reg_610_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp2_cast_fu_341_p1[10:8]}),
        .O(A[11:8]),
        .S({tmp7_reg_610_reg_i_7__0_n_0,tmp7_reg_610_reg_i_8__0_n_0,tmp7_reg_610_reg_i_9__0_n_0,tmp7_reg_610_reg_i_10__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp7_reg_610_reg_i_30__0
       (.I0(height_reg_160[1]),
        .O(tmp7_reg_610_reg_i_30__0_n_0));
  CARRY4 tmp7_reg_610_reg_i_3__0
       (.CI(tmp7_reg_610_reg_i_4__0_n_0),
        .CO({tmp7_reg_610_reg_i_3__0_n_0,tmp7_reg_610_reg_i_3__0_n_1,tmp7_reg_610_reg_i_3__0_n_2,tmp7_reg_610_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp2_cast_fu_341_p1[7:4]),
        .O(A[7:4]),
        .S({tmp7_reg_610_reg_i_12__0_n_0,tmp7_reg_610_reg_i_13__0_n_0,tmp7_reg_610_reg_i_14__0_n_0,tmp7_reg_610_reg_i_15__0_n_0}));
  CARRY4 tmp7_reg_610_reg_i_4__0
       (.CI(1'b0),
        .CO({tmp7_reg_610_reg_i_4__0_n_0,tmp7_reg_610_reg_i_4__0_n_1,tmp7_reg_610_reg_i_4__0_n_2,tmp7_reg_610_reg_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp2_cast_fu_341_p1[3:1],1'b0}),
        .O(A[3:0]),
        .S({tmp7_reg_610_reg_i_16__0_n_0,tmp7_reg_610_reg_i_17__0_n_0,tmp7_reg_610_reg_i_18__0_n_0,tmp7_reg_610_reg_i_19__2_n_0}));
  CARRY4 tmp7_reg_610_reg_i_5__0
       (.CI(tmp7_reg_610_reg_i_6__0_n_0),
        .CO({NLW_tmp7_reg_610_reg_i_5__0_CO_UNCONNECTED[3:2],tmp7_reg_610_reg_i_5__0_n_2,tmp7_reg_610_reg_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,height_reg_160[10:9]}),
        .O({NLW_tmp7_reg_610_reg_i_5__0_O_UNCONNECTED[3],tmp2_cast_fu_341_p1[11:9]}),
        .S({1'b0,tmp7_reg_610_reg_i_20__0_n_0,tmp7_reg_610_reg_i_21__0_n_0,tmp7_reg_610_reg_i_22_n_0}));
  CARRY4 tmp7_reg_610_reg_i_6__0
       (.CI(tmp7_reg_610_reg_i_11__0_n_0),
        .CO({tmp7_reg_610_reg_i_6__0_n_0,tmp7_reg_610_reg_i_6__0_n_1,tmp7_reg_610_reg_i_6__0_n_2,tmp7_reg_610_reg_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[8:5]),
        .O(tmp2_cast_fu_341_p1[8:5]),
        .S({tmp7_reg_610_reg_i_23__0_n_0,tmp7_reg_610_reg_i_24__0_n_0,tmp7_reg_610_reg_i_25__0_n_0,tmp7_reg_610_reg_i_26__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_7__0
       (.I0(tmp2_cast_fu_341_p1[11]),
        .I1(phi_mul7_reg_148[11]),
        .O(tmp7_reg_610_reg_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_8__0
       (.I0(tmp2_cast_fu_341_p1[10]),
        .I1(phi_mul7_reg_148[10]),
        .O(tmp7_reg_610_reg_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp7_reg_610_reg_i_9__0
       (.I0(tmp2_cast_fu_341_p1[9]),
        .I1(phi_mul7_reg_148[9]),
        .O(tmp7_reg_610_reg_i_9__0_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_24_reg_555_reg
       (.A({next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11:4],1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_24_reg_555_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_24_reg_555_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_24_reg_555_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_24_reg_555_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_125[15]_i_2__0_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(height_reg_1600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_24_reg_555_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_24_reg_555_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_24_reg_555_reg_P_UNCONNECTED[47:12],tmp_24_reg_555_reg_n_94,tmp_24_reg_555_reg_n_95,tmp_24_reg_555_reg_n_96,tmp_24_reg_555_reg_n_97,tmp_24_reg_555_reg_n_98,tmp_24_reg_555_reg_n_99,tmp_24_reg_555_reg_n_100,tmp_24_reg_555_reg_n_101,tmp_24_reg_555_reg_n_102,tmp_24_reg_555_reg_n_103,tmp_24_reg_555_reg_n_104,tmp_24_reg_555_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_24_reg_555_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_24_reg_555_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_24_reg_555_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul4_reg_136),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_24_reg_555_reg_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_28_reg_574[0]_i_1__0 
       (.I0(tmp_28_fu_318_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .O(\tmp_28_reg_574[0]_i_1__0_n_0 ));
  FDRE \tmp_28_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_reg_574[0]_i_1__0_n_0 ),
        .Q(\tmp_28_reg_574_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_29_reg_578[0]_i_1__0 
       (.I0(tmp_29_fu_324_p2),
        .I1(tmp_27_fu_307_p2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_28_fu_318_p2),
        .I4(tmp_29_reg_578),
        .O(\tmp_29_reg_578[0]_i_1__0_n_0 ));
  FDRE \tmp_29_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_29_reg_578[0]_i_1__0_n_0 ),
        .Q(tmp_29_reg_578),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_33_fu_386_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_33_fu_386_p2_i_1__0_n_7,tmp_33_fu_386_p2_i_2__0_n_4,tmp_33_fu_386_p2_i_2__0_n_5,tmp_33_fu_386_p2_i_2__0_n_6,tmp_33_fu_386_p2_i_2__0_n_7,tmp_33_fu_386_p2_i_3__0_n_4,tmp_33_fu_386_p2_i_3__0_n_5,tmp_33_fu_386_p2_i_3__0_n_6,tmp_33_fu_386_p2_i_3__0_n_7,tmp_33_fu_386_p2_i_4__0_n_4,tmp_33_fu_386_p2_i_4__0_n_5,tmp_33_fu_386_p2_i_4__0_n_6,tmp_33_fu_386_p2_i_4__0_n_7,tmp_33_fu_386_p2_i_5__0_n_4,tmp_33_fu_386_p2_i_5__0_n_5,tmp_33_fu_386_p2_i_5__0_n_6,tmp_33_fu_386_p2_i_5__0_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_33_fu_386_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_33_fu_386_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_33_fu_386_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_33_fu_386_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(tmp_32_reg_5820),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_33_fu_386_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_33_fu_386_p2_OVERFLOW_UNCONNECTED),
        .P({tmp_33_fu_386_p2_n_58,tmp_33_fu_386_p2_n_59,tmp_33_fu_386_p2_n_60,tmp_33_fu_386_p2_n_61,tmp_33_fu_386_p2_n_62,tmp_33_fu_386_p2_n_63,tmp_33_fu_386_p2_n_64,tmp_33_fu_386_p2_n_65,tmp_33_fu_386_p2_n_66,tmp_33_fu_386_p2_n_67,tmp_33_fu_386_p2_n_68,tmp_33_fu_386_p2_n_69,tmp_33_fu_386_p2_n_70,tmp_33_fu_386_p2_n_71,tmp_33_fu_386_p2_n_72,tmp_33_fu_386_p2_n_73,tmp_33_fu_386_p2_n_74,tmp_33_fu_386_p2_n_75,tmp_33_fu_386_p2_n_76,tmp_33_fu_386_p2_n_77,tmp_33_fu_386_p2_n_78,tmp_33_fu_386_p2_n_79,tmp_33_fu_386_p2_n_80,tmp_33_fu_386_p2_n_81,tmp_33_fu_386_p2_n_82,tmp_33_fu_386_p2_n_83,tmp_33_fu_386_p2_n_84,tmp_33_fu_386_p2_n_85,tmp_33_fu_386_p2_n_86,tmp_33_fu_386_p2_n_87,tmp_33_fu_386_p2_n_88,tmp_33_fu_386_p2_n_89,tmp_33_fu_386_p2_n_90,tmp_33_fu_386_p2_n_91,tmp_33_fu_386_p2_n_92,tmp_33_fu_386_p2_n_93,output_addr_6_reg_605,tmp_33_reg_600}),
        .PATTERNBDETECT(NLW_tmp_33_fu_386_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_33_fu_386_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_33_fu_386_p2_n_106,tmp_33_fu_386_p2_n_107,tmp_33_fu_386_p2_n_108,tmp_33_fu_386_p2_n_109,tmp_33_fu_386_p2_n_110,tmp_33_fu_386_p2_n_111,tmp_33_fu_386_p2_n_112,tmp_33_fu_386_p2_n_113,tmp_33_fu_386_p2_n_114,tmp_33_fu_386_p2_n_115,tmp_33_fu_386_p2_n_116,tmp_33_fu_386_p2_n_117,tmp_33_fu_386_p2_n_118,tmp_33_fu_386_p2_n_119,tmp_33_fu_386_p2_n_120,tmp_33_fu_386_p2_n_121,tmp_33_fu_386_p2_n_122,tmp_33_fu_386_p2_n_123,tmp_33_fu_386_p2_n_124,tmp_33_fu_386_p2_n_125,tmp_33_fu_386_p2_n_126,tmp_33_fu_386_p2_n_127,tmp_33_fu_386_p2_n_128,tmp_33_fu_386_p2_n_129,tmp_33_fu_386_p2_n_130,tmp_33_fu_386_p2_n_131,tmp_33_fu_386_p2_n_132,tmp_33_fu_386_p2_n_133,tmp_33_fu_386_p2_n_134,tmp_33_fu_386_p2_n_135,tmp_33_fu_386_p2_n_136,tmp_33_fu_386_p2_n_137,tmp_33_fu_386_p2_n_138,tmp_33_fu_386_p2_n_139,tmp_33_fu_386_p2_n_140,tmp_33_fu_386_p2_n_141,tmp_33_fu_386_p2_n_142,tmp_33_fu_386_p2_n_143,tmp_33_fu_386_p2_n_144,tmp_33_fu_386_p2_n_145,tmp_33_fu_386_p2_n_146,tmp_33_fu_386_p2_n_147,tmp_33_fu_386_p2_n_148,tmp_33_fu_386_p2_n_149,tmp_33_fu_386_p2_n_150,tmp_33_fu_386_p2_n_151,tmp_33_fu_386_p2_n_152,tmp_33_fu_386_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_33_fu_386_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_10__0
       (.I0(height_reg_160[11]),
        .I1(\phi_mul4_reg_136_reg_n_0_[11] ),
        .O(tmp_33_fu_386_p2_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_11__0
       (.I0(height_reg_160[10]),
        .I1(\phi_mul4_reg_136_reg_n_0_[10] ),
        .O(tmp_33_fu_386_p2_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_12__0
       (.I0(height_reg_160[9]),
        .I1(\phi_mul4_reg_136_reg_n_0_[9] ),
        .O(tmp_33_fu_386_p2_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_13__0
       (.I0(height_reg_160[8]),
        .I1(\phi_mul4_reg_136_reg_n_0_[8] ),
        .O(tmp_33_fu_386_p2_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_14__0
       (.I0(height_reg_160[7]),
        .I1(\phi_mul4_reg_136_reg_n_0_[7] ),
        .O(tmp_33_fu_386_p2_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_15__0
       (.I0(height_reg_160[6]),
        .I1(\phi_mul4_reg_136_reg_n_0_[6] ),
        .O(tmp_33_fu_386_p2_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_16__0
       (.I0(height_reg_160[5]),
        .I1(\phi_mul4_reg_136_reg_n_0_[5] ),
        .O(tmp_33_fu_386_p2_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_17__0
       (.I0(height_reg_160[4]),
        .I1(\phi_mul4_reg_136_reg_n_0_[4] ),
        .O(tmp_33_fu_386_p2_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_386_p2_i_18__0
       (.I0(height_reg_160[3]),
        .O(tmp_33_fu_386_p2_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_386_p2_i_19__0
       (.I0(height_reg_160[2]),
        .O(tmp_33_fu_386_p2_i_19__0_n_0));
  CARRY4 tmp_33_fu_386_p2_i_1__0
       (.CI(tmp_33_fu_386_p2_i_2__0_n_0),
        .CO(NLW_tmp_33_fu_386_p2_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_33_fu_386_p2_i_1__0_O_UNCONNECTED[3:1],tmp_33_fu_386_p2_i_1__0_n_7}),
        .S({1'b0,1'b0,1'b0,\phi_mul4_reg_136_reg_n_0_[16] }));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_386_p2_i_20__0
       (.I0(height_reg_160[1]),
        .O(tmp_33_fu_386_p2_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_33_fu_386_p2_i_21__0
       (.I0(height_reg_160[0]),
        .O(tmp_33_fu_386_p2_i_21__0_n_0));
  CARRY4 tmp_33_fu_386_p2_i_2__0
       (.CI(tmp_33_fu_386_p2_i_3__0_n_0),
        .CO({tmp_33_fu_386_p2_i_2__0_n_0,tmp_33_fu_386_p2_i_2__0_n_1,tmp_33_fu_386_p2_i_2__0_n_2,tmp_33_fu_386_p2_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[15:12]),
        .O({tmp_33_fu_386_p2_i_2__0_n_4,tmp_33_fu_386_p2_i_2__0_n_5,tmp_33_fu_386_p2_i_2__0_n_6,tmp_33_fu_386_p2_i_2__0_n_7}),
        .S({tmp_33_fu_386_p2_i_6__0_n_0,tmp_33_fu_386_p2_i_7__0_n_0,tmp_33_fu_386_p2_i_8__0_n_0,tmp_33_fu_386_p2_i_9__0_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_3__0
       (.CI(tmp_33_fu_386_p2_i_4__0_n_0),
        .CO({tmp_33_fu_386_p2_i_3__0_n_0,tmp_33_fu_386_p2_i_3__0_n_1,tmp_33_fu_386_p2_i_3__0_n_2,tmp_33_fu_386_p2_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[11:8]),
        .O({tmp_33_fu_386_p2_i_3__0_n_4,tmp_33_fu_386_p2_i_3__0_n_5,tmp_33_fu_386_p2_i_3__0_n_6,tmp_33_fu_386_p2_i_3__0_n_7}),
        .S({tmp_33_fu_386_p2_i_10__0_n_0,tmp_33_fu_386_p2_i_11__0_n_0,tmp_33_fu_386_p2_i_12__0_n_0,tmp_33_fu_386_p2_i_13__0_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_4__0
       (.CI(tmp_33_fu_386_p2_i_5__0_n_0),
        .CO({tmp_33_fu_386_p2_i_4__0_n_0,tmp_33_fu_386_p2_i_4__0_n_1,tmp_33_fu_386_p2_i_4__0_n_2,tmp_33_fu_386_p2_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[7:4]),
        .O({tmp_33_fu_386_p2_i_4__0_n_4,tmp_33_fu_386_p2_i_4__0_n_5,tmp_33_fu_386_p2_i_4__0_n_6,tmp_33_fu_386_p2_i_4__0_n_7}),
        .S({tmp_33_fu_386_p2_i_14__0_n_0,tmp_33_fu_386_p2_i_15__0_n_0,tmp_33_fu_386_p2_i_16__0_n_0,tmp_33_fu_386_p2_i_17__0_n_0}));
  CARRY4 tmp_33_fu_386_p2_i_5__0
       (.CI(1'b0),
        .CO({tmp_33_fu_386_p2_i_5__0_n_0,tmp_33_fu_386_p2_i_5__0_n_1,tmp_33_fu_386_p2_i_5__0_n_2,tmp_33_fu_386_p2_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI(height_reg_160[3:0]),
        .O({tmp_33_fu_386_p2_i_5__0_n_4,tmp_33_fu_386_p2_i_5__0_n_5,tmp_33_fu_386_p2_i_5__0_n_6,tmp_33_fu_386_p2_i_5__0_n_7}),
        .S({tmp_33_fu_386_p2_i_18__0_n_0,tmp_33_fu_386_p2_i_19__0_n_0,tmp_33_fu_386_p2_i_20__0_n_0,tmp_33_fu_386_p2_i_21__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_6__0
       (.I0(height_reg_160[15]),
        .I1(\phi_mul4_reg_136_reg_n_0_[15] ),
        .O(tmp_33_fu_386_p2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_7__0
       (.I0(height_reg_160[14]),
        .I1(\phi_mul4_reg_136_reg_n_0_[14] ),
        .O(tmp_33_fu_386_p2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_8__0
       (.I0(height_reg_160[13]),
        .I1(\phi_mul4_reg_136_reg_n_0_[13] ),
        .O(tmp_33_fu_386_p2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_33_fu_386_p2_i_9__0
       (.I0(height_reg_160[12]),
        .I1(\phi_mul4_reg_136_reg_n_0_[12] ),
        .O(tmp_33_fu_386_p2_i_9__0_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_35_fu_478_p2
       (.A({next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11],next_mul5_reg_542[11:4],1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_35_fu_478_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_35_fu_478_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,width_1_fu_472_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_35_fu_478_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_35_fu_478_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\depth_reg_125[15]_i_2__0_n_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(width_reg_2050),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(height_reg_1600),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_35_fu_478_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_35_fu_478_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_35_fu_478_p2_P_UNCONNECTED[47:12],tmp_35_fu_478_p2_n_94,tmp_35_fu_478_p2_n_95,tmp_35_fu_478_p2_n_96,tmp_35_fu_478_p2_n_97,tmp_35_fu_478_p2_n_98,tmp_35_fu_478_p2_n_99,tmp_35_fu_478_p2_n_100,tmp_35_fu_478_p2_n_101,tmp_35_fu_478_p2_n_102,tmp_35_fu_478_p2_n_103,tmp_35_fu_478_p2_n_104,tmp_35_fu_478_p2_n_105}),
        .PATTERNBDETECT(NLW_tmp_35_fu_478_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_35_fu_478_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_35_fu_478_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(phi_mul4_reg_136),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(ap_NS_fsm18_out),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_35_fu_478_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_35_fu_478_p2_i_1__0
       (.I0(ap_CS_fsm_state8),
        .I1(tmp_31_fu_467_p2),
        .O(width_reg_2050));
  LUT3 #(
    .INIT(8'h80)) 
    tmp_35_fu_478_p2_i_2__0
       (.I0(tmp_27_fu_307_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_28_fu_318_p2),
        .O(ap_NS_fsm18_out));
  CARRY4 tmp_35_fu_478_p2_i_3__0
       (.CI(tmp_35_fu_478_p2_i_4__0_n_0),
        .CO({NLW_tmp_35_fu_478_p2_i_3__0_CO_UNCONNECTED[3:2],tmp_35_fu_478_p2_i_3__0_n_2,tmp_35_fu_478_p2_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_35_fu_478_p2_i_3__0_O_UNCONNECTED[3],width_1_fu_472_p2[11:9]}),
        .S({1'b0,width_reg_205_reg[11:9]}));
  CARRY4 tmp_35_fu_478_p2_i_4__0
       (.CI(tmp_35_fu_478_p2_i_5__0_n_0),
        .CO({tmp_35_fu_478_p2_i_4__0_n_0,tmp_35_fu_478_p2_i_4__0_n_1,tmp_35_fu_478_p2_i_4__0_n_2,tmp_35_fu_478_p2_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_472_p2[8:5]),
        .S(width_reg_205_reg[8:5]));
  CARRY4 tmp_35_fu_478_p2_i_5__0
       (.CI(1'b0),
        .CO({tmp_35_fu_478_p2_i_5__0_n_0,tmp_35_fu_478_p2_i_5__0_n_1,tmp_35_fu_478_p2_i_5__0_n_2,tmp_35_fu_478_p2_i_5__0_n_3}),
        .CYINIT(width_reg_205_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_1_fu_472_p2[4:1]),
        .S(width_reg_205_reg[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_35_fu_478_p2_i_6__0
       (.I0(width_reg_205_reg[0]),
        .O(width_1_fu_472_p2[0]));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \tmp_41_reg_623[0]_i_1__0 
       (.I0(tmp_41_fu_419_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_reg_623),
        .O(\tmp_41_reg_623[0]_i_1__0_n_0 ));
  FDRE \tmp_41_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_41_reg_623[0]_i_1__0_n_0 ),
        .Q(tmp_41_reg_623),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_44_reg_627[0]_i_1 
       (.I0(tmp_44_fu_425_p2),
        .I1(ap_NS_fsm[6]),
        .I2(tmp_41_fu_419_p2),
        .I3(tmp_44_reg_627),
        .O(\tmp_44_reg_627[0]_i_1_n_0 ));
  FDRE \tmp_44_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_44_reg_627[0]_i_1_n_0 ),
        .Q(tmp_44_reg_627),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \tmp_47_reg_636[11]_i_1 
       (.I0(tmp_44_fu_425_p2),
        .I1(input_r_ce0),
        .I2(tmp_38_fu_408_p2),
        .I3(\tmp_28_reg_574_reg_n_0_[0] ),
        .I4(tmp_29_reg_578),
        .I5(tmp_41_fu_419_p2),
        .O(tmp_47_reg_6360));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_47_reg_636[11]_i_10 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .O(\tmp_47_reg_636[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_47_reg_636[11]_i_11 
       (.I0(width1_reg_194[13]),
        .I1(width1_reg_194[12]),
        .O(\tmp_47_reg_636[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_47_reg_636[11]_i_12 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .O(\tmp_47_reg_636[11]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_47_reg_636[11]_i_13 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .I2(width1_reg_194[5]),
        .I3(width1_reg_194[4]),
        .O(\tmp_47_reg_636[11]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_47_reg_636[11]_i_14 
       (.I0(width1_reg_194[1]),
        .I1(width1_reg_194[0]),
        .I2(width1_reg_194[3]),
        .I3(width1_reg_194[2]),
        .O(\tmp_47_reg_636[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_47_reg_636[11]_i_15 
       (.I0(width1_reg_194[11]),
        .I1(width1_reg_194[10]),
        .I2(width1_reg_194[9]),
        .I3(width1_reg_194[8]),
        .O(\tmp_47_reg_636[11]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_47_reg_636[11]_i_16 
       (.I0(width1_reg_194[15]),
        .I1(width1_reg_194[14]),
        .I2(width1_reg_194[13]),
        .I3(width1_reg_194[12]),
        .O(\tmp_47_reg_636[11]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_47_reg_636[11]_i_17 
       (.I0(width1_reg_194[0]),
        .I1(width1_reg_194[1]),
        .O(\tmp_47_reg_636[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_47_reg_636[11]_i_18 
       (.I0(width1_reg_194[3]),
        .I1(width1_reg_194[2]),
        .O(\tmp_47_reg_636[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_47_reg_636[11]_i_19 
       (.I0(width1_reg_194[9]),
        .I1(width1_reg_194[8]),
        .O(\tmp_47_reg_636[11]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_47_reg_636[11]_i_20 
       (.I0(width1_reg_194[7]),
        .I1(width1_reg_194[6]),
        .O(\tmp_47_reg_636[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_47_reg_636[11]_i_21 
       (.I0(width1_reg_194[5]),
        .I1(width1_reg_194[4]),
        .O(\tmp_47_reg_636[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_47_reg_636[11]_i_22 
       (.I0(width1_reg_194[2]),
        .I1(width1_reg_194[3]),
        .O(\tmp_47_reg_636[11]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_47_reg_636[11]_i_4 
       (.I0(\tmp_47_reg_636[11]_i_13_n_0 ),
        .I1(\tmp_47_reg_636[11]_i_14_n_0 ),
        .I2(\tmp_47_reg_636[11]_i_15_n_0 ),
        .I3(\tmp_47_reg_636[11]_i_16_n_0 ),
        .O(tmp_41_fu_419_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[11]_i_5 
       (.I0(output_addr_6_reg_605),
        .I1(width1_reg_194[11]),
        .O(\tmp_47_reg_636[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[11]_i_6 
       (.I0(tmp_33_reg_600[10]),
        .I1(width1_reg_194[10]),
        .O(\tmp_47_reg_636[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[11]_i_7 
       (.I0(tmp_33_reg_600[9]),
        .I1(width1_reg_194[9]),
        .O(\tmp_47_reg_636[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[11]_i_8 
       (.I0(tmp_33_reg_600[8]),
        .I1(width1_reg_194[8]),
        .O(\tmp_47_reg_636[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[3]_i_2 
       (.I0(tmp_33_reg_600[3]),
        .I1(width1_reg_194[3]),
        .O(\tmp_47_reg_636[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[3]_i_3 
       (.I0(tmp_33_reg_600[2]),
        .I1(width1_reg_194[2]),
        .O(\tmp_47_reg_636[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[3]_i_4 
       (.I0(tmp_33_reg_600[1]),
        .I1(width1_reg_194[1]),
        .O(\tmp_47_reg_636[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[3]_i_5 
       (.I0(tmp_33_reg_600[0]),
        .I1(width1_reg_194[0]),
        .O(\tmp_47_reg_636[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[7]_i_2 
       (.I0(tmp_33_reg_600[7]),
        .I1(width1_reg_194[7]),
        .O(\tmp_47_reg_636[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[7]_i_3 
       (.I0(tmp_33_reg_600[6]),
        .I1(width1_reg_194[6]),
        .O(\tmp_47_reg_636[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[7]_i_4 
       (.I0(tmp_33_reg_600[5]),
        .I1(width1_reg_194[5]),
        .O(\tmp_47_reg_636[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_47_reg_636[7]_i_5 
       (.I0(tmp_33_reg_600[4]),
        .I1(width1_reg_194[4]),
        .O(\tmp_47_reg_636[7]_i_5_n_0 ));
  FDRE \tmp_47_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[0]),
        .Q(tmp_47_reg_636[0]),
        .R(1'b0));
  FDRE \tmp_47_reg_636_reg[10] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[10]),
        .Q(tmp_47_reg_636[10]),
        .R(1'b0));
  FDRE \tmp_47_reg_636_reg[11] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[11]),
        .Q(tmp_47_reg_636[11]),
        .R(1'b0));
  CARRY4 \tmp_47_reg_636_reg[11]_i_2 
       (.CI(\tmp_47_reg_636_reg[7]_i_1_n_0 ),
        .CO({\NLW_tmp_47_reg_636_reg[11]_i_2_CO_UNCONNECTED [3],\tmp_47_reg_636_reg[11]_i_2_n_1 ,\tmp_47_reg_636_reg[11]_i_2_n_2 ,\tmp_47_reg_636_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_33_reg_600[10:8]}),
        .O(data3[11:8]),
        .S({\tmp_47_reg_636[11]_i_5_n_0 ,\tmp_47_reg_636[11]_i_6_n_0 ,\tmp_47_reg_636[11]_i_7_n_0 ,\tmp_47_reg_636[11]_i_8_n_0 }));
  CARRY4 \tmp_47_reg_636_reg[11]_i_3 
       (.CI(\tmp_47_reg_636_reg[11]_i_9_n_0 ),
        .CO({\NLW_tmp_47_reg_636_reg[11]_i_3_CO_UNCONNECTED [3],tmp_44_fu_425_p2,\tmp_47_reg_636_reg[11]_i_3_n_2 ,\tmp_47_reg_636_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_47_reg_636_reg[11]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_47_reg_636[11]_i_10_n_0 ,\tmp_47_reg_636[11]_i_11_n_0 ,\tmp_47_reg_636[11]_i_12_n_0 }));
  CARRY4 \tmp_47_reg_636_reg[11]_i_9 
       (.CI(1'b0),
        .CO({\tmp_47_reg_636_reg[11]_i_9_n_0 ,\tmp_47_reg_636_reg[11]_i_9_n_1 ,\tmp_47_reg_636_reg[11]_i_9_n_2 ,\tmp_47_reg_636_reg[11]_i_9_n_3 }),
        .CYINIT(\tmp_47_reg_636[11]_i_17_n_0 ),
        .DI({1'b0,1'b0,1'b0,\tmp_47_reg_636[11]_i_18_n_0 }),
        .O(\NLW_tmp_47_reg_636_reg[11]_i_9_O_UNCONNECTED [3:0]),
        .S({\tmp_47_reg_636[11]_i_19_n_0 ,\tmp_47_reg_636[11]_i_20_n_0 ,\tmp_47_reg_636[11]_i_21_n_0 ,\tmp_47_reg_636[11]_i_22_n_0 }));
  FDRE \tmp_47_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[1]),
        .Q(tmp_47_reg_636[1]),
        .R(1'b0));
  FDRE \tmp_47_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[2]),
        .Q(tmp_47_reg_636[2]),
        .R(1'b0));
  FDRE \tmp_47_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[3]),
        .Q(tmp_47_reg_636[3]),
        .R(1'b0));
  CARRY4 \tmp_47_reg_636_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_47_reg_636_reg[3]_i_1_n_0 ,\tmp_47_reg_636_reg[3]_i_1_n_1 ,\tmp_47_reg_636_reg[3]_i_1_n_2 ,\tmp_47_reg_636_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_600[3:0]),
        .O(data3[3:0]),
        .S({\tmp_47_reg_636[3]_i_2_n_0 ,\tmp_47_reg_636[3]_i_3_n_0 ,\tmp_47_reg_636[3]_i_4_n_0 ,\tmp_47_reg_636[3]_i_5_n_0 }));
  FDRE \tmp_47_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[4]),
        .Q(tmp_47_reg_636[4]),
        .R(1'b0));
  FDRE \tmp_47_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[5]),
        .Q(tmp_47_reg_636[5]),
        .R(1'b0));
  FDRE \tmp_47_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[6]),
        .Q(tmp_47_reg_636[6]),
        .R(1'b0));
  FDRE \tmp_47_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[7]),
        .Q(tmp_47_reg_636[7]),
        .R(1'b0));
  CARRY4 \tmp_47_reg_636_reg[7]_i_1 
       (.CI(\tmp_47_reg_636_reg[3]_i_1_n_0 ),
        .CO({\tmp_47_reg_636_reg[7]_i_1_n_0 ,\tmp_47_reg_636_reg[7]_i_1_n_1 ,\tmp_47_reg_636_reg[7]_i_1_n_2 ,\tmp_47_reg_636_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_33_reg_600[7:4]),
        .O(data3[7:4]),
        .S({\tmp_47_reg_636[7]_i_2_n_0 ,\tmp_47_reg_636[7]_i_3_n_0 ,\tmp_47_reg_636[7]_i_4_n_0 ,\tmp_47_reg_636[7]_i_5_n_0 }));
  FDRE \tmp_47_reg_636_reg[8] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[8]),
        .Q(tmp_47_reg_636[8]),
        .R(1'b0));
  FDRE \tmp_47_reg_636_reg[9] 
       (.C(ap_clk),
        .CE(tmp_47_reg_6360),
        .D(data3[9]),
        .Q(tmp_47_reg_636[9]),
        .R(1'b0));
  FDRE \width1_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[0]),
        .Q(width1_reg_194[0]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[10]),
        .Q(width1_reg_194[10]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[11]),
        .Q(width1_reg_194[11]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[12]),
        .Q(width1_reg_194[12]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[13]),
        .Q(width1_reg_194[13]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[14]),
        .Q(width1_reg_194[14]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[15]),
        .Q(width1_reg_194[15]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[1]),
        .Q(width1_reg_194[1]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[2]),
        .Q(width1_reg_194[2]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[3]),
        .Q(width1_reg_194[3]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[4]),
        .Q(width1_reg_194[4]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[5]),
        .Q(width1_reg_194[5]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[6]),
        .Q(width1_reg_194[6]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[7]),
        .Q(width1_reg_194[7]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[8]),
        .Q(width1_reg_194[8]),
        .R(ap_CS_fsm_state5));
  FDRE \width1_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(width_3_reg_618[9]),
        .Q(width1_reg_194[9]),
        .R(ap_CS_fsm_state5));
  LUT4 #(
    .INIT(16'h0040)) 
    \width2_reg_183[0]_i_1__0 
       (.I0(tmp_29_fu_324_p2),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_27_fu_307_p2),
        .I3(tmp_28_fu_318_p2),
        .O(ap_NS_fsm16_out));
  LUT2 #(
    .INIT(4'h8)) 
    \width2_reg_183[0]_i_2__0 
       (.I0(tmp_40_fu_359_p2),
        .I1(ap_CS_fsm_state4),
        .O(\width2_reg_183[0]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \width2_reg_183[0]_i_4__0 
       (.I0(width2_reg_183_reg[0]),
        .O(\width2_reg_183[0]_i_4__0_n_0 ));
  FDRE \width2_reg_183_reg[0] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__0_n_7 ),
        .Q(width2_reg_183_reg[0]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\width2_reg_183_reg[0]_i_3__0_n_0 ,\width2_reg_183_reg[0]_i_3__0_n_1 ,\width2_reg_183_reg[0]_i_3__0_n_2 ,\width2_reg_183_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width2_reg_183_reg[0]_i_3__0_n_4 ,\width2_reg_183_reg[0]_i_3__0_n_5 ,\width2_reg_183_reg[0]_i_3__0_n_6 ,\width2_reg_183_reg[0]_i_3__0_n_7 }),
        .S({width2_reg_183_reg[3:1],\width2_reg_183[0]_i_4__0_n_0 }));
  FDRE \width2_reg_183_reg[10] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__0_n_5 ),
        .Q(width2_reg_183_reg[10]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[11] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__0_n_4 ),
        .Q(width2_reg_183_reg[11]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[12] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__0_n_7 ),
        .Q(width2_reg_183_reg[12]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[12]_i_1__0 
       (.CI(\width2_reg_183_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_width2_reg_183_reg[12]_i_1__0_CO_UNCONNECTED [3],\width2_reg_183_reg[12]_i_1__0_n_1 ,\width2_reg_183_reg[12]_i_1__0_n_2 ,\width2_reg_183_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[12]_i_1__0_n_4 ,\width2_reg_183_reg[12]_i_1__0_n_5 ,\width2_reg_183_reg[12]_i_1__0_n_6 ,\width2_reg_183_reg[12]_i_1__0_n_7 }),
        .S(width2_reg_183_reg[15:12]));
  FDRE \width2_reg_183_reg[13] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__0_n_6 ),
        .Q(width2_reg_183_reg[13]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[14] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__0_n_5 ),
        .Q(width2_reg_183_reg[14]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[15] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[12]_i_1__0_n_4 ),
        .Q(width2_reg_183_reg[15]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[1] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__0_n_6 ),
        .Q(width2_reg_183_reg[1]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[2] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__0_n_5 ),
        .Q(width2_reg_183_reg[2]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[3] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[0]_i_3__0_n_4 ),
        .Q(width2_reg_183_reg[3]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[4] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__0_n_7 ),
        .Q(width2_reg_183_reg[4]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[4]_i_1__0 
       (.CI(\width2_reg_183_reg[0]_i_3__0_n_0 ),
        .CO({\width2_reg_183_reg[4]_i_1__0_n_0 ,\width2_reg_183_reg[4]_i_1__0_n_1 ,\width2_reg_183_reg[4]_i_1__0_n_2 ,\width2_reg_183_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[4]_i_1__0_n_4 ,\width2_reg_183_reg[4]_i_1__0_n_5 ,\width2_reg_183_reg[4]_i_1__0_n_6 ,\width2_reg_183_reg[4]_i_1__0_n_7 }),
        .S(width2_reg_183_reg[7:4]));
  FDRE \width2_reg_183_reg[5] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__0_n_6 ),
        .Q(width2_reg_183_reg[5]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[6] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__0_n_5 ),
        .Q(width2_reg_183_reg[6]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[7] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[4]_i_1__0_n_4 ),
        .Q(width2_reg_183_reg[7]),
        .R(ap_NS_fsm16_out));
  FDRE \width2_reg_183_reg[8] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__0_n_7 ),
        .Q(width2_reg_183_reg[8]),
        .R(ap_NS_fsm16_out));
  CARRY4 \width2_reg_183_reg[8]_i_1__0 
       (.CI(\width2_reg_183_reg[4]_i_1__0_n_0 ),
        .CO({\width2_reg_183_reg[8]_i_1__0_n_0 ,\width2_reg_183_reg[8]_i_1__0_n_1 ,\width2_reg_183_reg[8]_i_1__0_n_2 ,\width2_reg_183_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width2_reg_183_reg[8]_i_1__0_n_4 ,\width2_reg_183_reg[8]_i_1__0_n_5 ,\width2_reg_183_reg[8]_i_1__0_n_6 ,\width2_reg_183_reg[8]_i_1__0_n_7 }),
        .S(width2_reg_183_reg[11:8]));
  FDRE \width2_reg_183_reg[9] 
       (.C(ap_clk),
        .CE(\width2_reg_183[0]_i_2__0_n_0 ),
        .D(\width2_reg_183_reg[8]_i_1__0_n_6 ),
        .Q(width2_reg_183_reg[9]),
        .R(ap_NS_fsm16_out));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \width_3_reg_618[0]_i_1__0 
       (.I0(width1_reg_194[0]),
        .O(width_3_fu_413_p2[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \width_3_reg_618[15]_i_1__0 
       (.I0(input_r_ce0),
        .I1(tmp_29_reg_578),
        .I2(\tmp_28_reg_574_reg_n_0_[0] ),
        .O(width_3_reg_6180));
  FDRE \width_3_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[0]),
        .Q(width_3_reg_618[0]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[10] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[10]),
        .Q(width_3_reg_618[10]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[11] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[11]),
        .Q(width_3_reg_618[11]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[12] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[12]),
        .Q(width_3_reg_618[12]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[12]_i_1__0 
       (.CI(\width_3_reg_618_reg[8]_i_1__0_n_0 ),
        .CO({\width_3_reg_618_reg[12]_i_1__0_n_0 ,\width_3_reg_618_reg[12]_i_1__0_n_1 ,\width_3_reg_618_reg[12]_i_1__0_n_2 ,\width_3_reg_618_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[12:9]),
        .S(width1_reg_194[12:9]));
  FDRE \width_3_reg_618_reg[13] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[13]),
        .Q(width_3_reg_618[13]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[14] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[14]),
        .Q(width_3_reg_618[14]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[15] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[15]),
        .Q(width_3_reg_618[15]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[15]_i_2__0 
       (.CI(\width_3_reg_618_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_width_3_reg_618_reg[15]_i_2__0_CO_UNCONNECTED [3:2],\width_3_reg_618_reg[15]_i_2__0_n_2 ,\width_3_reg_618_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_width_3_reg_618_reg[15]_i_2__0_O_UNCONNECTED [3],width_3_fu_413_p2[15:13]}),
        .S({1'b0,width1_reg_194[15:13]}));
  FDRE \width_3_reg_618_reg[1] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[1]),
        .Q(width_3_reg_618[1]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[2] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[2]),
        .Q(width_3_reg_618[2]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[3] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[3]),
        .Q(width_3_reg_618[3]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[4] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[4]),
        .Q(width_3_reg_618[4]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\width_3_reg_618_reg[4]_i_1__0_n_0 ,\width_3_reg_618_reg[4]_i_1__0_n_1 ,\width_3_reg_618_reg[4]_i_1__0_n_2 ,\width_3_reg_618_reg[4]_i_1__0_n_3 }),
        .CYINIT(width1_reg_194[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[4:1]),
        .S(width1_reg_194[4:1]));
  FDRE \width_3_reg_618_reg[5] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[5]),
        .Q(width_3_reg_618[5]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[6] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[6]),
        .Q(width_3_reg_618[6]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[7] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[7]),
        .Q(width_3_reg_618[7]),
        .R(1'b0));
  FDRE \width_3_reg_618_reg[8] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[8]),
        .Q(width_3_reg_618[8]),
        .R(1'b0));
  CARRY4 \width_3_reg_618_reg[8]_i_1__0 
       (.CI(\width_3_reg_618_reg[4]_i_1__0_n_0 ),
        .CO({\width_3_reg_618_reg[8]_i_1__0_n_0 ,\width_3_reg_618_reg[8]_i_1__0_n_1 ,\width_3_reg_618_reg[8]_i_1__0_n_2 ,\width_3_reg_618_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(width_3_fu_413_p2[8:5]),
        .S(width1_reg_194[8:5]));
  FDRE \width_3_reg_618_reg[9] 
       (.C(ap_clk),
        .CE(width_3_reg_6180),
        .D(width_3_fu_413_p2[9]),
        .Q(width_3_reg_618[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_205[0]_i_2__0 
       (.I0(width_reg_205_reg[0]),
        .O(\width_reg_205[0]_i_2__0_n_0 ));
  FDRE \width_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__0_n_7 ),
        .Q(width_reg_205_reg[0]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\width_reg_205_reg[0]_i_1__0_n_0 ,\width_reg_205_reg[0]_i_1__0_n_1 ,\width_reg_205_reg[0]_i_1__0_n_2 ,\width_reg_205_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\width_reg_205_reg[0]_i_1__0_n_4 ,\width_reg_205_reg[0]_i_1__0_n_5 ,\width_reg_205_reg[0]_i_1__0_n_6 ,\width_reg_205_reg[0]_i_1__0_n_7 }),
        .S({width_reg_205_reg[3:1],\width_reg_205[0]_i_2__0_n_0 }));
  FDRE \width_reg_205_reg[10] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__0_n_5 ),
        .Q(width_reg_205_reg[10]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[11] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__0_n_4 ),
        .Q(width_reg_205_reg[11]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[12] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__0_n_7 ),
        .Q(width_reg_205_reg[12]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[12]_i_1__0 
       (.CI(\width_reg_205_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_width_reg_205_reg[12]_i_1__0_CO_UNCONNECTED [3],\width_reg_205_reg[12]_i_1__0_n_1 ,\width_reg_205_reg[12]_i_1__0_n_2 ,\width_reg_205_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[12]_i_1__0_n_4 ,\width_reg_205_reg[12]_i_1__0_n_5 ,\width_reg_205_reg[12]_i_1__0_n_6 ,\width_reg_205_reg[12]_i_1__0_n_7 }),
        .S(width_reg_205_reg[15:12]));
  FDRE \width_reg_205_reg[13] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__0_n_6 ),
        .Q(width_reg_205_reg[13]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[14] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__0_n_5 ),
        .Q(width_reg_205_reg[14]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[15] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[12]_i_1__0_n_4 ),
        .Q(width_reg_205_reg[15]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__0_n_6 ),
        .Q(width_reg_205_reg[1]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__0_n_5 ),
        .Q(width_reg_205_reg[2]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[0]_i_1__0_n_4 ),
        .Q(width_reg_205_reg[3]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__0_n_7 ),
        .Q(width_reg_205_reg[4]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[4]_i_1__0 
       (.CI(\width_reg_205_reg[0]_i_1__0_n_0 ),
        .CO({\width_reg_205_reg[4]_i_1__0_n_0 ,\width_reg_205_reg[4]_i_1__0_n_1 ,\width_reg_205_reg[4]_i_1__0_n_2 ,\width_reg_205_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[4]_i_1__0_n_4 ,\width_reg_205_reg[4]_i_1__0_n_5 ,\width_reg_205_reg[4]_i_1__0_n_6 ,\width_reg_205_reg[4]_i_1__0_n_7 }),
        .S(width_reg_205_reg[7:4]));
  FDRE \width_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__0_n_6 ),
        .Q(width_reg_205_reg[5]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__0_n_5 ),
        .Q(width_reg_205_reg[6]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[4]_i_1__0_n_4 ),
        .Q(width_reg_205_reg[7]),
        .R(ap_NS_fsm18_out));
  FDRE \width_reg_205_reg[8] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__0_n_7 ),
        .Q(width_reg_205_reg[8]),
        .R(ap_NS_fsm18_out));
  CARRY4 \width_reg_205_reg[8]_i_1__0 
       (.CI(\width_reg_205_reg[4]_i_1__0_n_0 ),
        .CO({\width_reg_205_reg[8]_i_1__0_n_0 ,\width_reg_205_reg[8]_i_1__0_n_1 ,\width_reg_205_reg[8]_i_1__0_n_2 ,\width_reg_205_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\width_reg_205_reg[8]_i_1__0_n_4 ,\width_reg_205_reg[8]_i_1__0_n_5 ,\width_reg_205_reg[8]_i_1__0_n_6 ,\width_reg_205_reg[8]_i_1__0_n_7 }),
        .S(width_reg_205_reg[11:8]));
  FDRE \width_reg_205_reg[9] 
       (.C(ap_clk),
        .CE(width_reg_2050),
        .D(\width_reg_205_reg[8]_i_1__0_n_6 ),
        .Q(width_reg_205_reg[9]),
        .R(ap_NS_fsm18_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16_4
   (ADDRARDADDR,
    D,
    WEA,
    Padding2D_0_array_ce0,
    \tmp_23_reg_407_reg[9]_0 ,
    input_0_array_0_ce0,
    grp_padding2d_fix16_4_fu_569_ap_start_reg_reg,
    input_0_address0,
    DIADI,
    Q,
    ram_reg,
    ram_reg_0,
    grp_padding2d_fix16_4_fu_569_ap_start_reg,
    grp_padding2d_fix16_4_fu_569_ap_start_reg0,
    ram_reg_1,
    grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0,
    E,
    ram_reg_2,
    SR,
    ap_clk,
    DOADO);
  output [2:0]ADDRARDADDR;
  output [1:0]D;
  output [0:0]WEA;
  output Padding2D_0_array_ce0;
  output [9:0]\tmp_23_reg_407_reg[9]_0 ;
  output input_0_array_0_ce0;
  output grp_padding2d_fix16_4_fu_569_ap_start_reg_reg;
  output [6:0]input_0_address0;
  output [15:0]DIADI;
  input [0:0]Q;
  input [2:0]ram_reg;
  input [2:0]ram_reg_0;
  input grp_padding2d_fix16_4_fu_569_ap_start_reg;
  input grp_padding2d_fix16_4_fu_569_ap_start_reg0;
  input [0:0]ram_reg_1;
  input [9:0]grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0;
  input [0:0]E;
  input ram_reg_2;
  input [0:0]SR;
  input ap_clk;
  input [15:0]DOADO;

  wire [2:0]ADDRARDADDR;
  wire [1:0]D;
  wire [15:0]DIADI;
  wire [15:0]DOADO;
  wire [0:0]E;
  wire Padding2D_0_array_ce0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:1]ap_NS_fsm;
  wire ap_NS_fsm18_out;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire [9:0]data3;
  wire [9:0]data4;
  wire [9:0]grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0;
  wire grp_padding2d_fix16_4_fu_569_ap_done;
  wire grp_padding2d_fix16_4_fu_569_ap_ready;
  wire grp_padding2d_fix16_4_fu_569_ap_start_reg;
  wire grp_padding2d_fix16_4_fu_569_ap_start_reg0;
  wire grp_padding2d_fix16_4_fu_569_ap_start_reg_reg;
  wire [2:0]grp_padding2d_fix16_4_fu_569_input_0_address0;
  wire grp_padding2d_fix16_4_fu_569_input_0_ce0;
  wire [4:0]height_1_fu_177_p2;
  wire [4:0]height_1_reg_355;
  wire [4:0]height_reg_101;
  wire \height_reg_101[4]_i_3_n_0 ;
  wire [6:0]input_0_address0;
  wire input_0_array_0_ce0;
  wire [9:1]next_mul_fu_166_p2;
  wire [9:1]next_mul_reg_347;
  wire \next_mul_reg_347[5]_i_2_n_0 ;
  wire \next_mul_reg_347[5]_i_3_n_0 ;
  wire \next_mul_reg_347[5]_i_4_n_0 ;
  wire \next_mul_reg_347_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_347_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_347_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_347_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_347_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_347_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_347_reg[9]_i_1_n_3 ;
  wire [9:1]output_addr_2_reg_368;
  wire \phi_mul_reg_112_reg_n_0_[1] ;
  wire \phi_mul_reg_112_reg_n_0_[2] ;
  wire \phi_mul_reg_112_reg_n_0_[3] ;
  wire \phi_mul_reg_112_reg_n_0_[4] ;
  wire \phi_mul_reg_112_reg_n_0_[5] ;
  wire \phi_mul_reg_112_reg_n_0_[6] ;
  wire \phi_mul_reg_112_reg_n_0_[7] ;
  wire \phi_mul_reg_112_reg_n_0_[8] ;
  wire \phi_mul_reg_112_reg_n_0_[9] ;
  wire [2:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_29__7_n_0;
  wire ram_reg_i_30__3_n_0;
  wire ram_reg_i_30__4_n_1;
  wire ram_reg_i_30__4_n_2;
  wire ram_reg_i_30__4_n_3;
  wire ram_reg_i_31__7_n_0;
  wire ram_reg_i_32__7_n_0;
  wire ram_reg_i_32__7_n_1;
  wire ram_reg_i_32__7_n_2;
  wire ram_reg_i_32__7_n_3;
  wire ram_reg_i_33__6_n_0;
  wire ram_reg_i_33__7_n_0;
  wire ram_reg_i_34__6_n_0;
  wire ram_reg_i_36__6_n_0;
  wire ram_reg_i_37__5_n_0;
  wire ram_reg_i_38__4_n_0;
  wire ram_reg_i_38__5_n_0;
  wire ram_reg_i_39__4_n_0;
  wire ram_reg_i_39__5_n_0;
  wire ram_reg_i_40__5_n_0;
  wire ram_reg_i_41__4_n_0;
  wire ram_reg_i_43__3_n_0;
  wire ram_reg_i_44__3_n_0;
  wire ram_reg_i_45__5_n_0;
  wire ram_reg_i_46__4_n_0;
  wire ram_reg_i_47__4_n_0;
  wire ram_reg_i_48__5_n_0;
  wire ram_reg_i_49__5_n_0;
  wire ram_reg_i_50__5_n_3;
  wire ram_reg_i_51__4_n_0;
  wire ram_reg_i_52__4_n_0;
  wire ram_reg_i_56__4_n_0;
  wire ram_reg_i_56__4_n_1;
  wire ram_reg_i_56__4_n_2;
  wire ram_reg_i_56__4_n_3;
  wire ram_reg_i_65__3_n_0;
  wire ram_reg_i_65__3_n_1;
  wire ram_reg_i_65__3_n_2;
  wire ram_reg_i_65__3_n_3;
  wire ram_reg_i_73__1_n_0;
  wire ram_reg_i_74__1_n_0;
  wire ram_reg_i_75__1_n_0;
  wire ram_reg_i_76__1_n_0;
  wire ram_reg_i_77__1_n_0;
  wire [9:4]tmp7_fu_230_p2;
  wire [9:2]tmp7_reg_373;
  wire tmp_15_reg_364;
  wire \tmp_15_reg_364[0]_i_1_n_0 ;
  wire tmp_18_reg_394;
  wire \tmp_18_reg_394[0]_i_1_n_0 ;
  wire \tmp_18_reg_394[0]_i_2_n_0 ;
  wire tmp_20_reg_398;
  wire \tmp_20_reg_398[0]_i_1_n_0 ;
  wire [9:0]tmp_23_reg_407;
  wire tmp_23_reg_4070;
  wire \tmp_23_reg_407[3]_i_2_n_0 ;
  wire \tmp_23_reg_407[3]_i_3_n_0 ;
  wire \tmp_23_reg_407[3]_i_4_n_0 ;
  wire \tmp_23_reg_407[3]_i_5_n_0 ;
  wire \tmp_23_reg_407[7]_i_2_n_0 ;
  wire \tmp_23_reg_407_reg[3]_i_1_n_0 ;
  wire \tmp_23_reg_407_reg[3]_i_1_n_1 ;
  wire \tmp_23_reg_407_reg[3]_i_1_n_2 ;
  wire \tmp_23_reg_407_reg[3]_i_1_n_3 ;
  wire \tmp_23_reg_407_reg[7]_i_1_n_0 ;
  wire \tmp_23_reg_407_reg[7]_i_1_n_1 ;
  wire \tmp_23_reg_407_reg[7]_i_1_n_2 ;
  wire \tmp_23_reg_407_reg[7]_i_1_n_3 ;
  wire [9:0]\tmp_23_reg_407_reg[9]_0 ;
  wire \tmp_23_reg_407_reg[9]_i_2_n_3 ;
  wire tmp_s_reg_3600;
  wire \tmp_s_reg_360[0]_i_1_n_0 ;
  wire \tmp_s_reg_360[0]_i_2_n_0 ;
  wire \tmp_s_reg_360_reg_n_0_[0] ;
  wire [4:0]width1_reg_135;
  wire width1_reg_1350;
  wire width2_reg_1240;
  wire width2_reg_124011_out;
  wire [4:0]width2_reg_124_reg__0;
  wire [4:0]width_1_fu_327_p2;
  wire [4:0]width_2_fu_246_p2;
  wire [4:1]width_3_fu_274_p2;
  wire [4:0]width_3_reg_389;
  wire width_3_reg_3890;
  wire width_reg_1460;
  wire width_reg_146016_out;
  wire [4:0]width_reg_146_reg__0;
  wire [3:3]\NLW_next_mul_reg_347_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_i_30__4_CO_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_32__7_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_50__5_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_50__5_O_UNCONNECTED;
  wire [3:1]\NLW_tmp_23_reg_407_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_23_reg_407_reg[9]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(grp_padding2d_fix16_4_fu_569_ap_ready),
        .I1(grp_padding2d_fix16_4_fu_569_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_padding2d_fix16_4_fu_569_ap_done));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \ap_CS_fsm[0]_i_2__3 
       (.I0(ap_CS_fsm_state2),
        .I1(height_reg_101[0]),
        .I2(height_reg_101[1]),
        .I3(height_reg_101[3]),
        .I4(height_reg_101[2]),
        .I5(height_reg_101[4]),
        .O(grp_padding2d_fix16_4_fu_569_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(grp_padding2d_fix16_4_fu_569_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_NS_fsm18_out),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22A2)) 
    \ap_CS_fsm[2]_i_1__13 
       (.I0(grp_padding2d_fix16_4_fu_569_input_0_ce0),
        .I1(\ap_CS_fsm[2]_i_2_n_0 ),
        .I2(\ap_CS_fsm[2]_i_3_n_0 ),
        .I3(\tmp_s_reg_360_reg_n_0_[0] ),
        .I4(tmp_s_reg_3600),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h00008000FFFFFFFF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(width_reg_146_reg__0[4]),
        .I1(width_reg_146_reg__0[3]),
        .I2(width_reg_146_reg__0[2]),
        .I3(width_reg_146_reg__0[1]),
        .I4(width_reg_146_reg__0[0]),
        .I5(\tmp_s_reg_360_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555515555555)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(tmp_15_reg_364),
        .I1(width2_reg_124_reg__0[4]),
        .I2(width2_reg_124_reg__0[3]),
        .I3(width2_reg_124_reg__0[2]),
        .I4(width2_reg_124_reg__0[1]),
        .I5(width2_reg_124_reg__0[0]),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_4__12 
       (.I0(ap_CS_fsm_state2),
        .I1(height_reg_101[0]),
        .I2(height_reg_101[1]),
        .I3(height_reg_101[3]),
        .I4(height_reg_101[2]),
        .I5(height_reg_101[4]),
        .O(tmp_s_reg_3600));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(width_3_reg_3890),
        .I1(width1_reg_135[0]),
        .I2(width1_reg_135[1]),
        .I3(width1_reg_135[4]),
        .I4(width1_reg_135[3]),
        .I5(width1_reg_135[2]),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[4]_i_1__8 
       (.I0(grp_padding2d_fix16_4_fu_569_ap_start_reg0),
        .I1(grp_padding2d_fix16_4_fu_569_ap_ready),
        .I2(grp_padding2d_fix16_4_fu_569_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ram_reg_0[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[5]_i_1__10 
       (.I0(ram_reg_0[1]),
        .I1(grp_padding2d_fix16_4_fu_569_ap_ready),
        .I2(grp_padding2d_fix16_4_fu_569_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_4_fu_569_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_padding2d_fix16_4_fu_569_input_0_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_padding2d_fix16_4_fu_569_ap_start_reg_i_1
       (.I0(grp_padding2d_fix16_4_fu_569_ap_start_reg0),
        .I1(grp_padding2d_fix16_4_fu_569_ap_ready),
        .I2(grp_padding2d_fix16_4_fu_569_ap_start_reg),
        .O(grp_padding2d_fix16_4_fu_569_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \height_1_reg_355[0]_i_1 
       (.I0(height_reg_101[0]),
        .O(height_1_fu_177_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height_1_reg_355[1]_i_1 
       (.I0(height_reg_101[1]),
        .I1(height_reg_101[0]),
        .O(height_1_fu_177_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \height_1_reg_355[2]_i_1 
       (.I0(height_reg_101[2]),
        .I1(height_reg_101[0]),
        .I2(height_reg_101[1]),
        .O(height_1_fu_177_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \height_1_reg_355[3]_i_1 
       (.I0(height_reg_101[3]),
        .I1(height_reg_101[2]),
        .I2(height_reg_101[1]),
        .I3(height_reg_101[0]),
        .O(height_1_fu_177_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \height_1_reg_355[4]_i_1 
       (.I0(height_reg_101[4]),
        .I1(height_reg_101[2]),
        .I2(height_reg_101[3]),
        .I3(height_reg_101[1]),
        .I4(height_reg_101[0]),
        .O(height_1_fu_177_p2[4]));
  FDRE \height_1_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_1_fu_177_p2[0]),
        .Q(height_1_reg_355[0]),
        .R(1'b0));
  FDRE \height_1_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_1_fu_177_p2[1]),
        .Q(height_1_reg_355[1]),
        .R(1'b0));
  FDRE \height_1_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_1_fu_177_p2[2]),
        .Q(height_1_reg_355[2]),
        .R(1'b0));
  FDRE \height_1_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_1_fu_177_p2[3]),
        .Q(height_1_reg_355[3]),
        .R(1'b0));
  FDRE \height_1_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(height_1_fu_177_p2[4]),
        .Q(height_1_reg_355[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \height_reg_101[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_padding2d_fix16_4_fu_569_ap_start_reg),
        .O(ap_NS_fsm19_out));
  LUT6 #(
    .INIT(64'h8A8A888A00000000)) 
    \height_reg_101[4]_i_2 
       (.I0(grp_padding2d_fix16_4_fu_569_input_0_ce0),
        .I1(\tmp_s_reg_360_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[2]_i_3_n_0 ),
        .I3(tmp_15_reg_364),
        .I4(\height_reg_101[4]_i_3_n_0 ),
        .I5(\ap_CS_fsm[2]_i_2_n_0 ),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \height_reg_101[4]_i_3 
       (.I0(width1_reg_135[2]),
        .I1(width1_reg_135[3]),
        .I2(width1_reg_135[4]),
        .I3(width1_reg_135[1]),
        .I4(width1_reg_135[0]),
        .O(\height_reg_101[4]_i_3_n_0 ));
  FDRE \height_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(height_1_reg_355[0]),
        .Q(height_reg_101[0]),
        .R(ap_NS_fsm19_out));
  FDRE \height_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(height_1_reg_355[1]),
        .Q(height_reg_101[1]),
        .R(ap_NS_fsm19_out));
  FDRE \height_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(height_1_reg_355[2]),
        .Q(height_reg_101[2]),
        .R(ap_NS_fsm19_out));
  FDRE \height_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(height_1_reg_355[3]),
        .Q(height_reg_101[3]),
        .R(ap_NS_fsm19_out));
  FDRE \height_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(height_1_reg_355[4]),
        .Q(height_reg_101[4]),
        .R(ap_NS_fsm19_out));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_347[1]_i_1 
       (.I0(\phi_mul_reg_112_reg_n_0_[1] ),
        .O(next_mul_fu_166_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_347[5]_i_2 
       (.I0(\phi_mul_reg_112_reg_n_0_[4] ),
        .O(\next_mul_reg_347[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_347[5]_i_3 
       (.I0(\phi_mul_reg_112_reg_n_0_[3] ),
        .O(\next_mul_reg_347[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_347[5]_i_4 
       (.I0(\phi_mul_reg_112_reg_n_0_[2] ),
        .O(\next_mul_reg_347[5]_i_4_n_0 ));
  FDRE \next_mul_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_166_p2[1]),
        .Q(next_mul_reg_347[1]),
        .R(1'b0));
  FDRE \next_mul_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_166_p2[2]),
        .Q(next_mul_reg_347[2]),
        .R(1'b0));
  FDRE \next_mul_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_166_p2[3]),
        .Q(next_mul_reg_347[3]),
        .R(1'b0));
  FDRE \next_mul_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_166_p2[4]),
        .Q(next_mul_reg_347[4]),
        .R(1'b0));
  FDRE \next_mul_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_166_p2[5]),
        .Q(next_mul_reg_347[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_347_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_347_reg[5]_i_1_n_0 ,\next_mul_reg_347_reg[5]_i_1_n_1 ,\next_mul_reg_347_reg[5]_i_1_n_2 ,\next_mul_reg_347_reg[5]_i_1_n_3 }),
        .CYINIT(\phi_mul_reg_112_reg_n_0_[1] ),
        .DI({\phi_mul_reg_112_reg_n_0_[5] ,\phi_mul_reg_112_reg_n_0_[4] ,\phi_mul_reg_112_reg_n_0_[3] ,\phi_mul_reg_112_reg_n_0_[2] }),
        .O(next_mul_fu_166_p2[5:2]),
        .S({\phi_mul_reg_112_reg_n_0_[5] ,\next_mul_reg_347[5]_i_2_n_0 ,\next_mul_reg_347[5]_i_3_n_0 ,\next_mul_reg_347[5]_i_4_n_0 }));
  FDRE \next_mul_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_166_p2[6]),
        .Q(next_mul_reg_347[6]),
        .R(1'b0));
  FDRE \next_mul_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_166_p2[7]),
        .Q(next_mul_reg_347[7]),
        .R(1'b0));
  FDRE \next_mul_reg_347_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_166_p2[8]),
        .Q(next_mul_reg_347[8]),
        .R(1'b0));
  FDRE \next_mul_reg_347_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_166_p2[9]),
        .Q(next_mul_reg_347[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_347_reg[9]_i_1 
       (.CI(\next_mul_reg_347_reg[5]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_347_reg[9]_i_1_CO_UNCONNECTED [3],\next_mul_reg_347_reg[9]_i_1_n_1 ,\next_mul_reg_347_reg[9]_i_1_n_2 ,\next_mul_reg_347_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul_reg_112_reg_n_0_[8] ,\phi_mul_reg_112_reg_n_0_[7] ,\phi_mul_reg_112_reg_n_0_[6] }),
        .O(next_mul_fu_166_p2[9:6]),
        .S({\phi_mul_reg_112_reg_n_0_[9] ,\phi_mul_reg_112_reg_n_0_[8] ,\phi_mul_reg_112_reg_n_0_[7] ,\phi_mul_reg_112_reg_n_0_[6] }));
  FDRE \output_addr_2_reg_368_reg[1] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(\phi_mul_reg_112_reg_n_0_[1] ),
        .Q(output_addr_2_reg_368[1]),
        .R(1'b0));
  FDRE \output_addr_2_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(\phi_mul_reg_112_reg_n_0_[2] ),
        .Q(output_addr_2_reg_368[2]),
        .R(1'b0));
  FDRE \output_addr_2_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(\phi_mul_reg_112_reg_n_0_[3] ),
        .Q(output_addr_2_reg_368[3]),
        .R(1'b0));
  FDRE \output_addr_2_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(\phi_mul_reg_112_reg_n_0_[4] ),
        .Q(output_addr_2_reg_368[4]),
        .R(1'b0));
  FDRE \output_addr_2_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(\phi_mul_reg_112_reg_n_0_[5] ),
        .Q(output_addr_2_reg_368[5]),
        .R(1'b0));
  FDRE \output_addr_2_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(\phi_mul_reg_112_reg_n_0_[6] ),
        .Q(output_addr_2_reg_368[6]),
        .R(1'b0));
  FDRE \output_addr_2_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(\phi_mul_reg_112_reg_n_0_[7] ),
        .Q(output_addr_2_reg_368[7]),
        .R(1'b0));
  FDRE \output_addr_2_reg_368_reg[8] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(\phi_mul_reg_112_reg_n_0_[8] ),
        .Q(output_addr_2_reg_368[8]),
        .R(1'b0));
  FDRE \output_addr_2_reg_368_reg[9] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(\phi_mul_reg_112_reg_n_0_[9] ),
        .Q(output_addr_2_reg_368[9]),
        .R(1'b0));
  FDRE \phi_mul_reg_112_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(next_mul_reg_347[1]),
        .Q(\phi_mul_reg_112_reg_n_0_[1] ),
        .R(ap_NS_fsm19_out));
  FDRE \phi_mul_reg_112_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(next_mul_reg_347[2]),
        .Q(\phi_mul_reg_112_reg_n_0_[2] ),
        .R(ap_NS_fsm19_out));
  FDRE \phi_mul_reg_112_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(next_mul_reg_347[3]),
        .Q(\phi_mul_reg_112_reg_n_0_[3] ),
        .R(ap_NS_fsm19_out));
  FDRE \phi_mul_reg_112_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(next_mul_reg_347[4]),
        .Q(\phi_mul_reg_112_reg_n_0_[4] ),
        .R(ap_NS_fsm19_out));
  FDRE \phi_mul_reg_112_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(next_mul_reg_347[5]),
        .Q(\phi_mul_reg_112_reg_n_0_[5] ),
        .R(ap_NS_fsm19_out));
  FDRE \phi_mul_reg_112_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(next_mul_reg_347[6]),
        .Q(\phi_mul_reg_112_reg_n_0_[6] ),
        .R(ap_NS_fsm19_out));
  FDRE \phi_mul_reg_112_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(next_mul_reg_347[7]),
        .Q(\phi_mul_reg_112_reg_n_0_[7] ),
        .R(ap_NS_fsm19_out));
  FDRE \phi_mul_reg_112_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(next_mul_reg_347[8]),
        .Q(\phi_mul_reg_112_reg_n_0_[8] ),
        .R(ap_NS_fsm19_out));
  FDRE \phi_mul_reg_112_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm18_out),
        .D(next_mul_reg_347[9]),
        .Q(\phi_mul_reg_112_reg_n_0_[9] ),
        .R(ap_NS_fsm19_out));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_i_10__4
       (.I0(ram_reg_i_45__5_n_0),
        .I1(ram_reg_i_46__4_n_0),
        .I2(ram_reg_0[1]),
        .I3(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[1]),
        .O(\tmp_23_reg_407_reg[9]_0 [1]));
  LUT4 #(
    .INIT(16'hB88B)) 
    ram_reg_i_10__5
       (.I0(ram_reg[1]),
        .I1(ram_reg_0[0]),
        .I2(width1_reg_135[1]),
        .I3(width1_reg_135[0]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_i_11__5
       (.I0(ram_reg_i_47__4_n_0),
        .I1(ram_reg_i_48__5_n_0),
        .I2(ram_reg_0[1]),
        .I3(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[0]),
        .O(\tmp_23_reg_407_reg[9]_0 [0]));
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_i_11__6
       (.I0(ram_reg[0]),
        .I1(ram_reg_0[0]),
        .I2(width1_reg_135[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__3
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[15]),
        .O(DIADI[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__5
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[14]),
        .O(DIADI[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[13]),
        .O(DIADI[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[12]),
        .O(DIADI[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[11]),
        .O(DIADI[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[10]),
        .O(DIADI[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[9]),
        .O(DIADI[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_19__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[8]),
        .O(DIADI[8]));
  LUT5 #(
    .INIT(32'hEFE0E0E0)) 
    ram_reg_i_1__4
       (.I0(ap_CS_fsm_state4),
        .I1(ram_reg_i_29__7_n_0),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_1),
        .I4(ram_reg_0[2]),
        .O(Padding2D_0_array_ce0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ram_reg_i_1__5
       (.I0(E),
        .I1(grp_padding2d_fix16_4_fu_569_input_0_ce0),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_2),
        .O(input_0_array_0_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_20__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[7]),
        .O(DIADI[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[6]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_22__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[5]),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_23__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[4]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_24__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[3]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_25__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[2]),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__6
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[1]),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__5
       (.I0(ap_CS_fsm_state4),
        .I1(DOADO[0]),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hFF080000)) 
    ram_reg_i_28__6
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_20_reg_398),
        .I2(tmp_18_reg_394),
        .I3(ram_reg_i_29__7_n_0),
        .I4(ram_reg_0[1]),
        .O(WEA));
  LUT5 #(
    .INIT(32'hFFFF22A2)) 
    ram_reg_i_29__7
       (.I0(grp_padding2d_fix16_4_fu_569_input_0_ce0),
        .I1(\ap_CS_fsm[2]_i_2_n_0 ),
        .I2(\ap_CS_fsm[2]_i_3_n_0 ),
        .I3(\tmp_s_reg_360_reg_n_0_[0] ),
        .I4(ram_reg_i_49__5_n_0),
        .O(ram_reg_i_29__7_n_0));
  LUT6 #(
    .INIT(64'h888FFFFF888F0000)) 
    ram_reg_i_2__4
       (.I0(tmp_23_reg_407[9]),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_30__3_n_0),
        .I3(ram_reg_i_31__7_n_0),
        .I4(ram_reg_0[1]),
        .I5(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[9]),
        .O(\tmp_23_reg_407_reg[9]_0 [9]));
  LUT5 #(
    .INIT(32'h535300F3)) 
    ram_reg_i_30__3
       (.I0(data4[9]),
        .I1(data3[9]),
        .I2(ram_reg_i_51__4_n_0),
        .I3(output_addr_2_reg_368[9]),
        .I4(ram_reg_i_52__4_n_0),
        .O(ram_reg_i_30__3_n_0));
  CARRY4 ram_reg_i_30__4
       (.CI(ram_reg_i_32__7_n_0),
        .CO({NLW_ram_reg_i_30__4_CO_UNCONNECTED[3],ram_reg_i_30__4_n_1,ram_reg_i_30__4_n_2,ram_reg_i_30__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(input_0_address0[6:3]),
        .S(tmp7_reg_373[9:6]));
  LUT3 #(
    .INIT(8'hF2)) 
    ram_reg_i_31__7
       (.I0(grp_padding2d_fix16_4_fu_569_input_0_ce0),
        .I1(\ap_CS_fsm[2]_i_2_n_0 ),
        .I2(ap_CS_fsm_state4),
        .O(ram_reg_i_31__7_n_0));
  CARRY4 ram_reg_i_32__7
       (.CI(1'b0),
        .CO({ram_reg_i_32__7_n_0,ram_reg_i_32__7_n_1,ram_reg_i_32__7_n_2,ram_reg_i_32__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp7_reg_373[4:2]}),
        .O({input_0_address0[2:0],NLW_ram_reg_i_32__7_O_UNCONNECTED[0]}),
        .S({tmp7_reg_373[5],ram_reg_i_38__4_n_0,ram_reg_i_39__4_n_0,grp_padding2d_fix16_4_fu_569_input_0_address0[2]}));
  LUT5 #(
    .INIT(32'h535300F3)) 
    ram_reg_i_33__6
       (.I0(data4[8]),
        .I1(output_addr_2_reg_368[8]),
        .I2(ram_reg_i_52__4_n_0),
        .I3(data3[8]),
        .I4(ram_reg_i_51__4_n_0),
        .O(ram_reg_i_33__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_33__7
       (.I0(width1_reg_135[1]),
        .I1(width1_reg_135[0]),
        .O(ram_reg_i_33__7_n_0));
  LUT5 #(
    .INIT(32'h535300F3)) 
    ram_reg_i_34__6
       (.I0(data4[7]),
        .I1(output_addr_2_reg_368[7]),
        .I2(ram_reg_i_52__4_n_0),
        .I3(data3[7]),
        .I4(ram_reg_i_51__4_n_0),
        .O(ram_reg_i_34__6_n_0));
  LUT5 #(
    .INIT(32'h535300F3)) 
    ram_reg_i_36__6
       (.I0(data4[6]),
        .I1(output_addr_2_reg_368[6]),
        .I2(ram_reg_i_52__4_n_0),
        .I3(data3[6]),
        .I4(ram_reg_i_51__4_n_0),
        .O(ram_reg_i_36__6_n_0));
  LUT5 #(
    .INIT(32'h535300F3)) 
    ram_reg_i_37__5
       (.I0(data4[5]),
        .I1(data3[5]),
        .I2(ram_reg_i_51__4_n_0),
        .I3(output_addr_2_reg_368[5]),
        .I4(ram_reg_i_52__4_n_0),
        .O(ram_reg_i_37__5_n_0));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    ram_reg_i_38__4
       (.I0(width1_reg_135[4]),
        .I1(width1_reg_135[2]),
        .I2(width1_reg_135[0]),
        .I3(width1_reg_135[1]),
        .I4(width1_reg_135[3]),
        .I5(tmp7_reg_373[4]),
        .O(ram_reg_i_38__4_n_0));
  LUT6 #(
    .INIT(64'hEFECEFECFFFFCFCC)) 
    ram_reg_i_38__5
       (.I0(data4[4]),
        .I1(ram_reg_i_31__7_n_0),
        .I2(ram_reg_i_52__4_n_0),
        .I3(output_addr_2_reg_368[4]),
        .I4(data3[4]),
        .I5(ram_reg_i_51__4_n_0),
        .O(ram_reg_i_38__5_n_0));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    ram_reg_i_39__4
       (.I0(width1_reg_135[3]),
        .I1(width1_reg_135[1]),
        .I2(width1_reg_135[0]),
        .I3(width1_reg_135[2]),
        .I4(tmp7_reg_373[3]),
        .O(ram_reg_i_39__4_n_0));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_i_39__5
       (.I0(ram_reg_i_31__7_n_0),
        .I1(width_reg_146_reg__0[4]),
        .I2(ap_CS_fsm_state4),
        .I3(tmp_23_reg_407[4]),
        .O(ram_reg_i_39__5_n_0));
  LUT6 #(
    .INIT(64'h888FFFFF888F0000)) 
    ram_reg_i_3__4
       (.I0(tmp_23_reg_407[8]),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_33__6_n_0),
        .I3(ram_reg_i_31__7_n_0),
        .I4(ram_reg_0[1]),
        .I5(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[8]),
        .O(\tmp_23_reg_407_reg[9]_0 [8]));
  LUT4 #(
    .INIT(16'h56A9)) 
    ram_reg_i_40__4
       (.I0(width1_reg_135[2]),
        .I1(width1_reg_135[0]),
        .I2(width1_reg_135[1]),
        .I3(tmp7_reg_373[2]),
        .O(grp_padding2d_fix16_4_fu_569_input_0_address0[2]));
  LUT6 #(
    .INIT(64'hEFECEFECFFFFCFCC)) 
    ram_reg_i_40__5
       (.I0(data4[3]),
        .I1(ram_reg_i_31__7_n_0),
        .I2(ram_reg_i_52__4_n_0),
        .I3(output_addr_2_reg_368[3]),
        .I4(data3[3]),
        .I5(ram_reg_i_51__4_n_0),
        .O(ram_reg_i_40__5_n_0));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_i_41__4
       (.I0(ram_reg_i_31__7_n_0),
        .I1(width_reg_146_reg__0[3]),
        .I2(ap_CS_fsm_state4),
        .I3(tmp_23_reg_407[3]),
        .O(ram_reg_i_41__4_n_0));
  LUT6 #(
    .INIT(64'hEFECEFECFFFFCFCC)) 
    ram_reg_i_43__3
       (.I0(data4[2]),
        .I1(ram_reg_i_31__7_n_0),
        .I2(ram_reg_i_52__4_n_0),
        .I3(output_addr_2_reg_368[2]),
        .I4(data3[2]),
        .I5(ram_reg_i_51__4_n_0),
        .O(ram_reg_i_43__3_n_0));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_i_44__3
       (.I0(ram_reg_i_31__7_n_0),
        .I1(width_reg_146_reg__0[2]),
        .I2(ap_CS_fsm_state4),
        .I3(tmp_23_reg_407[2]),
        .O(ram_reg_i_44__3_n_0));
  LUT6 #(
    .INIT(64'hEFECEFECFFFFCFCC)) 
    ram_reg_i_45__5
       (.I0(data4[1]),
        .I1(ram_reg_i_31__7_n_0),
        .I2(ram_reg_i_52__4_n_0),
        .I3(output_addr_2_reg_368[1]),
        .I4(data3[1]),
        .I5(ram_reg_i_51__4_n_0),
        .O(ram_reg_i_45__5_n_0));
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_i_46__4
       (.I0(ram_reg_i_31__7_n_0),
        .I1(width_reg_146_reg__0[1]),
        .I2(ap_CS_fsm_state4),
        .I3(tmp_23_reg_407[1]),
        .O(ram_reg_i_46__4_n_0));
  LUT5 #(
    .INIT(32'hECECFFCC)) 
    ram_reg_i_47__4
       (.I0(data4[0]),
        .I1(ram_reg_i_31__7_n_0),
        .I2(ram_reg_i_52__4_n_0),
        .I3(data3[0]),
        .I4(ram_reg_i_51__4_n_0),
        .O(ram_reg_i_47__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_reg_i_48__5
       (.I0(ram_reg_i_31__7_n_0),
        .I1(width_reg_146_reg__0[0]),
        .I2(ap_CS_fsm_state4),
        .I3(tmp_23_reg_407[0]),
        .O(ram_reg_i_48__5_n_0));
  LUT6 #(
    .INIT(64'h8800000000000002)) 
    ram_reg_i_49__5
       (.I0(width_3_reg_3890),
        .I1(width1_reg_135[0]),
        .I2(width1_reg_135[1]),
        .I3(width1_reg_135[4]),
        .I4(width1_reg_135[3]),
        .I5(width1_reg_135[2]),
        .O(ram_reg_i_49__5_n_0));
  LUT6 #(
    .INIT(64'h888FFFFF888F0000)) 
    ram_reg_i_4__4
       (.I0(tmp_23_reg_407[7]),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_34__6_n_0),
        .I3(ram_reg_i_31__7_n_0),
        .I4(ram_reg_0[1]),
        .I5(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[7]),
        .O(\tmp_23_reg_407_reg[9]_0 [7]));
  CARRY4 ram_reg_i_50__5
       (.CI(ram_reg_i_56__4_n_0),
        .CO({NLW_ram_reg_i_50__5_CO_UNCONNECTED[3:1],ram_reg_i_50__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_50__5_O_UNCONNECTED[3:2],data4[9:8]}),
        .S({1'b0,1'b0,\phi_mul_reg_112_reg_n_0_[9] ,\phi_mul_reg_112_reg_n_0_[8] }));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ram_reg_i_51__4
       (.I0(width_3_reg_3890),
        .I1(width1_reg_135[0]),
        .I2(width1_reg_135[4]),
        .I3(width1_reg_135[3]),
        .I4(width1_reg_135[2]),
        .O(ram_reg_i_51__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_52__4
       (.I0(width1_reg_135[2]),
        .I1(width1_reg_135[3]),
        .I2(width1_reg_135[4]),
        .I3(width1_reg_135[1]),
        .I4(width1_reg_135[0]),
        .I5(width_3_reg_3890),
        .O(ram_reg_i_52__4_n_0));
  CARRY4 ram_reg_i_56__4
       (.CI(ram_reg_i_65__3_n_0),
        .CO({ram_reg_i_56__4_n_0,ram_reg_i_56__4_n_1,ram_reg_i_56__4_n_2,ram_reg_i_56__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_mul_reg_112_reg_n_0_[4] }),
        .O(data4[7:4]),
        .S({\phi_mul_reg_112_reg_n_0_[7] ,\phi_mul_reg_112_reg_n_0_[6] ,\phi_mul_reg_112_reg_n_0_[5] ,ram_reg_i_73__1_n_0}));
  LUT6 #(
    .INIT(64'h888FFFFF888F0000)) 
    ram_reg_i_5__4
       (.I0(tmp_23_reg_407[6]),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_36__6_n_0),
        .I3(ram_reg_i_31__7_n_0),
        .I4(ram_reg_0[1]),
        .I5(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[6]),
        .O(\tmp_23_reg_407_reg[9]_0 [6]));
  CARRY4 ram_reg_i_65__3
       (.CI(1'b0),
        .CO({ram_reg_i_65__3_n_0,ram_reg_i_65__3_n_1,ram_reg_i_65__3_n_2,ram_reg_i_65__3_n_3}),
        .CYINIT(1'b0),
        .DI({\phi_mul_reg_112_reg_n_0_[3] ,\phi_mul_reg_112_reg_n_0_[2] ,\phi_mul_reg_112_reg_n_0_[1] ,1'b0}),
        .O(data4[3:0]),
        .S({ram_reg_i_74__1_n_0,ram_reg_i_75__1_n_0,ram_reg_i_76__1_n_0,ram_reg_i_77__1_n_0}));
  LUT6 #(
    .INIT(64'h888FFFFF888F0000)) 
    ram_reg_i_6__4
       (.I0(tmp_23_reg_407[5]),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_i_37__5_n_0),
        .I3(ram_reg_i_31__7_n_0),
        .I4(ram_reg_0[1]),
        .I5(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[5]),
        .O(\tmp_23_reg_407_reg[9]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_73__1
       (.I0(\phi_mul_reg_112_reg_n_0_[4] ),
        .I1(width2_reg_124_reg__0[4]),
        .O(ram_reg_i_73__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_74__1
       (.I0(\phi_mul_reg_112_reg_n_0_[3] ),
        .I1(width2_reg_124_reg__0[3]),
        .O(ram_reg_i_74__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_75__1
       (.I0(\phi_mul_reg_112_reg_n_0_[2] ),
        .I1(width2_reg_124_reg__0[2]),
        .O(ram_reg_i_75__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_76__1
       (.I0(\phi_mul_reg_112_reg_n_0_[1] ),
        .I1(width2_reg_124_reg__0[1]),
        .O(ram_reg_i_76__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_77__1
       (.I0(width2_reg_124_reg__0[0]),
        .O(ram_reg_i_77__1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_i_7__4
       (.I0(ram_reg_i_38__5_n_0),
        .I1(ram_reg_i_39__5_n_0),
        .I2(ram_reg_0[1]),
        .I3(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[4]),
        .O(\tmp_23_reg_407_reg[9]_0 [4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_i_8__4
       (.I0(ram_reg_i_40__5_n_0),
        .I1(ram_reg_i_41__4_n_0),
        .I2(ram_reg_0[1]),
        .I3(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[3]),
        .O(\tmp_23_reg_407_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'h606F6F606F60606F)) 
    ram_reg_i_9__4
       (.I0(Q),
        .I1(ram_reg[2]),
        .I2(ram_reg_0[0]),
        .I3(width1_reg_135[2]),
        .I4(ram_reg_i_33__7_n_0),
        .I5(tmp7_reg_373[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_i_9__5
       (.I0(ram_reg_i_43__3_n_0),
        .I1(ram_reg_i_44__3_n_0),
        .I2(ram_reg_0[1]),
        .I3(grp_conv2d_fix16_1_fu_395_Padding2D_0_array_address0[2]),
        .O(\tmp_23_reg_407_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp7_reg_373[4]_i_1 
       (.I0(height_reg_101[1]),
        .I1(height_reg_101[2]),
        .O(tmp7_fu_230_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h5A69)) 
    \tmp7_reg_373[5]_i_1 
       (.I0(height_reg_101[3]),
        .I1(height_reg_101[1]),
        .I2(height_reg_101[0]),
        .I3(height_reg_101[2]),
        .O(tmp7_fu_230_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hAA665695)) 
    \tmp7_reg_373[6]_i_1 
       (.I0(height_reg_101[4]),
        .I1(height_reg_101[3]),
        .I2(height_reg_101[2]),
        .I3(height_reg_101[0]),
        .I4(height_reg_101[1]),
        .O(tmp7_fu_230_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h0F2FC24A)) 
    \tmp7_reg_373[7]_i_1 
       (.I0(height_reg_101[3]),
        .I1(height_reg_101[1]),
        .I2(height_reg_101[2]),
        .I3(height_reg_101[0]),
        .I4(height_reg_101[4]),
        .O(tmp7_fu_230_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hF4D00A0B)) 
    \tmp7_reg_373[8]_i_1 
       (.I0(height_reg_101[4]),
        .I1(height_reg_101[0]),
        .I2(height_reg_101[2]),
        .I3(height_reg_101[1]),
        .I4(height_reg_101[3]),
        .O(tmp7_fu_230_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFAFA0001)) 
    \tmp7_reg_373[9]_i_1 
       (.I0(height_reg_101[3]),
        .I1(height_reg_101[1]),
        .I2(height_reg_101[2]),
        .I3(height_reg_101[0]),
        .I4(height_reg_101[4]),
        .O(tmp7_fu_230_p2[9]));
  FDRE \tmp7_reg_373_reg[2] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(height_1_fu_177_p2[0]),
        .Q(tmp7_reg_373[2]),
        .R(1'b0));
  FDRE \tmp7_reg_373_reg[3] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(height_reg_101[1]),
        .Q(tmp7_reg_373[3]),
        .R(1'b0));
  FDRE \tmp7_reg_373_reg[4] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(tmp7_fu_230_p2[4]),
        .Q(tmp7_reg_373[4]),
        .R(1'b0));
  FDRE \tmp7_reg_373_reg[5] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(tmp7_fu_230_p2[5]),
        .Q(tmp7_reg_373[5]),
        .R(1'b0));
  FDRE \tmp7_reg_373_reg[6] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(tmp7_fu_230_p2[6]),
        .Q(tmp7_reg_373[6]),
        .R(1'b0));
  FDRE \tmp7_reg_373_reg[7] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(tmp7_fu_230_p2[7]),
        .Q(tmp7_reg_373[7]),
        .R(1'b0));
  FDRE \tmp7_reg_373_reg[8] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(tmp7_fu_230_p2[8]),
        .Q(tmp7_reg_373[8]),
        .R(1'b0));
  FDRE \tmp7_reg_373_reg[9] 
       (.C(ap_clk),
        .CE(width1_reg_1350),
        .D(tmp7_fu_230_p2[9]),
        .Q(tmp7_reg_373[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF2AAAAAA8)) 
    \tmp_15_reg_364[0]_i_1 
       (.I0(tmp_s_reg_3600),
        .I1(height_reg_101[4]),
        .I2(\tmp_s_reg_360[0]_i_2_n_0 ),
        .I3(height_reg_101[2]),
        .I4(height_reg_101[3]),
        .I5(tmp_15_reg_364),
        .O(\tmp_15_reg_364[0]_i_1_n_0 ));
  FDRE \tmp_15_reg_364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_15_reg_364[0]_i_1_n_0 ),
        .Q(tmp_15_reg_364),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \tmp_18_reg_394[0]_i_1 
       (.I0(\tmp_18_reg_394[0]_i_2_n_0 ),
        .I1(ap_NS_fsm[3]),
        .I2(tmp_18_reg_394),
        .O(\tmp_18_reg_394[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_18_reg_394[0]_i_2 
       (.I0(width1_reg_135[4]),
        .I1(width1_reg_135[2]),
        .I2(width1_reg_135[0]),
        .I3(width1_reg_135[1]),
        .I4(width1_reg_135[3]),
        .O(\tmp_18_reg_394[0]_i_2_n_0 ));
  FDRE \tmp_18_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_18_reg_394[0]_i_1_n_0 ),
        .Q(tmp_18_reg_394),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3FFFFFFEAAAAAAAA)) 
    \tmp_20_reg_398[0]_i_1 
       (.I0(tmp_20_reg_398),
        .I1(width1_reg_135[3]),
        .I2(ram_reg_i_33__7_n_0),
        .I3(width1_reg_135[2]),
        .I4(width1_reg_135[4]),
        .I5(ap_NS_fsm[3]),
        .O(\tmp_20_reg_398[0]_i_1_n_0 ));
  FDRE \tmp_20_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_20_reg_398[0]_i_1_n_0 ),
        .Q(tmp_20_reg_398),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_407[3]_i_2 
       (.I0(\phi_mul_reg_112_reg_n_0_[3] ),
        .I1(width1_reg_135[3]),
        .O(\tmp_23_reg_407[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_407[3]_i_3 
       (.I0(\phi_mul_reg_112_reg_n_0_[2] ),
        .I1(width1_reg_135[2]),
        .O(\tmp_23_reg_407[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_407[3]_i_4 
       (.I0(\phi_mul_reg_112_reg_n_0_[1] ),
        .I1(width1_reg_135[1]),
        .O(\tmp_23_reg_407[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_23_reg_407[3]_i_5 
       (.I0(width1_reg_135[0]),
        .O(\tmp_23_reg_407[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_407[7]_i_2 
       (.I0(\phi_mul_reg_112_reg_n_0_[4] ),
        .I1(width1_reg_135[4]),
        .O(\tmp_23_reg_407[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02AAAAAAAAAAAAA8)) 
    \tmp_23_reg_407[9]_i_1 
       (.I0(width_3_reg_3890),
        .I1(width1_reg_135[0]),
        .I2(width1_reg_135[1]),
        .I3(width1_reg_135[4]),
        .I4(width1_reg_135[3]),
        .I5(width1_reg_135[2]),
        .O(tmp_23_reg_4070));
  FDRE \tmp_23_reg_407_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[0]),
        .Q(tmp_23_reg_407[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_407_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[1]),
        .Q(tmp_23_reg_407[1]),
        .R(1'b0));
  FDRE \tmp_23_reg_407_reg[2] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[2]),
        .Q(tmp_23_reg_407[2]),
        .R(1'b0));
  FDRE \tmp_23_reg_407_reg[3] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[3]),
        .Q(tmp_23_reg_407[3]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_407_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_23_reg_407_reg[3]_i_1_n_0 ,\tmp_23_reg_407_reg[3]_i_1_n_1 ,\tmp_23_reg_407_reg[3]_i_1_n_2 ,\tmp_23_reg_407_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\phi_mul_reg_112_reg_n_0_[3] ,\phi_mul_reg_112_reg_n_0_[2] ,\phi_mul_reg_112_reg_n_0_[1] ,1'b0}),
        .O(data3[3:0]),
        .S({\tmp_23_reg_407[3]_i_2_n_0 ,\tmp_23_reg_407[3]_i_3_n_0 ,\tmp_23_reg_407[3]_i_4_n_0 ,\tmp_23_reg_407[3]_i_5_n_0 }));
  FDRE \tmp_23_reg_407_reg[4] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[4]),
        .Q(tmp_23_reg_407[4]),
        .R(1'b0));
  FDRE \tmp_23_reg_407_reg[5] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[5]),
        .Q(tmp_23_reg_407[5]),
        .R(1'b0));
  FDRE \tmp_23_reg_407_reg[6] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[6]),
        .Q(tmp_23_reg_407[6]),
        .R(1'b0));
  FDRE \tmp_23_reg_407_reg[7] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[7]),
        .Q(tmp_23_reg_407[7]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_407_reg[7]_i_1 
       (.CI(\tmp_23_reg_407_reg[3]_i_1_n_0 ),
        .CO({\tmp_23_reg_407_reg[7]_i_1_n_0 ,\tmp_23_reg_407_reg[7]_i_1_n_1 ,\tmp_23_reg_407_reg[7]_i_1_n_2 ,\tmp_23_reg_407_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_mul_reg_112_reg_n_0_[4] }),
        .O(data3[7:4]),
        .S({\phi_mul_reg_112_reg_n_0_[7] ,\phi_mul_reg_112_reg_n_0_[6] ,\phi_mul_reg_112_reg_n_0_[5] ,\tmp_23_reg_407[7]_i_2_n_0 }));
  FDRE \tmp_23_reg_407_reg[8] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[8]),
        .Q(tmp_23_reg_407[8]),
        .R(1'b0));
  FDRE \tmp_23_reg_407_reg[9] 
       (.C(ap_clk),
        .CE(tmp_23_reg_4070),
        .D(data3[9]),
        .Q(tmp_23_reg_407[9]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_407_reg[9]_i_2 
       (.CI(\tmp_23_reg_407_reg[7]_i_1_n_0 ),
        .CO({\NLW_tmp_23_reg_407_reg[9]_i_2_CO_UNCONNECTED [3:1],\tmp_23_reg_407_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_23_reg_407_reg[9]_i_2_O_UNCONNECTED [3:2],data3[9:8]}),
        .S({1'b0,1'b0,\phi_mul_reg_112_reg_n_0_[9] ,\phi_mul_reg_112_reg_n_0_[8] }));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \tmp_s_reg_360[0]_i_1 
       (.I0(height_reg_101[3]),
        .I1(height_reg_101[2]),
        .I2(\tmp_s_reg_360[0]_i_2_n_0 ),
        .I3(height_reg_101[4]),
        .I4(tmp_s_reg_3600),
        .I5(\tmp_s_reg_360_reg_n_0_[0] ),
        .O(\tmp_s_reg_360[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_s_reg_360[0]_i_2 
       (.I0(height_reg_101[1]),
        .I1(height_reg_101[0]),
        .O(\tmp_s_reg_360[0]_i_2_n_0 ));
  FDRE \tmp_s_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_s_reg_360[0]_i_1_n_0 ),
        .Q(\tmp_s_reg_360_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h02AAAAAAAAAAAAA8)) 
    \width1_reg_135[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(height_reg_101[1]),
        .I2(height_reg_101[0]),
        .I3(height_reg_101[3]),
        .I4(height_reg_101[2]),
        .I5(height_reg_101[4]),
        .O(width1_reg_1350));
  FDRE \width1_reg_135_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width_3_reg_389[0]),
        .Q(width1_reg_135[0]),
        .R(width1_reg_1350));
  FDRE \width1_reg_135_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width_3_reg_389[1]),
        .Q(width1_reg_135[1]),
        .R(width1_reg_1350));
  FDRE \width1_reg_135_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width_3_reg_389[2]),
        .Q(width1_reg_135[2]),
        .R(width1_reg_1350));
  FDRE \width1_reg_135_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width_3_reg_389[3]),
        .Q(width1_reg_135[3]),
        .R(width1_reg_1350));
  FDRE \width1_reg_135_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width_3_reg_389[4]),
        .Q(width1_reg_135[4]),
        .R(width1_reg_1350));
  LUT1 #(
    .INIT(2'h1)) 
    \width2_reg_124[0]_i_1 
       (.I0(width2_reg_124_reg__0[0]),
        .O(width_2_fu_246_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \width2_reg_124[1]_i_1 
       (.I0(width2_reg_124_reg__0[0]),
        .I1(width2_reg_124_reg__0[1]),
        .O(width_2_fu_246_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \width2_reg_124[2]_i_1 
       (.I0(width2_reg_124_reg__0[2]),
        .I1(width2_reg_124_reg__0[1]),
        .I2(width2_reg_124_reg__0[0]),
        .O(width_2_fu_246_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \width2_reg_124[3]_i_1 
       (.I0(width2_reg_124_reg__0[3]),
        .I1(width2_reg_124_reg__0[2]),
        .I2(width2_reg_124_reg__0[0]),
        .I3(width2_reg_124_reg__0[1]),
        .O(width_2_fu_246_p2[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \width2_reg_124[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(height_reg_101[0]),
        .I2(height_reg_101[3]),
        .I3(height_reg_101[2]),
        .I4(height_reg_101[4]),
        .O(width2_reg_1240));
  LUT3 #(
    .INIT(8'h08)) 
    \width2_reg_124[4]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_0 ),
        .I1(grp_padding2d_fix16_4_fu_569_input_0_ce0),
        .I2(\tmp_s_reg_360_reg_n_0_[0] ),
        .O(width2_reg_124011_out));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \width2_reg_124[4]_i_3 
       (.I0(width2_reg_124_reg__0[4]),
        .I1(width2_reg_124_reg__0[1]),
        .I2(width2_reg_124_reg__0[0]),
        .I3(width2_reg_124_reg__0[2]),
        .I4(width2_reg_124_reg__0[3]),
        .O(width_2_fu_246_p2[4]));
  FDRE \width2_reg_124_reg[0] 
       (.C(ap_clk),
        .CE(width2_reg_124011_out),
        .D(width_2_fu_246_p2[0]),
        .Q(width2_reg_124_reg__0[0]),
        .R(width2_reg_1240));
  FDRE \width2_reg_124_reg[1] 
       (.C(ap_clk),
        .CE(width2_reg_124011_out),
        .D(width_2_fu_246_p2[1]),
        .Q(width2_reg_124_reg__0[1]),
        .R(width2_reg_1240));
  FDRE \width2_reg_124_reg[2] 
       (.C(ap_clk),
        .CE(width2_reg_124011_out),
        .D(width_2_fu_246_p2[2]),
        .Q(width2_reg_124_reg__0[2]),
        .R(width2_reg_1240));
  FDRE \width2_reg_124_reg[3] 
       (.C(ap_clk),
        .CE(width2_reg_124011_out),
        .D(width_2_fu_246_p2[3]),
        .Q(width2_reg_124_reg__0[3]),
        .R(width2_reg_1240));
  FDRE \width2_reg_124_reg[4] 
       (.C(ap_clk),
        .CE(width2_reg_124011_out),
        .D(width_2_fu_246_p2[4]),
        .Q(width2_reg_124_reg__0[4]),
        .R(width2_reg_1240));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \width_3_reg_389[0]_i_1 
       (.I0(width1_reg_135[0]),
        .O(grp_padding2d_fix16_4_fu_569_input_0_address0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \width_3_reg_389[1]_i_1 
       (.I0(width1_reg_135[0]),
        .I1(width1_reg_135[1]),
        .O(width_3_fu_274_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \width_3_reg_389[2]_i_1 
       (.I0(width1_reg_135[2]),
        .I1(width1_reg_135[0]),
        .I2(width1_reg_135[1]),
        .O(width_3_fu_274_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \width_3_reg_389[3]_i_1 
       (.I0(width1_reg_135[3]),
        .I1(width1_reg_135[1]),
        .I2(width1_reg_135[0]),
        .I3(width1_reg_135[2]),
        .O(width_3_fu_274_p2[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \width_3_reg_389[4]_i_1 
       (.I0(tmp_15_reg_364),
        .I1(grp_padding2d_fix16_4_fu_569_input_0_ce0),
        .I2(\tmp_s_reg_360_reg_n_0_[0] ),
        .O(width_3_reg_3890));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \width_3_reg_389[4]_i_2 
       (.I0(width1_reg_135[4]),
        .I1(width1_reg_135[2]),
        .I2(width1_reg_135[0]),
        .I3(width1_reg_135[1]),
        .I4(width1_reg_135[3]),
        .O(width_3_fu_274_p2[4]));
  FDRE \width_3_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(width_3_reg_3890),
        .D(grp_padding2d_fix16_4_fu_569_input_0_address0[0]),
        .Q(width_3_reg_389[0]),
        .R(1'b0));
  FDRE \width_3_reg_389_reg[1] 
       (.C(ap_clk),
        .CE(width_3_reg_3890),
        .D(width_3_fu_274_p2[1]),
        .Q(width_3_reg_389[1]),
        .R(1'b0));
  FDRE \width_3_reg_389_reg[2] 
       (.C(ap_clk),
        .CE(width_3_reg_3890),
        .D(width_3_fu_274_p2[2]),
        .Q(width_3_reg_389[2]),
        .R(1'b0));
  FDRE \width_3_reg_389_reg[3] 
       (.C(ap_clk),
        .CE(width_3_reg_3890),
        .D(width_3_fu_274_p2[3]),
        .Q(width_3_reg_389[3]),
        .R(1'b0));
  FDRE \width_3_reg_389_reg[4] 
       (.C(ap_clk),
        .CE(width_3_reg_3890),
        .D(width_3_fu_274_p2[4]),
        .Q(width_3_reg_389[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \width_reg_146[0]_i_1 
       (.I0(width_reg_146_reg__0[0]),
        .O(width_1_fu_327_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \width_reg_146[1]_i_1 
       (.I0(width_reg_146_reg__0[0]),
        .I1(width_reg_146_reg__0[1]),
        .O(width_1_fu_327_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \width_reg_146[2]_i_1 
       (.I0(width_reg_146_reg__0[2]),
        .I1(width_reg_146_reg__0[1]),
        .I2(width_reg_146_reg__0[0]),
        .O(width_1_fu_327_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \width_reg_146[3]_i_1 
       (.I0(width_reg_146_reg__0[3]),
        .I1(width_reg_146_reg__0[2]),
        .I2(width_reg_146_reg__0[0]),
        .I3(width_reg_146_reg__0[1]),
        .O(width_1_fu_327_p2[3]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \width_reg_146[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(height_reg_101[4]),
        .I2(height_reg_101[1]),
        .I3(height_reg_101[0]),
        .I4(height_reg_101[2]),
        .I5(height_reg_101[3]),
        .O(width_reg_1460));
  LUT2 #(
    .INIT(4'h2)) 
    \width_reg_146[4]_i_2 
       (.I0(grp_padding2d_fix16_4_fu_569_input_0_ce0),
        .I1(\ap_CS_fsm[2]_i_2_n_0 ),
        .O(width_reg_146016_out));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \width_reg_146[4]_i_3 
       (.I0(width_reg_146_reg__0[4]),
        .I1(width_reg_146_reg__0[1]),
        .I2(width_reg_146_reg__0[0]),
        .I3(width_reg_146_reg__0[2]),
        .I4(width_reg_146_reg__0[3]),
        .O(width_1_fu_327_p2[4]));
  FDRE \width_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(width_reg_146016_out),
        .D(width_1_fu_327_p2[0]),
        .Q(width_reg_146_reg__0[0]),
        .R(width_reg_1460));
  FDRE \width_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(width_reg_146016_out),
        .D(width_1_fu_327_p2[1]),
        .Q(width_reg_146_reg__0[1]),
        .R(width_reg_1460));
  FDRE \width_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(width_reg_146016_out),
        .D(width_1_fu_327_p2[2]),
        .Q(width_reg_146_reg__0[2]),
        .R(width_reg_1460));
  FDRE \width_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(width_reg_146016_out),
        .D(width_1_fu_327_p2[3]),
        .Q(width_reg_146_reg__0[3]),
        .R(width_reg_1460));
  FDRE \width_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(width_reg_146016_out),
        .D(width_1_fu_327_p2[4]),
        .Q(width_reg_146_reg__0[4]),
        .R(width_reg_1460));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16
   (D,
    UpSampling2D_1_array_ce0,
    ADDRARDADDR,
    WEA,
    \ap_CS_fsm_reg[5]_0 ,
    Conv2D_3_array_ce0,
    \ap_CS_fsm_reg[25] ,
    Conv2D_3_array_address0,
    Q,
    grp_up_sampling2d_fix16_fu_543_ap_start_reg,
    input_r_ce0,
    input_r_address0,
    SR,
    ap_clk);
  output [1:0]D;
  output UpSampling2D_1_array_ce0;
  output [13:0]ADDRARDADDR;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[5]_0 ;
  output Conv2D_3_array_ce0;
  output \ap_CS_fsm_reg[25] ;
  output [11:0]Conv2D_3_array_address0;
  input [2:0]Q;
  input grp_up_sampling2d_fix16_fu_543_ap_start_reg;
  input input_r_ce0;
  input [13:0]input_r_address0;
  input [0:0]SR;
  input ap_clk;

  wire [13:0]ADDRARDADDR;
  wire [11:0]B;
  wire [11:0]C;
  wire [11:0]Conv2D_3_array_address0;
  wire Conv2D_3_array_ce0;
  wire [1:0]D;
  wire [2:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire UpSampling2D_1_array_ce0;
  wire [1:0]WEA;
  wire \ap_CS_fsm[2]_i_4__10_n_0 ;
  wire \ap_CS_fsm[2]_i_5__10_n_0 ;
  wire \ap_CS_fsm[2]_i_6__10_n_0 ;
  wire \ap_CS_fsm[2]_i_7__10_n_0 ;
  wire \ap_CS_fsm[2]_i_8__11_n_0 ;
  wire \ap_CS_fsm[2]_i_9__10_n_0 ;
  wire \ap_CS_fsm[3]_i_4__2_n_0 ;
  wire \ap_CS_fsm[3]_i_5__2_n_0 ;
  wire \ap_CS_fsm[3]_i_6__2_n_0 ;
  wire \ap_CS_fsm[3]_i_7__2_n_0 ;
  wire \ap_CS_fsm[3]_i_8__1_n_0 ;
  wire \ap_CS_fsm[3]_i_9__3_n_0 ;
  wire \ap_CS_fsm[5]_i_1__11_n_0 ;
  wire \ap_CS_fsm[5]_i_4__5_n_0 ;
  wire \ap_CS_fsm[5]_i_5__5_n_0 ;
  wire \ap_CS_fsm[5]_i_6__5_n_0 ;
  wire \ap_CS_fsm[5]_i_7__5_n_0 ;
  wire \ap_CS_fsm[5]_i_8__4_n_0 ;
  wire \ap_CS_fsm[5]_i_9__6_n_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[2]_i_2__10_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__10_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__10_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__10_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__10_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__2_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_i_2__5_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__5_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__5_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__5_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__5_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire exitcond2_fu_181_p2;
  wire exitcond3_fu_170_p2;
  wire exitcond_fu_230_p2;
  wire [13:0]grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0;
  wire grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0;
  wire grp_up_sampling2d_fix16_fu_543_ap_start_reg;
  wire [13:0]input_r_address0;
  wire input_r_ce0;
  wire [13:2]next_mul3_fu_160_p2;
  wire [13:2]next_mul3_reg_313;
  wire \next_mul3_reg_313[6]_i_2_n_0 ;
  wire \next_mul3_reg_313[6]_i_3_n_0 ;
  wire \next_mul3_reg_313_reg[10]_i_1_n_0 ;
  wire \next_mul3_reg_313_reg[10]_i_1_n_1 ;
  wire \next_mul3_reg_313_reg[10]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[10]_i_1_n_3 ;
  wire \next_mul3_reg_313_reg[13]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[13]_i_1_n_3 ;
  wire \next_mul3_reg_313_reg[6]_i_1_n_0 ;
  wire \next_mul3_reg_313_reg[6]_i_1_n_1 ;
  wire \next_mul3_reg_313_reg[6]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[6]_i_1_n_3 ;
  wire [11:1]next_mul_fu_165_p2;
  wire [11:1]next_mul_reg_318;
  wire \next_mul_reg_318[5]_i_2_n_0 ;
  wire \next_mul_reg_318[5]_i_3_n_0 ;
  wire \next_mul_reg_318_reg[11]_i_1_n_3 ;
  wire \next_mul_reg_318_reg[5]_i_1_n_0 ;
  wire \next_mul_reg_318_reg[5]_i_1_n_1 ;
  wire \next_mul_reg_318_reg[5]_i_1_n_2 ;
  wire \next_mul_reg_318_reg[5]_i_1_n_3 ;
  wire \next_mul_reg_318_reg[9]_i_1_n_0 ;
  wire \next_mul_reg_318_reg[9]_i_1_n_1 ;
  wire \next_mul_reg_318_reg[9]_i_1_n_2 ;
  wire \next_mul_reg_318_reg[9]_i_1_n_3 ;
  wire [15:0]out_d_1_fu_175_p2;
  wire [15:0]out_d_1_reg_326;
  wire \out_d_1_reg_326_reg[12]_i_1_n_0 ;
  wire \out_d_1_reg_326_reg[12]_i_1_n_1 ;
  wire \out_d_1_reg_326_reg[12]_i_1_n_2 ;
  wire \out_d_1_reg_326_reg[12]_i_1_n_3 ;
  wire \out_d_1_reg_326_reg[15]_i_1_n_2 ;
  wire \out_d_1_reg_326_reg[15]_i_1_n_3 ;
  wire \out_d_1_reg_326_reg[4]_i_1_n_0 ;
  wire \out_d_1_reg_326_reg[4]_i_1_n_1 ;
  wire \out_d_1_reg_326_reg[4]_i_1_n_2 ;
  wire \out_d_1_reg_326_reg[4]_i_1_n_3 ;
  wire \out_d_1_reg_326_reg[8]_i_1_n_0 ;
  wire \out_d_1_reg_326_reg[8]_i_1_n_1 ;
  wire \out_d_1_reg_326_reg[8]_i_1_n_2 ;
  wire \out_d_1_reg_326_reg[8]_i_1_n_3 ;
  wire out_d_reg_87;
  wire \out_d_reg_87_reg_n_0_[0] ;
  wire \out_d_reg_87_reg_n_0_[10] ;
  wire \out_d_reg_87_reg_n_0_[11] ;
  wire \out_d_reg_87_reg_n_0_[12] ;
  wire \out_d_reg_87_reg_n_0_[13] ;
  wire \out_d_reg_87_reg_n_0_[14] ;
  wire \out_d_reg_87_reg_n_0_[15] ;
  wire \out_d_reg_87_reg_n_0_[1] ;
  wire \out_d_reg_87_reg_n_0_[2] ;
  wire \out_d_reg_87_reg_n_0_[3] ;
  wire \out_d_reg_87_reg_n_0_[4] ;
  wire \out_d_reg_87_reg_n_0_[5] ;
  wire \out_d_reg_87_reg_n_0_[6] ;
  wire \out_d_reg_87_reg_n_0_[7] ;
  wire \out_d_reg_87_reg_n_0_[8] ;
  wire \out_d_reg_87_reg_n_0_[9] ;
  wire [15:0]out_h_1_fu_186_p2;
  wire [15:0]out_h_1_reg_334;
  wire \out_h_1_reg_334_reg[12]_i_1_n_0 ;
  wire \out_h_1_reg_334_reg[12]_i_1_n_1 ;
  wire \out_h_1_reg_334_reg[12]_i_1_n_2 ;
  wire \out_h_1_reg_334_reg[12]_i_1_n_3 ;
  wire \out_h_1_reg_334_reg[15]_i_1_n_2 ;
  wire \out_h_1_reg_334_reg[15]_i_1_n_3 ;
  wire \out_h_1_reg_334_reg[4]_i_1_n_0 ;
  wire \out_h_1_reg_334_reg[4]_i_1_n_1 ;
  wire \out_h_1_reg_334_reg[4]_i_1_n_2 ;
  wire \out_h_1_reg_334_reg[4]_i_1_n_3 ;
  wire \out_h_1_reg_334_reg[8]_i_1_n_0 ;
  wire \out_h_1_reg_334_reg[8]_i_1_n_1 ;
  wire \out_h_1_reg_334_reg[8]_i_1_n_2 ;
  wire \out_h_1_reg_334_reg[8]_i_1_n_3 ;
  wire out_h_reg_1220;
  wire \out_h_reg_122_reg_n_0_[0] ;
  wire [15:0]out_w_1_fu_235_p2;
  wire \out_w_1_reg_362_reg[12]_i_1_n_0 ;
  wire \out_w_1_reg_362_reg[12]_i_1_n_1 ;
  wire \out_w_1_reg_362_reg[12]_i_1_n_2 ;
  wire \out_w_1_reg_362_reg[12]_i_1_n_3 ;
  wire \out_w_1_reg_362_reg[15]_i_1_n_2 ;
  wire \out_w_1_reg_362_reg[15]_i_1_n_3 ;
  wire \out_w_1_reg_362_reg[4]_i_1_n_0 ;
  wire \out_w_1_reg_362_reg[4]_i_1_n_1 ;
  wire \out_w_1_reg_362_reg[4]_i_1_n_2 ;
  wire \out_w_1_reg_362_reg[4]_i_1_n_3 ;
  wire \out_w_1_reg_362_reg[8]_i_1_n_0 ;
  wire \out_w_1_reg_362_reg[8]_i_1_n_1 ;
  wire \out_w_1_reg_362_reg[8]_i_1_n_2 ;
  wire \out_w_1_reg_362_reg[8]_i_1_n_3 ;
  wire \out_w_1_reg_362_reg_n_0_[0] ;
  wire \out_w_1_reg_362_reg_n_0_[13] ;
  wire \out_w_1_reg_362_reg_n_0_[14] ;
  wire \out_w_1_reg_362_reg_n_0_[15] ;
  wire [15:0]out_w_reg_133;
  wire [13:2]phi_mul2_reg_110;
  wire [11:1]phi_mul_reg_98;
  wire tmp2_reg_3440;
  wire tmp_10_fu_255_p2_i_10_n_0;
  wire tmp_10_fu_255_p2_i_11_n_0;
  wire tmp_10_fu_255_p2_i_12_n_0;
  wire tmp_10_fu_255_p2_i_13_n_0;
  wire tmp_10_fu_255_p2_i_14_n_0;
  wire tmp_10_fu_255_p2_i_15_n_0;
  wire tmp_10_fu_255_p2_i_1_n_1;
  wire tmp_10_fu_255_p2_i_1_n_2;
  wire tmp_10_fu_255_p2_i_1_n_3;
  wire tmp_10_fu_255_p2_i_2_n_0;
  wire tmp_10_fu_255_p2_i_2_n_1;
  wire tmp_10_fu_255_p2_i_2_n_2;
  wire tmp_10_fu_255_p2_i_2_n_3;
  wire tmp_10_fu_255_p2_i_3_n_0;
  wire tmp_10_fu_255_p2_i_3_n_1;
  wire tmp_10_fu_255_p2_i_3_n_2;
  wire tmp_10_fu_255_p2_i_3_n_3;
  wire tmp_10_fu_255_p2_i_4_n_0;
  wire tmp_10_fu_255_p2_i_5_n_0;
  wire tmp_10_fu_255_p2_i_6_n_0;
  wire tmp_10_fu_255_p2_i_7_n_0;
  wire tmp_10_fu_255_p2_i_8_n_0;
  wire tmp_10_fu_255_p2_i_9_n_0;
  wire tmp_13_reg_3720;
  wire tmp_13_reg_372_reg_i_10_n_0;
  wire tmp_13_reg_372_reg_i_11_n_0;
  wire tmp_13_reg_372_reg_i_12_n_0;
  wire tmp_13_reg_372_reg_i_13_n_0;
  wire tmp_13_reg_372_reg_i_14_n_0;
  wire tmp_13_reg_372_reg_i_15_n_0;
  wire tmp_13_reg_372_reg_i_16_n_0;
  wire tmp_13_reg_372_reg_i_17_n_0;
  wire tmp_13_reg_372_reg_i_18_n_0;
  wire tmp_13_reg_372_reg_i_19_n_0;
  wire tmp_13_reg_372_reg_i_2_n_3;
  wire tmp_13_reg_372_reg_i_2_n_6;
  wire tmp_13_reg_372_reg_i_2_n_7;
  wire tmp_13_reg_372_reg_i_3_n_0;
  wire tmp_13_reg_372_reg_i_3_n_1;
  wire tmp_13_reg_372_reg_i_3_n_2;
  wire tmp_13_reg_372_reg_i_3_n_3;
  wire tmp_13_reg_372_reg_i_3_n_4;
  wire tmp_13_reg_372_reg_i_3_n_5;
  wire tmp_13_reg_372_reg_i_3_n_6;
  wire tmp_13_reg_372_reg_i_3_n_7;
  wire tmp_13_reg_372_reg_i_4_n_0;
  wire tmp_13_reg_372_reg_i_4_n_1;
  wire tmp_13_reg_372_reg_i_4_n_2;
  wire tmp_13_reg_372_reg_i_4_n_3;
  wire tmp_13_reg_372_reg_i_4_n_4;
  wire tmp_13_reg_372_reg_i_4_n_5;
  wire tmp_13_reg_372_reg_i_4_n_6;
  wire tmp_13_reg_372_reg_i_4_n_7;
  wire tmp_13_reg_372_reg_i_5_n_0;
  wire tmp_13_reg_372_reg_i_5_n_1;
  wire tmp_13_reg_372_reg_i_5_n_2;
  wire tmp_13_reg_372_reg_i_5_n_3;
  wire tmp_13_reg_372_reg_i_5_n_4;
  wire tmp_13_reg_372_reg_i_5_n_5;
  wire tmp_13_reg_372_reg_i_5_n_6;
  wire tmp_13_reg_372_reg_i_5_n_7;
  wire tmp_13_reg_372_reg_i_6_n_0;
  wire tmp_13_reg_372_reg_i_7_n_0;
  wire tmp_13_reg_372_reg_i_8_n_0;
  wire tmp_13_reg_372_reg_i_9_n_0;
  wire [14:0]tmp_9_fu_202_p1;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__10_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__10_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__2_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__5_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_313_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_313_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_next_mul_reg_318_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_next_mul_reg_318_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_d_1_reg_326_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_1_reg_326_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_1_reg_334_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_1_reg_334_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_1_reg_362_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_1_reg_362_reg[15]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_10_fu_255_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_10_fu_255_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_10_fu_255_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_10_fu_255_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_10_fu_255_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_tmp_10_fu_255_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_10_fu_255_p2_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp_10_fu_255_p2_i_1_CO_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_13_reg_372_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_13_reg_372_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_13_reg_372_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_13_reg_372_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp_13_reg_372_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_13_reg_372_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_13_reg_372_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_13_reg_372_reg_i_2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_543_ap_start_reg),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond3_fu_170_p2),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_543_ap_start_reg),
        .I2(exitcond2_fu_181_p2),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(exitcond3_fu_170_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_up_sampling2d_fix16_fu_543_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[1]),
        .I1(exitcond3_fu_170_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_up_sampling2d_fix16_fu_543_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_170_p2),
        .I2(Conv2D_3_array_ce0),
        .I3(exitcond_fu_230_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__10 
       (.I0(\out_d_reg_87_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__10 
       (.I0(\out_d_reg_87_reg_n_0_[14] ),
        .I1(\out_d_reg_87_reg_n_0_[13] ),
        .I2(\out_d_reg_87_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__10 
       (.I0(\out_d_reg_87_reg_n_0_[11] ),
        .I1(\out_d_reg_87_reg_n_0_[10] ),
        .I2(\out_d_reg_87_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__10 
       (.I0(\out_d_reg_87_reg_n_0_[8] ),
        .I1(\out_d_reg_87_reg_n_0_[7] ),
        .I2(\out_d_reg_87_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__10_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_8__11 
       (.I0(\out_d_reg_87_reg_n_0_[5] ),
        .I1(\out_d_reg_87_reg_n_0_[4] ),
        .I2(\out_d_reg_87_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_8__11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__10 
       (.I0(\out_d_reg_87_reg_n_0_[2] ),
        .I1(\out_d_reg_87_reg_n_0_[1] ),
        .I2(\out_d_reg_87_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond2_fu_181_p2),
        .O(tmp2_reg_3440));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4__2 
       (.I0(tmp_9_fu_202_p1[14]),
        .O(\ap_CS_fsm[3]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5__2 
       (.I0(tmp_9_fu_202_p1[13]),
        .I1(tmp_9_fu_202_p1[12]),
        .I2(tmp_9_fu_202_p1[11]),
        .O(\ap_CS_fsm[3]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6__2 
       (.I0(tmp_9_fu_202_p1[10]),
        .I1(tmp_9_fu_202_p1[9]),
        .I2(tmp_9_fu_202_p1[8]),
        .O(\ap_CS_fsm[3]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7__2 
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(tmp_9_fu_202_p1[6]),
        .I2(tmp_9_fu_202_p1[5]),
        .O(\ap_CS_fsm[3]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[3]_i_8__1 
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(tmp_9_fu_202_p1[4]),
        .I2(tmp_9_fu_202_p1[3]),
        .O(\ap_CS_fsm[3]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_9__3 
       (.I0(tmp_9_fu_202_p1[0]),
        .I1(tmp_9_fu_202_p1[1]),
        .I2(\out_h_reg_122_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__6 
       (.I0(RSTC),
        .I1(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[5]_i_1__11 
       (.I0(exitcond_fu_230_p2),
        .I1(Conv2D_3_array_ce0),
        .O(\ap_CS_fsm[5]_i_1__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_4__5 
       (.I0(out_w_reg_133[15]),
        .O(\ap_CS_fsm[5]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_5__5 
       (.I0(out_w_reg_133[14]),
        .I1(out_w_reg_133[13]),
        .I2(out_w_reg_133[12]),
        .O(\ap_CS_fsm[5]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6__5 
       (.I0(out_w_reg_133[11]),
        .I1(out_w_reg_133[10]),
        .I2(out_w_reg_133[9]),
        .O(\ap_CS_fsm[5]_i_6__5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7__5 
       (.I0(out_w_reg_133[8]),
        .I1(out_w_reg_133[7]),
        .I2(out_w_reg_133[6]),
        .O(\ap_CS_fsm[5]_i_7__5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[5]_i_8__4 
       (.I0(out_w_reg_133[3]),
        .I1(out_w_reg_133[5]),
        .I2(out_w_reg_133[4]),
        .O(\ap_CS_fsm[5]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[5]_i_9__6 
       (.I0(out_w_reg_133[1]),
        .I1(out_w_reg_133[2]),
        .I2(out_w_reg_133[0]),
        .O(\ap_CS_fsm[5]_i_9__6_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__10 
       (.CI(\ap_CS_fsm_reg[2]_i_3__10_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__10_CO_UNCONNECTED [3:2],exitcond3_fu_170_p2,\ap_CS_fsm_reg[2]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__10_n_0 ,\ap_CS_fsm[2]_i_5__10_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__10 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__10_n_0 ,\ap_CS_fsm_reg[2]_i_3__10_n_1 ,\ap_CS_fsm_reg[2]_i_3__10_n_2 ,\ap_CS_fsm_reg[2]_i_3__10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__10_n_0 ,\ap_CS_fsm[2]_i_7__10_n_0 ,\ap_CS_fsm[2]_i_8__11_n_0 ,\ap_CS_fsm[2]_i_9__10_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp2_reg_3440),
        .Q(RSTC),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__2 
       (.CI(\ap_CS_fsm_reg[3]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__2_CO_UNCONNECTED [3:2],exitcond2_fu_181_p2,\ap_CS_fsm_reg[3]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__2_n_0 ,\ap_CS_fsm[3]_i_5__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__2_n_0 ,\ap_CS_fsm_reg[3]_i_3__2_n_1 ,\ap_CS_fsm_reg[3]_i_3__2_n_2 ,\ap_CS_fsm_reg[3]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6__2_n_0 ,\ap_CS_fsm[3]_i_7__2_n_0 ,\ap_CS_fsm[3]_i_8__1_n_0 ,\ap_CS_fsm[3]_i_9__3_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Conv2D_3_array_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__11_n_0 ),
        .Q(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__5 
       (.CI(\ap_CS_fsm_reg[5]_i_3__5_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2__5_CO_UNCONNECTED [3:2],exitcond_fu_230_p2,\ap_CS_fsm_reg[5]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4__5_n_0 ,\ap_CS_fsm[5]_i_5__5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__5 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__5_n_0 ,\ap_CS_fsm_reg[5]_i_3__5_n_1 ,\ap_CS_fsm_reg[5]_i_3__5_n_2 ,\ap_CS_fsm_reg[5]_i_3__5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_6__5_n_0 ,\ap_CS_fsm[5]_i_7__5_n_0 ,\ap_CS_fsm[5]_i_8__4_n_0 ,\ap_CS_fsm[5]_i_9__6_n_0 }));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_up_sampling2d_fix16_fu_543_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(exitcond3_fu_170_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_up_sampling2d_fix16_fu_543_ap_start_reg),
        .O(\ap_CS_fsm_reg[25] ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[2]_i_1 
       (.I0(phi_mul2_reg_110[2]),
        .O(next_mul3_fu_160_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[6]_i_2 
       (.I0(phi_mul2_reg_110[4]),
        .O(\next_mul3_reg_313[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[6]_i_3 
       (.I0(phi_mul2_reg_110[3]),
        .O(\next_mul3_reg_313[6]_i_3_n_0 ));
  FDRE \next_mul3_reg_313_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[10]),
        .Q(next_mul3_reg_313[10]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[10]_i_1 
       (.CI(\next_mul3_reg_313_reg[6]_i_1_n_0 ),
        .CO({\next_mul3_reg_313_reg[10]_i_1_n_0 ,\next_mul3_reg_313_reg[10]_i_1_n_1 ,\next_mul3_reg_313_reg[10]_i_1_n_2 ,\next_mul3_reg_313_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_110[10:7]),
        .O(next_mul3_fu_160_p2[10:7]),
        .S(phi_mul2_reg_110[10:7]));
  FDRE \next_mul3_reg_313_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[11]),
        .Q(next_mul3_reg_313[11]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[12]),
        .Q(next_mul3_reg_313[12]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[13]),
        .Q(next_mul3_reg_313[13]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[13]_i_1 
       (.CI(\next_mul3_reg_313_reg[10]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_313_reg[13]_i_1_CO_UNCONNECTED [3:2],\next_mul3_reg_313_reg[13]_i_1_n_2 ,\next_mul3_reg_313_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul2_reg_110[12:11]}),
        .O({\NLW_next_mul3_reg_313_reg[13]_i_1_O_UNCONNECTED [3],next_mul3_fu_160_p2[13:11]}),
        .S({1'b0,phi_mul2_reg_110[13:11]}));
  FDRE \next_mul3_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[2]),
        .Q(next_mul3_reg_313[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[3]),
        .Q(next_mul3_reg_313[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[4]),
        .Q(next_mul3_reg_313[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[5]),
        .Q(next_mul3_reg_313[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[6]),
        .Q(next_mul3_reg_313[6]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_313_reg[6]_i_1_n_0 ,\next_mul3_reg_313_reg[6]_i_1_n_1 ,\next_mul3_reg_313_reg[6]_i_1_n_2 ,\next_mul3_reg_313_reg[6]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_110[2]),
        .DI(phi_mul2_reg_110[6:3]),
        .O(next_mul3_fu_160_p2[6:3]),
        .S({phi_mul2_reg_110[6:5],\next_mul3_reg_313[6]_i_2_n_0 ,\next_mul3_reg_313[6]_i_3_n_0 }));
  FDRE \next_mul3_reg_313_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[7]),
        .Q(next_mul3_reg_313[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[8]),
        .Q(next_mul3_reg_313[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[9]),
        .Q(next_mul3_reg_313[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[1]_i_1 
       (.I0(phi_mul_reg_98[1]),
        .O(next_mul_fu_165_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[5]_i_2 
       (.I0(phi_mul_reg_98[3]),
        .O(\next_mul_reg_318[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[5]_i_3 
       (.I0(phi_mul_reg_98[2]),
        .O(\next_mul_reg_318[5]_i_3_n_0 ));
  FDRE \next_mul_reg_318_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[10]),
        .Q(next_mul_reg_318[10]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[11]),
        .Q(next_mul_reg_318[11]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[11]_i_1 
       (.CI(\next_mul_reg_318_reg[9]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_318_reg[11]_i_1_CO_UNCONNECTED [3:1],\next_mul_reg_318_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_98[10]}),
        .O({\NLW_next_mul_reg_318_reg[11]_i_1_O_UNCONNECTED [3:2],next_mul_fu_165_p2[11:10]}),
        .S({1'b0,1'b0,phi_mul_reg_98[11:10]}));
  FDRE \next_mul_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[1]),
        .Q(next_mul_reg_318[1]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[2]),
        .Q(next_mul_reg_318[2]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[3]),
        .Q(next_mul_reg_318[3]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[4]),
        .Q(next_mul_reg_318[4]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[5]),
        .Q(next_mul_reg_318[5]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_318_reg[5]_i_1_n_0 ,\next_mul_reg_318_reg[5]_i_1_n_1 ,\next_mul_reg_318_reg[5]_i_1_n_2 ,\next_mul_reg_318_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_98[1]),
        .DI(phi_mul_reg_98[5:2]),
        .O(next_mul_fu_165_p2[5:2]),
        .S({phi_mul_reg_98[5:4],\next_mul_reg_318[5]_i_2_n_0 ,\next_mul_reg_318[5]_i_3_n_0 }));
  FDRE \next_mul_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[6]),
        .Q(next_mul_reg_318[6]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[7]),
        .Q(next_mul_reg_318[7]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[8]),
        .Q(next_mul_reg_318[8]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[9]),
        .Q(next_mul_reg_318[9]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[9]_i_1 
       (.CI(\next_mul_reg_318_reg[5]_i_1_n_0 ),
        .CO({\next_mul_reg_318_reg[9]_i_1_n_0 ,\next_mul_reg_318_reg[9]_i_1_n_1 ,\next_mul_reg_318_reg[9]_i_1_n_2 ,\next_mul_reg_318_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_98[9:6]),
        .O(next_mul_fu_165_p2[9:6]),
        .S(phi_mul_reg_98[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_1_reg_326[0]_i_1 
       (.I0(\out_d_reg_87_reg_n_0_[0] ),
        .O(out_d_1_fu_175_p2[0]));
  FDRE \out_d_1_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[0]),
        .Q(out_d_1_reg_326[0]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[10]),
        .Q(out_d_1_reg_326[10]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[11]),
        .Q(out_d_1_reg_326[11]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[12]),
        .Q(out_d_1_reg_326[12]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[12]_i_1 
       (.CI(\out_d_1_reg_326_reg[8]_i_1_n_0 ),
        .CO({\out_d_1_reg_326_reg[12]_i_1_n_0 ,\out_d_1_reg_326_reg[12]_i_1_n_1 ,\out_d_1_reg_326_reg[12]_i_1_n_2 ,\out_d_1_reg_326_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[12:9]),
        .S({\out_d_reg_87_reg_n_0_[12] ,\out_d_reg_87_reg_n_0_[11] ,\out_d_reg_87_reg_n_0_[10] ,\out_d_reg_87_reg_n_0_[9] }));
  FDRE \out_d_1_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[13]),
        .Q(out_d_1_reg_326[13]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[14]),
        .Q(out_d_1_reg_326[14]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[15]),
        .Q(out_d_1_reg_326[15]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[15]_i_1 
       (.CI(\out_d_1_reg_326_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_d_1_reg_326_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_d_1_reg_326_reg[15]_i_1_n_2 ,\out_d_1_reg_326_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_1_reg_326_reg[15]_i_1_O_UNCONNECTED [3],out_d_1_fu_175_p2[15:13]}),
        .S({1'b0,\out_d_reg_87_reg_n_0_[15] ,\out_d_reg_87_reg_n_0_[14] ,\out_d_reg_87_reg_n_0_[13] }));
  FDRE \out_d_1_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[1]),
        .Q(out_d_1_reg_326[1]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[2]),
        .Q(out_d_1_reg_326[2]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[3]),
        .Q(out_d_1_reg_326[3]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[4]),
        .Q(out_d_1_reg_326[4]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_d_1_reg_326_reg[4]_i_1_n_0 ,\out_d_1_reg_326_reg[4]_i_1_n_1 ,\out_d_1_reg_326_reg[4]_i_1_n_2 ,\out_d_1_reg_326_reg[4]_i_1_n_3 }),
        .CYINIT(\out_d_reg_87_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[4:1]),
        .S({\out_d_reg_87_reg_n_0_[4] ,\out_d_reg_87_reg_n_0_[3] ,\out_d_reg_87_reg_n_0_[2] ,\out_d_reg_87_reg_n_0_[1] }));
  FDRE \out_d_1_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[5]),
        .Q(out_d_1_reg_326[5]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[6]),
        .Q(out_d_1_reg_326[6]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[7]),
        .Q(out_d_1_reg_326[7]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[8]),
        .Q(out_d_1_reg_326[8]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[8]_i_1 
       (.CI(\out_d_1_reg_326_reg[4]_i_1_n_0 ),
        .CO({\out_d_1_reg_326_reg[8]_i_1_n_0 ,\out_d_1_reg_326_reg[8]_i_1_n_1 ,\out_d_1_reg_326_reg[8]_i_1_n_2 ,\out_d_1_reg_326_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[8:5]),
        .S({\out_d_reg_87_reg_n_0_[8] ,\out_d_reg_87_reg_n_0_[7] ,\out_d_reg_87_reg_n_0_[6] ,\out_d_reg_87_reg_n_0_[5] }));
  FDRE \out_d_1_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[9]),
        .Q(out_d_1_reg_326[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_87[15]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_543_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond2_fu_181_p2),
        .O(out_d_reg_87));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_87[15]_i_2 
       (.I0(exitcond2_fu_181_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[0]),
        .Q(\out_d_reg_87_reg_n_0_[0] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[10]),
        .Q(\out_d_reg_87_reg_n_0_[10] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[11]),
        .Q(\out_d_reg_87_reg_n_0_[11] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[12]),
        .Q(\out_d_reg_87_reg_n_0_[12] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[13]),
        .Q(\out_d_reg_87_reg_n_0_[13] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[14]),
        .Q(\out_d_reg_87_reg_n_0_[14] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[15]),
        .Q(\out_d_reg_87_reg_n_0_[15] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[1]),
        .Q(\out_d_reg_87_reg_n_0_[1] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[2]),
        .Q(\out_d_reg_87_reg_n_0_[2] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[3]),
        .Q(\out_d_reg_87_reg_n_0_[3] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[4]),
        .Q(\out_d_reg_87_reg_n_0_[4] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[5]),
        .Q(\out_d_reg_87_reg_n_0_[5] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[6]),
        .Q(\out_d_reg_87_reg_n_0_[6] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[7]),
        .Q(\out_d_reg_87_reg_n_0_[7] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[8]),
        .Q(\out_d_reg_87_reg_n_0_[8] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[9]),
        .Q(\out_d_reg_87_reg_n_0_[9] ),
        .R(out_d_reg_87));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_1_reg_334[0]_i_1 
       (.I0(\out_h_reg_122_reg_n_0_[0] ),
        .O(out_h_1_fu_186_p2[0]));
  FDRE \out_h_1_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[0]),
        .Q(out_h_1_reg_334[0]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[10]),
        .Q(out_h_1_reg_334[10]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[11]),
        .Q(out_h_1_reg_334[11]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[12]),
        .Q(out_h_1_reg_334[12]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[12]_i_1 
       (.CI(\out_h_1_reg_334_reg[8]_i_1_n_0 ),
        .CO({\out_h_1_reg_334_reg[12]_i_1_n_0 ,\out_h_1_reg_334_reg[12]_i_1_n_1 ,\out_h_1_reg_334_reg[12]_i_1_n_2 ,\out_h_1_reg_334_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[12:9]),
        .S(tmp_9_fu_202_p1[11:8]));
  FDRE \out_h_1_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[13]),
        .Q(out_h_1_reg_334[13]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[14]),
        .Q(out_h_1_reg_334[14]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[15]),
        .Q(out_h_1_reg_334[15]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[15]_i_1 
       (.CI(\out_h_1_reg_334_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_h_1_reg_334_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_h_1_reg_334_reg[15]_i_1_n_2 ,\out_h_1_reg_334_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_1_reg_334_reg[15]_i_1_O_UNCONNECTED [3],out_h_1_fu_186_p2[15:13]}),
        .S({1'b0,tmp_9_fu_202_p1[14:12]}));
  FDRE \out_h_1_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[1]),
        .Q(out_h_1_reg_334[1]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[2]),
        .Q(out_h_1_reg_334[2]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[3]),
        .Q(out_h_1_reg_334[3]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[4]),
        .Q(out_h_1_reg_334[4]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_h_1_reg_334_reg[4]_i_1_n_0 ,\out_h_1_reg_334_reg[4]_i_1_n_1 ,\out_h_1_reg_334_reg[4]_i_1_n_2 ,\out_h_1_reg_334_reg[4]_i_1_n_3 }),
        .CYINIT(\out_h_reg_122_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[4:1]),
        .S(tmp_9_fu_202_p1[3:0]));
  FDRE \out_h_1_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[5]),
        .Q(out_h_1_reg_334[5]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[6]),
        .Q(out_h_1_reg_334[6]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[7]),
        .Q(out_h_1_reg_334[7]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[8]),
        .Q(out_h_1_reg_334[8]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[8]_i_1 
       (.CI(\out_h_1_reg_334_reg[4]_i_1_n_0 ),
        .CO({\out_h_1_reg_334_reg[8]_i_1_n_0 ,\out_h_1_reg_334_reg[8]_i_1_n_1 ,\out_h_1_reg_334_reg[8]_i_1_n_2 ,\out_h_1_reg_334_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[8:5]),
        .S(tmp_9_fu_202_p1[7:4]));
  FDRE \out_h_1_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[9]),
        .Q(out_h_1_reg_334[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_122[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_170_p2),
        .O(out_h_reg_1220));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_122[15]_i_2 
       (.I0(Conv2D_3_array_ce0),
        .I1(exitcond_fu_230_p2),
        .O(ap_NS_fsm1));
  FDRE \out_h_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[0]),
        .Q(\out_h_reg_122_reg_n_0_[0] ),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[10]),
        .Q(tmp_9_fu_202_p1[9]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[11]),
        .Q(tmp_9_fu_202_p1[10]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[12]),
        .Q(tmp_9_fu_202_p1[11]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[13]),
        .Q(tmp_9_fu_202_p1[12]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[14]),
        .Q(tmp_9_fu_202_p1[13]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[15]),
        .Q(tmp_9_fu_202_p1[14]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[1]),
        .Q(tmp_9_fu_202_p1[0]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[2]),
        .Q(tmp_9_fu_202_p1[1]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[3]),
        .Q(tmp_9_fu_202_p1[2]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[4]),
        .Q(tmp_9_fu_202_p1[3]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[5]),
        .Q(tmp_9_fu_202_p1[4]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[6]),
        .Q(tmp_9_fu_202_p1[5]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[7]),
        .Q(tmp_9_fu_202_p1[6]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[8]),
        .Q(tmp_9_fu_202_p1[7]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[9]),
        .Q(tmp_9_fu_202_p1[8]),
        .R(out_h_reg_1220));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_1_reg_362[0]_i_1 
       (.I0(out_w_reg_133[0]),
        .O(out_w_1_fu_235_p2[0]));
  FDRE \out_w_1_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[0]),
        .Q(\out_w_1_reg_362_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[10] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[10]),
        .Q(C[9]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[11] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[11]),
        .Q(C[10]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[12] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[12]),
        .Q(C[11]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[12]_i_1 
       (.CI(\out_w_1_reg_362_reg[8]_i_1_n_0 ),
        .CO({\out_w_1_reg_362_reg[12]_i_1_n_0 ,\out_w_1_reg_362_reg[12]_i_1_n_1 ,\out_w_1_reg_362_reg[12]_i_1_n_2 ,\out_w_1_reg_362_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[12:9]),
        .S(out_w_reg_133[12:9]));
  FDRE \out_w_1_reg_362_reg[13] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[13]),
        .Q(\out_w_1_reg_362_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[14] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[14]),
        .Q(\out_w_1_reg_362_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[15] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[15]),
        .Q(\out_w_1_reg_362_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[15]_i_1 
       (.CI(\out_w_1_reg_362_reg[12]_i_1_n_0 ),
        .CO({\NLW_out_w_1_reg_362_reg[15]_i_1_CO_UNCONNECTED [3:2],\out_w_1_reg_362_reg[15]_i_1_n_2 ,\out_w_1_reg_362_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_1_reg_362_reg[15]_i_1_O_UNCONNECTED [3],out_w_1_fu_235_p2[15:13]}),
        .S({1'b0,out_w_reg_133[15:13]}));
  FDRE \out_w_1_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[1]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[2]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[3]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[4]),
        .Q(C[3]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_w_1_reg_362_reg[4]_i_1_n_0 ,\out_w_1_reg_362_reg[4]_i_1_n_1 ,\out_w_1_reg_362_reg[4]_i_1_n_2 ,\out_w_1_reg_362_reg[4]_i_1_n_3 }),
        .CYINIT(out_w_reg_133[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[4:1]),
        .S(out_w_reg_133[4:1]));
  FDRE \out_w_1_reg_362_reg[5] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[5]),
        .Q(C[4]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[6] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[6]),
        .Q(C[5]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[7] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[7]),
        .Q(C[6]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[8] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[8]),
        .Q(C[7]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[8]_i_1 
       (.CI(\out_w_1_reg_362_reg[4]_i_1_n_0 ),
        .CO({\out_w_1_reg_362_reg[8]_i_1_n_0 ,\out_w_1_reg_362_reg[8]_i_1_n_1 ,\out_w_1_reg_362_reg[8]_i_1_n_2 ,\out_w_1_reg_362_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[8:5]),
        .S(out_w_reg_133[8:5]));
  FDRE \out_w_1_reg_362_reg[9] 
       (.C(ap_clk),
        .CE(Conv2D_3_array_ce0),
        .D(out_w_1_fu_235_p2[9]),
        .Q(C[8]),
        .R(1'b0));
  FDRE \out_w_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[0] ),
        .Q(out_w_reg_133[0]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[9]),
        .Q(out_w_reg_133[10]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[10]),
        .Q(out_w_reg_133[11]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[11]),
        .Q(out_w_reg_133[12]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[13] ),
        .Q(out_w_reg_133[13]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[14] ),
        .Q(out_w_reg_133[14]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[15] ),
        .Q(out_w_reg_133[15]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[0]),
        .Q(out_w_reg_133[1]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[1]),
        .Q(out_w_reg_133[2]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[2]),
        .Q(out_w_reg_133[3]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[3]),
        .Q(out_w_reg_133[4]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[4]),
        .Q(out_w_reg_133[5]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[5]),
        .Q(out_w_reg_133[6]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[6]),
        .Q(out_w_reg_133[7]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[7]),
        .Q(out_w_reg_133[8]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .D(C[8]),
        .Q(out_w_reg_133[9]),
        .R(RSTC));
  FDRE \phi_mul2_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[10]),
        .Q(phi_mul2_reg_110[10]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[11]),
        .Q(phi_mul2_reg_110[11]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[12]),
        .Q(phi_mul2_reg_110[12]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[13]),
        .Q(phi_mul2_reg_110[13]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[2]),
        .Q(phi_mul2_reg_110[2]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[3]),
        .Q(phi_mul2_reg_110[3]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[4]),
        .Q(phi_mul2_reg_110[4]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[5]),
        .Q(phi_mul2_reg_110[5]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[6]),
        .Q(phi_mul2_reg_110[6]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[7]),
        .Q(phi_mul2_reg_110[7]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[8]),
        .Q(phi_mul2_reg_110[8]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[9]),
        .Q(phi_mul2_reg_110[9]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[10]),
        .Q(phi_mul_reg_98[10]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[11]),
        .Q(phi_mul_reg_98[11]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[1]),
        .Q(phi_mul_reg_98[1]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[2]),
        .Q(phi_mul_reg_98[2]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[3]),
        .Q(phi_mul_reg_98[3]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[4]),
        .Q(phi_mul_reg_98[4]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[5]),
        .Q(phi_mul_reg_98[5]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[6]),
        .Q(phi_mul_reg_98[6]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[7]),
        .Q(phi_mul_reg_98[7]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[8]),
        .Q(phi_mul_reg_98[8]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[9]),
        .Q(phi_mul_reg_98[9]),
        .R(out_d_reg_87));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[5]),
        .I1(Q[1]),
        .I2(input_r_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[4]),
        .I1(Q[1]),
        .I2(input_r_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[3]),
        .I1(Q[1]),
        .I2(input_r_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[2]),
        .I1(Q[1]),
        .I2(input_r_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_14__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[1]),
        .I1(Q[1]),
        .I2(input_r_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_15__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[0]),
        .I1(Q[1]),
        .I2(input_r_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_16__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .O(WEA[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_i_1__3
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .I2(input_r_ce0),
        .I3(Q[2]),
        .O(UpSampling2D_1_array_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_2__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[13]),
        .I1(Q[1]),
        .I2(input_r_address0[13]),
        .O(ADDRARDADDR[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[12]),
        .I1(Q[1]),
        .I2(input_r_address0[12]),
        .O(ADDRARDADDR[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[11]),
        .I1(Q[1]),
        .I2(input_r_address0[11]),
        .O(ADDRARDADDR[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[10]),
        .I1(Q[1]),
        .I2(input_r_address0[10]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[9]),
        .I1(Q[1]),
        .I2(input_r_address0[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[8]),
        .I1(Q[1]),
        .I2(input_r_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[7]),
        .I1(Q[1]),
        .I2(input_r_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__4
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0[6]),
        .I1(Q[1]),
        .I2(input_r_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_2_i_1__1
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_5_i_1__1
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[5]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_7_i_1__1
       (.I0(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[5]_0 [1]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_10_fu_255_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_10_fu_255_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[11],B[11],B[11],B[11],B[11],B[11],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_10_fu_255_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_10_fu_255_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_10_fu_255_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp2_reg_3440),
        .CEC(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_10_fu_255_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_10_fu_255_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_10_fu_255_p2_P_UNCONNECTED[47:12],Conv2D_3_array_address0}),
        .PATTERNBDETECT(NLW_tmp_10_fu_255_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_10_fu_255_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_10_fu_255_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_10_fu_255_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_10_fu_255_p2_i_1
       (.CI(tmp_10_fu_255_p2_i_2_n_0),
        .CO({NLW_tmp_10_fu_255_p2_i_1_CO_UNCONNECTED[3],tmp_10_fu_255_p2_i_1_n_1,tmp_10_fu_255_p2_i_1_n_2,tmp_10_fu_255_p2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_9_fu_202_p1[10:8]}),
        .O(B[11:8]),
        .S({tmp_10_fu_255_p2_i_4_n_0,tmp_10_fu_255_p2_i_5_n_0,tmp_10_fu_255_p2_i_6_n_0,tmp_10_fu_255_p2_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_10
       (.I0(tmp_9_fu_202_p1[5]),
        .I1(phi_mul_reg_98[5]),
        .O(tmp_10_fu_255_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_11
       (.I0(tmp_9_fu_202_p1[4]),
        .I1(phi_mul_reg_98[4]),
        .O(tmp_10_fu_255_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_12
       (.I0(tmp_9_fu_202_p1[3]),
        .I1(phi_mul_reg_98[3]),
        .O(tmp_10_fu_255_p2_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_13
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(phi_mul_reg_98[2]),
        .O(tmp_10_fu_255_p2_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_14
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(phi_mul_reg_98[1]),
        .O(tmp_10_fu_255_p2_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_10_fu_255_p2_i_15
       (.I0(tmp_9_fu_202_p1[0]),
        .O(tmp_10_fu_255_p2_i_15_n_0));
  CARRY4 tmp_10_fu_255_p2_i_2
       (.CI(tmp_10_fu_255_p2_i_3_n_0),
        .CO({tmp_10_fu_255_p2_i_2_n_0,tmp_10_fu_255_p2_i_2_n_1,tmp_10_fu_255_p2_i_2_n_2,tmp_10_fu_255_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[7:4]),
        .O(B[7:4]),
        .S({tmp_10_fu_255_p2_i_8_n_0,tmp_10_fu_255_p2_i_9_n_0,tmp_10_fu_255_p2_i_10_n_0,tmp_10_fu_255_p2_i_11_n_0}));
  CARRY4 tmp_10_fu_255_p2_i_3
       (.CI(1'b0),
        .CO({tmp_10_fu_255_p2_i_3_n_0,tmp_10_fu_255_p2_i_3_n_1,tmp_10_fu_255_p2_i_3_n_2,tmp_10_fu_255_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[3:0]),
        .O(B[3:0]),
        .S({tmp_10_fu_255_p2_i_12_n_0,tmp_10_fu_255_p2_i_13_n_0,tmp_10_fu_255_p2_i_14_n_0,tmp_10_fu_255_p2_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_4
       (.I0(tmp_9_fu_202_p1[11]),
        .I1(phi_mul_reg_98[11]),
        .O(tmp_10_fu_255_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_5
       (.I0(tmp_9_fu_202_p1[10]),
        .I1(phi_mul_reg_98[10]),
        .O(tmp_10_fu_255_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_6
       (.I0(tmp_9_fu_202_p1[9]),
        .I1(phi_mul_reg_98[9]),
        .O(tmp_10_fu_255_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_7
       (.I0(tmp_9_fu_202_p1[8]),
        .I1(phi_mul_reg_98[8]),
        .O(tmp_10_fu_255_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_8
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(phi_mul_reg_98[7]),
        .O(tmp_10_fu_255_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_fu_255_p2_i_9
       (.I0(tmp_9_fu_202_p1[6]),
        .I1(phi_mul_reg_98[6]),
        .O(tmp_10_fu_255_p2_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_13_reg_372_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_13_reg_372_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_7,tmp_13_reg_372_reg_i_3_n_4,tmp_13_reg_372_reg_i_3_n_5,tmp_13_reg_372_reg_i_3_n_6,tmp_13_reg_372_reg_i_3_n_7,tmp_13_reg_372_reg_i_4_n_4,tmp_13_reg_372_reg_i_4_n_5,tmp_13_reg_372_reg_i_4_n_6,tmp_13_reg_372_reg_i_4_n_7,tmp_13_reg_372_reg_i_5_n_4,tmp_13_reg_372_reg_i_5_n_5,tmp_13_reg_372_reg_i_5_n_6,tmp_13_reg_372_reg_i_5_n_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_13_reg_372_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_1_reg_362_reg_n_0_[13] ,C,\out_w_1_reg_362_reg_n_0_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_13_reg_372_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_13_reg_372_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp2_reg_3440),
        .CEC(grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(tmp_13_reg_3720),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_13_reg_372_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_13_reg_372_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_13_reg_372_reg_P_UNCONNECTED[47:14],grp_up_sampling2d_fix16_fu_543_UpSampling2D_1_array_address0}),
        .PATTERNBDETECT(NLW_tmp_13_reg_372_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_13_reg_372_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_13_reg_372_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_13_reg_372_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_13_reg_372_reg_i_1
       (.I0(Conv2D_3_array_ce0),
        .I1(exitcond_fu_230_p2),
        .O(tmp_13_reg_3720));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_10
       (.I0(tmp_9_fu_202_p1[8]),
        .I1(phi_mul2_reg_110[9]),
        .O(tmp_13_reg_372_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_11
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(phi_mul2_reg_110[8]),
        .O(tmp_13_reg_372_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_12
       (.I0(tmp_9_fu_202_p1[6]),
        .I1(phi_mul2_reg_110[7]),
        .O(tmp_13_reg_372_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_13
       (.I0(tmp_9_fu_202_p1[5]),
        .I1(phi_mul2_reg_110[6]),
        .O(tmp_13_reg_372_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_14
       (.I0(tmp_9_fu_202_p1[4]),
        .I1(phi_mul2_reg_110[5]),
        .O(tmp_13_reg_372_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_15
       (.I0(tmp_9_fu_202_p1[3]),
        .I1(phi_mul2_reg_110[4]),
        .O(tmp_13_reg_372_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_16
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(phi_mul2_reg_110[3]),
        .O(tmp_13_reg_372_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_17
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(phi_mul2_reg_110[2]),
        .O(tmp_13_reg_372_reg_i_17_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_13_reg_372_reg_i_18
       (.I0(tmp_9_fu_202_p1[0]),
        .O(tmp_13_reg_372_reg_i_18_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_13_reg_372_reg_i_19
       (.I0(\out_h_reg_122_reg_n_0_[0] ),
        .O(tmp_13_reg_372_reg_i_19_n_0));
  CARRY4 tmp_13_reg_372_reg_i_2
       (.CI(tmp_13_reg_372_reg_i_3_n_0),
        .CO({NLW_tmp_13_reg_372_reg_i_2_CO_UNCONNECTED[3:1],tmp_13_reg_372_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_9_fu_202_p1[11]}),
        .O({NLW_tmp_13_reg_372_reg_i_2_O_UNCONNECTED[3:2],tmp_13_reg_372_reg_i_2_n_6,tmp_13_reg_372_reg_i_2_n_7}),
        .S({1'b0,1'b0,tmp_13_reg_372_reg_i_6_n_0,tmp_13_reg_372_reg_i_7_n_0}));
  CARRY4 tmp_13_reg_372_reg_i_3
       (.CI(tmp_13_reg_372_reg_i_4_n_0),
        .CO({tmp_13_reg_372_reg_i_3_n_0,tmp_13_reg_372_reg_i_3_n_1,tmp_13_reg_372_reg_i_3_n_2,tmp_13_reg_372_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[10:7]),
        .O({tmp_13_reg_372_reg_i_3_n_4,tmp_13_reg_372_reg_i_3_n_5,tmp_13_reg_372_reg_i_3_n_6,tmp_13_reg_372_reg_i_3_n_7}),
        .S({tmp_13_reg_372_reg_i_8_n_0,tmp_13_reg_372_reg_i_9_n_0,tmp_13_reg_372_reg_i_10_n_0,tmp_13_reg_372_reg_i_11_n_0}));
  CARRY4 tmp_13_reg_372_reg_i_4
       (.CI(tmp_13_reg_372_reg_i_5_n_0),
        .CO({tmp_13_reg_372_reg_i_4_n_0,tmp_13_reg_372_reg_i_4_n_1,tmp_13_reg_372_reg_i_4_n_2,tmp_13_reg_372_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[6:3]),
        .O({tmp_13_reg_372_reg_i_4_n_4,tmp_13_reg_372_reg_i_4_n_5,tmp_13_reg_372_reg_i_4_n_6,tmp_13_reg_372_reg_i_4_n_7}),
        .S({tmp_13_reg_372_reg_i_12_n_0,tmp_13_reg_372_reg_i_13_n_0,tmp_13_reg_372_reg_i_14_n_0,tmp_13_reg_372_reg_i_15_n_0}));
  CARRY4 tmp_13_reg_372_reg_i_5
       (.CI(1'b0),
        .CO({tmp_13_reg_372_reg_i_5_n_0,tmp_13_reg_372_reg_i_5_n_1,tmp_13_reg_372_reg_i_5_n_2,tmp_13_reg_372_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_202_p1[2:0],\out_h_reg_122_reg_n_0_[0] }),
        .O({tmp_13_reg_372_reg_i_5_n_4,tmp_13_reg_372_reg_i_5_n_5,tmp_13_reg_372_reg_i_5_n_6,tmp_13_reg_372_reg_i_5_n_7}),
        .S({tmp_13_reg_372_reg_i_16_n_0,tmp_13_reg_372_reg_i_17_n_0,tmp_13_reg_372_reg_i_18_n_0,tmp_13_reg_372_reg_i_19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_6
       (.I0(tmp_9_fu_202_p1[12]),
        .I1(phi_mul2_reg_110[13]),
        .O(tmp_13_reg_372_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_7
       (.I0(tmp_9_fu_202_p1[11]),
        .I1(phi_mul2_reg_110[12]),
        .O(tmp_13_reg_372_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_8
       (.I0(tmp_9_fu_202_p1[10]),
        .I1(phi_mul2_reg_110[11]),
        .O(tmp_13_reg_372_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_13_reg_372_reg_i_9
       (.I0(tmp_9_fu_202_p1[9]),
        .I1(phi_mul2_reg_110[10]),
        .O(tmp_13_reg_372_reg_i_9_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16_1
   (D,
    UpSampling2D_0_array_ce0,
    WEA,
    ADDRARDADDR,
    Conv2D_2_array_ce0,
    \ap_CS_fsm_reg[19] ,
    Conv2D_2_array_address0,
    Q,
    grp_up_sampling2d_fix16_1_fu_556_ap_start_reg,
    input_r_ce0,
    input_r_address0,
    SR,
    ap_clk);
  output [1:0]D;
  output UpSampling2D_0_array_ce0;
  output [0:0]WEA;
  output [10:0]ADDRARDADDR;
  output Conv2D_2_array_ce0;
  output \ap_CS_fsm_reg[19] ;
  output [8:0]Conv2D_2_array_address0;
  input [2:0]Q;
  input grp_up_sampling2d_fix16_1_fu_556_ap_start_reg;
  input input_r_ce0;
  input [10:0]input_r_address0;
  input [0:0]SR;
  input ap_clk;

  wire [10:0]ADDRARDADDR;
  wire [8:0]B;
  wire [8:0]C;
  wire [8:0]Conv2D_2_array_address0;
  wire Conv2D_2_array_ce0;
  wire [1:0]D;
  wire [2:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire UpSampling2D_0_array_ce0;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_4__11_n_0 ;
  wire \ap_CS_fsm[2]_i_5__11_n_0 ;
  wire \ap_CS_fsm[2]_i_6__11_n_0 ;
  wire \ap_CS_fsm[2]_i_7__11_n_0 ;
  wire \ap_CS_fsm[2]_i_8__9_n_0 ;
  wire \ap_CS_fsm[2]_i_9__11_n_0 ;
  wire \ap_CS_fsm[3]_i_4__3_n_0 ;
  wire \ap_CS_fsm[3]_i_5__3_n_0 ;
  wire \ap_CS_fsm[3]_i_6__3_n_0 ;
  wire \ap_CS_fsm[3]_i_7__3_n_0 ;
  wire \ap_CS_fsm[3]_i_8__2_n_0 ;
  wire \ap_CS_fsm[3]_i_9__2_n_0 ;
  wire \ap_CS_fsm[5]_i_1__12_n_0 ;
  wire \ap_CS_fsm[5]_i_4__6_n_0 ;
  wire \ap_CS_fsm[5]_i_5__6_n_0 ;
  wire \ap_CS_fsm[5]_i_6__6_n_0 ;
  wire \ap_CS_fsm[5]_i_7__6_n_0 ;
  wire \ap_CS_fsm[5]_i_8__5_n_0 ;
  wire \ap_CS_fsm[5]_i_9__5_n_0 ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[2]_i_2__11_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__11_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__11_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__11_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__11_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__3_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_3__3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__3_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_2__6_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_3__6_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_3__6_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_3__6_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_3__6_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire exitcond2_fu_181_p2;
  wire exitcond3_fu_170_p2;
  wire exitcond_fu_230_p2;
  wire [10:0]grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0;
  wire grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0;
  wire grp_up_sampling2d_fix16_1_fu_556_ap_start_reg;
  wire [10:0]input_r_address0;
  wire input_r_ce0;
  wire [10:1]next_mul3_fu_160_p2;
  wire [10:1]next_mul3_reg_313;
  wire \next_mul3_reg_313[5]_i_2_n_0 ;
  wire \next_mul3_reg_313[5]_i_3_n_0 ;
  wire \next_mul3_reg_313_reg[5]_i_1_n_0 ;
  wire \next_mul3_reg_313_reg[5]_i_1_n_1 ;
  wire \next_mul3_reg_313_reg[5]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[5]_i_1_n_3 ;
  wire \next_mul3_reg_313_reg[9]_i_1_n_0 ;
  wire \next_mul3_reg_313_reg[9]_i_1_n_1 ;
  wire \next_mul3_reg_313_reg[9]_i_1_n_2 ;
  wire \next_mul3_reg_313_reg[9]_i_1_n_3 ;
  wire [8:0]next_mul_fu_165_p2;
  wire [8:0]next_mul_reg_318;
  wire \next_mul_reg_318[4]_i_2_n_0 ;
  wire \next_mul_reg_318[4]_i_3_n_0 ;
  wire \next_mul_reg_318_reg[4]_i_1_n_0 ;
  wire \next_mul_reg_318_reg[4]_i_1_n_1 ;
  wire \next_mul_reg_318_reg[4]_i_1_n_2 ;
  wire \next_mul_reg_318_reg[4]_i_1_n_3 ;
  wire \next_mul_reg_318_reg[8]_i_1_n_1 ;
  wire \next_mul_reg_318_reg[8]_i_1_n_2 ;
  wire \next_mul_reg_318_reg[8]_i_1_n_3 ;
  wire [15:0]out_d_1_fu_175_p2;
  wire [15:0]out_d_1_reg_326;
  wire \out_d_1_reg_326_reg[12]_i_1__0_n_0 ;
  wire \out_d_1_reg_326_reg[12]_i_1__0_n_1 ;
  wire \out_d_1_reg_326_reg[12]_i_1__0_n_2 ;
  wire \out_d_1_reg_326_reg[12]_i_1__0_n_3 ;
  wire \out_d_1_reg_326_reg[15]_i_1__0_n_2 ;
  wire \out_d_1_reg_326_reg[15]_i_1__0_n_3 ;
  wire \out_d_1_reg_326_reg[4]_i_1__0_n_0 ;
  wire \out_d_1_reg_326_reg[4]_i_1__0_n_1 ;
  wire \out_d_1_reg_326_reg[4]_i_1__0_n_2 ;
  wire \out_d_1_reg_326_reg[4]_i_1__0_n_3 ;
  wire \out_d_1_reg_326_reg[8]_i_1__0_n_0 ;
  wire \out_d_1_reg_326_reg[8]_i_1__0_n_1 ;
  wire \out_d_1_reg_326_reg[8]_i_1__0_n_2 ;
  wire \out_d_1_reg_326_reg[8]_i_1__0_n_3 ;
  wire out_d_reg_87;
  wire \out_d_reg_87_reg_n_0_[0] ;
  wire \out_d_reg_87_reg_n_0_[10] ;
  wire \out_d_reg_87_reg_n_0_[11] ;
  wire \out_d_reg_87_reg_n_0_[12] ;
  wire \out_d_reg_87_reg_n_0_[13] ;
  wire \out_d_reg_87_reg_n_0_[14] ;
  wire \out_d_reg_87_reg_n_0_[15] ;
  wire \out_d_reg_87_reg_n_0_[1] ;
  wire \out_d_reg_87_reg_n_0_[2] ;
  wire \out_d_reg_87_reg_n_0_[3] ;
  wire \out_d_reg_87_reg_n_0_[4] ;
  wire \out_d_reg_87_reg_n_0_[5] ;
  wire \out_d_reg_87_reg_n_0_[6] ;
  wire \out_d_reg_87_reg_n_0_[7] ;
  wire \out_d_reg_87_reg_n_0_[8] ;
  wire \out_d_reg_87_reg_n_0_[9] ;
  wire [15:0]out_h_1_fu_186_p2;
  wire [15:0]out_h_1_reg_334;
  wire \out_h_1_reg_334_reg[12]_i_1__0_n_0 ;
  wire \out_h_1_reg_334_reg[12]_i_1__0_n_1 ;
  wire \out_h_1_reg_334_reg[12]_i_1__0_n_2 ;
  wire \out_h_1_reg_334_reg[12]_i_1__0_n_3 ;
  wire \out_h_1_reg_334_reg[15]_i_1__0_n_2 ;
  wire \out_h_1_reg_334_reg[15]_i_1__0_n_3 ;
  wire \out_h_1_reg_334_reg[4]_i_1__0_n_0 ;
  wire \out_h_1_reg_334_reg[4]_i_1__0_n_1 ;
  wire \out_h_1_reg_334_reg[4]_i_1__0_n_2 ;
  wire \out_h_1_reg_334_reg[4]_i_1__0_n_3 ;
  wire \out_h_1_reg_334_reg[8]_i_1__0_n_0 ;
  wire \out_h_1_reg_334_reg[8]_i_1__0_n_1 ;
  wire \out_h_1_reg_334_reg[8]_i_1__0_n_2 ;
  wire \out_h_1_reg_334_reg[8]_i_1__0_n_3 ;
  wire out_h_reg_1220;
  wire \out_h_reg_122_reg_n_0_[0] ;
  wire [15:0]out_w_1_fu_235_p2;
  wire \out_w_1_reg_362_reg[12]_i_1__0_n_0 ;
  wire \out_w_1_reg_362_reg[12]_i_1__0_n_1 ;
  wire \out_w_1_reg_362_reg[12]_i_1__0_n_2 ;
  wire \out_w_1_reg_362_reg[12]_i_1__0_n_3 ;
  wire \out_w_1_reg_362_reg[15]_i_1__0_n_2 ;
  wire \out_w_1_reg_362_reg[15]_i_1__0_n_3 ;
  wire \out_w_1_reg_362_reg[4]_i_1__0_n_0 ;
  wire \out_w_1_reg_362_reg[4]_i_1__0_n_1 ;
  wire \out_w_1_reg_362_reg[4]_i_1__0_n_2 ;
  wire \out_w_1_reg_362_reg[4]_i_1__0_n_3 ;
  wire \out_w_1_reg_362_reg[8]_i_1__0_n_0 ;
  wire \out_w_1_reg_362_reg[8]_i_1__0_n_1 ;
  wire \out_w_1_reg_362_reg[8]_i_1__0_n_2 ;
  wire \out_w_1_reg_362_reg[8]_i_1__0_n_3 ;
  wire \out_w_1_reg_362_reg_n_0_[0] ;
  wire \out_w_1_reg_362_reg_n_0_[10] ;
  wire \out_w_1_reg_362_reg_n_0_[11] ;
  wire \out_w_1_reg_362_reg_n_0_[12] ;
  wire \out_w_1_reg_362_reg_n_0_[13] ;
  wire \out_w_1_reg_362_reg_n_0_[14] ;
  wire \out_w_1_reg_362_reg_n_0_[15] ;
  wire [15:0]out_w_reg_133;
  wire [10:1]phi_mul2_reg_110;
  wire [8:0]phi_mul_reg_98;
  wire tmp2_reg_3440;
  wire tmp_10_reg_3720;
  wire tmp_10_reg_372_reg_i_10_n_0;
  wire tmp_10_reg_372_reg_i_11_n_0;
  wire tmp_10_reg_372_reg_i_12_n_0;
  wire tmp_10_reg_372_reg_i_13_n_0;
  wire tmp_10_reg_372_reg_i_14_n_0;
  wire tmp_10_reg_372_reg_i_15_n_0;
  wire tmp_10_reg_372_reg_i_2_n_2;
  wire tmp_10_reg_372_reg_i_2_n_3;
  wire tmp_10_reg_372_reg_i_2_n_5;
  wire tmp_10_reg_372_reg_i_2_n_6;
  wire tmp_10_reg_372_reg_i_2_n_7;
  wire tmp_10_reg_372_reg_i_3_n_0;
  wire tmp_10_reg_372_reg_i_3_n_1;
  wire tmp_10_reg_372_reg_i_3_n_2;
  wire tmp_10_reg_372_reg_i_3_n_3;
  wire tmp_10_reg_372_reg_i_3_n_4;
  wire tmp_10_reg_372_reg_i_3_n_5;
  wire tmp_10_reg_372_reg_i_3_n_6;
  wire tmp_10_reg_372_reg_i_3_n_7;
  wire tmp_10_reg_372_reg_i_4_n_0;
  wire tmp_10_reg_372_reg_i_4_n_1;
  wire tmp_10_reg_372_reg_i_4_n_2;
  wire tmp_10_reg_372_reg_i_4_n_3;
  wire tmp_10_reg_372_reg_i_4_n_4;
  wire tmp_10_reg_372_reg_i_4_n_5;
  wire tmp_10_reg_372_reg_i_4_n_6;
  wire tmp_10_reg_372_reg_i_4_n_7;
  wire tmp_10_reg_372_reg_i_5_n_0;
  wire tmp_10_reg_372_reg_i_6_n_0;
  wire tmp_10_reg_372_reg_i_7_n_0;
  wire tmp_10_reg_372_reg_i_8_n_0;
  wire tmp_10_reg_372_reg_i_9_n_0;
  wire tmp_5_fu_255_p2_i_10_n_0;
  wire tmp_5_fu_255_p2_i_11_n_0;
  wire tmp_5_fu_255_p2_i_12_n_0;
  wire tmp_5_fu_255_p2_i_2_n_0;
  wire tmp_5_fu_255_p2_i_2_n_1;
  wire tmp_5_fu_255_p2_i_2_n_2;
  wire tmp_5_fu_255_p2_i_2_n_3;
  wire tmp_5_fu_255_p2_i_3_n_0;
  wire tmp_5_fu_255_p2_i_3_n_1;
  wire tmp_5_fu_255_p2_i_3_n_2;
  wire tmp_5_fu_255_p2_i_3_n_3;
  wire tmp_5_fu_255_p2_i_4_n_0;
  wire tmp_5_fu_255_p2_i_5_n_0;
  wire tmp_5_fu_255_p2_i_6_n_0;
  wire tmp_5_fu_255_p2_i_7_n_0;
  wire tmp_5_fu_255_p2_i_8_n_0;
  wire tmp_5_fu_255_p2_i_9_n_0;
  wire [14:0]tmp_9_fu_202_p1;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2__11_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__11_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__11_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_2__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__3_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[5]_i_2__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_3__6_O_UNCONNECTED ;
  wire [3:0]\NLW_next_mul3_reg_313_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_next_mul3_reg_313_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_318_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_d_1_reg_326_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_d_1_reg_326_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_h_1_reg_334_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_h_1_reg_334_reg[15]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_out_w_1_reg_362_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_out_w_1_reg_362_reg[15]_i_1__0_O_UNCONNECTED ;
  wire NLW_tmp_10_reg_372_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_10_reg_372_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_10_reg_372_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_10_reg_372_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_10_reg_372_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp_10_reg_372_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_10_reg_372_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_tmp_10_reg_372_reg_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_10_reg_372_reg_i_2_O_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_5_fu_255_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_5_fu_255_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_5_fu_255_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_5_fu_255_p2_CARRYOUT_UNCONNECTED;
  wire [47:9]NLW_tmp_5_fu_255_p2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_5_fu_255_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_5_fu_255_p2_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_5_fu_255_p2_i_1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_up_sampling2d_fix16_1_fu_556_ap_start_reg),
        .I2(ap_CS_fsm_state2),
        .I3(exitcond3_fu_170_p2),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_up_sampling2d_fix16_1_fu_556_ap_start_reg),
        .I2(exitcond2_fu_181_p2),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(exitcond3_fu_170_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_up_sampling2d_fix16_1_fu_556_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[1]),
        .I1(exitcond3_fu_170_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_up_sampling2d_fix16_1_fu_556_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_170_p2),
        .I2(Conv2D_2_array_ce0),
        .I3(exitcond_fu_230_p2),
        .O(ap_NS_fsm[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__11 
       (.I0(\out_d_reg_87_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_4__11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_5__11 
       (.I0(\out_d_reg_87_reg_n_0_[14] ),
        .I1(\out_d_reg_87_reg_n_0_[13] ),
        .I2(\out_d_reg_87_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_5__11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_6__11 
       (.I0(\out_d_reg_87_reg_n_0_[11] ),
        .I1(\out_d_reg_87_reg_n_0_[10] ),
        .I2(\out_d_reg_87_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_6__11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_7__11 
       (.I0(\out_d_reg_87_reg_n_0_[8] ),
        .I1(\out_d_reg_87_reg_n_0_[7] ),
        .I2(\out_d_reg_87_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_7__11_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[2]_i_8__9 
       (.I0(\out_d_reg_87_reg_n_0_[3] ),
        .I1(\out_d_reg_87_reg_n_0_[5] ),
        .I2(\out_d_reg_87_reg_n_0_[4] ),
        .O(\ap_CS_fsm[2]_i_8__9_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[2]_i_9__11 
       (.I0(\out_d_reg_87_reg_n_0_[2] ),
        .I1(\out_d_reg_87_reg_n_0_[1] ),
        .I2(\out_d_reg_87_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_9__11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(ap_CS_fsm_state3),
        .I1(exitcond2_fu_181_p2),
        .O(tmp2_reg_3440));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_4__3 
       (.I0(tmp_9_fu_202_p1[14]),
        .O(\ap_CS_fsm[3]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_5__3 
       (.I0(tmp_9_fu_202_p1[13]),
        .I1(tmp_9_fu_202_p1[12]),
        .I2(tmp_9_fu_202_p1[11]),
        .O(\ap_CS_fsm[3]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_6__3 
       (.I0(tmp_9_fu_202_p1[10]),
        .I1(tmp_9_fu_202_p1[9]),
        .I2(tmp_9_fu_202_p1[8]),
        .O(\ap_CS_fsm[3]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[3]_i_7__3 
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(tmp_9_fu_202_p1[6]),
        .I2(tmp_9_fu_202_p1[5]),
        .O(\ap_CS_fsm[3]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[3]_i_8__2 
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(tmp_9_fu_202_p1[4]),
        .I2(tmp_9_fu_202_p1[3]),
        .O(\ap_CS_fsm[3]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_9__2 
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(tmp_9_fu_202_p1[0]),
        .I2(\out_h_reg_122_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1__7 
       (.I0(RSTC),
        .I1(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[5]_i_1__12 
       (.I0(exitcond_fu_230_p2),
        .I1(Conv2D_2_array_ce0),
        .O(\ap_CS_fsm[5]_i_1__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[5]_i_4__6 
       (.I0(out_w_reg_133[15]),
        .O(\ap_CS_fsm[5]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_5__6 
       (.I0(out_w_reg_133[14]),
        .I1(out_w_reg_133[13]),
        .I2(out_w_reg_133[12]),
        .O(\ap_CS_fsm[5]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_6__6 
       (.I0(out_w_reg_133[11]),
        .I1(out_w_reg_133[10]),
        .I2(out_w_reg_133[9]),
        .O(\ap_CS_fsm[5]_i_6__6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[5]_i_7__6 
       (.I0(out_w_reg_133[8]),
        .I1(out_w_reg_133[7]),
        .I2(out_w_reg_133[6]),
        .O(\ap_CS_fsm[5]_i_7__6_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[5]_i_8__5 
       (.I0(out_w_reg_133[3]),
        .I1(out_w_reg_133[5]),
        .I2(out_w_reg_133[4]),
        .O(\ap_CS_fsm[5]_i_8__5_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_9__5 
       (.I0(out_w_reg_133[2]),
        .I1(out_w_reg_133[1]),
        .I2(out_w_reg_133[0]),
        .O(\ap_CS_fsm[5]_i_9__5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__11 
       (.CI(\ap_CS_fsm_reg[2]_i_3__11_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__11_CO_UNCONNECTED [3:2],exitcond3_fu_170_p2,\ap_CS_fsm_reg[2]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_4__11_n_0 ,\ap_CS_fsm[2]_i_5__11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__11 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_3__11_n_0 ,\ap_CS_fsm_reg[2]_i_3__11_n_1 ,\ap_CS_fsm_reg[2]_i_3__11_n_2 ,\ap_CS_fsm_reg[2]_i_3__11_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__11_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_6__11_n_0 ,\ap_CS_fsm[2]_i_7__11_n_0 ,\ap_CS_fsm[2]_i_8__9_n_0 ,\ap_CS_fsm[2]_i_9__11_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp2_reg_3440),
        .Q(RSTC),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__3 
       (.CI(\ap_CS_fsm_reg[3]_i_3__3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__3_CO_UNCONNECTED [3:2],exitcond2_fu_181_p2,\ap_CS_fsm_reg[3]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_4__3_n_0 ,\ap_CS_fsm[3]_i_5__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3__3_n_0 ,\ap_CS_fsm_reg[3]_i_3__3_n_1 ,\ap_CS_fsm_reg[3]_i_3__3_n_2 ,\ap_CS_fsm_reg[3]_i_3__3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_6__3_n_0 ,\ap_CS_fsm[3]_i_7__3_n_0 ,\ap_CS_fsm[3]_i_8__2_n_0 ,\ap_CS_fsm[3]_i_9__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Conv2D_2_array_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__12_n_0 ),
        .Q(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[5]_i_2__6 
       (.CI(\ap_CS_fsm_reg[5]_i_3__6_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2__6_CO_UNCONNECTED [3:2],exitcond_fu_230_p2,\ap_CS_fsm_reg[5]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[5]_i_4__6_n_0 ,\ap_CS_fsm[5]_i_5__6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_3__6 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_3__6_n_0 ,\ap_CS_fsm_reg[5]_i_3__6_n_1 ,\ap_CS_fsm_reg[5]_i_3__6_n_2 ,\ap_CS_fsm_reg[5]_i_3__6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_3__6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_6__6_n_0 ,\ap_CS_fsm[5]_i_7__6_n_0 ,\ap_CS_fsm[5]_i_8__5_n_0 ,\ap_CS_fsm[5]_i_9__5_n_0 }));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_up_sampling2d_fix16_1_fu_556_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(exitcond3_fu_170_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_up_sampling2d_fix16_1_fu_556_ap_start_reg),
        .O(\ap_CS_fsm_reg[19] ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[1]_i_1 
       (.I0(phi_mul2_reg_110[1]),
        .O(next_mul3_fu_160_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[5]_i_2 
       (.I0(phi_mul2_reg_110[3]),
        .O(\next_mul3_reg_313[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul3_reg_313[5]_i_3 
       (.I0(phi_mul2_reg_110[2]),
        .O(\next_mul3_reg_313[5]_i_3_n_0 ));
  FDRE \next_mul3_reg_313_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[10]),
        .Q(next_mul3_reg_313[10]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[10]_i_1__0 
       (.CI(\next_mul3_reg_313_reg[9]_i_1_n_0 ),
        .CO(\NLW_next_mul3_reg_313_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_mul3_reg_313_reg[10]_i_1__0_O_UNCONNECTED [3:1],next_mul3_fu_160_p2[10]}),
        .S({1'b0,1'b0,1'b0,phi_mul2_reg_110[10]}));
  FDRE \next_mul3_reg_313_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[1]),
        .Q(next_mul3_reg_313[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[2]),
        .Q(next_mul3_reg_313[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[3]),
        .Q(next_mul3_reg_313[3]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[4]),
        .Q(next_mul3_reg_313[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[5]),
        .Q(next_mul3_reg_313[5]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_313_reg[5]_i_1_n_0 ,\next_mul3_reg_313_reg[5]_i_1_n_1 ,\next_mul3_reg_313_reg[5]_i_1_n_2 ,\next_mul3_reg_313_reg[5]_i_1_n_3 }),
        .CYINIT(phi_mul2_reg_110[1]),
        .DI(phi_mul2_reg_110[5:2]),
        .O(next_mul3_fu_160_p2[5:2]),
        .S({phi_mul2_reg_110[5:4],\next_mul3_reg_313[5]_i_2_n_0 ,\next_mul3_reg_313[5]_i_3_n_0 }));
  FDRE \next_mul3_reg_313_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[6]),
        .Q(next_mul3_reg_313[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[7]),
        .Q(next_mul3_reg_313[7]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[8]),
        .Q(next_mul3_reg_313[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_313_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul3_fu_160_p2[9]),
        .Q(next_mul3_reg_313[9]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_313_reg[9]_i_1 
       (.CI(\next_mul3_reg_313_reg[5]_i_1_n_0 ),
        .CO({\next_mul3_reg_313_reg[9]_i_1_n_0 ,\next_mul3_reg_313_reg[9]_i_1_n_1 ,\next_mul3_reg_313_reg[9]_i_1_n_2 ,\next_mul3_reg_313_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_110[9:6]),
        .O(next_mul3_fu_160_p2[9:6]),
        .S(phi_mul2_reg_110[9:6]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[0]_i_1 
       (.I0(phi_mul_reg_98[0]),
        .O(next_mul_fu_165_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[4]_i_2 
       (.I0(phi_mul_reg_98[2]),
        .O(\next_mul_reg_318[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_318[4]_i_3 
       (.I0(phi_mul_reg_98[1]),
        .O(\next_mul_reg_318[4]_i_3_n_0 ));
  FDRE \next_mul_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[0]),
        .Q(next_mul_reg_318[0]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[1]),
        .Q(next_mul_reg_318[1]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[2]),
        .Q(next_mul_reg_318[2]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[3]),
        .Q(next_mul_reg_318[3]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[4]),
        .Q(next_mul_reg_318[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_318_reg[4]_i_1_n_0 ,\next_mul_reg_318_reg[4]_i_1_n_1 ,\next_mul_reg_318_reg[4]_i_1_n_2 ,\next_mul_reg_318_reg[4]_i_1_n_3 }),
        .CYINIT(phi_mul_reg_98[0]),
        .DI(phi_mul_reg_98[4:1]),
        .O(next_mul_fu_165_p2[4:1]),
        .S({phi_mul_reg_98[4:3],\next_mul_reg_318[4]_i_2_n_0 ,\next_mul_reg_318[4]_i_3_n_0 }));
  FDRE \next_mul_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[5]),
        .Q(next_mul_reg_318[5]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[6]),
        .Q(next_mul_reg_318[6]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[7]),
        .Q(next_mul_reg_318[7]),
        .R(1'b0));
  FDRE \next_mul_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_165_p2[8]),
        .Q(next_mul_reg_318[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_318_reg[8]_i_1 
       (.CI(\next_mul_reg_318_reg[4]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_318_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul_reg_318_reg[8]_i_1_n_1 ,\next_mul_reg_318_reg[8]_i_1_n_2 ,\next_mul_reg_318_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_98[7:5]}),
        .O(next_mul_fu_165_p2[8:5]),
        .S(phi_mul_reg_98[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_1_reg_326[0]_i_1__0 
       (.I0(\out_d_reg_87_reg_n_0_[0] ),
        .O(out_d_1_fu_175_p2[0]));
  FDRE \out_d_1_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[0]),
        .Q(out_d_1_reg_326[0]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[10]),
        .Q(out_d_1_reg_326[10]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[11]),
        .Q(out_d_1_reg_326[11]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[12]),
        .Q(out_d_1_reg_326[12]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[12]_i_1__0 
       (.CI(\out_d_1_reg_326_reg[8]_i_1__0_n_0 ),
        .CO({\out_d_1_reg_326_reg[12]_i_1__0_n_0 ,\out_d_1_reg_326_reg[12]_i_1__0_n_1 ,\out_d_1_reg_326_reg[12]_i_1__0_n_2 ,\out_d_1_reg_326_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[12:9]),
        .S({\out_d_reg_87_reg_n_0_[12] ,\out_d_reg_87_reg_n_0_[11] ,\out_d_reg_87_reg_n_0_[10] ,\out_d_reg_87_reg_n_0_[9] }));
  FDRE \out_d_1_reg_326_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[13]),
        .Q(out_d_1_reg_326[13]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[14]),
        .Q(out_d_1_reg_326[14]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[15]),
        .Q(out_d_1_reg_326[15]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[15]_i_1__0 
       (.CI(\out_d_1_reg_326_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_d_1_reg_326_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_d_1_reg_326_reg[15]_i_1__0_n_2 ,\out_d_1_reg_326_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_d_1_reg_326_reg[15]_i_1__0_O_UNCONNECTED [3],out_d_1_fu_175_p2[15:13]}),
        .S({1'b0,\out_d_reg_87_reg_n_0_[15] ,\out_d_reg_87_reg_n_0_[14] ,\out_d_reg_87_reg_n_0_[13] }));
  FDRE \out_d_1_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[1]),
        .Q(out_d_1_reg_326[1]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[2]),
        .Q(out_d_1_reg_326[2]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[3]),
        .Q(out_d_1_reg_326[3]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[4]),
        .Q(out_d_1_reg_326[4]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_d_1_reg_326_reg[4]_i_1__0_n_0 ,\out_d_1_reg_326_reg[4]_i_1__0_n_1 ,\out_d_1_reg_326_reg[4]_i_1__0_n_2 ,\out_d_1_reg_326_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_d_reg_87_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[4:1]),
        .S({\out_d_reg_87_reg_n_0_[4] ,\out_d_reg_87_reg_n_0_[3] ,\out_d_reg_87_reg_n_0_[2] ,\out_d_reg_87_reg_n_0_[1] }));
  FDRE \out_d_1_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[5]),
        .Q(out_d_1_reg_326[5]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[6]),
        .Q(out_d_1_reg_326[6]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[7]),
        .Q(out_d_1_reg_326[7]),
        .R(1'b0));
  FDRE \out_d_1_reg_326_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[8]),
        .Q(out_d_1_reg_326[8]),
        .R(1'b0));
  CARRY4 \out_d_1_reg_326_reg[8]_i_1__0 
       (.CI(\out_d_1_reg_326_reg[4]_i_1__0_n_0 ),
        .CO({\out_d_1_reg_326_reg[8]_i_1__0_n_0 ,\out_d_1_reg_326_reg[8]_i_1__0_n_1 ,\out_d_1_reg_326_reg[8]_i_1__0_n_2 ,\out_d_1_reg_326_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_d_1_fu_175_p2[8:5]),
        .S({\out_d_reg_87_reg_n_0_[8] ,\out_d_reg_87_reg_n_0_[7] ,\out_d_reg_87_reg_n_0_[6] ,\out_d_reg_87_reg_n_0_[5] }));
  FDRE \out_d_1_reg_326_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_1_fu_175_p2[9]),
        .Q(out_d_1_reg_326[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_reg_87[15]_i_1__0 
       (.I0(grp_up_sampling2d_fix16_1_fu_556_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state3),
        .I3(exitcond2_fu_181_p2),
        .O(out_d_reg_87));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_reg_87[15]_i_2__0 
       (.I0(exitcond2_fu_181_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[0]),
        .Q(\out_d_reg_87_reg_n_0_[0] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[10]),
        .Q(\out_d_reg_87_reg_n_0_[10] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[11]),
        .Q(\out_d_reg_87_reg_n_0_[11] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[12]),
        .Q(\out_d_reg_87_reg_n_0_[12] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[13]),
        .Q(\out_d_reg_87_reg_n_0_[13] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[14]),
        .Q(\out_d_reg_87_reg_n_0_[14] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[15]),
        .Q(\out_d_reg_87_reg_n_0_[15] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[1]),
        .Q(\out_d_reg_87_reg_n_0_[1] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[2]),
        .Q(\out_d_reg_87_reg_n_0_[2] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[3]),
        .Q(\out_d_reg_87_reg_n_0_[3] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[4]),
        .Q(\out_d_reg_87_reg_n_0_[4] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[5]),
        .Q(\out_d_reg_87_reg_n_0_[5] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[6]),
        .Q(\out_d_reg_87_reg_n_0_[6] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[7]),
        .Q(\out_d_reg_87_reg_n_0_[7] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[8]),
        .Q(\out_d_reg_87_reg_n_0_[8] ),
        .R(out_d_reg_87));
  FDRE \out_d_reg_87_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_1_reg_326[9]),
        .Q(\out_d_reg_87_reg_n_0_[9] ),
        .R(out_d_reg_87));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_1_reg_334[0]_i_1__0 
       (.I0(\out_h_reg_122_reg_n_0_[0] ),
        .O(out_h_1_fu_186_p2[0]));
  FDRE \out_h_1_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[0]),
        .Q(out_h_1_reg_334[0]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[10]),
        .Q(out_h_1_reg_334[10]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[11]),
        .Q(out_h_1_reg_334[11]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[12]),
        .Q(out_h_1_reg_334[12]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[12]_i_1__0 
       (.CI(\out_h_1_reg_334_reg[8]_i_1__0_n_0 ),
        .CO({\out_h_1_reg_334_reg[12]_i_1__0_n_0 ,\out_h_1_reg_334_reg[12]_i_1__0_n_1 ,\out_h_1_reg_334_reg[12]_i_1__0_n_2 ,\out_h_1_reg_334_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[12:9]),
        .S(tmp_9_fu_202_p1[11:8]));
  FDRE \out_h_1_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[13]),
        .Q(out_h_1_reg_334[13]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[14]),
        .Q(out_h_1_reg_334[14]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[15]),
        .Q(out_h_1_reg_334[15]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[15]_i_1__0 
       (.CI(\out_h_1_reg_334_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_h_1_reg_334_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_h_1_reg_334_reg[15]_i_1__0_n_2 ,\out_h_1_reg_334_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_h_1_reg_334_reg[15]_i_1__0_O_UNCONNECTED [3],out_h_1_fu_186_p2[15:13]}),
        .S({1'b0,tmp_9_fu_202_p1[14:12]}));
  FDRE \out_h_1_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[1]),
        .Q(out_h_1_reg_334[1]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[2]),
        .Q(out_h_1_reg_334[2]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[3]),
        .Q(out_h_1_reg_334[3]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[4]),
        .Q(out_h_1_reg_334[4]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_h_1_reg_334_reg[4]_i_1__0_n_0 ,\out_h_1_reg_334_reg[4]_i_1__0_n_1 ,\out_h_1_reg_334_reg[4]_i_1__0_n_2 ,\out_h_1_reg_334_reg[4]_i_1__0_n_3 }),
        .CYINIT(\out_h_reg_122_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[4:1]),
        .S(tmp_9_fu_202_p1[3:0]));
  FDRE \out_h_1_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[5]),
        .Q(out_h_1_reg_334[5]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[6]),
        .Q(out_h_1_reg_334[6]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[7]),
        .Q(out_h_1_reg_334[7]),
        .R(1'b0));
  FDRE \out_h_1_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[8]),
        .Q(out_h_1_reg_334[8]),
        .R(1'b0));
  CARRY4 \out_h_1_reg_334_reg[8]_i_1__0 
       (.CI(\out_h_1_reg_334_reg[4]_i_1__0_n_0 ),
        .CO({\out_h_1_reg_334_reg[8]_i_1__0_n_0 ,\out_h_1_reg_334_reg[8]_i_1__0_n_1 ,\out_h_1_reg_334_reg[8]_i_1__0_n_2 ,\out_h_1_reg_334_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_h_1_fu_186_p2[8:5]),
        .S(tmp_9_fu_202_p1[7:4]));
  FDRE \out_h_1_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_1_fu_186_p2[9]),
        .Q(out_h_1_reg_334[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_122[15]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond3_fu_170_p2),
        .O(out_h_reg_1220));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_122[15]_i_2__0 
       (.I0(Conv2D_2_array_ce0),
        .I1(exitcond_fu_230_p2),
        .O(ap_NS_fsm1));
  FDRE \out_h_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[0]),
        .Q(\out_h_reg_122_reg_n_0_[0] ),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[10]),
        .Q(tmp_9_fu_202_p1[9]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[11]),
        .Q(tmp_9_fu_202_p1[10]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[12]),
        .Q(tmp_9_fu_202_p1[11]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[13]),
        .Q(tmp_9_fu_202_p1[12]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[14]),
        .Q(tmp_9_fu_202_p1[13]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[15]),
        .Q(tmp_9_fu_202_p1[14]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[1]),
        .Q(tmp_9_fu_202_p1[0]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[2]),
        .Q(tmp_9_fu_202_p1[1]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[3]),
        .Q(tmp_9_fu_202_p1[2]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[4]),
        .Q(tmp_9_fu_202_p1[3]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[5]),
        .Q(tmp_9_fu_202_p1[4]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[6]),
        .Q(tmp_9_fu_202_p1[5]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[7]),
        .Q(tmp_9_fu_202_p1[6]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[8]),
        .Q(tmp_9_fu_202_p1[7]),
        .R(out_h_reg_1220));
  FDRE \out_h_reg_122_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_1_reg_334[9]),
        .Q(tmp_9_fu_202_p1[8]),
        .R(out_h_reg_1220));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_1_reg_362[0]_i_1__0 
       (.I0(out_w_reg_133[0]),
        .O(out_w_1_fu_235_p2[0]));
  FDRE \out_w_1_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[0]),
        .Q(\out_w_1_reg_362_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[10] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[10]),
        .Q(\out_w_1_reg_362_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[11] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[11]),
        .Q(\out_w_1_reg_362_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[12] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[12]),
        .Q(\out_w_1_reg_362_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[12]_i_1__0 
       (.CI(\out_w_1_reg_362_reg[8]_i_1__0_n_0 ),
        .CO({\out_w_1_reg_362_reg[12]_i_1__0_n_0 ,\out_w_1_reg_362_reg[12]_i_1__0_n_1 ,\out_w_1_reg_362_reg[12]_i_1__0_n_2 ,\out_w_1_reg_362_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[12:9]),
        .S(out_w_reg_133[12:9]));
  FDRE \out_w_1_reg_362_reg[13] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[13]),
        .Q(\out_w_1_reg_362_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[14] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[14]),
        .Q(\out_w_1_reg_362_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[15] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[15]),
        .Q(\out_w_1_reg_362_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[15]_i_1__0 
       (.CI(\out_w_1_reg_362_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_out_w_1_reg_362_reg[15]_i_1__0_CO_UNCONNECTED [3:2],\out_w_1_reg_362_reg[15]_i_1__0_n_2 ,\out_w_1_reg_362_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_w_1_reg_362_reg[15]_i_1__0_O_UNCONNECTED [3],out_w_1_fu_235_p2[15:13]}),
        .S({1'b0,out_w_reg_133[15:13]}));
  FDRE \out_w_1_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[1]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[2]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[3]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[4]),
        .Q(C[3]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\out_w_1_reg_362_reg[4]_i_1__0_n_0 ,\out_w_1_reg_362_reg[4]_i_1__0_n_1 ,\out_w_1_reg_362_reg[4]_i_1__0_n_2 ,\out_w_1_reg_362_reg[4]_i_1__0_n_3 }),
        .CYINIT(out_w_reg_133[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[4:1]),
        .S(out_w_reg_133[4:1]));
  FDRE \out_w_1_reg_362_reg[5] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[5]),
        .Q(C[4]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[6] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[6]),
        .Q(C[5]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[7] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[7]),
        .Q(C[6]),
        .R(1'b0));
  FDRE \out_w_1_reg_362_reg[8] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[8]),
        .Q(C[7]),
        .R(1'b0));
  CARRY4 \out_w_1_reg_362_reg[8]_i_1__0 
       (.CI(\out_w_1_reg_362_reg[4]_i_1__0_n_0 ),
        .CO({\out_w_1_reg_362_reg[8]_i_1__0_n_0 ,\out_w_1_reg_362_reg[8]_i_1__0_n_1 ,\out_w_1_reg_362_reg[8]_i_1__0_n_2 ,\out_w_1_reg_362_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_w_1_fu_235_p2[8:5]),
        .S(out_w_reg_133[8:5]));
  FDRE \out_w_1_reg_362_reg[9] 
       (.C(ap_clk),
        .CE(Conv2D_2_array_ce0),
        .D(out_w_1_fu_235_p2[9]),
        .Q(C[8]),
        .R(1'b0));
  FDRE \out_w_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[0] ),
        .Q(out_w_reg_133[0]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[10] ),
        .Q(out_w_reg_133[10]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[11] ),
        .Q(out_w_reg_133[11]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[12] ),
        .Q(out_w_reg_133[12]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[13] ),
        .Q(out_w_reg_133[13]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[14] ),
        .Q(out_w_reg_133[14]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(\out_w_1_reg_362_reg_n_0_[15] ),
        .Q(out_w_reg_133[15]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(C[0]),
        .Q(out_w_reg_133[1]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(C[1]),
        .Q(out_w_reg_133[2]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(C[2]),
        .Q(out_w_reg_133[3]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(C[3]),
        .Q(out_w_reg_133[4]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(C[4]),
        .Q(out_w_reg_133[5]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(C[5]),
        .Q(out_w_reg_133[6]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(C[6]),
        .Q(out_w_reg_133[7]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(C[7]),
        .Q(out_w_reg_133[8]),
        .R(RSTC));
  FDRE \out_w_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .D(C[8]),
        .Q(out_w_reg_133[9]),
        .R(RSTC));
  FDRE \phi_mul2_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[10]),
        .Q(phi_mul2_reg_110[10]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[1]),
        .Q(phi_mul2_reg_110[1]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[2]),
        .Q(phi_mul2_reg_110[2]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[3]),
        .Q(phi_mul2_reg_110[3]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[4]),
        .Q(phi_mul2_reg_110[4]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[5]),
        .Q(phi_mul2_reg_110[5]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[6]),
        .Q(phi_mul2_reg_110[6]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[7]),
        .Q(phi_mul2_reg_110[7]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[8]),
        .Q(phi_mul2_reg_110[8]),
        .R(out_d_reg_87));
  FDRE \phi_mul2_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul3_reg_313[9]),
        .Q(phi_mul2_reg_110[9]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[0]),
        .Q(phi_mul_reg_98[0]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[1]),
        .Q(phi_mul_reg_98[1]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[2]),
        .Q(phi_mul_reg_98[2]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[3]),
        .Q(phi_mul_reg_98[3]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[4]),
        .Q(phi_mul_reg_98[4]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[5]),
        .Q(phi_mul_reg_98[5]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[6]),
        .Q(phi_mul_reg_98[6]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[7]),
        .Q(phi_mul_reg_98[7]),
        .R(out_d_reg_87));
  FDRE \phi_mul_reg_98_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_318[8]),
        .Q(phi_mul_reg_98[8]),
        .R(out_d_reg_87));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[2]),
        .I1(Q[1]),
        .I2(input_r_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[1]),
        .I1(Q[1]),
        .I2(input_r_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__6
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[0]),
        .I1(Q[1]),
        .I2(input_r_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__6
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .I1(Q[1]),
        .O(WEA));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_1__6
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .I1(Q[1]),
        .I2(input_r_ce0),
        .I3(Q[2]),
        .O(UpSampling2D_0_array_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[10]),
        .I1(Q[1]),
        .I2(input_r_address0[10]),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[9]),
        .I1(Q[1]),
        .I2(input_r_address0[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[8]),
        .I1(Q[1]),
        .I2(input_r_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[7]),
        .I1(Q[1]),
        .I2(input_r_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[6]),
        .I1(Q[1]),
        .I2(input_r_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[5]),
        .I1(Q[1]),
        .I2(input_r_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[4]),
        .I1(Q[1]),
        .I2(input_r_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__7
       (.I0(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0[3]),
        .I1(Q[1]),
        .I2(input_r_address0[3]),
        .O(ADDRARDADDR[3]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_10_reg_372_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_10_reg_372_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_6,tmp_10_reg_372_reg_i_2_n_7,tmp_10_reg_372_reg_i_3_n_4,tmp_10_reg_372_reg_i_3_n_5,tmp_10_reg_372_reg_i_3_n_6,tmp_10_reg_372_reg_i_3_n_7,tmp_10_reg_372_reg_i_4_n_4,tmp_10_reg_372_reg_i_4_n_5,tmp_10_reg_372_reg_i_4_n_6,tmp_10_reg_372_reg_i_4_n_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_10_reg_372_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_1_reg_362_reg_n_0_[10] ,C,\out_w_1_reg_362_reg_n_0_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_10_reg_372_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_10_reg_372_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp2_reg_3440),
        .CEC(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(tmp_10_reg_3720),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_10_reg_372_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_10_reg_372_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_10_reg_372_reg_P_UNCONNECTED[47:11],grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_address0}),
        .PATTERNBDETECT(NLW_tmp_10_reg_372_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_10_reg_372_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_10_reg_372_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_10_reg_372_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_10_reg_372_reg_i_1
       (.I0(Conv2D_2_array_ce0),
        .I1(exitcond_fu_230_p2),
        .O(tmp_10_reg_3720));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_10
       (.I0(tmp_9_fu_202_p1[4]),
        .I1(phi_mul2_reg_110[5]),
        .O(tmp_10_reg_372_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_11
       (.I0(tmp_9_fu_202_p1[3]),
        .I1(phi_mul2_reg_110[4]),
        .O(tmp_10_reg_372_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_12
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(phi_mul2_reg_110[3]),
        .O(tmp_10_reg_372_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_13
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(phi_mul2_reg_110[2]),
        .O(tmp_10_reg_372_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_14
       (.I0(tmp_9_fu_202_p1[0]),
        .I1(phi_mul2_reg_110[1]),
        .O(tmp_10_reg_372_reg_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    tmp_10_reg_372_reg_i_15
       (.I0(\out_h_reg_122_reg_n_0_[0] ),
        .O(tmp_10_reg_372_reg_i_15_n_0));
  CARRY4 tmp_10_reg_372_reg_i_2
       (.CI(tmp_10_reg_372_reg_i_3_n_0),
        .CO({NLW_tmp_10_reg_372_reg_i_2_CO_UNCONNECTED[3:2],tmp_10_reg_372_reg_i_2_n_2,tmp_10_reg_372_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_9_fu_202_p1[8:7]}),
        .O({NLW_tmp_10_reg_372_reg_i_2_O_UNCONNECTED[3],tmp_10_reg_372_reg_i_2_n_5,tmp_10_reg_372_reg_i_2_n_6,tmp_10_reg_372_reg_i_2_n_7}),
        .S({1'b0,tmp_10_reg_372_reg_i_5_n_0,tmp_10_reg_372_reg_i_6_n_0,tmp_10_reg_372_reg_i_7_n_0}));
  CARRY4 tmp_10_reg_372_reg_i_3
       (.CI(tmp_10_reg_372_reg_i_4_n_0),
        .CO({tmp_10_reg_372_reg_i_3_n_0,tmp_10_reg_372_reg_i_3_n_1,tmp_10_reg_372_reg_i_3_n_2,tmp_10_reg_372_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[6:3]),
        .O({tmp_10_reg_372_reg_i_3_n_4,tmp_10_reg_372_reg_i_3_n_5,tmp_10_reg_372_reg_i_3_n_6,tmp_10_reg_372_reg_i_3_n_7}),
        .S({tmp_10_reg_372_reg_i_8_n_0,tmp_10_reg_372_reg_i_9_n_0,tmp_10_reg_372_reg_i_10_n_0,tmp_10_reg_372_reg_i_11_n_0}));
  CARRY4 tmp_10_reg_372_reg_i_4
       (.CI(1'b0),
        .CO({tmp_10_reg_372_reg_i_4_n_0,tmp_10_reg_372_reg_i_4_n_1,tmp_10_reg_372_reg_i_4_n_2,tmp_10_reg_372_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_202_p1[2:0],\out_h_reg_122_reg_n_0_[0] }),
        .O({tmp_10_reg_372_reg_i_4_n_4,tmp_10_reg_372_reg_i_4_n_5,tmp_10_reg_372_reg_i_4_n_6,tmp_10_reg_372_reg_i_4_n_7}),
        .S({tmp_10_reg_372_reg_i_12_n_0,tmp_10_reg_372_reg_i_13_n_0,tmp_10_reg_372_reg_i_14_n_0,tmp_10_reg_372_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_5
       (.I0(tmp_9_fu_202_p1[9]),
        .I1(phi_mul2_reg_110[10]),
        .O(tmp_10_reg_372_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_6
       (.I0(tmp_9_fu_202_p1[8]),
        .I1(phi_mul2_reg_110[9]),
        .O(tmp_10_reg_372_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_7
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(phi_mul2_reg_110[8]),
        .O(tmp_10_reg_372_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_8
       (.I0(tmp_9_fu_202_p1[6]),
        .I1(phi_mul2_reg_110[7]),
        .O(tmp_10_reg_372_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_reg_372_reg_i_9
       (.I0(tmp_9_fu_202_p1[5]),
        .I1(phi_mul2_reg_110[6]),
        .O(tmp_10_reg_372_reg_i_9_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_5_fu_255_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_5_fu_255_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_5_fu_255_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_5_fu_255_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_5_fu_255_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp2_reg_3440),
        .CEC(grp_up_sampling2d_fix16_1_fu_556_UpSampling2D_0_array_ce0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(RSTC),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_5_fu_255_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_5_fu_255_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_5_fu_255_p2_P_UNCONNECTED[47:9],Conv2D_2_array_address0}),
        .PATTERNBDETECT(NLW_tmp_5_fu_255_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_5_fu_255_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_5_fu_255_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_5_fu_255_p2_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_5_fu_255_p2_i_1
       (.CI(tmp_5_fu_255_p2_i_2_n_0),
        .CO(NLW_tmp_5_fu_255_p2_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_5_fu_255_p2_i_1_O_UNCONNECTED[3:1],B[8]}),
        .S({1'b0,1'b0,1'b0,tmp_5_fu_255_p2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_10
       (.I0(tmp_9_fu_202_p1[2]),
        .I1(phi_mul_reg_98[2]),
        .O(tmp_5_fu_255_p2_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_11
       (.I0(tmp_9_fu_202_p1[1]),
        .I1(phi_mul_reg_98[1]),
        .O(tmp_5_fu_255_p2_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_12
       (.I0(tmp_9_fu_202_p1[0]),
        .I1(phi_mul_reg_98[0]),
        .O(tmp_5_fu_255_p2_i_12_n_0));
  CARRY4 tmp_5_fu_255_p2_i_2
       (.CI(tmp_5_fu_255_p2_i_3_n_0),
        .CO({tmp_5_fu_255_p2_i_2_n_0,tmp_5_fu_255_p2_i_2_n_1,tmp_5_fu_255_p2_i_2_n_2,tmp_5_fu_255_p2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[7:4]),
        .O(B[7:4]),
        .S({tmp_5_fu_255_p2_i_5_n_0,tmp_5_fu_255_p2_i_6_n_0,tmp_5_fu_255_p2_i_7_n_0,tmp_5_fu_255_p2_i_8_n_0}));
  CARRY4 tmp_5_fu_255_p2_i_3
       (.CI(1'b0),
        .CO({tmp_5_fu_255_p2_i_3_n_0,tmp_5_fu_255_p2_i_3_n_1,tmp_5_fu_255_p2_i_3_n_2,tmp_5_fu_255_p2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_fu_202_p1[3:0]),
        .O(B[3:0]),
        .S({tmp_5_fu_255_p2_i_9_n_0,tmp_5_fu_255_p2_i_10_n_0,tmp_5_fu_255_p2_i_11_n_0,tmp_5_fu_255_p2_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_4
       (.I0(tmp_9_fu_202_p1[8]),
        .I1(phi_mul_reg_98[8]),
        .O(tmp_5_fu_255_p2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_5
       (.I0(tmp_9_fu_202_p1[7]),
        .I1(phi_mul_reg_98[7]),
        .O(tmp_5_fu_255_p2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_6
       (.I0(tmp_9_fu_202_p1[6]),
        .I1(phi_mul_reg_98[6]),
        .O(tmp_5_fu_255_p2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_7
       (.I0(tmp_9_fu_202_p1[5]),
        .I1(phi_mul_reg_98[5]),
        .O(tmp_5_fu_255_p2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_8
       (.I0(tmp_9_fu_202_p1[4]),
        .I1(phi_mul_reg_98[4]),
        .O(tmp_5_fu_255_p2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_5_fu_255_p2_i_9
       (.I0(tmp_9_fu_202_p1[3]),
        .I1(phi_mul_reg_98[3]),
        .O(tmp_5_fu_255_p2_i_9_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
