
FourLineSerial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ff0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08006178  08006178  00016178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006198  08006198  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006198  08006198  00016198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080061a0  080061a0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061a0  080061a0  000161a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061a4  080061a4  000161a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080061a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009ac  2000000c  080061b4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009b8  080061b4  000209b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c13a  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b61  00000000  00000000  0002c176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f0  00000000  00000000  0002dcd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000938  00000000  00000000  0002e6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dcce  00000000  00000000  0002f000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bfc3  00000000  00000000  0004ccce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b6030  00000000  00000000  00058c91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010ecc1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000288c  00000000  00000000  0010ed14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006160 	.word	0x08006160

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08006160 	.word	0x08006160

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_uldivmod>:
 80009b4:	b953      	cbnz	r3, 80009cc <__aeabi_uldivmod+0x18>
 80009b6:	b94a      	cbnz	r2, 80009cc <__aeabi_uldivmod+0x18>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	bf08      	it	eq
 80009bc:	2800      	cmpeq	r0, #0
 80009be:	bf1c      	itt	ne
 80009c0:	f04f 31ff 	movne.w	r1, #4294967295
 80009c4:	f04f 30ff 	movne.w	r0, #4294967295
 80009c8:	f000 b96e 	b.w	8000ca8 <__aeabi_idiv0>
 80009cc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009d4:	f000 f806 	bl	80009e4 <__udivmoddi4>
 80009d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e0:	b004      	add	sp, #16
 80009e2:	4770      	bx	lr

080009e4 <__udivmoddi4>:
 80009e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e8:	9d08      	ldr	r5, [sp, #32]
 80009ea:	4604      	mov	r4, r0
 80009ec:	468c      	mov	ip, r1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	f040 8083 	bne.w	8000afa <__udivmoddi4+0x116>
 80009f4:	428a      	cmp	r2, r1
 80009f6:	4617      	mov	r7, r2
 80009f8:	d947      	bls.n	8000a8a <__udivmoddi4+0xa6>
 80009fa:	fab2 f282 	clz	r2, r2
 80009fe:	b142      	cbz	r2, 8000a12 <__udivmoddi4+0x2e>
 8000a00:	f1c2 0020 	rsb	r0, r2, #32
 8000a04:	fa24 f000 	lsr.w	r0, r4, r0
 8000a08:	4091      	lsls	r1, r2
 8000a0a:	4097      	lsls	r7, r2
 8000a0c:	ea40 0c01 	orr.w	ip, r0, r1
 8000a10:	4094      	lsls	r4, r2
 8000a12:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a16:	0c23      	lsrs	r3, r4, #16
 8000a18:	fbbc f6f8 	udiv	r6, ip, r8
 8000a1c:	fa1f fe87 	uxth.w	lr, r7
 8000a20:	fb08 c116 	mls	r1, r8, r6, ip
 8000a24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a28:	fb06 f10e 	mul.w	r1, r6, lr
 8000a2c:	4299      	cmp	r1, r3
 8000a2e:	d909      	bls.n	8000a44 <__udivmoddi4+0x60>
 8000a30:	18fb      	adds	r3, r7, r3
 8000a32:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a36:	f080 8119 	bcs.w	8000c6c <__udivmoddi4+0x288>
 8000a3a:	4299      	cmp	r1, r3
 8000a3c:	f240 8116 	bls.w	8000c6c <__udivmoddi4+0x288>
 8000a40:	3e02      	subs	r6, #2
 8000a42:	443b      	add	r3, r7
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a4c:	fb08 3310 	mls	r3, r8, r0, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a58:	45a6      	cmp	lr, r4
 8000a5a:	d909      	bls.n	8000a70 <__udivmoddi4+0x8c>
 8000a5c:	193c      	adds	r4, r7, r4
 8000a5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a62:	f080 8105 	bcs.w	8000c70 <__udivmoddi4+0x28c>
 8000a66:	45a6      	cmp	lr, r4
 8000a68:	f240 8102 	bls.w	8000c70 <__udivmoddi4+0x28c>
 8000a6c:	3802      	subs	r0, #2
 8000a6e:	443c      	add	r4, r7
 8000a70:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a74:	eba4 040e 	sub.w	r4, r4, lr
 8000a78:	2600      	movs	r6, #0
 8000a7a:	b11d      	cbz	r5, 8000a84 <__udivmoddi4+0xa0>
 8000a7c:	40d4      	lsrs	r4, r2
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e9c5 4300 	strd	r4, r3, [r5]
 8000a84:	4631      	mov	r1, r6
 8000a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a8a:	b902      	cbnz	r2, 8000a8e <__udivmoddi4+0xaa>
 8000a8c:	deff      	udf	#255	; 0xff
 8000a8e:	fab2 f282 	clz	r2, r2
 8000a92:	2a00      	cmp	r2, #0
 8000a94:	d150      	bne.n	8000b38 <__udivmoddi4+0x154>
 8000a96:	1bcb      	subs	r3, r1, r7
 8000a98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a9c:	fa1f f887 	uxth.w	r8, r7
 8000aa0:	2601      	movs	r6, #1
 8000aa2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000aa6:	0c21      	lsrs	r1, r4, #16
 8000aa8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000aac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ab0:	fb08 f30c 	mul.w	r3, r8, ip
 8000ab4:	428b      	cmp	r3, r1
 8000ab6:	d907      	bls.n	8000ac8 <__udivmoddi4+0xe4>
 8000ab8:	1879      	adds	r1, r7, r1
 8000aba:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000abe:	d202      	bcs.n	8000ac6 <__udivmoddi4+0xe2>
 8000ac0:	428b      	cmp	r3, r1
 8000ac2:	f200 80e9 	bhi.w	8000c98 <__udivmoddi4+0x2b4>
 8000ac6:	4684      	mov	ip, r0
 8000ac8:	1ac9      	subs	r1, r1, r3
 8000aca:	b2a3      	uxth	r3, r4
 8000acc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ad0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ad4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ad8:	fb08 f800 	mul.w	r8, r8, r0
 8000adc:	45a0      	cmp	r8, r4
 8000ade:	d907      	bls.n	8000af0 <__udivmoddi4+0x10c>
 8000ae0:	193c      	adds	r4, r7, r4
 8000ae2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ae6:	d202      	bcs.n	8000aee <__udivmoddi4+0x10a>
 8000ae8:	45a0      	cmp	r8, r4
 8000aea:	f200 80d9 	bhi.w	8000ca0 <__udivmoddi4+0x2bc>
 8000aee:	4618      	mov	r0, r3
 8000af0:	eba4 0408 	sub.w	r4, r4, r8
 8000af4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000af8:	e7bf      	b.n	8000a7a <__udivmoddi4+0x96>
 8000afa:	428b      	cmp	r3, r1
 8000afc:	d909      	bls.n	8000b12 <__udivmoddi4+0x12e>
 8000afe:	2d00      	cmp	r5, #0
 8000b00:	f000 80b1 	beq.w	8000c66 <__udivmoddi4+0x282>
 8000b04:	2600      	movs	r6, #0
 8000b06:	e9c5 0100 	strd	r0, r1, [r5]
 8000b0a:	4630      	mov	r0, r6
 8000b0c:	4631      	mov	r1, r6
 8000b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b12:	fab3 f683 	clz	r6, r3
 8000b16:	2e00      	cmp	r6, #0
 8000b18:	d14a      	bne.n	8000bb0 <__udivmoddi4+0x1cc>
 8000b1a:	428b      	cmp	r3, r1
 8000b1c:	d302      	bcc.n	8000b24 <__udivmoddi4+0x140>
 8000b1e:	4282      	cmp	r2, r0
 8000b20:	f200 80b8 	bhi.w	8000c94 <__udivmoddi4+0x2b0>
 8000b24:	1a84      	subs	r4, r0, r2
 8000b26:	eb61 0103 	sbc.w	r1, r1, r3
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	468c      	mov	ip, r1
 8000b2e:	2d00      	cmp	r5, #0
 8000b30:	d0a8      	beq.n	8000a84 <__udivmoddi4+0xa0>
 8000b32:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b36:	e7a5      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000b38:	f1c2 0320 	rsb	r3, r2, #32
 8000b3c:	fa20 f603 	lsr.w	r6, r0, r3
 8000b40:	4097      	lsls	r7, r2
 8000b42:	fa01 f002 	lsl.w	r0, r1, r2
 8000b46:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b4a:	40d9      	lsrs	r1, r3
 8000b4c:	4330      	orrs	r0, r6
 8000b4e:	0c03      	lsrs	r3, r0, #16
 8000b50:	fbb1 f6fe 	udiv	r6, r1, lr
 8000b54:	fa1f f887 	uxth.w	r8, r7
 8000b58:	fb0e 1116 	mls	r1, lr, r6, r1
 8000b5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b60:	fb06 f108 	mul.w	r1, r6, r8
 8000b64:	4299      	cmp	r1, r3
 8000b66:	fa04 f402 	lsl.w	r4, r4, r2
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x19c>
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000b72:	f080 808d 	bcs.w	8000c90 <__udivmoddi4+0x2ac>
 8000b76:	4299      	cmp	r1, r3
 8000b78:	f240 808a 	bls.w	8000c90 <__udivmoddi4+0x2ac>
 8000b7c:	3e02      	subs	r6, #2
 8000b7e:	443b      	add	r3, r7
 8000b80:	1a5b      	subs	r3, r3, r1
 8000b82:	b281      	uxth	r1, r0
 8000b84:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b88:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b8c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b90:	fb00 f308 	mul.w	r3, r0, r8
 8000b94:	428b      	cmp	r3, r1
 8000b96:	d907      	bls.n	8000ba8 <__udivmoddi4+0x1c4>
 8000b98:	1879      	adds	r1, r7, r1
 8000b9a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000b9e:	d273      	bcs.n	8000c88 <__udivmoddi4+0x2a4>
 8000ba0:	428b      	cmp	r3, r1
 8000ba2:	d971      	bls.n	8000c88 <__udivmoddi4+0x2a4>
 8000ba4:	3802      	subs	r0, #2
 8000ba6:	4439      	add	r1, r7
 8000ba8:	1acb      	subs	r3, r1, r3
 8000baa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000bae:	e778      	b.n	8000aa2 <__udivmoddi4+0xbe>
 8000bb0:	f1c6 0c20 	rsb	ip, r6, #32
 8000bb4:	fa03 f406 	lsl.w	r4, r3, r6
 8000bb8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000bbc:	431c      	orrs	r4, r3
 8000bbe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000bc2:	fa01 f306 	lsl.w	r3, r1, r6
 8000bc6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000bca:	fa21 f10c 	lsr.w	r1, r1, ip
 8000bce:	431f      	orrs	r7, r3
 8000bd0:	0c3b      	lsrs	r3, r7, #16
 8000bd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bd6:	fa1f f884 	uxth.w	r8, r4
 8000bda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bde:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000be2:	fb09 fa08 	mul.w	sl, r9, r8
 8000be6:	458a      	cmp	sl, r1
 8000be8:	fa02 f206 	lsl.w	r2, r2, r6
 8000bec:	fa00 f306 	lsl.w	r3, r0, r6
 8000bf0:	d908      	bls.n	8000c04 <__udivmoddi4+0x220>
 8000bf2:	1861      	adds	r1, r4, r1
 8000bf4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000bf8:	d248      	bcs.n	8000c8c <__udivmoddi4+0x2a8>
 8000bfa:	458a      	cmp	sl, r1
 8000bfc:	d946      	bls.n	8000c8c <__udivmoddi4+0x2a8>
 8000bfe:	f1a9 0902 	sub.w	r9, r9, #2
 8000c02:	4421      	add	r1, r4
 8000c04:	eba1 010a 	sub.w	r1, r1, sl
 8000c08:	b2bf      	uxth	r7, r7
 8000c0a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c0e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c12:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c16:	fb00 f808 	mul.w	r8, r0, r8
 8000c1a:	45b8      	cmp	r8, r7
 8000c1c:	d907      	bls.n	8000c2e <__udivmoddi4+0x24a>
 8000c1e:	19e7      	adds	r7, r4, r7
 8000c20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c24:	d22e      	bcs.n	8000c84 <__udivmoddi4+0x2a0>
 8000c26:	45b8      	cmp	r8, r7
 8000c28:	d92c      	bls.n	8000c84 <__udivmoddi4+0x2a0>
 8000c2a:	3802      	subs	r0, #2
 8000c2c:	4427      	add	r7, r4
 8000c2e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c32:	eba7 0708 	sub.w	r7, r7, r8
 8000c36:	fba0 8902 	umull	r8, r9, r0, r2
 8000c3a:	454f      	cmp	r7, r9
 8000c3c:	46c6      	mov	lr, r8
 8000c3e:	4649      	mov	r1, r9
 8000c40:	d31a      	bcc.n	8000c78 <__udivmoddi4+0x294>
 8000c42:	d017      	beq.n	8000c74 <__udivmoddi4+0x290>
 8000c44:	b15d      	cbz	r5, 8000c5e <__udivmoddi4+0x27a>
 8000c46:	ebb3 020e 	subs.w	r2, r3, lr
 8000c4a:	eb67 0701 	sbc.w	r7, r7, r1
 8000c4e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000c52:	40f2      	lsrs	r2, r6
 8000c54:	ea4c 0202 	orr.w	r2, ip, r2
 8000c58:	40f7      	lsrs	r7, r6
 8000c5a:	e9c5 2700 	strd	r2, r7, [r5]
 8000c5e:	2600      	movs	r6, #0
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	462e      	mov	r6, r5
 8000c68:	4628      	mov	r0, r5
 8000c6a:	e70b      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000c6c:	4606      	mov	r6, r0
 8000c6e:	e6e9      	b.n	8000a44 <__udivmoddi4+0x60>
 8000c70:	4618      	mov	r0, r3
 8000c72:	e6fd      	b.n	8000a70 <__udivmoddi4+0x8c>
 8000c74:	4543      	cmp	r3, r8
 8000c76:	d2e5      	bcs.n	8000c44 <__udivmoddi4+0x260>
 8000c78:	ebb8 0e02 	subs.w	lr, r8, r2
 8000c7c:	eb69 0104 	sbc.w	r1, r9, r4
 8000c80:	3801      	subs	r0, #1
 8000c82:	e7df      	b.n	8000c44 <__udivmoddi4+0x260>
 8000c84:	4608      	mov	r0, r1
 8000c86:	e7d2      	b.n	8000c2e <__udivmoddi4+0x24a>
 8000c88:	4660      	mov	r0, ip
 8000c8a:	e78d      	b.n	8000ba8 <__udivmoddi4+0x1c4>
 8000c8c:	4681      	mov	r9, r0
 8000c8e:	e7b9      	b.n	8000c04 <__udivmoddi4+0x220>
 8000c90:	4666      	mov	r6, ip
 8000c92:	e775      	b.n	8000b80 <__udivmoddi4+0x19c>
 8000c94:	4630      	mov	r0, r6
 8000c96:	e74a      	b.n	8000b2e <__udivmoddi4+0x14a>
 8000c98:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c9c:	4439      	add	r1, r7
 8000c9e:	e713      	b.n	8000ac8 <__udivmoddi4+0xe4>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	e724      	b.n	8000af0 <__udivmoddi4+0x10c>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_idiv0>:
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop

08000cac <crc16_update>:
 */

#include "CH100_Interpreter.h"

void crc16_update(uint16_t *currect_crc, const uint8_t *src, uint32_t len)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b08b      	sub	sp, #44	; 0x2c
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	60f8      	str	r0, [r7, #12]
 8000cb4:	60b9      	str	r1, [r7, #8]
 8000cb6:	607a      	str	r2, [r7, #4]
    uint32_t crc = *currect_crc;
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	881b      	ldrh	r3, [r3, #0]
 8000cbc:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t j;
    for (j=0; j < len; ++j)
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	623b      	str	r3, [r7, #32]
 8000cc2:	e025      	b.n	8000d10 <crc16_update+0x64>
    {
        uint32_t i;
        uint32_t byte = src[j];
 8000cc4:	68ba      	ldr	r2, [r7, #8]
 8000cc6:	6a3b      	ldr	r3, [r7, #32]
 8000cc8:	4413      	add	r3, r2
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	617b      	str	r3, [r7, #20]
        crc ^= byte << 8;
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	021b      	lsls	r3, r3, #8
 8000cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cd4:	4053      	eors	r3, r2
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
        for (i = 0; i < 8; ++i)
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61fb      	str	r3, [r7, #28]
 8000cdc:	e012      	b.n	8000d04 <crc16_update+0x58>
        {
            uint32_t temp = crc << 1;
 8000cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	61bb      	str	r3, [r7, #24]
            if (crc & 0x8000)
 8000ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d005      	beq.n	8000cfa <crc16_update+0x4e>
            {
                temp ^= 0x1021;
 8000cee:	69bb      	ldr	r3, [r7, #24]
 8000cf0:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8000cf4:	f083 0301 	eor.w	r3, r3, #1
 8000cf8:	61bb      	str	r3, [r7, #24]
            }
            crc = temp;
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	627b      	str	r3, [r7, #36]	; 0x24
        for (i = 0; i < 8; ++i)
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3301      	adds	r3, #1
 8000d02:	61fb      	str	r3, [r7, #28]
 8000d04:	69fb      	ldr	r3, [r7, #28]
 8000d06:	2b07      	cmp	r3, #7
 8000d08:	d9e9      	bls.n	8000cde <crc16_update+0x32>
    for (j=0; j < len; ++j)
 8000d0a:	6a3b      	ldr	r3, [r7, #32]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	623b      	str	r3, [r7, #32]
 8000d10:	6a3a      	ldr	r2, [r7, #32]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	d3d5      	bcc.n	8000cc4 <crc16_update+0x18>
        }
    }
    *currect_crc = crc;
 8000d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1a:	b29a      	uxth	r2, r3
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	801a      	strh	r2, [r3, #0]
}
 8000d20:	bf00      	nop
 8000d22:	372c      	adds	r7, #44	; 0x2c
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <CH100_FBdecoder>:


int CH100_FBdecoder(uint8_t *recData, uint8_t *accData, uint8_t *omegaData, uint8_t *quatData, uint8_t *IMU_data)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08a      	sub	sp, #40	; 0x28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
 8000d38:	603b      	str	r3, [r7, #0]
	int i;
	int pickFlag=0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	623b      	str	r3, [r7, #32]
	uint16_t payload_len;
	uint16_t crc=0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	82bb      	strh	r3, [r7, #20]
	uint8_t *dataPack;
	uint8_t *realData;

	for (i=0;i<83;i++)
 8000d42:	2300      	movs	r3, #0
 8000d44:	627b      	str	r3, [r7, #36]	; 0x24
 8000d46:	e016      	b.n	8000d76 <CH100_FBdecoder+0x4a>
	{
		if (recData[i]==0x5A && recData[i+1]==0xA5)
 8000d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d4a:	68fa      	ldr	r2, [r7, #12]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b5a      	cmp	r3, #90	; 0x5a
 8000d52:	d10d      	bne.n	8000d70 <CH100_FBdecoder+0x44>
 8000d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d56:	3301      	adds	r3, #1
 8000d58:	68fa      	ldr	r2, [r7, #12]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	2ba5      	cmp	r3, #165	; 0xa5
 8000d60:	d106      	bne.n	8000d70 <CH100_FBdecoder+0x44>
			{pickFlag=1;realData=recData+i;break;}
 8000d62:	2301      	movs	r3, #1
 8000d64:	623b      	str	r3, [r7, #32]
 8000d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d68:	68fa      	ldr	r2, [r7, #12]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	61fb      	str	r3, [r7, #28]
 8000d6e:	e005      	b.n	8000d7c <CH100_FBdecoder+0x50>
	for (i=0;i<83;i++)
 8000d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d72:	3301      	adds	r3, #1
 8000d74:	627b      	str	r3, [r7, #36]	; 0x24
 8000d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d78:	2b52      	cmp	r3, #82	; 0x52
 8000d7a:	dde5      	ble.n	8000d48 <CH100_FBdecoder+0x1c>
	}

	if (pickFlag==0)
 8000d7c:	6a3b      	ldr	r3, [r7, #32]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d101      	bne.n	8000d86 <CH100_FBdecoder+0x5a>
		return 1;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e09a      	b.n	8000ebc <CH100_FBdecoder+0x190>


	dataPack=realData+6;
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3306      	adds	r3, #6
 8000d8a:	61bb      	str	r3, [r7, #24]
//	for (i=0;i<76;i++)
//		dataPack[i]=recData[i+6];

	payload_len=realData[2]+(realData[3]<<8);
 8000d8c:	69fb      	ldr	r3, [r7, #28]
 8000d8e:	3302      	adds	r3, #2
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	3303      	adds	r3, #3
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	021b      	lsls	r3, r3, #8
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	4413      	add	r3, r2
 8000da2:	82fb      	strh	r3, [r7, #22]
	crc16_update(&crc,realData,4);
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	2204      	movs	r2, #4
 8000daa:	69f9      	ldr	r1, [r7, #28]
 8000dac:	4618      	mov	r0, r3
 8000dae:	f7ff ff7d 	bl	8000cac <crc16_update>
	crc16_update(&crc,realData+6,payload_len);
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	1d99      	adds	r1, r3, #6
 8000db6:	8afa      	ldrh	r2, [r7, #22]
 8000db8:	f107 0314 	add.w	r3, r7, #20
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ff75 	bl	8000cac <crc16_update>

	if (crc!=(realData[5]<<8 | realData[4]))
 8000dc2:	8abb      	ldrh	r3, [r7, #20]
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	3305      	adds	r3, #5
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	021b      	lsls	r3, r3, #8
 8000dce:	69fa      	ldr	r2, [r7, #28]
 8000dd0:	3204      	adds	r2, #4
 8000dd2:	7812      	ldrb	r2, [r2, #0]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	4299      	cmp	r1, r3
 8000dd8:	d001      	beq.n	8000dde <CH100_FBdecoder+0xb2>
		return 1;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e06e      	b.n	8000ebc <CH100_FBdecoder+0x190>

	for (i=0;i<12;i++)
 8000dde:	2300      	movs	r3, #0
 8000de0:	627b      	str	r3, [r7, #36]	; 0x24
 8000de2:	e00c      	b.n	8000dfe <CH100_FBdecoder+0xd2>
		accData[i]=dataPack[12+i];
 8000de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de6:	330c      	adds	r3, #12
 8000de8:	461a      	mov	r2, r3
 8000dea:	69bb      	ldr	r3, [r7, #24]
 8000dec:	441a      	add	r2, r3
 8000dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df0:	68b9      	ldr	r1, [r7, #8]
 8000df2:	440b      	add	r3, r1
 8000df4:	7812      	ldrb	r2, [r2, #0]
 8000df6:	701a      	strb	r2, [r3, #0]
	for (i=0;i<12;i++)
 8000df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	627b      	str	r3, [r7, #36]	; 0x24
 8000dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e00:	2b0b      	cmp	r3, #11
 8000e02:	ddef      	ble.n	8000de4 <CH100_FBdecoder+0xb8>
	for (i=0;i<12;i++)
 8000e04:	2300      	movs	r3, #0
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
 8000e08:	e00c      	b.n	8000e24 <CH100_FBdecoder+0xf8>
		omegaData[i]=dataPack[24+i];
 8000e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e0c:	3318      	adds	r3, #24
 8000e0e:	461a      	mov	r2, r3
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	441a      	add	r2, r3
 8000e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e16:	6879      	ldr	r1, [r7, #4]
 8000e18:	440b      	add	r3, r1
 8000e1a:	7812      	ldrb	r2, [r2, #0]
 8000e1c:	701a      	strb	r2, [r3, #0]
	for (i=0;i<12;i++)
 8000e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e20:	3301      	adds	r3, #1
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
 8000e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e26:	2b0b      	cmp	r3, #11
 8000e28:	ddef      	ble.n	8000e0a <CH100_FBdecoder+0xde>
	for (i=0;i<16;i++)
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e2e:	e00c      	b.n	8000e4a <CH100_FBdecoder+0x11e>
		quatData[i]=dataPack[60+i];
 8000e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e32:	333c      	adds	r3, #60	; 0x3c
 8000e34:	461a      	mov	r2, r3
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	441a      	add	r2, r3
 8000e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3c:	6839      	ldr	r1, [r7, #0]
 8000e3e:	440b      	add	r3, r1
 8000e40:	7812      	ldrb	r2, [r2, #0]
 8000e42:	701a      	strb	r2, [r3, #0]
	for (i=0;i<16;i++)
 8000e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e46:	3301      	adds	r3, #1
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24
 8000e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4c:	2b0f      	cmp	r3, #15
 8000e4e:	ddef      	ble.n	8000e30 <CH100_FBdecoder+0x104>

	for (i=0;i<12;i++)
 8000e50:	2300      	movs	r3, #0
 8000e52:	627b      	str	r3, [r7, #36]	; 0x24
 8000e54:	e00a      	b.n	8000e6c <CH100_FBdecoder+0x140>
		IMU_data[i]=accData[i];
 8000e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e58:	68ba      	ldr	r2, [r7, #8]
 8000e5a:	441a      	add	r2, r3
 8000e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000e60:	440b      	add	r3, r1
 8000e62:	7812      	ldrb	r2, [r2, #0]
 8000e64:	701a      	strb	r2, [r3, #0]
	for (i=0;i<12;i++)
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	3301      	adds	r3, #1
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8000e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e6e:	2b0b      	cmp	r3, #11
 8000e70:	ddf1      	ble.n	8000e56 <CH100_FBdecoder+0x12a>
	for (i=0;i<12;i++)
 8000e72:	2300      	movs	r3, #0
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
 8000e76:	e00b      	b.n	8000e90 <CH100_FBdecoder+0x164>
		IMU_data[i+12]=omegaData[i];
 8000e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	441a      	add	r2, r3
 8000e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e80:	330c      	adds	r3, #12
 8000e82:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000e84:	440b      	add	r3, r1
 8000e86:	7812      	ldrb	r2, [r2, #0]
 8000e88:	701a      	strb	r2, [r3, #0]
	for (i=0;i<12;i++)
 8000e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	627b      	str	r3, [r7, #36]	; 0x24
 8000e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e92:	2b0b      	cmp	r3, #11
 8000e94:	ddf0      	ble.n	8000e78 <CH100_FBdecoder+0x14c>
	for (i=0;i<16;i++)
 8000e96:	2300      	movs	r3, #0
 8000e98:	627b      	str	r3, [r7, #36]	; 0x24
 8000e9a:	e00b      	b.n	8000eb4 <CH100_FBdecoder+0x188>
		IMU_data[i+24]=quatData[i];
 8000e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e9e:	683a      	ldr	r2, [r7, #0]
 8000ea0:	441a      	add	r2, r3
 8000ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea4:	3318      	adds	r3, #24
 8000ea6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000ea8:	440b      	add	r3, r1
 8000eaa:	7812      	ldrb	r2, [r2, #0]
 8000eac:	701a      	strb	r2, [r3, #0]
	for (i=0;i<16;i++)
 8000eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb6:	2b0f      	cmp	r3, #15
 8000eb8:	ddf0      	ble.n	8000e9c <CH100_FBdecoder+0x170>

	return 0;
 8000eba:	2300      	movs	r3, #0
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3728      	adds	r7, #40	; 0x28
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <genAngleAskCmd>:
 */

#include "Servo_Interpreter.h"

void genAngleAskCmd(uint8_t id, uint8_t *cmd)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	6039      	str	r1, [r7, #0]
 8000ece:	71fb      	strb	r3, [r7, #7]
	int tmp=0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60fb      	str	r3, [r7, #12]
	int i=0;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60bb      	str	r3, [r7, #8]
	cmd[0]=0x12;
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	2212      	movs	r2, #18
 8000edc:	701a      	strb	r2, [r3, #0]
	cmd[1]=0x4c;
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	224c      	movs	r2, #76	; 0x4c
 8000ee4:	701a      	strb	r2, [r3, #0]
	cmd[2]=10;     // command ID, 10 for angle read command, referred as READ_ANGLE in the mannual
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	3302      	adds	r3, #2
 8000eea:	220a      	movs	r2, #10
 8000eec:	701a      	strb	r2, [r3, #0]
	cmd[3]=1;    //  length of the data portion
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	3303      	adds	r3, #3
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	701a      	strb	r2, [r3, #0]
	cmd[4]=id;
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	3304      	adds	r3, #4
 8000efa:	79fa      	ldrb	r2, [r7, #7]
 8000efc:	701a      	strb	r2, [r3, #0]
	for (i=0;i<5;i++)
 8000efe:	2300      	movs	r3, #0
 8000f00:	60bb      	str	r3, [r7, #8]
 8000f02:	e00a      	b.n	8000f1a <genAngleAskCmd+0x56>
		tmp+=(int)cmd[i];
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	683a      	ldr	r2, [r7, #0]
 8000f08:	4413      	add	r3, r2
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	4413      	add	r3, r2
 8000f12:	60fb      	str	r3, [r7, #12]
	for (i=0;i<5;i++)
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	3301      	adds	r3, #1
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	2b04      	cmp	r3, #4
 8000f1e:	ddf1      	ble.n	8000f04 <genAngleAskCmd+0x40>
	cmd[5]=tmp%256;
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	425a      	negs	r2, r3
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	b2d2      	uxtb	r2, r2
 8000f28:	bf58      	it	pl
 8000f2a:	4253      	negpl	r3, r2
 8000f2c:	683a      	ldr	r2, [r7, #0]
 8000f2e:	3205      	adds	r2, #5
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	7013      	strb	r3, [r2, #0]
}
 8000f34:	bf00      	nop
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <recAngleCmdDecode>:

double recAngleCmdDecode(uint8_t id, uint8_t *dataOri, double angleOld)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08c      	sub	sp, #48	; 0x30
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	ed87 0b00 	vstr	d0, [r7]
 8000f4e:	73fb      	strb	r3, [r7, #15]
	uint8_t flag=0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t check[5]={0x05,0x1c,0x0a,0x03,id};
 8000f56:	2305      	movs	r3, #5
 8000f58:	743b      	strb	r3, [r7, #16]
 8000f5a:	231c      	movs	r3, #28
 8000f5c:	747b      	strb	r3, [r7, #17]
 8000f5e:	230a      	movs	r3, #10
 8000f60:	74bb      	strb	r3, [r7, #18]
 8000f62:	2303      	movs	r3, #3
 8000f64:	74fb      	strb	r3, [r7, #19]
 8000f66:	7bfb      	ldrb	r3, [r7, #15]
 8000f68:	753b      	strb	r3, [r7, #20]
	uint8_t checkSum,tmp;
	int16_t angleOri;
	int i;
	double angleNew;
	for (i=0;i<5;i++)
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f6e:	e010      	b.n	8000f92 <recAngleCmdDecode+0x52>
		if (check[i]!=dataOri[i])
 8000f70:	f107 0210 	add.w	r2, r7, #16
 8000f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f76:	4413      	add	r3, r2
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f7c:	68b9      	ldr	r1, [r7, #8]
 8000f7e:	440b      	add	r3, r1
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d002      	beq.n	8000f8c <recAngleCmdDecode+0x4c>
			flag=1;
 8000f86:	2301      	movs	r3, #1
 8000f88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for (i=0;i<5;i++)
 8000f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f8e:	3301      	adds	r3, #1
 8000f90:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f94:	2b04      	cmp	r3, #4
 8000f96:	ddeb      	ble.n	8000f70 <recAngleCmdDecode+0x30>
	tmp=0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	for (i=0;i<7;i++)
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fa2:	e00b      	b.n	8000fbc <recAngleCmdDecode+0x7c>
		tmp+=(int)dataOri[i];
 8000fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	4413      	add	r3, r2
 8000faa:	781a      	ldrb	r2, [r3, #0]
 8000fac:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000fb0:	4413      	add	r3, r2
 8000fb2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	for (i=0;i<7;i++)
 8000fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb8:	3301      	adds	r3, #1
 8000fba:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fbe:	2b06      	cmp	r3, #6
 8000fc0:	ddf0      	ble.n	8000fa4 <recAngleCmdDecode+0x64>
	checkSum=tmp%256;
 8000fc2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000fc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (checkSum!=dataOri[7])
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	3307      	adds	r3, #7
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d002      	beq.n	8000fde <recAngleCmdDecode+0x9e>
		flag=1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (flag==0)
 8000fde:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d11b      	bne.n	800101e <recAngleCmdDecode+0xde>
	{
		angleOri= (dataOri[6]<<8) | dataOri[5];
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	3306      	adds	r3, #6
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	b21a      	sxth	r2, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	3305      	adds	r3, #5
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	84bb      	strh	r3, [r7, #36]	; 0x24
		angleNew=angleOri/10.0;
 8000ffc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fa33 	bl	800046c <__aeabi_i2d>
 8001006:	f04f 0200 	mov.w	r2, #0
 800100a:	4b0a      	ldr	r3, [pc, #40]	; (8001034 <recAngleCmdDecode+0xf4>)
 800100c:	f7ff fbc2 	bl	8000794 <__aeabi_ddiv>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	e9c7 2306 	strd	r2, r3, [r7, #24]
		return angleNew;
 8001018:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800101c:	e001      	b.n	8001022 <recAngleCmdDecode+0xe2>
	}
	else
		return angleOld;
 800101e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001022:	ec43 2b17 	vmov	d7, r2, r3
}
 8001026:	eeb0 0a47 	vmov.f32	s0, s14
 800102a:	eef0 0a67 	vmov.f32	s1, s15
 800102e:	3730      	adds	r7, #48	; 0x30
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40240000 	.word	0x40240000

08001038 <genSetAngleCmd>:
void genSetAngleCmd(uint8_t id, int16_t angle, uint16_t tD, uint16_t powD, uint8_t *cmd)
{
 8001038:	b490      	push	{r4, r7}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	4604      	mov	r4, r0
 8001040:	4608      	mov	r0, r1
 8001042:	4611      	mov	r1, r2
 8001044:	461a      	mov	r2, r3
 8001046:	4623      	mov	r3, r4
 8001048:	71fb      	strb	r3, [r7, #7]
 800104a:	4603      	mov	r3, r0
 800104c:	80bb      	strh	r3, [r7, #4]
 800104e:	460b      	mov	r3, r1
 8001050:	807b      	strh	r3, [r7, #2]
 8001052:	4613      	mov	r3, r2
 8001054:	803b      	strh	r3, [r7, #0]
	uint8_t angleLow, angleHigh;
	uint8_t tDLow, tDHigh;
	uint8_t powDLow, powDHigh;
	uint16_t tmp=0;
 8001056:	2300      	movs	r3, #0
 8001058:	82fb      	strh	r3, [r7, #22]
	int i;
	cmd[0]=0x12;
 800105a:	6a3b      	ldr	r3, [r7, #32]
 800105c:	2212      	movs	r2, #18
 800105e:	701a      	strb	r2, [r3, #0]
	cmd[1]=0x4c;
 8001060:	6a3b      	ldr	r3, [r7, #32]
 8001062:	3301      	adds	r3, #1
 8001064:	224c      	movs	r2, #76	; 0x4c
 8001066:	701a      	strb	r2, [r3, #0]
	cmd[2]=8; //command ID, 8 for angle control, referred as ROTATE in the manual
 8001068:	6a3b      	ldr	r3, [r7, #32]
 800106a:	3302      	adds	r3, #2
 800106c:	2208      	movs	r2, #8
 800106e:	701a      	strb	r2, [r3, #0]
	cmd[3]=7; //length of the data portion
 8001070:	6a3b      	ldr	r3, [r7, #32]
 8001072:	3303      	adds	r3, #3
 8001074:	2207      	movs	r2, #7
 8001076:	701a      	strb	r2, [r3, #0]
	cmd[4]=id;
 8001078:	6a3b      	ldr	r3, [r7, #32]
 800107a:	3304      	adds	r3, #4
 800107c:	79fa      	ldrb	r2, [r7, #7]
 800107e:	701a      	strb	r2, [r3, #0]
	angleLow=angle & 0xff;
 8001080:	88bb      	ldrh	r3, [r7, #4]
 8001082:	73fb      	strb	r3, [r7, #15]
	angleHigh=(angle>>8) & 0xff;
 8001084:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001088:	121b      	asrs	r3, r3, #8
 800108a:	b21b      	sxth	r3, r3
 800108c:	73bb      	strb	r3, [r7, #14]
	cmd[5]=angleLow;
 800108e:	6a3b      	ldr	r3, [r7, #32]
 8001090:	3305      	adds	r3, #5
 8001092:	7bfa      	ldrb	r2, [r7, #15]
 8001094:	701a      	strb	r2, [r3, #0]
	cmd[6]=angleHigh;
 8001096:	6a3b      	ldr	r3, [r7, #32]
 8001098:	3306      	adds	r3, #6
 800109a:	7bba      	ldrb	r2, [r7, #14]
 800109c:	701a      	strb	r2, [r3, #0]
	tDLow=tD & 0xff;
 800109e:	887b      	ldrh	r3, [r7, #2]
 80010a0:	737b      	strb	r3, [r7, #13]
	tDHigh= (tD>>8) & 0xff;
 80010a2:	887b      	ldrh	r3, [r7, #2]
 80010a4:	0a1b      	lsrs	r3, r3, #8
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	733b      	strb	r3, [r7, #12]
	cmd[7]=tDLow;
 80010aa:	6a3b      	ldr	r3, [r7, #32]
 80010ac:	3307      	adds	r3, #7
 80010ae:	7b7a      	ldrb	r2, [r7, #13]
 80010b0:	701a      	strb	r2, [r3, #0]
	cmd[8]=tDHigh;
 80010b2:	6a3b      	ldr	r3, [r7, #32]
 80010b4:	3308      	adds	r3, #8
 80010b6:	7b3a      	ldrb	r2, [r7, #12]
 80010b8:	701a      	strb	r2, [r3, #0]
	powDLow=powD & 0xff;
 80010ba:	883b      	ldrh	r3, [r7, #0]
 80010bc:	72fb      	strb	r3, [r7, #11]
	powDHigh=(powD>>8) & 0xff;
 80010be:	883b      	ldrh	r3, [r7, #0]
 80010c0:	0a1b      	lsrs	r3, r3, #8
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	72bb      	strb	r3, [r7, #10]
	cmd[9]=powDLow;
 80010c6:	6a3b      	ldr	r3, [r7, #32]
 80010c8:	3309      	adds	r3, #9
 80010ca:	7afa      	ldrb	r2, [r7, #11]
 80010cc:	701a      	strb	r2, [r3, #0]
	cmd[10]=powDHigh;
 80010ce:	6a3b      	ldr	r3, [r7, #32]
 80010d0:	330a      	adds	r3, #10
 80010d2:	7aba      	ldrb	r2, [r7, #10]
 80010d4:	701a      	strb	r2, [r3, #0]
	for (i=0;i<11;i++)
 80010d6:	2300      	movs	r3, #0
 80010d8:	613b      	str	r3, [r7, #16]
 80010da:	e00a      	b.n	80010f2 <genSetAngleCmd+0xba>
		tmp+=(uint16_t)cmd[i];
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	6a3a      	ldr	r2, [r7, #32]
 80010e0:	4413      	add	r3, r2
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	4413      	add	r3, r2
 80010ea:	82fb      	strh	r3, [r7, #22]
	for (i=0;i<11;i++)
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	3301      	adds	r3, #1
 80010f0:	613b      	str	r3, [r7, #16]
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	2b0a      	cmp	r3, #10
 80010f6:	ddf1      	ble.n	80010dc <genSetAngleCmd+0xa4>
	cmd[11]= tmp % 256;
 80010f8:	6a3b      	ldr	r3, [r7, #32]
 80010fa:	330b      	adds	r3, #11
 80010fc:	8afa      	ldrh	r2, [r7, #22]
 80010fe:	b2d2      	uxtb	r2, r2
 8001100:	701a      	strb	r2, [r3, #0]
}
 8001102:	bf00      	nop
 8001104:	3718      	adds	r7, #24
 8001106:	46bd      	mov	sp, r7
 8001108:	bc90      	pop	{r4, r7}
 800110a:	4770      	bx	lr

0800110c <raspiCMDdecoder_CH100>:
	return flag;
}

int raspiCMDdecoder_CH100(uint8_t *cmd, uint8_t *readFlag, uint8_t *setFlag, uint8_t *idArray, uint8_t *servoNum, int16_t *angleArray, uint8_t *lineIdx)
//size(cmd)=79
{
 800110c:	b480      	push	{r7}
 800110e:	b089      	sub	sp, #36	; 0x24
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
 8001118:	603b      	str	r3, [r7, #0]
	uint8_t check=0x66; // check header
 800111a:	2366      	movs	r3, #102	; 0x66
 800111c:	74fb      	strb	r3, [r7, #19]
	uint16_t tmp=0;
 800111e:	2300      	movs	r3, #0
 8001120:	83fb      	strh	r3, [r7, #30]
	uint8_t checksum;
	int i;
	int flag=0;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]

	for (i=0;i<78;i++)
 8001126:	2300      	movs	r3, #0
 8001128:	61bb      	str	r3, [r7, #24]
 800112a:	e00a      	b.n	8001142 <raspiCMDdecoder_CH100+0x36>
		tmp+=cmd[i];
 800112c:	69bb      	ldr	r3, [r7, #24]
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	4413      	add	r3, r2
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b29a      	uxth	r2, r3
 8001136:	8bfb      	ldrh	r3, [r7, #30]
 8001138:	4413      	add	r3, r2
 800113a:	83fb      	strh	r3, [r7, #30]
	for (i=0;i<78;i++)
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	3301      	adds	r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	2b4d      	cmp	r3, #77	; 0x4d
 8001146:	ddf1      	ble.n	800112c <raspiCMDdecoder_CH100+0x20>
	checksum=tmp % 256;
 8001148:	8bfb      	ldrh	r3, [r7, #30]
 800114a:	74bb      	strb	r3, [r7, #18]
	if (checksum!=cmd[78])
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	334e      	adds	r3, #78	; 0x4e
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	7cba      	ldrb	r2, [r7, #18]
 8001154:	429a      	cmp	r2, r3
 8001156:	d001      	beq.n	800115c <raspiCMDdecoder_CH100+0x50>
		flag=1;
 8001158:	2301      	movs	r3, #1
 800115a:	617b      	str	r3, [r7, #20]
	if (check!=cmd[0])
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	7cfa      	ldrb	r2, [r7, #19]
 8001162:	429a      	cmp	r2, r3
 8001164:	d001      	beq.n	800116a <raspiCMDdecoder_CH100+0x5e>
		flag=1;
 8001166:	2301      	movs	r3, #1
 8001168:	617b      	str	r3, [r7, #20]
	if (flag==1)
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	2b01      	cmp	r3, #1
 800116e:	d101      	bne.n	8001174 <raspiCMDdecoder_CH100+0x68>
		return flag;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	e12d      	b.n	80013d0 <raspiCMDdecoder_CH100+0x2c4>

	*servoNum=cmd[1]; // servo numbers on each active line
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	785a      	ldrb	r2, [r3, #1]
 8001178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800117a:	701a      	strb	r2, [r3, #0]

	// line choose and set and read flag choose
	switch(cmd[2]){
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	3302      	adds	r3, #2
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	3b0a      	subs	r3, #10
 8001184:	2b2a      	cmp	r3, #42	; 0x2a
 8001186:	f200 80ef 	bhi.w	8001368 <raspiCMDdecoder_CH100+0x25c>
 800118a:	a201      	add	r2, pc, #4	; (adr r2, 8001190 <raspiCMDdecoder_CH100+0x84>)
 800118c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001190:	0800123d 	.word	0x0800123d
 8001194:	08001251 	.word	0x08001251
 8001198:	08001265 	.word	0x08001265
 800119c:	08001369 	.word	0x08001369
 80011a0:	08001369 	.word	0x08001369
 80011a4:	08001369 	.word	0x08001369
 80011a8:	08001369 	.word	0x08001369
 80011ac:	08001369 	.word	0x08001369
 80011b0:	08001369 	.word	0x08001369
 80011b4:	08001369 	.word	0x08001369
 80011b8:	08001279 	.word	0x08001279
 80011bc:	0800128d 	.word	0x0800128d
 80011c0:	080012a1 	.word	0x080012a1
 80011c4:	08001369 	.word	0x08001369
 80011c8:	08001369 	.word	0x08001369
 80011cc:	08001369 	.word	0x08001369
 80011d0:	08001369 	.word	0x08001369
 80011d4:	08001369 	.word	0x08001369
 80011d8:	08001369 	.word	0x08001369
 80011dc:	08001369 	.word	0x08001369
 80011e0:	080012b5 	.word	0x080012b5
 80011e4:	080012c9 	.word	0x080012c9
 80011e8:	080012dd 	.word	0x080012dd
 80011ec:	08001369 	.word	0x08001369
 80011f0:	08001369 	.word	0x08001369
 80011f4:	08001369 	.word	0x08001369
 80011f8:	08001369 	.word	0x08001369
 80011fc:	08001369 	.word	0x08001369
 8001200:	08001369 	.word	0x08001369
 8001204:	08001369 	.word	0x08001369
 8001208:	080012f1 	.word	0x080012f1
 800120c:	08001305 	.word	0x08001305
 8001210:	08001319 	.word	0x08001319
 8001214:	08001369 	.word	0x08001369
 8001218:	08001369 	.word	0x08001369
 800121c:	08001369 	.word	0x08001369
 8001220:	08001369 	.word	0x08001369
 8001224:	08001369 	.word	0x08001369
 8001228:	08001369 	.word	0x08001369
 800122c:	08001369 	.word	0x08001369
 8001230:	0800132d 	.word	0x0800132d
 8001234:	08001341 	.word	0x08001341
 8001238:	08001355 	.word	0x08001355
	case 10: *readFlag=1; *setFlag=0; *lineIdx=1; break; // enable line 1
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	2201      	movs	r2, #1
 8001240:	701a      	strb	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]
 8001248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800124a:	2201      	movs	r2, #1
 800124c:	701a      	strb	r2, [r3, #0]
 800124e:	e094      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 11: *readFlag=0; *setFlag=1; *lineIdx=1; break;
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2201      	movs	r2, #1
 800125a:	701a      	strb	r2, [r3, #0]
 800125c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800125e:	2201      	movs	r2, #1
 8001260:	701a      	strb	r2, [r3, #0]
 8001262:	e08a      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 12: *readFlag=1; *setFlag=1; *lineIdx=1; break;
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	2201      	movs	r2, #1
 8001268:	701a      	strb	r2, [r3, #0]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
 8001270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001272:	2201      	movs	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]
 8001276:	e080      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 20: *readFlag=1; *setFlag=0; *lineIdx=2; break; // enable line 2
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	2201      	movs	r2, #1
 800127c:	701a      	strb	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	701a      	strb	r2, [r3, #0]
 8001284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001286:	2202      	movs	r2, #2
 8001288:	701a      	strb	r2, [r3, #0]
 800128a:	e076      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 21: *readFlag=0; *setFlag=1; *lineIdx=2; break;
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2201      	movs	r2, #1
 8001296:	701a      	strb	r2, [r3, #0]
 8001298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800129a:	2202      	movs	r2, #2
 800129c:	701a      	strb	r2, [r3, #0]
 800129e:	e06c      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 22: *readFlag=1; *setFlag=1; *lineIdx=2; break;
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	2201      	movs	r2, #1
 80012a4:	701a      	strb	r2, [r3, #0]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	701a      	strb	r2, [r3, #0]
 80012ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ae:	2202      	movs	r2, #2
 80012b0:	701a      	strb	r2, [r3, #0]
 80012b2:	e062      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 30: *readFlag=1; *setFlag=0; *lineIdx=3; break; // enable line 3
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	2201      	movs	r2, #1
 80012b8:	701a      	strb	r2, [r3, #0]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
 80012c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012c2:	2203      	movs	r2, #3
 80012c4:	701a      	strb	r2, [r3, #0]
 80012c6:	e058      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 31: *readFlag=0; *setFlag=1; *lineIdx=3; break;
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2201      	movs	r2, #1
 80012d2:	701a      	strb	r2, [r3, #0]
 80012d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012d6:	2203      	movs	r2, #3
 80012d8:	701a      	strb	r2, [r3, #0]
 80012da:	e04e      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 32: *readFlag=1; *setFlag=1; *lineIdx=3; break;
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	2201      	movs	r2, #1
 80012e0:	701a      	strb	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2201      	movs	r2, #1
 80012e6:	701a      	strb	r2, [r3, #0]
 80012e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ea:	2203      	movs	r2, #3
 80012ec:	701a      	strb	r2, [r3, #0]
 80012ee:	e044      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 40: *readFlag=1; *setFlag=0; *lineIdx=4; break; // enable line 4
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
 80012fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012fe:	2204      	movs	r2, #4
 8001300:	701a      	strb	r2, [r3, #0]
 8001302:	e03a      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 41: *readFlag=0; *setFlag=1; *lineIdx=4; break;
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2201      	movs	r2, #1
 800130e:	701a      	strb	r2, [r3, #0]
 8001310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001312:	2204      	movs	r2, #4
 8001314:	701a      	strb	r2, [r3, #0]
 8001316:	e030      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 42: *readFlag=1; *setFlag=1; *lineIdx=4; break;
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	2201      	movs	r2, #1
 800131c:	701a      	strb	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2201      	movs	r2, #1
 8001322:	701a      	strb	r2, [r3, #0]
 8001324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001326:	2204      	movs	r2, #4
 8001328:	701a      	strb	r2, [r3, #0]
 800132a:	e026      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 50: *readFlag=1; *setFlag=0; *lineIdx=5; break; // enable line 1-4
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	2201      	movs	r2, #1
 8001330:	701a      	strb	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
 8001338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800133a:	2205      	movs	r2, #5
 800133c:	701a      	strb	r2, [r3, #0]
 800133e:	e01c      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 51: *readFlag=0; *setFlag=1; *lineIdx=5; break;
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	2200      	movs	r2, #0
 8001344:	701a      	strb	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2201      	movs	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]
 800134c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800134e:	2205      	movs	r2, #5
 8001350:	701a      	strb	r2, [r3, #0]
 8001352:	e012      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	case 52: *readFlag=1; *setFlag=1; *lineIdx=5; break;
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2201      	movs	r2, #1
 800135e:	701a      	strb	r2, [r3, #0]
 8001360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001362:	2205      	movs	r2, #5
 8001364:	701a      	strb	r2, [r3, #0]
 8001366:	e008      	b.n	800137a <raspiCMDdecoder_CH100+0x26e>
	default: *readFlag=0; *setFlag=0; *lineIdx=1;
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	2200      	movs	r2, #0
 800136c:	701a      	strb	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
 8001374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001376:	2201      	movs	r2, #1
 8001378:	701a      	strb	r2, [r3, #0]
	else if (cmd[2]==2)
	{*readFlag=1; *setFlag=1;}
	else
	{*readFlag=0; *setFlag=0;}*/

	for (i=0;i<12;i++)
 800137a:	2300      	movs	r3, #0
 800137c:	61bb      	str	r3, [r7, #24]
 800137e:	e023      	b.n	80013c8 <raspiCMDdecoder_CH100+0x2bc>
	{
		idArray[i]=cmd[3+i];
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	3303      	adds	r3, #3
 8001384:	461a      	mov	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	441a      	add	r2, r3
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	6839      	ldr	r1, [r7, #0]
 800138e:	440b      	add	r3, r1
 8001390:	7812      	ldrb	r2, [r2, #0]
 8001392:	701a      	strb	r2, [r3, #0]
		angleArray[i]=(cmd[15+i*2+1]<<8) | cmd[15+i*2];
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	3310      	adds	r3, #16
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	021b      	lsls	r3, r3, #8
 80013a2:	b219      	sxth	r1, r3
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	330f      	adds	r3, #15
 80013aa:	461a      	mov	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4413      	add	r3, r2
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	b21a      	sxth	r2, r3
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80013ba:	4403      	add	r3, r0
 80013bc:	430a      	orrs	r2, r1
 80013be:	b212      	sxth	r2, r2
 80013c0:	801a      	strh	r2, [r3, #0]
	for (i=0;i<12;i++)
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	3301      	adds	r3, #1
 80013c6:	61bb      	str	r3, [r7, #24]
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	2b0b      	cmp	r3, #11
 80013cc:	ddd8      	ble.n	8001380 <raspiCMDdecoder_CH100+0x274>
	}

	return flag;
 80013ce:	697b      	ldr	r3, [r7, #20]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3724      	adds	r7, #36	; 0x24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <genAngleBackCmd_CH100>:
	cmd[59]=tmp % 256;
}

void genAngleBackCmd_CH100(uint8_t *idArray, uint8_t servoNum, int16_t *readAngle, uint8_t *cmd, uint8_t *IMU_data_CH100)
// size(cmd)=79
{
 80013dc:	b480      	push	{r7}
 80013de:	b087      	sub	sp, #28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	607a      	str	r2, [r7, #4]
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	460b      	mov	r3, r1
 80013ea:	72fb      	strb	r3, [r7, #11]
	cmd[0]=0x66;
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	2266      	movs	r2, #102	; 0x66
 80013f0:	701a      	strb	r2, [r3, #0]
	cmd[1]=servoNum;
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	3301      	adds	r3, #1
 80013f6:	7afa      	ldrb	r2, [r7, #11]
 80013f8:	701a      	strb	r2, [r3, #0]
	int i;
	uint8_t low8, high8;
	uint16_t tmp=0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	827b      	strh	r3, [r7, #18]
	for (i=0;i<12;i++)
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
 8001402:	e02b      	b.n	800145c <genAngleBackCmd_CH100+0x80>
	{
		cmd[2+i]=idArray[i];
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	441a      	add	r2, r3
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3302      	adds	r3, #2
 800140e:	4619      	mov	r1, r3
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	440b      	add	r3, r1
 8001414:	7812      	ldrb	r2, [r2, #0]
 8001416:	701a      	strb	r2, [r3, #0]
		low8=readAngle[i] & 0xff;
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	4413      	add	r3, r2
 8001420:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001424:	747b      	strb	r3, [r7, #17]
		high8=(readAngle[i]>>8) & 0xff;
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	4413      	add	r3, r2
 800142e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001432:	121b      	asrs	r3, r3, #8
 8001434:	b21b      	sxth	r3, r3
 8001436:	743b      	strb	r3, [r7, #16]
		cmd[14+i*2]=low8;
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	3307      	adds	r3, #7
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	461a      	mov	r2, r3
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	4413      	add	r3, r2
 8001444:	7c7a      	ldrb	r2, [r7, #17]
 8001446:	701a      	strb	r2, [r3, #0]
		cmd[14+i*2+1]=high8;
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	330f      	adds	r3, #15
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	4413      	add	r3, r2
 8001452:	7c3a      	ldrb	r2, [r7, #16]
 8001454:	701a      	strb	r2, [r3, #0]
	for (i=0;i<12;i++)
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	3301      	adds	r3, #1
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	2b0b      	cmp	r3, #11
 8001460:	ddd0      	ble.n	8001404 <genAngleBackCmd_CH100+0x28>
	}
	for (i=0;i<40;i++)
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	e00c      	b.n	8001482 <genAngleBackCmd_CH100+0xa6>
	{
		cmd[38+i]=IMU_data_CH100[i];
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	6a3a      	ldr	r2, [r7, #32]
 800146c:	441a      	add	r2, r3
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	3326      	adds	r3, #38	; 0x26
 8001472:	4619      	mov	r1, r3
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	440b      	add	r3, r1
 8001478:	7812      	ldrb	r2, [r2, #0]
 800147a:	701a      	strb	r2, [r3, #0]
	for (i=0;i<40;i++)
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	3301      	adds	r3, #1
 8001480:	617b      	str	r3, [r7, #20]
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	2b27      	cmp	r3, #39	; 0x27
 8001486:	ddef      	ble.n	8001468 <genAngleBackCmd_CH100+0x8c>
	}

	for (i=0;i<78;i++)
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
 800148c:	e00a      	b.n	80014a4 <genAngleBackCmd_CH100+0xc8>
		tmp+=cmd[i];
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	683a      	ldr	r2, [r7, #0]
 8001492:	4413      	add	r3, r2
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	b29a      	uxth	r2, r3
 8001498:	8a7b      	ldrh	r3, [r7, #18]
 800149a:	4413      	add	r3, r2
 800149c:	827b      	strh	r3, [r7, #18]
	for (i=0;i<78;i++)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	3301      	adds	r3, #1
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	2b4d      	cmp	r3, #77	; 0x4d
 80014a8:	ddf1      	ble.n	800148e <genAngleBackCmd_CH100+0xb2>
	cmd[78]=tmp % 256;
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	334e      	adds	r3, #78	; 0x4e
 80014ae:	8a7a      	ldrh	r2, [r7, #18]
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	701a      	strb	r2, [r3, #0]
}
 80014b4:	bf00      	nop
 80014b6:	371c      	adds	r7, #28
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <HAL_UART_TxCpltCallback>:
volatile int readFinish=0;

volatile int LEDcountV2=0;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
	if (huart->Instance==USART1)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a17      	ldr	r2, [pc, #92]	; (800152c <HAL_UART_TxCpltCallback+0x6c>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d103      	bne.n	80014da <HAL_UART_TxCpltCallback+0x1a>
		uartTxFlag[0]=1;
 80014d2:	4b17      	ldr	r3, [pc, #92]	; (8001530 <HAL_UART_TxCpltCallback+0x70>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	701a      	strb	r2, [r3, #0]
	else if (huart->Instance==UART5)
		uartTxFlag[3]=1;
	else if (huart->Instance==UART4)
		uartTxFlag[4]=1;

}
 80014d8:	e022      	b.n	8001520 <HAL_UART_TxCpltCallback+0x60>
	else if (huart->Instance==USART2)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a15      	ldr	r2, [pc, #84]	; (8001534 <HAL_UART_TxCpltCallback+0x74>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d103      	bne.n	80014ec <HAL_UART_TxCpltCallback+0x2c>
		uartTxFlag[1]=1;
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <HAL_UART_TxCpltCallback+0x70>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	705a      	strb	r2, [r3, #1]
}
 80014ea:	e019      	b.n	8001520 <HAL_UART_TxCpltCallback+0x60>
	else if (huart->Instance==USART3)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a11      	ldr	r2, [pc, #68]	; (8001538 <HAL_UART_TxCpltCallback+0x78>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d103      	bne.n	80014fe <HAL_UART_TxCpltCallback+0x3e>
		uartTxFlag[2]=1;
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <HAL_UART_TxCpltCallback+0x70>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	709a      	strb	r2, [r3, #2]
}
 80014fc:	e010      	b.n	8001520 <HAL_UART_TxCpltCallback+0x60>
	else if (huart->Instance==UART5)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a0e      	ldr	r2, [pc, #56]	; (800153c <HAL_UART_TxCpltCallback+0x7c>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d103      	bne.n	8001510 <HAL_UART_TxCpltCallback+0x50>
		uartTxFlag[3]=1;
 8001508:	4b09      	ldr	r3, [pc, #36]	; (8001530 <HAL_UART_TxCpltCallback+0x70>)
 800150a:	2201      	movs	r2, #1
 800150c:	70da      	strb	r2, [r3, #3]
}
 800150e:	e007      	b.n	8001520 <HAL_UART_TxCpltCallback+0x60>
	else if (huart->Instance==UART4)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a0a      	ldr	r2, [pc, #40]	; (8001540 <HAL_UART_TxCpltCallback+0x80>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d102      	bne.n	8001520 <HAL_UART_TxCpltCallback+0x60>
		uartTxFlag[4]=1;
 800151a:	4b05      	ldr	r3, [pc, #20]	; (8001530 <HAL_UART_TxCpltCallback+0x70>)
 800151c:	2201      	movs	r2, #1
 800151e:	711a      	strb	r2, [r3, #4]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	40011000 	.word	0x40011000
 8001530:	200008d0 	.word	0x200008d0
 8001534:	40004400 	.word	0x40004400
 8001538:	40004800 	.word	0x40004800
 800153c:	40005000 	.word	0x40005000
 8001540:	40004c00 	.word	0x40004c00

08001544 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af02      	add	r7, sp, #8
 800154a:	6078      	str	r0, [r7, #4]
	if (huart->Instance==USART1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a18      	ldr	r2, [pc, #96]	; (80015b4 <HAL_UART_RxCpltCallback+0x70>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d102      	bne.n	800155c <HAL_UART_RxCpltCallback+0x18>
		uartRxFlag[0]=1;
 8001556:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <HAL_UART_RxCpltCallback+0x74>)
 8001558:	2201      	movs	r2, #1
 800155a:	701a      	strb	r2, [r3, #0]
	if (huart->Instance==USART2)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a16      	ldr	r2, [pc, #88]	; (80015bc <HAL_UART_RxCpltCallback+0x78>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d102      	bne.n	800156c <HAL_UART_RxCpltCallback+0x28>
		uartRxFlag[1]=1;
 8001566:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <HAL_UART_RxCpltCallback+0x74>)
 8001568:	2201      	movs	r2, #1
 800156a:	705a      	strb	r2, [r3, #1]
	if (huart->Instance==USART3)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a13      	ldr	r2, [pc, #76]	; (80015c0 <HAL_UART_RxCpltCallback+0x7c>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d102      	bne.n	800157c <HAL_UART_RxCpltCallback+0x38>
		uartRxFlag[2]=1;
 8001576:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <HAL_UART_RxCpltCallback+0x74>)
 8001578:	2201      	movs	r2, #1
 800157a:	709a      	strb	r2, [r3, #2]
	if (huart->Instance==UART5)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <HAL_UART_RxCpltCallback+0x80>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d102      	bne.n	800158c <HAL_UART_RxCpltCallback+0x48>
		uartRxFlag[3]=1;
 8001586:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <HAL_UART_RxCpltCallback+0x74>)
 8001588:	2201      	movs	r2, #1
 800158a:	70da      	strb	r2, [r3, #3]
	if (huart->Instance==UART4)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a0d      	ldr	r2, [pc, #52]	; (80015c8 <HAL_UART_RxCpltCallback+0x84>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d10a      	bne.n	80015ac <HAL_UART_RxCpltCallback+0x68>
	//{uartRxFlag[4]=1;};
	//	{HAL_UART_Receive_DMA(&huart4, imuRecData,33);uartRxFlag[4]=1;JY901_FBdecoder(imuRecData, accData, omegaData, rpyData, IMU_data);} // for JY901
	{//HAL_UART_Receive_DMA(&huart4, imuRecData_CH100,164);
	uartRxFlag[4]=1;
 8001596:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <HAL_UART_RxCpltCallback+0x74>)
 8001598:	2201      	movs	r2, #1
 800159a:	711a      	strb	r2, [r3, #4]
	CH100_FBdecoder(imuRecData_CH100, accData_CH100, omegaData_CH100, quatData_CH100, IMU_CH100_data);} // for CH100
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <HAL_UART_RxCpltCallback+0x88>)
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <HAL_UART_RxCpltCallback+0x8c>)
 80015a2:	4a0c      	ldr	r2, [pc, #48]	; (80015d4 <HAL_UART_RxCpltCallback+0x90>)
 80015a4:	490c      	ldr	r1, [pc, #48]	; (80015d8 <HAL_UART_RxCpltCallback+0x94>)
 80015a6:	480d      	ldr	r0, [pc, #52]	; (80015dc <HAL_UART_RxCpltCallback+0x98>)
 80015a8:	f7ff fbc0 	bl	8000d2c <CH100_FBdecoder>
}
 80015ac:	bf00      	nop
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40011000 	.word	0x40011000
 80015b8:	20000700 	.word	0x20000700
 80015bc:	40004400 	.word	0x40004400
 80015c0:	40004800 	.word	0x40004800
 80015c4:	40005000 	.word	0x40005000
 80015c8:	40004c00 	.word	0x40004c00
 80015cc:	20000248 	.word	0x20000248
 80015d0:	20000624 	.word	0x20000624
 80015d4:	20000238 	.word	0x20000238
 80015d8:	200008d8 	.word	0x200008d8
 80015dc:	2000055c 	.word	0x2000055c

080015e0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d036      	beq.n	800165e <HAL_UART_ErrorCallback+0x7e>
    {
        //ERR_TRACE0("baseaddr = 0x%x, error code = 0x%x", huart->Instance, huart->ErrorCode);

        __HAL_UART_CLEAR_NEFLAG(huart);
 80015f0:	2300      	movs	r3, #0
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]

        //__HAL_UART_CLEAR_OREFLAG(huart);

        huart->RxState = HAL_UART_STATE_READY;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2220      	movs	r2, #32
 800160a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

	if (huart->Instance==USART1)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a16      	ldr	r2, [pc, #88]	; (800166c <HAL_UART_ErrorCallback+0x8c>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d102      	bne.n	800161e <HAL_UART_ErrorCallback+0x3e>
		uartRxFlag[0]=1;
 8001618:	4b15      	ldr	r3, [pc, #84]	; (8001670 <HAL_UART_ErrorCallback+0x90>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
	if (huart->Instance==USART2)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a14      	ldr	r2, [pc, #80]	; (8001674 <HAL_UART_ErrorCallback+0x94>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d102      	bne.n	800162e <HAL_UART_ErrorCallback+0x4e>
		uartRxFlag[1]=1;
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <HAL_UART_ErrorCallback+0x90>)
 800162a:	2201      	movs	r2, #1
 800162c:	705a      	strb	r2, [r3, #1]
	if (huart->Instance==USART3)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a11      	ldr	r2, [pc, #68]	; (8001678 <HAL_UART_ErrorCallback+0x98>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d102      	bne.n	800163e <HAL_UART_ErrorCallback+0x5e>
		uartRxFlag[2]=1;
 8001638:	4b0d      	ldr	r3, [pc, #52]	; (8001670 <HAL_UART_ErrorCallback+0x90>)
 800163a:	2201      	movs	r2, #1
 800163c:	709a      	strb	r2, [r3, #2]
	if (huart->Instance==UART5)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a0e      	ldr	r2, [pc, #56]	; (800167c <HAL_UART_ErrorCallback+0x9c>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d102      	bne.n	800164e <HAL_UART_ErrorCallback+0x6e>
		uartRxFlag[3]=1;
 8001648:	4b09      	ldr	r3, [pc, #36]	; (8001670 <HAL_UART_ErrorCallback+0x90>)
 800164a:	2201      	movs	r2, #1
 800164c:	70da      	strb	r2, [r3, #3]
	if (huart->Instance==UART4)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a0b      	ldr	r2, [pc, #44]	; (8001680 <HAL_UART_ErrorCallback+0xa0>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d102      	bne.n	800165e <HAL_UART_ErrorCallback+0x7e>
		uartRxFlag[4]=1;
 8001658:	4b05      	ldr	r3, [pc, #20]	; (8001670 <HAL_UART_ErrorCallback+0x90>)
 800165a:	2201      	movs	r2, #1
 800165c:	711a      	strb	r2, [r3, #4]
    }
}
 800165e:	bf00      	nop
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40011000 	.word	0x40011000
 8001670:	20000700 	.word	0x20000700
 8001674:	40004400 	.word	0x40004400
 8001678:	40004800 	.word	0x40004800
 800167c:	40005000 	.word	0x40005000
 8001680:	40004c00 	.word	0x40004c00

08001684 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	__HAL_SPI_CLEAR_OVRFLAG(hspi);
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
}
 80016a2:	bf00      	nop
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
	...

080016b0 <HAL_SPI_TxRxCpltCallback>:


void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	getRaspiCMD=1;
 80016b8:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <HAL_SPI_TxRxCpltCallback+0x38>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
	LEDcountV2++;
 80016be:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <HAL_SPI_TxRxCpltCallback+0x3c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	3301      	adds	r3, #1
 80016c4:	4a09      	ldr	r2, [pc, #36]	; (80016ec <HAL_SPI_TxRxCpltCallback+0x3c>)
 80016c6:	6013      	str	r3, [r2, #0]
	if (LEDcountV2>10)
 80016c8:	4b08      	ldr	r3, [pc, #32]	; (80016ec <HAL_SPI_TxRxCpltCallback+0x3c>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b0a      	cmp	r3, #10
 80016ce:	dd06      	ble.n	80016de <HAL_SPI_TxRxCpltCallback+0x2e>
		{HAL_GPIO_TogglePin(LED_Onboard_GPIO_Port, LED_Onboard_Pin);LEDcountV2=0;}
 80016d0:	2101      	movs	r1, #1
 80016d2:	4807      	ldr	r0, [pc, #28]	; (80016f0 <HAL_SPI_TxRxCpltCallback+0x40>)
 80016d4:	f002 faa1 	bl	8003c1a <HAL_GPIO_TogglePin>
 80016d8:	4b04      	ldr	r3, [pc, #16]	; (80016ec <HAL_SPI_TxRxCpltCallback+0x3c>)
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000028 	.word	0x20000028
 80016ec:	20000038 	.word	0x20000038
 80016f0:	40020000 	.word	0x40020000

080016f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f4:	b590      	push	{r4, r7, lr}
 80016f6:	b08b      	sub	sp, #44	; 0x2c
 80016f8:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  int ii=0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	617b      	str	r3, [r7, #20]
  //uint8_t imu_unlock[5];
  for (ii=0;ii<60;ii++)
 80016fe:	2300      	movs	r3, #0
 8001700:	617b      	str	r3, [r7, #20]
 8001702:	e007      	b.n	8001714 <main+0x20>
  	spiSendData[ii]=0;
 8001704:	4a9a      	ldr	r2, [pc, #616]	; (8001970 <main+0x27c>)
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	4413      	add	r3, r2
 800170a:	2200      	movs	r2, #0
 800170c:	701a      	strb	r2, [r3, #0]
  for (ii=0;ii<60;ii++)
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	3301      	adds	r3, #1
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	2b3b      	cmp	r3, #59	; 0x3b
 8001718:	ddf4      	ble.n	8001704 <main+0x10>
  uartTxFlag[0]=1;uartTxFlag[1]=1;uartTxFlag[2]=1;uartTxFlag[3]=1;uartTxFlag[4]=1;
 800171a:	4b96      	ldr	r3, [pc, #600]	; (8001974 <main+0x280>)
 800171c:	2201      	movs	r2, #1
 800171e:	701a      	strb	r2, [r3, #0]
 8001720:	4b94      	ldr	r3, [pc, #592]	; (8001974 <main+0x280>)
 8001722:	2201      	movs	r2, #1
 8001724:	705a      	strb	r2, [r3, #1]
 8001726:	4b93      	ldr	r3, [pc, #588]	; (8001974 <main+0x280>)
 8001728:	2201      	movs	r2, #1
 800172a:	709a      	strb	r2, [r3, #2]
 800172c:	4b91      	ldr	r3, [pc, #580]	; (8001974 <main+0x280>)
 800172e:	2201      	movs	r2, #1
 8001730:	70da      	strb	r2, [r3, #3]
 8001732:	4b90      	ldr	r3, [pc, #576]	; (8001974 <main+0x280>)
 8001734:	2201      	movs	r2, #1
 8001736:	711a      	strb	r2, [r3, #4]
  uartRxFlag[0]=1;uartRxFlag[1]=1;uartRxFlag[2]=1;uartRxFlag[3]=1;uartRxFlag[4]=1;
 8001738:	4b8f      	ldr	r3, [pc, #572]	; (8001978 <main+0x284>)
 800173a:	2201      	movs	r2, #1
 800173c:	701a      	strb	r2, [r3, #0]
 800173e:	4b8e      	ldr	r3, [pc, #568]	; (8001978 <main+0x284>)
 8001740:	2201      	movs	r2, #1
 8001742:	705a      	strb	r2, [r3, #1]
 8001744:	4b8c      	ldr	r3, [pc, #560]	; (8001978 <main+0x284>)
 8001746:	2201      	movs	r2, #1
 8001748:	709a      	strb	r2, [r3, #2]
 800174a:	4b8b      	ldr	r3, [pc, #556]	; (8001978 <main+0x284>)
 800174c:	2201      	movs	r2, #1
 800174e:	70da      	strb	r2, [r3, #3]
 8001750:	4b89      	ldr	r3, [pc, #548]	; (8001978 <main+0x284>)
 8001752:	2201      	movs	r2, #1
 8001754:	711a      	strb	r2, [r3, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001756:	f001 fb25 	bl	8002da4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800175a:	f000 fb2d 	bl	8001db8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800175e:	f000 fd1f 	bl	80021a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001762:	f000 fc97 	bl	8002094 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001766:	f000 fc17 	bl	8001f98 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800176a:	f000 fc3f 	bl	8001fec <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800176e:	f000 fc67 	bl	8002040 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8001772:	f000 fb8b 	bl	8001e8c <MX_SPI1_Init>
  MX_UART4_Init();
 8001776:	f000 fbbb 	bl	8001ef0 <MX_UART4_Init>
  MX_UART5_Init();
 800177a:	f000 fbe3 	bl	8001f44 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_Onboard_GPIO_Port, LED_Onboard_Pin,GPIO_PIN_SET);
 800177e:	2201      	movs	r2, #1
 8001780:	2101      	movs	r1, #1
 8001782:	487e      	ldr	r0, [pc, #504]	; (800197c <main+0x288>)
 8001784:	f002 fa30 	bl	8003be8 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(WorkState_GPIO_Port, WorkState_Pin,GPIO_PIN_RESET);
  HAL_SPI_TransmitReceive_DMA(&hspi1, spiSendData_CH100, spiRecData_CH100, 79);
 8001788:	234f      	movs	r3, #79	; 0x4f
 800178a:	4a7d      	ldr	r2, [pc, #500]	; (8001980 <main+0x28c>)
 800178c:	497d      	ldr	r1, [pc, #500]	; (8001984 <main+0x290>)
 800178e:	487e      	ldr	r0, [pc, #504]	; (8001988 <main+0x294>)
 8001790:	f002 ff5c 	bl	800464c <HAL_SPI_TransmitReceive_DMA>

  HAL_UART_Receive_DMA(&huart1, servoAngleRecCmdL1, 8);
 8001794:	2208      	movs	r2, #8
 8001796:	497d      	ldr	r1, [pc, #500]	; (800198c <main+0x298>)
 8001798:	487d      	ldr	r0, [pc, #500]	; (8001990 <main+0x29c>)
 800179a:	f003 fc5f 	bl	800505c <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart2, servoAngleRecCmdL2, 8);
 800179e:	2208      	movs	r2, #8
 80017a0:	497c      	ldr	r1, [pc, #496]	; (8001994 <main+0x2a0>)
 80017a2:	487d      	ldr	r0, [pc, #500]	; (8001998 <main+0x2a4>)
 80017a4:	f003 fc5a 	bl	800505c <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart3, servoAngleRecCmdL3, 8);
 80017a8:	2208      	movs	r2, #8
 80017aa:	497c      	ldr	r1, [pc, #496]	; (800199c <main+0x2a8>)
 80017ac:	487c      	ldr	r0, [pc, #496]	; (80019a0 <main+0x2ac>)
 80017ae:	f003 fc55 	bl	800505c <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart5, servoAngleRecCmdL4, 8);
 80017b2:	2208      	movs	r2, #8
 80017b4:	497b      	ldr	r1, [pc, #492]	; (80019a4 <main+0x2b0>)
 80017b6:	487c      	ldr	r0, [pc, #496]	; (80019a8 <main+0x2b4>)
 80017b8:	f003 fc50 	bl	800505c <HAL_UART_Receive_DMA>
  HAL_UART_Transmit(&huart4, endTrans,11,1000);
  HAL_Delay(20);
  HAL_UART_Receive_DMA(&huart4, imuRecData_CH100,164);
  HAL_UART_Transmit(&huart4, startTrans,11,1000);
  HAL_Delay(20);*/
  HAL_UART_Receive_DMA(&huart4, imuRecData_CH100,164);
 80017bc:	22a4      	movs	r2, #164	; 0xa4
 80017be:	497b      	ldr	r1, [pc, #492]	; (80019ac <main+0x2b8>)
 80017c0:	487b      	ldr	r0, [pc, #492]	; (80019b0 <main+0x2bc>)
 80017c2:	f003 fc4b 	bl	800505c <HAL_UART_Receive_DMA>
		  getRaspiCMD=1;
	  else
		  {getRaspiCMD=0;HAL_Delay(1);}*/


	  if (getRaspiCMD==1)
 80017c6:	4b7b      	ldr	r3, [pc, #492]	; (80019b4 <main+0x2c0>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d1fa      	bne.n	80017c6 <main+0xd2>
		  /*uartRxFlag[4]=0;
		  HAL_UART_Receive_DMA(&huart4, imuRecData,33);
		  JY901_genAskCmd(imuAskData,1);
		  HAL_UART_Transmit(&huart4, imuAskData,5,1000);*/
		  //HAL_GPIO_WritePin(WorkState_GPIO_Port, WorkState_Pin,GPIO_PIN_RESET);
		  setFinish=0;
 80017d0:	4b79      	ldr	r3, [pc, #484]	; (80019b8 <main+0x2c4>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
		  readFinish=0;
 80017d6:	4b79      	ldr	r3, [pc, #484]	; (80019bc <main+0x2c8>)
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
		  volatile int i;
		  double angleres;
		  raspiRecErr=raspiCMDdecoder_CH100(spiRecData_CH100, &raspiReadFlag, &raspiSetFlag, servoIDarray, &servoNum,servoAngleSet,&lineIdx);
 80017dc:	4b78      	ldr	r3, [pc, #480]	; (80019c0 <main+0x2cc>)
 80017de:	9302      	str	r3, [sp, #8]
 80017e0:	4b78      	ldr	r3, [pc, #480]	; (80019c4 <main+0x2d0>)
 80017e2:	9301      	str	r3, [sp, #4]
 80017e4:	4b78      	ldr	r3, [pc, #480]	; (80019c8 <main+0x2d4>)
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	4b78      	ldr	r3, [pc, #480]	; (80019cc <main+0x2d8>)
 80017ea:	4a79      	ldr	r2, [pc, #484]	; (80019d0 <main+0x2dc>)
 80017ec:	4979      	ldr	r1, [pc, #484]	; (80019d4 <main+0x2e0>)
 80017ee:	4864      	ldr	r0, [pc, #400]	; (8001980 <main+0x28c>)
 80017f0:	f7ff fc8c 	bl	800110c <raspiCMDdecoder_CH100>
 80017f4:	4603      	mov	r3, r0
 80017f6:	4a78      	ldr	r2, [pc, #480]	; (80019d8 <main+0x2e4>)
 80017f8:	6013      	str	r3, [r2, #0]
		  lineFlag[0]=0;lineFlag[1]=0;lineFlag[2]=0;lineFlag[3]=0;
 80017fa:	4b78      	ldr	r3, [pc, #480]	; (80019dc <main+0x2e8>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
 8001800:	4b76      	ldr	r3, [pc, #472]	; (80019dc <main+0x2e8>)
 8001802:	2200      	movs	r2, #0
 8001804:	705a      	strb	r2, [r3, #1]
 8001806:	4b75      	ldr	r3, [pc, #468]	; (80019dc <main+0x2e8>)
 8001808:	2200      	movs	r2, #0
 800180a:	709a      	strb	r2, [r3, #2]
 800180c:	4b73      	ldr	r3, [pc, #460]	; (80019dc <main+0x2e8>)
 800180e:	2200      	movs	r2, #0
 8001810:	70da      	strb	r2, [r3, #3]
		  if (lineIdx==1)
 8001812:	4b6b      	ldr	r3, [pc, #428]	; (80019c0 <main+0x2cc>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d103      	bne.n	8001822 <main+0x12e>
				  lineFlag[0]=1;
 800181a:	4b70      	ldr	r3, [pc, #448]	; (80019dc <main+0x2e8>)
 800181c:	2201      	movs	r2, #1
 800181e:	701a      	strb	r2, [r3, #0]
 8001820:	e027      	b.n	8001872 <main+0x17e>
		  else if (lineIdx==2)
 8001822:	4b67      	ldr	r3, [pc, #412]	; (80019c0 <main+0x2cc>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b02      	cmp	r3, #2
 8001828:	d103      	bne.n	8001832 <main+0x13e>
				  lineFlag[1]=1;
 800182a:	4b6c      	ldr	r3, [pc, #432]	; (80019dc <main+0x2e8>)
 800182c:	2201      	movs	r2, #1
 800182e:	705a      	strb	r2, [r3, #1]
 8001830:	e01f      	b.n	8001872 <main+0x17e>
		  else if (lineIdx==3)
 8001832:	4b63      	ldr	r3, [pc, #396]	; (80019c0 <main+0x2cc>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b03      	cmp	r3, #3
 8001838:	d103      	bne.n	8001842 <main+0x14e>
				  lineFlag[2]=1;
 800183a:	4b68      	ldr	r3, [pc, #416]	; (80019dc <main+0x2e8>)
 800183c:	2201      	movs	r2, #1
 800183e:	709a      	strb	r2, [r3, #2]
 8001840:	e017      	b.n	8001872 <main+0x17e>
		  else if (lineIdx==4)
 8001842:	4b5f      	ldr	r3, [pc, #380]	; (80019c0 <main+0x2cc>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b04      	cmp	r3, #4
 8001848:	d103      	bne.n	8001852 <main+0x15e>
				  lineFlag[3]=1;
 800184a:	4b64      	ldr	r3, [pc, #400]	; (80019dc <main+0x2e8>)
 800184c:	2201      	movs	r2, #1
 800184e:	70da      	strb	r2, [r3, #3]
 8001850:	e00f      	b.n	8001872 <main+0x17e>
		  else if (lineIdx==5)
 8001852:	4b5b      	ldr	r3, [pc, #364]	; (80019c0 <main+0x2cc>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b05      	cmp	r3, #5
 8001858:	d10b      	bne.n	8001872 <main+0x17e>
				  {lineFlag[0]=1;lineFlag[1]=1;lineFlag[2]=1;lineFlag[3]=1;}
 800185a:	4b60      	ldr	r3, [pc, #384]	; (80019dc <main+0x2e8>)
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
 8001860:	4b5e      	ldr	r3, [pc, #376]	; (80019dc <main+0x2e8>)
 8001862:	2201      	movs	r2, #1
 8001864:	705a      	strb	r2, [r3, #1]
 8001866:	4b5d      	ldr	r3, [pc, #372]	; (80019dc <main+0x2e8>)
 8001868:	2201      	movs	r2, #1
 800186a:	709a      	strb	r2, [r3, #2]
 800186c:	4b5b      	ldr	r3, [pc, #364]	; (80019dc <main+0x2e8>)
 800186e:	2201      	movs	r2, #1
 8001870:	70da      	strb	r2, [r3, #3]
		  //{lineFlag[1]=1;lineFlag[2]=1;}
		  if (raspiSetFlag==1)
 8001872:	4b57      	ldr	r3, [pc, #348]	; (80019d0 <main+0x2dc>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b01      	cmp	r3, #1
 8001878:	f040 80da 	bne.w	8001a30 <main+0x33c>
		  {

		  	  for (i=0;i<servoNum;i++)
 800187c:	2300      	movs	r3, #0
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	e0cf      	b.n	8001a22 <main+0x32e>
		  	  {
		  		  //genSetAngleCmd(servoIDarray[i], servoAngleSet[i], 0, 0, servoAngleSetCmd);
		    	  //uartTxFlag[0]=0;
		  		  //setSendFlag[i]=HAL_UART_Transmit_IT(&huart1, servoAngleSetCmd, 12);
		  		  //while(uartTxFlag[0]==0);
 				  if (lineFlag[0]==1)
 8001882:	4b56      	ldr	r3, [pc, #344]	; (80019dc <main+0x2e8>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d115      	bne.n	80018b6 <main+0x1c2>
 				  {
 					  //while(uartTxFlag[0]==0){};
 					  genSetAngleCmd(servoIDarray[i], servoAngleSet[i], 0, 0, servoAngleSetCmdL1);uartTxFlag[0]=0;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a4f      	ldr	r2, [pc, #316]	; (80019cc <main+0x2d8>)
 800188e:	5cd0      	ldrb	r0, [r2, r3]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a4c      	ldr	r2, [pc, #304]	; (80019c4 <main+0x2d0>)
 8001894:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001898:	4b51      	ldr	r3, [pc, #324]	; (80019e0 <main+0x2ec>)
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	2300      	movs	r3, #0
 800189e:	2200      	movs	r2, #0
 80018a0:	f7ff fbca 	bl	8001038 <genSetAngleCmd>
 80018a4:	4b33      	ldr	r3, [pc, #204]	; (8001974 <main+0x280>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	701a      	strb	r2, [r3, #0]
 					  HAL_UART_Transmit_DMA(&huart1, servoAngleSetCmdL1,12);
 80018aa:	220c      	movs	r2, #12
 80018ac:	494c      	ldr	r1, [pc, #304]	; (80019e0 <main+0x2ec>)
 80018ae:	4838      	ldr	r0, [pc, #224]	; (8001990 <main+0x29c>)
 80018b0:	f003 fb56 	bl	8004f60 <HAL_UART_Transmit_DMA>
 80018b4:	e002      	b.n	80018bc <main+0x1c8>
 					  //while(uartTxFlag[0]==0);
 				  }
 				  else
 					  uartTxFlag[0]=1;
 80018b6:	4b2f      	ldr	r3, [pc, #188]	; (8001974 <main+0x280>)
 80018b8:	2201      	movs	r2, #1
 80018ba:	701a      	strb	r2, [r3, #0]

 				  if (lineFlag[1]==1)
 80018bc:	4b47      	ldr	r3, [pc, #284]	; (80019dc <main+0x2e8>)
 80018be:	785b      	ldrb	r3, [r3, #1]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d117      	bne.n	80018f4 <main+0x200>
 				  {
 					 //while(uartTxFlag[1]==0){};
 					  genSetAngleCmd(servoIDarray[i+3], servoAngleSet[i+3], 0, 0, servoAngleSetCmdL2);uartTxFlag[1]=0;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3303      	adds	r3, #3
 80018c8:	4a40      	ldr	r2, [pc, #256]	; (80019cc <main+0x2d8>)
 80018ca:	5cd0      	ldrb	r0, [r2, r3]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3303      	adds	r3, #3
 80018d0:	4a3c      	ldr	r2, [pc, #240]	; (80019c4 <main+0x2d0>)
 80018d2:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 80018d6:	4b43      	ldr	r3, [pc, #268]	; (80019e4 <main+0x2f0>)
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2300      	movs	r3, #0
 80018dc:	2200      	movs	r2, #0
 80018de:	f7ff fbab 	bl	8001038 <genSetAngleCmd>
 80018e2:	4b24      	ldr	r3, [pc, #144]	; (8001974 <main+0x280>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	705a      	strb	r2, [r3, #1]
 				      HAL_UART_Transmit_DMA(&huart2, servoAngleSetCmdL2,12);
 80018e8:	220c      	movs	r2, #12
 80018ea:	493e      	ldr	r1, [pc, #248]	; (80019e4 <main+0x2f0>)
 80018ec:	482a      	ldr	r0, [pc, #168]	; (8001998 <main+0x2a4>)
 80018ee:	f003 fb37 	bl	8004f60 <HAL_UART_Transmit_DMA>
 80018f2:	e002      	b.n	80018fa <main+0x206>
 				      //while(uartTxFlag[1]==0);
 				  }
 				  else
 					  uartTxFlag[1]=1;
 80018f4:	4b1f      	ldr	r3, [pc, #124]	; (8001974 <main+0x280>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	705a      	strb	r2, [r3, #1]

 				  if (lineFlag[2]==1)
 80018fa:	4b38      	ldr	r3, [pc, #224]	; (80019dc <main+0x2e8>)
 80018fc:	789b      	ldrb	r3, [r3, #2]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d117      	bne.n	8001932 <main+0x23e>
 				  {
 					 //while(uartTxFlag[2]==0){};
 				      genSetAngleCmd(servoIDarray[i+6], servoAngleSet[i+6], 0, 0, servoAngleSetCmdL3);uartTxFlag[2]=0;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3306      	adds	r3, #6
 8001906:	4a31      	ldr	r2, [pc, #196]	; (80019cc <main+0x2d8>)
 8001908:	5cd0      	ldrb	r0, [r2, r3]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	3306      	adds	r3, #6
 800190e:	4a2d      	ldr	r2, [pc, #180]	; (80019c4 <main+0x2d0>)
 8001910:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001914:	4b34      	ldr	r3, [pc, #208]	; (80019e8 <main+0x2f4>)
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	2300      	movs	r3, #0
 800191a:	2200      	movs	r2, #0
 800191c:	f7ff fb8c 	bl	8001038 <genSetAngleCmd>
 8001920:	4b14      	ldr	r3, [pc, #80]	; (8001974 <main+0x280>)
 8001922:	2200      	movs	r2, #0
 8001924:	709a      	strb	r2, [r3, #2]
 				  	  HAL_UART_Transmit_DMA(&huart3, servoAngleSetCmdL3,12);
 8001926:	220c      	movs	r2, #12
 8001928:	492f      	ldr	r1, [pc, #188]	; (80019e8 <main+0x2f4>)
 800192a:	481d      	ldr	r0, [pc, #116]	; (80019a0 <main+0x2ac>)
 800192c:	f003 fb18 	bl	8004f60 <HAL_UART_Transmit_DMA>
 8001930:	e002      	b.n	8001938 <main+0x244>
 				  	  //while(uartTxFlag[2]==0);
 				  }
 				  else
 					  uartTxFlag[2]=1;
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <main+0x280>)
 8001934:	2201      	movs	r2, #1
 8001936:	709a      	strb	r2, [r3, #2]

 				  if (lineFlag[3]==1)
 8001938:	4b28      	ldr	r3, [pc, #160]	; (80019dc <main+0x2e8>)
 800193a:	78db      	ldrb	r3, [r3, #3]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d157      	bne.n	80019f0 <main+0x2fc>
				  {
 					// while(uartTxFlag[3]==0){};
 				  	  genSetAngleCmd(servoIDarray[i+9], servoAngleSet[i+9], 0, 0, servoAngleSetCmdL4); uartTxFlag[3]=0;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3309      	adds	r3, #9
 8001944:	4a21      	ldr	r2, [pc, #132]	; (80019cc <main+0x2d8>)
 8001946:	5cd0      	ldrb	r0, [r2, r3]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	3309      	adds	r3, #9
 800194c:	4a1d      	ldr	r2, [pc, #116]	; (80019c4 <main+0x2d0>)
 800194e:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001952:	4b26      	ldr	r3, [pc, #152]	; (80019ec <main+0x2f8>)
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	2300      	movs	r3, #0
 8001958:	2200      	movs	r2, #0
 800195a:	f7ff fb6d 	bl	8001038 <genSetAngleCmd>
 800195e:	4b05      	ldr	r3, [pc, #20]	; (8001974 <main+0x280>)
 8001960:	2200      	movs	r2, #0
 8001962:	70da      	strb	r2, [r3, #3]
 				  	  HAL_UART_Transmit_DMA(&huart5, servoAngleSetCmdL4,12);
 8001964:	220c      	movs	r2, #12
 8001966:	4921      	ldr	r1, [pc, #132]	; (80019ec <main+0x2f8>)
 8001968:	480f      	ldr	r0, [pc, #60]	; (80019a8 <main+0x2b4>)
 800196a:	f003 faf9 	bl	8004f60 <HAL_UART_Transmit_DMA>
 800196e:	e042      	b.n	80019f6 <main+0x302>
 8001970:	20000708 	.word	0x20000708
 8001974:	200008d0 	.word	0x200008d0
 8001978:	20000700 	.word	0x20000700
 800197c:	40020000 	.word	0x40020000
 8001980:	200002e8 	.word	0x200002e8
 8001984:	20000058 	.word	0x20000058
 8001988:	200006a8 	.word	0x200006a8
 800198c:	20000510 	.word	0x20000510
 8001990:	20000518 	.word	0x20000518
 8001994:	2000033c 	.word	0x2000033c
 8001998:	2000074c 	.word	0x2000074c
 800199c:	2000065c 	.word	0x2000065c
 80019a0:	200001d4 	.word	0x200001d4
 80019a4:	20000654 	.word	0x20000654
 80019a8:	20000404 	.word	0x20000404
 80019ac:	2000055c 	.word	0x2000055c
 80019b0:	20000664 	.word	0x20000664
 80019b4:	20000028 	.word	0x20000028
 80019b8:	20000030 	.word	0x20000030
 80019bc:	20000034 	.word	0x20000034
 80019c0:	20000850 	.word	0x20000850
 80019c4:	20000634 	.word	0x20000634
 80019c8:	200009b0 	.word	0x200009b0
 80019cc:	2000003c 	.word	0x2000003c
 80019d0:	20000054 	.word	0x20000054
 80019d4:	200002e4 	.word	0x200002e4
 80019d8:	2000002c 	.word	0x2000002c
 80019dc:	20000244 	.word	0x20000244
 80019e0:	200009a4 	.word	0x200009a4
 80019e4:	20000270 	.word	0x20000270
 80019e8:	2000034c 	.word	0x2000034c
 80019ec:	20000048 	.word	0x20000048
 				  	  //while(uartTxFlag[3]==0);
 				  }
 				  else
 					  uartTxFlag[3]=1;
 80019f0:	4b39      	ldr	r3, [pc, #228]	; (8001ad8 <main+0x3e4>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	70da      	strb	r2, [r3, #3]


 				  while(uartTxFlag[0]+uartTxFlag[1]+uartTxFlag[2]+uartTxFlag[3]<4);
 80019f6:	bf00      	nop
 80019f8:	4b37      	ldr	r3, [pc, #220]	; (8001ad8 <main+0x3e4>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	461a      	mov	r2, r3
 8001a00:	4b35      	ldr	r3, [pc, #212]	; (8001ad8 <main+0x3e4>)
 8001a02:	785b      	ldrb	r3, [r3, #1]
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	4413      	add	r3, r2
 8001a08:	4a33      	ldr	r2, [pc, #204]	; (8001ad8 <main+0x3e4>)
 8001a0a:	7892      	ldrb	r2, [r2, #2]
 8001a0c:	b2d2      	uxtb	r2, r2
 8001a0e:	4413      	add	r3, r2
 8001a10:	4a31      	ldr	r2, [pc, #196]	; (8001ad8 <main+0x3e4>)
 8001a12:	78d2      	ldrb	r2, [r2, #3]
 8001a14:	b2d2      	uxtb	r2, r2
 8001a16:	4413      	add	r3, r2
 8001a18:	2b03      	cmp	r3, #3
 8001a1a:	dded      	ble.n	80019f8 <main+0x304>
		  	  for (i=0;i<servoNum;i++)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	4b2e      	ldr	r3, [pc, #184]	; (8001adc <main+0x3e8>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	461a      	mov	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	f73f af29 	bgt.w	8001882 <main+0x18e>

 	 			  }
 		  }
		  setFinish=1;
 8001a30:	4b2b      	ldr	r3, [pc, #172]	; (8001ae0 <main+0x3ec>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	601a      	str	r2, [r3, #0]
		  if (raspiReadFlag==1)
 8001a36:	4b2b      	ldr	r3, [pc, #172]	; (8001ae4 <main+0x3f0>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	f040 8180 	bne.w	8001d40 <main+0x64c>
		  {

			  for (i=0;i<servoNum;i++)
 8001a40:	2300      	movs	r3, #0
 8001a42:	607b      	str	r3, [r7, #4]
 8001a44:	e175      	b.n	8001d32 <main+0x63e>
			  {
				  if (lineFlag[0]==1)
 8001a46:	4b28      	ldr	r3, [pc, #160]	; (8001ae8 <main+0x3f4>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d10a      	bne.n	8001a64 <main+0x370>
				    {uartRxFlag[0]=0;
 8001a4e:	4b27      	ldr	r3, [pc, #156]	; (8001aec <main+0x3f8>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
				    //HAL_UART_Receive_DMA(&huart1, servoAngleRecCmdL1, 8);
				    genAngleAskCmd(servoIDarray[i],servoAngleAskCmdL1);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a26      	ldr	r2, [pc, #152]	; (8001af0 <main+0x3fc>)
 8001a58:	5cd3      	ldrb	r3, [r2, r3]
 8001a5a:	4926      	ldr	r1, [pc, #152]	; (8001af4 <main+0x400>)
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff fa31 	bl	8000ec4 <genAngleAskCmd>
 8001a62:	e002      	b.n	8001a6a <main+0x376>
				    //while(uartTxFlag[0]==0);
				    }
				  else
				  	uartRxFlag[0]=1;
 8001a64:	4b21      	ldr	r3, [pc, #132]	; (8001aec <main+0x3f8>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	701a      	strb	r2, [r3, #0]
				  if (lineFlag[1]==1)
 8001a6a:	4b1f      	ldr	r3, [pc, #124]	; (8001ae8 <main+0x3f4>)
 8001a6c:	785b      	ldrb	r3, [r3, #1]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d10b      	bne.n	8001a8a <main+0x396>
				    {uartRxFlag[1]=0;
 8001a72:	4b1e      	ldr	r3, [pc, #120]	; (8001aec <main+0x3f8>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	705a      	strb	r2, [r3, #1]
				    //HAL_UART_Receive_DMA(&huart2, servoAngleRecCmdL2, 8);
				    genAngleAskCmd(servoIDarray[i+3],servoAngleAskCmdL2);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3303      	adds	r3, #3
 8001a7c:	4a1c      	ldr	r2, [pc, #112]	; (8001af0 <main+0x3fc>)
 8001a7e:	5cd3      	ldrb	r3, [r2, r3]
 8001a80:	491d      	ldr	r1, [pc, #116]	; (8001af8 <main+0x404>)
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff fa1e 	bl	8000ec4 <genAngleAskCmd>
 8001a88:	e002      	b.n	8001a90 <main+0x39c>
				    //while(uartTxFlag[1]==0);
				    }
				  else
				    uartRxFlag[1]=1;
 8001a8a:	4b18      	ldr	r3, [pc, #96]	; (8001aec <main+0x3f8>)
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	705a      	strb	r2, [r3, #1]
				  if (lineFlag[2]==1)
 8001a90:	4b15      	ldr	r3, [pc, #84]	; (8001ae8 <main+0x3f4>)
 8001a92:	789b      	ldrb	r3, [r3, #2]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d10b      	bne.n	8001ab0 <main+0x3bc>
				    {uartRxFlag[2]=0;
 8001a98:	4b14      	ldr	r3, [pc, #80]	; (8001aec <main+0x3f8>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	709a      	strb	r2, [r3, #2]
				    //HAL_UART_Receive_DMA(&huart3, servoAngleRecCmdL3, 8);
				    genAngleAskCmd(servoIDarray[i+6],servoAngleAskCmdL3);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	3306      	adds	r3, #6
 8001aa2:	4a13      	ldr	r2, [pc, #76]	; (8001af0 <main+0x3fc>)
 8001aa4:	5cd3      	ldrb	r3, [r2, r3]
 8001aa6:	4915      	ldr	r1, [pc, #84]	; (8001afc <main+0x408>)
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fa0b 	bl	8000ec4 <genAngleAskCmd>
 8001aae:	e002      	b.n	8001ab6 <main+0x3c2>

				    //while(uartTxFlag[2]==0);
				    }
				  else
				    uartRxFlag[2]=1;
 8001ab0:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <main+0x3f8>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	709a      	strb	r2, [r3, #2]
				  if (lineFlag[3]==1)
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <main+0x3f4>)
 8001ab8:	78db      	ldrb	r3, [r3, #3]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d122      	bne.n	8001b04 <main+0x410>
				    {uartRxFlag[3]=0;
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <main+0x3f8>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	70da      	strb	r2, [r3, #3]
				    //HAL_UART_Receive_DMA(&huart5, servoAngleRecCmdL4, 8);
				    genAngleAskCmd(servoIDarray[i+9],servoAngleAskCmdL4);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3309      	adds	r3, #9
 8001ac8:	4a09      	ldr	r2, [pc, #36]	; (8001af0 <main+0x3fc>)
 8001aca:	5cd3      	ldrb	r3, [r2, r3]
 8001acc:	490c      	ldr	r1, [pc, #48]	; (8001b00 <main+0x40c>)
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff f9f8 	bl	8000ec4 <genAngleAskCmd>
 8001ad4:	e019      	b.n	8001b0a <main+0x416>
 8001ad6:	bf00      	nop
 8001ad8:	200008d0 	.word	0x200008d0
 8001adc:	200009b0 	.word	0x200009b0
 8001ae0:	20000030 	.word	0x20000030
 8001ae4:	200002e4 	.word	0x200002e4
 8001ae8:	20000244 	.word	0x20000244
 8001aec:	20000700 	.word	0x20000700
 8001af0:	2000003c 	.word	0x2000003c
 8001af4:	20000344 	.word	0x20000344
 8001af8:	2000064c 	.word	0x2000064c
 8001afc:	20000508 	.word	0x20000508
 8001b00:	20000744 	.word	0x20000744

				    //while(uartTxFlag[3]==0);
				    }
				  else
				    uartRxFlag[3]=1;
 8001b04:	4b96      	ldr	r3, [pc, #600]	; (8001d60 <main+0x66c>)
 8001b06:	2201      	movs	r2, #1
 8001b08:	70da      	strb	r2, [r3, #3]

				  if(lineFlag[0]==1) {HAL_UART_Transmit_DMA(&huart1, servoAngleAskCmdL1, 6);}
 8001b0a:	4b96      	ldr	r3, [pc, #600]	; (8001d64 <main+0x670>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d104      	bne.n	8001b1c <main+0x428>
 8001b12:	2206      	movs	r2, #6
 8001b14:	4994      	ldr	r1, [pc, #592]	; (8001d68 <main+0x674>)
 8001b16:	4895      	ldr	r0, [pc, #596]	; (8001d6c <main+0x678>)
 8001b18:	f003 fa22 	bl	8004f60 <HAL_UART_Transmit_DMA>
				  if(lineFlag[1]==1) {HAL_UART_Transmit_DMA(&huart2, servoAngleAskCmdL2, 6);}
 8001b1c:	4b91      	ldr	r3, [pc, #580]	; (8001d64 <main+0x670>)
 8001b1e:	785b      	ldrb	r3, [r3, #1]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d104      	bne.n	8001b2e <main+0x43a>
 8001b24:	2206      	movs	r2, #6
 8001b26:	4992      	ldr	r1, [pc, #584]	; (8001d70 <main+0x67c>)
 8001b28:	4892      	ldr	r0, [pc, #584]	; (8001d74 <main+0x680>)
 8001b2a:	f003 fa19 	bl	8004f60 <HAL_UART_Transmit_DMA>
				  if(lineFlag[2]==1) {HAL_UART_Transmit_DMA(&huart3, servoAngleAskCmdL3, 6);}
 8001b2e:	4b8d      	ldr	r3, [pc, #564]	; (8001d64 <main+0x670>)
 8001b30:	789b      	ldrb	r3, [r3, #2]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d104      	bne.n	8001b40 <main+0x44c>
 8001b36:	2206      	movs	r2, #6
 8001b38:	498f      	ldr	r1, [pc, #572]	; (8001d78 <main+0x684>)
 8001b3a:	4890      	ldr	r0, [pc, #576]	; (8001d7c <main+0x688>)
 8001b3c:	f003 fa10 	bl	8004f60 <HAL_UART_Transmit_DMA>
				  if(lineFlag[3]==1) {HAL_UART_Transmit_DMA(&huart5, servoAngleAskCmdL4, 6);}
 8001b40:	4b88      	ldr	r3, [pc, #544]	; (8001d64 <main+0x670>)
 8001b42:	78db      	ldrb	r3, [r3, #3]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d104      	bne.n	8001b52 <main+0x45e>
 8001b48:	2206      	movs	r2, #6
 8001b4a:	498d      	ldr	r1, [pc, #564]	; (8001d80 <main+0x68c>)
 8001b4c:	488d      	ldr	r0, [pc, #564]	; (8001d84 <main+0x690>)
 8001b4e:	f003 fa07 	bl	8004f60 <HAL_UART_Transmit_DMA>

				  //while(uartRxFlag[0]==0);
				  //while(uartRxFlag[1]==0);
				  //while(uartRxFlag[2]==0);
				  //while(uartRxFlag[3]==0);
				  while(uartRxFlag[0]+uartRxFlag[1]+uartRxFlag[2]+uartRxFlag[3]<4);
 8001b52:	bf00      	nop
 8001b54:	4b82      	ldr	r3, [pc, #520]	; (8001d60 <main+0x66c>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	4b80      	ldr	r3, [pc, #512]	; (8001d60 <main+0x66c>)
 8001b5e:	785b      	ldrb	r3, [r3, #1]
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	4413      	add	r3, r2
 8001b64:	4a7e      	ldr	r2, [pc, #504]	; (8001d60 <main+0x66c>)
 8001b66:	7892      	ldrb	r2, [r2, #2]
 8001b68:	b2d2      	uxtb	r2, r2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a7c      	ldr	r2, [pc, #496]	; (8001d60 <main+0x66c>)
 8001b6e:	78d2      	ldrb	r2, [r2, #3]
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	4413      	add	r3, r2
 8001b74:	2b03      	cmp	r3, #3
 8001b76:	dded      	ble.n	8001b54 <main+0x460>

				  if (lineFlag[0]==1)
 8001b78:	4b7a      	ldr	r3, [pc, #488]	; (8001d64 <main+0x670>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d12f      	bne.n	8001be0 <main+0x4ec>
				  {
					  //while(uartRxFlag[0]==0){};
					  angleres=recAngleCmdDecode(servoIDarray[i], servoAngleRecCmdL1, servoAngleRead[i]/10.0);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a81      	ldr	r2, [pc, #516]	; (8001d88 <main+0x694>)
 8001b84:	5cd4      	ldrb	r4, [r2, r3]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a80      	ldr	r2, [pc, #512]	; (8001d8c <main+0x698>)
 8001b8a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7fe fc6c 	bl	800046c <__aeabi_i2d>
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	4b7d      	ldr	r3, [pc, #500]	; (8001d90 <main+0x69c>)
 8001b9a:	f7fe fdfb 	bl	8000794 <__aeabi_ddiv>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	ec43 2b17 	vmov	d7, r2, r3
 8001ba6:	eeb0 0a47 	vmov.f32	s0, s14
 8001baa:	eef0 0a67 	vmov.f32	s1, s15
 8001bae:	4979      	ldr	r1, [pc, #484]	; (8001d94 <main+0x6a0>)
 8001bb0:	4620      	mov	r0, r4
 8001bb2:	f7ff f9c5 	bl	8000f40 <recAngleCmdDecode>
 8001bb6:	ed87 0b02 	vstr	d0, [r7, #8]
					  servoAngleRead[i]=angleres*10.0;
 8001bba:	f04f 0200 	mov.w	r2, #0
 8001bbe:	4b74      	ldr	r3, [pc, #464]	; (8001d90 <main+0x69c>)
 8001bc0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001bc4:	f7fe fcbc 	bl	8000540 <__aeabi_dmul>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	687c      	ldr	r4, [r7, #4]
 8001bce:	4610      	mov	r0, r2
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f7fe fec7 	bl	8000964 <__aeabi_d2iz>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	b21a      	sxth	r2, r3
 8001bda:	4b6c      	ldr	r3, [pc, #432]	; (8001d8c <main+0x698>)
 8001bdc:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				  }
				  if (lineFlag[1]==1)
 8001be0:	4b60      	ldr	r3, [pc, #384]	; (8001d64 <main+0x670>)
 8001be2:	785b      	ldrb	r3, [r3, #1]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d132      	bne.n	8001c4e <main+0x55a>
				  {
					  //while(uartRxFlag[1]==0){};
					  angleres=recAngleCmdDecode(servoIDarray[i+3], servoAngleRecCmdL2, servoAngleRead[i+3]/10.0);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3303      	adds	r3, #3
 8001bec:	4a66      	ldr	r2, [pc, #408]	; (8001d88 <main+0x694>)
 8001bee:	5cd4      	ldrb	r4, [r2, r3]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3303      	adds	r3, #3
 8001bf4:	4a65      	ldr	r2, [pc, #404]	; (8001d8c <main+0x698>)
 8001bf6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7fe fc36 	bl	800046c <__aeabi_i2d>
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	4b62      	ldr	r3, [pc, #392]	; (8001d90 <main+0x69c>)
 8001c06:	f7fe fdc5 	bl	8000794 <__aeabi_ddiv>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	ec43 2b17 	vmov	d7, r2, r3
 8001c12:	eeb0 0a47 	vmov.f32	s0, s14
 8001c16:	eef0 0a67 	vmov.f32	s1, s15
 8001c1a:	495f      	ldr	r1, [pc, #380]	; (8001d98 <main+0x6a4>)
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	f7ff f98f 	bl	8000f40 <recAngleCmdDecode>
 8001c22:	ed87 0b02 	vstr	d0, [r7, #8]
					  servoAngleRead[i+3]=angleres*10.0;
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	4b59      	ldr	r3, [pc, #356]	; (8001d90 <main+0x69c>)
 8001c2c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c30:	f7fe fc86 	bl	8000540 <__aeabi_dmul>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	4610      	mov	r0, r2
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	1cdc      	adds	r4, r3, #3
 8001c40:	f7fe fe90 	bl	8000964 <__aeabi_d2iz>
 8001c44:	4603      	mov	r3, r0
 8001c46:	b21a      	sxth	r2, r3
 8001c48:	4b50      	ldr	r3, [pc, #320]	; (8001d8c <main+0x698>)
 8001c4a:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				  }
				  if (lineFlag[2]==1)
 8001c4e:	4b45      	ldr	r3, [pc, #276]	; (8001d64 <main+0x670>)
 8001c50:	789b      	ldrb	r3, [r3, #2]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d132      	bne.n	8001cbc <main+0x5c8>
				  {
					  //while(uartRxFlag[2]==0){};
					  angleres=recAngleCmdDecode(servoIDarray[i+6], servoAngleRecCmdL3, servoAngleRead[i+6]/10.0);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3306      	adds	r3, #6
 8001c5a:	4a4b      	ldr	r2, [pc, #300]	; (8001d88 <main+0x694>)
 8001c5c:	5cd4      	ldrb	r4, [r2, r3]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3306      	adds	r3, #6
 8001c62:	4a4a      	ldr	r2, [pc, #296]	; (8001d8c <main+0x698>)
 8001c64:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe fbff 	bl	800046c <__aeabi_i2d>
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	4b47      	ldr	r3, [pc, #284]	; (8001d90 <main+0x69c>)
 8001c74:	f7fe fd8e 	bl	8000794 <__aeabi_ddiv>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	ec43 2b17 	vmov	d7, r2, r3
 8001c80:	eeb0 0a47 	vmov.f32	s0, s14
 8001c84:	eef0 0a67 	vmov.f32	s1, s15
 8001c88:	4944      	ldr	r1, [pc, #272]	; (8001d9c <main+0x6a8>)
 8001c8a:	4620      	mov	r0, r4
 8001c8c:	f7ff f958 	bl	8000f40 <recAngleCmdDecode>
 8001c90:	ed87 0b02 	vstr	d0, [r7, #8]
					  servoAngleRead[i+6]=angleres*10.0;
 8001c94:	f04f 0200 	mov.w	r2, #0
 8001c98:	4b3d      	ldr	r3, [pc, #244]	; (8001d90 <main+0x69c>)
 8001c9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c9e:	f7fe fc4f 	bl	8000540 <__aeabi_dmul>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4610      	mov	r0, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	1d9c      	adds	r4, r3, #6
 8001cae:	f7fe fe59 	bl	8000964 <__aeabi_d2iz>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	b21a      	sxth	r2, r3
 8001cb6:	4b35      	ldr	r3, [pc, #212]	; (8001d8c <main+0x698>)
 8001cb8:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
				  }
				  if (lineFlag[3]==1)
 8001cbc:	4b29      	ldr	r3, [pc, #164]	; (8001d64 <main+0x670>)
 8001cbe:	78db      	ldrb	r3, [r3, #3]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d133      	bne.n	8001d2c <main+0x638>
				  {
					  //while(uartRxFlag[3]==0){};
					  angleres=recAngleCmdDecode(servoIDarray[i+9], servoAngleRecCmdL4, servoAngleRead[i+9]/10.0);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3309      	adds	r3, #9
 8001cc8:	4a2f      	ldr	r2, [pc, #188]	; (8001d88 <main+0x694>)
 8001cca:	5cd4      	ldrb	r4, [r2, r3]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	3309      	adds	r3, #9
 8001cd0:	4a2e      	ldr	r2, [pc, #184]	; (8001d8c <main+0x698>)
 8001cd2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7fe fbc8 	bl	800046c <__aeabi_i2d>
 8001cdc:	f04f 0200 	mov.w	r2, #0
 8001ce0:	4b2b      	ldr	r3, [pc, #172]	; (8001d90 <main+0x69c>)
 8001ce2:	f7fe fd57 	bl	8000794 <__aeabi_ddiv>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	ec43 2b17 	vmov	d7, r2, r3
 8001cee:	eeb0 0a47 	vmov.f32	s0, s14
 8001cf2:	eef0 0a67 	vmov.f32	s1, s15
 8001cf6:	492a      	ldr	r1, [pc, #168]	; (8001da0 <main+0x6ac>)
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	f7ff f921 	bl	8000f40 <recAngleCmdDecode>
 8001cfe:	ed87 0b02 	vstr	d0, [r7, #8]
					  servoAngleRead[i+9]=angleres*10.0;
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <main+0x69c>)
 8001d08:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d0c:	f7fe fc18 	bl	8000540 <__aeabi_dmul>
 8001d10:	4602      	mov	r2, r0
 8001d12:	460b      	mov	r3, r1
 8001d14:	4610      	mov	r0, r2
 8001d16:	4619      	mov	r1, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f103 0409 	add.w	r4, r3, #9
 8001d1e:	f7fe fe21 	bl	8000964 <__aeabi_d2iz>
 8001d22:	4603      	mov	r3, r0
 8001d24:	b21a      	sxth	r2, r3
 8001d26:	4b19      	ldr	r3, [pc, #100]	; (8001d8c <main+0x698>)
 8001d28:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
			  for (i=0;i<servoNum;i++)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	607b      	str	r3, [r7, #4]
 8001d32:	4b1c      	ldr	r3, [pc, #112]	; (8001da4 <main+0x6b0>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	461a      	mov	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	f73f ae83 	bgt.w	8001a46 <main+0x352>
				  }
			  }
		  }
		  readFinish=1;
 8001d40:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <main+0x6b4>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	601a      	str	r2, [r3, #0]

		  genAngleBackCmd_CH100(servoIDarray, servoNum,servoAngleRead, spiSendData_CH100, IMU_CH100_data);
 8001d46:	4b17      	ldr	r3, [pc, #92]	; (8001da4 <main+0x6b0>)
 8001d48:	7819      	ldrb	r1, [r3, #0]
 8001d4a:	4b18      	ldr	r3, [pc, #96]	; (8001dac <main+0x6b8>)
 8001d4c:	9300      	str	r3, [sp, #0]
 8001d4e:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <main+0x6bc>)
 8001d50:	4a0e      	ldr	r2, [pc, #56]	; (8001d8c <main+0x698>)
 8001d52:	480d      	ldr	r0, [pc, #52]	; (8001d88 <main+0x694>)
 8001d54:	f7ff fb42 	bl	80013dc <genAngleBackCmd_CH100>
		  getRaspiCMD=0;
 8001d58:	4b16      	ldr	r3, [pc, #88]	; (8001db4 <main+0x6c0>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	701a      	strb	r2, [r3, #0]
	  if (getRaspiCMD==1)
 8001d5e:	e532      	b.n	80017c6 <main+0xd2>
 8001d60:	20000700 	.word	0x20000700
 8001d64:	20000244 	.word	0x20000244
 8001d68:	20000344 	.word	0x20000344
 8001d6c:	20000518 	.word	0x20000518
 8001d70:	2000064c 	.word	0x2000064c
 8001d74:	2000074c 	.word	0x2000074c
 8001d78:	20000508 	.word	0x20000508
 8001d7c:	200001d4 	.word	0x200001d4
 8001d80:	20000744 	.word	0x20000744
 8001d84:	20000404 	.word	0x20000404
 8001d88:	2000003c 	.word	0x2000003c
 8001d8c:	20000218 	.word	0x20000218
 8001d90:	40240000 	.word	0x40240000
 8001d94:	20000510 	.word	0x20000510
 8001d98:	2000033c 	.word	0x2000033c
 8001d9c:	2000065c 	.word	0x2000065c
 8001da0:	20000654 	.word	0x20000654
 8001da4:	200009b0 	.word	0x200009b0
 8001da8:	20000034 	.word	0x20000034
 8001dac:	20000248 	.word	0x20000248
 8001db0:	20000058 	.word	0x20000058
 8001db4:	20000028 	.word	0x20000028

08001db8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b094      	sub	sp, #80	; 0x50
 8001dbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dbe:	f107 0320 	add.w	r3, r7, #32
 8001dc2:	2230      	movs	r2, #48	; 0x30
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f004 f9c2 	bl	8006150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60bb      	str	r3, [r7, #8]
 8001de0:	4b28      	ldr	r3, [pc, #160]	; (8001e84 <SystemClock_Config+0xcc>)
 8001de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de4:	4a27      	ldr	r2, [pc, #156]	; (8001e84 <SystemClock_Config+0xcc>)
 8001de6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dea:	6413      	str	r3, [r2, #64]	; 0x40
 8001dec:	4b25      	ldr	r3, [pc, #148]	; (8001e84 <SystemClock_Config+0xcc>)
 8001dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001df8:	2300      	movs	r3, #0
 8001dfa:	607b      	str	r3, [r7, #4]
 8001dfc:	4b22      	ldr	r3, [pc, #136]	; (8001e88 <SystemClock_Config+0xd0>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a21      	ldr	r2, [pc, #132]	; (8001e88 <SystemClock_Config+0xd0>)
 8001e02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e06:	6013      	str	r3, [r2, #0]
 8001e08:	4b1f      	ldr	r3, [pc, #124]	; (8001e88 <SystemClock_Config+0xd0>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e14:	2301      	movs	r3, #1
 8001e16:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e1e:	2302      	movs	r3, #2
 8001e20:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e22:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e26:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e28:	2304      	movs	r3, #4
 8001e2a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001e2c:	23a8      	movs	r3, #168	; 0xa8
 8001e2e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e30:	2302      	movs	r3, #2
 8001e32:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e34:	2304      	movs	r3, #4
 8001e36:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e38:	f107 0320 	add.w	r3, r7, #32
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f001 ff07 	bl	8003c50 <HAL_RCC_OscConfig>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e48:	f000 fa16 	bl	8002278 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e4c:	230f      	movs	r3, #15
 8001e4e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e50:	2302      	movs	r3, #2
 8001e52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e58:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e62:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	2105      	movs	r1, #5
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f002 f968 	bl	8004140 <HAL_RCC_ClockConfig>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e76:	f000 f9ff 	bl	8002278 <Error_Handler>
  }
}
 8001e7a:	bf00      	nop
 8001e7c:	3750      	adds	r7, #80	; 0x50
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40007000 	.word	0x40007000

08001e8c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e90:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001e92:	4a16      	ldr	r2, [pc, #88]	; (8001eec <MX_SPI1_Init+0x60>)
 8001e94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001e96:	4b14      	ldr	r3, [pc, #80]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e9c:	4b12      	ldr	r3, [pc, #72]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ea2:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ea8:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001eae:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001eb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eba:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ec0:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ec6:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001ece:	220a      	movs	r2, #10
 8001ed0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ed2:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <MX_SPI1_Init+0x5c>)
 8001ed4:	f002 fb30 	bl	8004538 <HAL_SPI_Init>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 8001ede:	f000 f9cb 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	200006a8 	.word	0x200006a8
 8001eec:	40013000 	.word	0x40013000

08001ef0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001ef4:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <MX_UART4_Init+0x4c>)
 8001ef6:	4a12      	ldr	r2, [pc, #72]	; (8001f40 <MX_UART4_Init+0x50>)
 8001ef8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 921600;
 8001efa:	4b10      	ldr	r3, [pc, #64]	; (8001f3c <MX_UART4_Init+0x4c>)
 8001efc:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001f00:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001f02:	4b0e      	ldr	r3, [pc, #56]	; (8001f3c <MX_UART4_Init+0x4c>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001f08:	4b0c      	ldr	r3, [pc, #48]	; (8001f3c <MX_UART4_Init+0x4c>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001f0e:	4b0b      	ldr	r3, [pc, #44]	; (8001f3c <MX_UART4_Init+0x4c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001f14:	4b09      	ldr	r3, [pc, #36]	; (8001f3c <MX_UART4_Init+0x4c>)
 8001f16:	220c      	movs	r2, #12
 8001f18:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f1a:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <MX_UART4_Init+0x4c>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f20:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <MX_UART4_Init+0x4c>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001f26:	4805      	ldr	r0, [pc, #20]	; (8001f3c <MX_UART4_Init+0x4c>)
 8001f28:	f002 ffcc 	bl	8004ec4 <HAL_UART_Init>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001f32:	f000 f9a1 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001f36:	bf00      	nop
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	20000664 	.word	0x20000664
 8001f40:	40004c00 	.word	0x40004c00

08001f44 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001f48:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <MX_UART5_Init+0x48>)
 8001f4a:	4a11      	ldr	r2, [pc, #68]	; (8001f90 <MX_UART5_Init+0x4c>)
 8001f4c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 500000;
 8001f4e:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <MX_UART5_Init+0x48>)
 8001f50:	4a10      	ldr	r2, [pc, #64]	; (8001f94 <MX_UART5_Init+0x50>)
 8001f52:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001f54:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <MX_UART5_Init+0x48>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <MX_UART5_Init+0x48>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <MX_UART5_Init+0x48>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001f66:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <MX_UART5_Init+0x48>)
 8001f68:	220c      	movs	r2, #12
 8001f6a:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f6c:	4b07      	ldr	r3, [pc, #28]	; (8001f8c <MX_UART5_Init+0x48>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <MX_UART5_Init+0x48>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001f78:	4804      	ldr	r0, [pc, #16]	; (8001f8c <MX_UART5_Init+0x48>)
 8001f7a:	f002 ffa3 	bl	8004ec4 <HAL_UART_Init>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_UART5_Init+0x44>
  {
    Error_Handler();
 8001f84:	f000 f978 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000404 	.word	0x20000404
 8001f90:	40005000 	.word	0x40005000
 8001f94:	0007a120 	.word	0x0007a120

08001f98 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f9c:	4b10      	ldr	r3, [pc, #64]	; (8001fe0 <MX_USART1_UART_Init+0x48>)
 8001f9e:	4a11      	ldr	r2, [pc, #68]	; (8001fe4 <MX_USART1_UART_Init+0x4c>)
 8001fa0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 500000;
 8001fa2:	4b0f      	ldr	r3, [pc, #60]	; (8001fe0 <MX_USART1_UART_Init+0x48>)
 8001fa4:	4a10      	ldr	r2, [pc, #64]	; (8001fe8 <MX_USART1_UART_Init+0x50>)
 8001fa6:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fa8:	4b0d      	ldr	r3, [pc, #52]	; (8001fe0 <MX_USART1_UART_Init+0x48>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fae:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <MX_USART1_UART_Init+0x48>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fb4:	4b0a      	ldr	r3, [pc, #40]	; (8001fe0 <MX_USART1_UART_Init+0x48>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fba:	4b09      	ldr	r3, [pc, #36]	; (8001fe0 <MX_USART1_UART_Init+0x48>)
 8001fbc:	220c      	movs	r2, #12
 8001fbe:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fc0:	4b07      	ldr	r3, [pc, #28]	; (8001fe0 <MX_USART1_UART_Init+0x48>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc6:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <MX_USART1_UART_Init+0x48>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fcc:	4804      	ldr	r0, [pc, #16]	; (8001fe0 <MX_USART1_UART_Init+0x48>)
 8001fce:	f002 ff79 	bl	8004ec4 <HAL_UART_Init>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8001fd8:	f000 f94e 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fdc:	bf00      	nop
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000518 	.word	0x20000518
 8001fe4:	40011000 	.word	0x40011000
 8001fe8:	0007a120 	.word	0x0007a120

08001fec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ff0:	4b10      	ldr	r3, [pc, #64]	; (8002034 <MX_USART2_UART_Init+0x48>)
 8001ff2:	4a11      	ldr	r2, [pc, #68]	; (8002038 <MX_USART2_UART_Init+0x4c>)
 8001ff4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 500000;
 8001ff6:	4b0f      	ldr	r3, [pc, #60]	; (8002034 <MX_USART2_UART_Init+0x48>)
 8001ff8:	4a10      	ldr	r2, [pc, #64]	; (800203c <MX_USART2_UART_Init+0x50>)
 8001ffa:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ffc:	4b0d      	ldr	r3, [pc, #52]	; (8002034 <MX_USART2_UART_Init+0x48>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002002:	4b0c      	ldr	r3, [pc, #48]	; (8002034 <MX_USART2_UART_Init+0x48>)
 8002004:	2200      	movs	r2, #0
 8002006:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002008:	4b0a      	ldr	r3, [pc, #40]	; (8002034 <MX_USART2_UART_Init+0x48>)
 800200a:	2200      	movs	r2, #0
 800200c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800200e:	4b09      	ldr	r3, [pc, #36]	; (8002034 <MX_USART2_UART_Init+0x48>)
 8002010:	220c      	movs	r2, #12
 8002012:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002014:	4b07      	ldr	r3, [pc, #28]	; (8002034 <MX_USART2_UART_Init+0x48>)
 8002016:	2200      	movs	r2, #0
 8002018:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800201a:	4b06      	ldr	r3, [pc, #24]	; (8002034 <MX_USART2_UART_Init+0x48>)
 800201c:	2200      	movs	r2, #0
 800201e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002020:	4804      	ldr	r0, [pc, #16]	; (8002034 <MX_USART2_UART_Init+0x48>)
 8002022:	f002 ff4f 	bl	8004ec4 <HAL_UART_Init>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 800202c:	f000 f924 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002030:	bf00      	nop
 8002032:	bd80      	pop	{r7, pc}
 8002034:	2000074c 	.word	0x2000074c
 8002038:	40004400 	.word	0x40004400
 800203c:	0007a120 	.word	0x0007a120

08002040 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002044:	4b10      	ldr	r3, [pc, #64]	; (8002088 <MX_USART3_UART_Init+0x48>)
 8002046:	4a11      	ldr	r2, [pc, #68]	; (800208c <MX_USART3_UART_Init+0x4c>)
 8002048:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 500000;
 800204a:	4b0f      	ldr	r3, [pc, #60]	; (8002088 <MX_USART3_UART_Init+0x48>)
 800204c:	4a10      	ldr	r2, [pc, #64]	; (8002090 <MX_USART3_UART_Init+0x50>)
 800204e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002050:	4b0d      	ldr	r3, [pc, #52]	; (8002088 <MX_USART3_UART_Init+0x48>)
 8002052:	2200      	movs	r2, #0
 8002054:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002056:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <MX_USART3_UART_Init+0x48>)
 8002058:	2200      	movs	r2, #0
 800205a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800205c:	4b0a      	ldr	r3, [pc, #40]	; (8002088 <MX_USART3_UART_Init+0x48>)
 800205e:	2200      	movs	r2, #0
 8002060:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002062:	4b09      	ldr	r3, [pc, #36]	; (8002088 <MX_USART3_UART_Init+0x48>)
 8002064:	220c      	movs	r2, #12
 8002066:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002068:	4b07      	ldr	r3, [pc, #28]	; (8002088 <MX_USART3_UART_Init+0x48>)
 800206a:	2200      	movs	r2, #0
 800206c:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800206e:	4b06      	ldr	r3, [pc, #24]	; (8002088 <MX_USART3_UART_Init+0x48>)
 8002070:	2200      	movs	r2, #0
 8002072:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002074:	4804      	ldr	r0, [pc, #16]	; (8002088 <MX_USART3_UART_Init+0x48>)
 8002076:	f002 ff25 	bl	8004ec4 <HAL_UART_Init>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 8002080:	f000 f8fa 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002084:	bf00      	nop
 8002086:	bd80      	pop	{r7, pc}
 8002088:	200001d4 	.word	0x200001d4
 800208c:	40004800 	.word	0x40004800
 8002090:	0007a120 	.word	0x0007a120

08002094 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	607b      	str	r3, [r7, #4]
 800209e:	4b3f      	ldr	r3, [pc, #252]	; (800219c <MX_DMA_Init+0x108>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	4a3e      	ldr	r2, [pc, #248]	; (800219c <MX_DMA_Init+0x108>)
 80020a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020a8:	6313      	str	r3, [r2, #48]	; 0x30
 80020aa:	4b3c      	ldr	r3, [pc, #240]	; (800219c <MX_DMA_Init+0x108>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020b2:	607b      	str	r3, [r7, #4]
 80020b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	603b      	str	r3, [r7, #0]
 80020ba:	4b38      	ldr	r3, [pc, #224]	; (800219c <MX_DMA_Init+0x108>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a37      	ldr	r2, [pc, #220]	; (800219c <MX_DMA_Init+0x108>)
 80020c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b35      	ldr	r3, [pc, #212]	; (800219c <MX_DMA_Init+0x108>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020ce:	603b      	str	r3, [r7, #0]
 80020d0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80020d2:	2200      	movs	r2, #0
 80020d4:	2100      	movs	r1, #0
 80020d6:	200b      	movs	r0, #11
 80020d8:	f000 ffb1 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80020dc:	200b      	movs	r0, #11
 80020de:	f000 ffca 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80020e2:	2200      	movs	r2, #0
 80020e4:	2100      	movs	r1, #0
 80020e6:	200c      	movs	r0, #12
 80020e8:	f000 ffa9 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80020ec:	200c      	movs	r0, #12
 80020ee:	f000 ffc2 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80020f2:	2200      	movs	r2, #0
 80020f4:	2100      	movs	r1, #0
 80020f6:	200d      	movs	r0, #13
 80020f8:	f000 ffa1 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80020fc:	200d      	movs	r0, #13
 80020fe:	f000 ffba 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002102:	2200      	movs	r2, #0
 8002104:	2100      	movs	r1, #0
 8002106:	200e      	movs	r0, #14
 8002108:	f000 ff99 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800210c:	200e      	movs	r0, #14
 800210e:	f000 ffb2 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002112:	2200      	movs	r2, #0
 8002114:	2100      	movs	r1, #0
 8002116:	200f      	movs	r0, #15
 8002118:	f000 ff91 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800211c:	200f      	movs	r0, #15
 800211e:	f000 ffaa 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002122:	2200      	movs	r2, #0
 8002124:	2100      	movs	r1, #0
 8002126:	2010      	movs	r0, #16
 8002128:	f000 ff89 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800212c:	2010      	movs	r0, #16
 800212e:	f000 ffa2 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002132:	2200      	movs	r2, #0
 8002134:	2100      	movs	r1, #0
 8002136:	2011      	movs	r0, #17
 8002138:	f000 ff81 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800213c:	2011      	movs	r0, #17
 800213e:	f000 ff9a 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8002142:	2200      	movs	r2, #0
 8002144:	2100      	movs	r1, #0
 8002146:	202f      	movs	r0, #47	; 0x2f
 8002148:	f000 ff79 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800214c:	202f      	movs	r0, #47	; 0x2f
 800214e:	f000 ff92 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002152:	2200      	movs	r2, #0
 8002154:	2100      	movs	r1, #0
 8002156:	2038      	movs	r0, #56	; 0x38
 8002158:	f000 ff71 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800215c:	2038      	movs	r0, #56	; 0x38
 800215e:	f000 ff8a 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002162:	2200      	movs	r2, #0
 8002164:	2100      	movs	r1, #0
 8002166:	203b      	movs	r0, #59	; 0x3b
 8002168:	f000 ff69 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800216c:	203b      	movs	r0, #59	; 0x3b
 800216e:	f000 ff82 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8002172:	2200      	movs	r2, #0
 8002174:	2100      	movs	r1, #0
 8002176:	2044      	movs	r0, #68	; 0x44
 8002178:	f000 ff61 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800217c:	2044      	movs	r0, #68	; 0x44
 800217e:	f000 ff7a 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002182:	2200      	movs	r2, #0
 8002184:	2100      	movs	r1, #0
 8002186:	2046      	movs	r0, #70	; 0x46
 8002188:	f000 ff59 	bl	800303e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800218c:	2046      	movs	r0, #70	; 0x46
 800218e:	f000 ff72 	bl	8003076 <HAL_NVIC_EnableIRQ>

}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40023800 	.word	0x40023800

080021a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08a      	sub	sp, #40	; 0x28
 80021a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a6:	f107 0314 	add.w	r3, r7, #20
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	605a      	str	r2, [r3, #4]
 80021b0:	609a      	str	r2, [r3, #8]
 80021b2:	60da      	str	r2, [r3, #12]
 80021b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	4b2d      	ldr	r3, [pc, #180]	; (8002270 <MX_GPIO_Init+0xd0>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a2c      	ldr	r2, [pc, #176]	; (8002270 <MX_GPIO_Init+0xd0>)
 80021c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b2a      	ldr	r3, [pc, #168]	; (8002270 <MX_GPIO_Init+0xd0>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	4b26      	ldr	r3, [pc, #152]	; (8002270 <MX_GPIO_Init+0xd0>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	4a25      	ldr	r2, [pc, #148]	; (8002270 <MX_GPIO_Init+0xd0>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6313      	str	r3, [r2, #48]	; 0x30
 80021e2:	4b23      	ldr	r3, [pc, #140]	; (8002270 <MX_GPIO_Init+0xd0>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	60bb      	str	r3, [r7, #8]
 80021f2:	4b1f      	ldr	r3, [pc, #124]	; (8002270 <MX_GPIO_Init+0xd0>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	4a1e      	ldr	r2, [pc, #120]	; (8002270 <MX_GPIO_Init+0xd0>)
 80021f8:	f043 0302 	orr.w	r3, r3, #2
 80021fc:	6313      	str	r3, [r2, #48]	; 0x30
 80021fe:	4b1c      	ldr	r3, [pc, #112]	; (8002270 <MX_GPIO_Init+0xd0>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	60bb      	str	r3, [r7, #8]
 8002208:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	607b      	str	r3, [r7, #4]
 800220e:	4b18      	ldr	r3, [pc, #96]	; (8002270 <MX_GPIO_Init+0xd0>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	4a17      	ldr	r2, [pc, #92]	; (8002270 <MX_GPIO_Init+0xd0>)
 8002214:	f043 0304 	orr.w	r3, r3, #4
 8002218:	6313      	str	r3, [r2, #48]	; 0x30
 800221a:	4b15      	ldr	r3, [pc, #84]	; (8002270 <MX_GPIO_Init+0xd0>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	f003 0304 	and.w	r3, r3, #4
 8002222:	607b      	str	r3, [r7, #4]
 8002224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	603b      	str	r3, [r7, #0]
 800222a:	4b11      	ldr	r3, [pc, #68]	; (8002270 <MX_GPIO_Init+0xd0>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	4a10      	ldr	r2, [pc, #64]	; (8002270 <MX_GPIO_Init+0xd0>)
 8002230:	f043 0308 	orr.w	r3, r3, #8
 8002234:	6313      	str	r3, [r2, #48]	; 0x30
 8002236:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <MX_GPIO_Init+0xd0>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	f003 0308 	and.w	r3, r3, #8
 800223e:	603b      	str	r3, [r7, #0]
 8002240:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Onboard_GPIO_Port, LED_Onboard_Pin, GPIO_PIN_RESET);
 8002242:	2200      	movs	r2, #0
 8002244:	2101      	movs	r1, #1
 8002246:	480b      	ldr	r0, [pc, #44]	; (8002274 <MX_GPIO_Init+0xd4>)
 8002248:	f001 fcce 	bl	8003be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Onboard_Pin */
  GPIO_InitStruct.Pin = LED_Onboard_Pin;
 800224c:	2301      	movs	r3, #1
 800224e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002250:	2301      	movs	r3, #1
 8002252:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002254:	2302      	movs	r3, #2
 8002256:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002258:	2300      	movs	r3, #0
 800225a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Onboard_GPIO_Port, &GPIO_InitStruct);
 800225c:	f107 0314 	add.w	r3, r7, #20
 8002260:	4619      	mov	r1, r3
 8002262:	4804      	ldr	r0, [pc, #16]	; (8002274 <MX_GPIO_Init+0xd4>)
 8002264:	f001 fb24 	bl	80038b0 <HAL_GPIO_Init>

}
 8002268:	bf00      	nop
 800226a:	3728      	adds	r7, #40	; 0x28
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40023800 	.word	0x40023800
 8002274:	40020000 	.word	0x40020000

08002278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800227c:	b672      	cpsid	i
}
 800227e:	bf00      	nop
  __disable_irq();
/*  while (1)
  {
  }*/
  /* USER CODE END Error_Handler_Debug */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
	...

0800228c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	607b      	str	r3, [r7, #4]
 8002296:	4b10      	ldr	r3, [pc, #64]	; (80022d8 <HAL_MspInit+0x4c>)
 8002298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229a:	4a0f      	ldr	r2, [pc, #60]	; (80022d8 <HAL_MspInit+0x4c>)
 800229c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022a0:	6453      	str	r3, [r2, #68]	; 0x44
 80022a2:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <HAL_MspInit+0x4c>)
 80022a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022aa:	607b      	str	r3, [r7, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	603b      	str	r3, [r7, #0]
 80022b2:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <HAL_MspInit+0x4c>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b6:	4a08      	ldr	r2, [pc, #32]	; (80022d8 <HAL_MspInit+0x4c>)
 80022b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022bc:	6413      	str	r3, [r2, #64]	; 0x40
 80022be:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <HAL_MspInit+0x4c>)
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c6:	603b      	str	r3, [r7, #0]
 80022c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	40023800 	.word	0x40023800

080022dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	; 0x28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0314 	add.w	r3, r7, #20
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a4c      	ldr	r2, [pc, #304]	; (800242c <HAL_SPI_MspInit+0x150>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	f040 8092 	bne.w	8002424 <HAL_SPI_MspInit+0x148>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002300:	2300      	movs	r3, #0
 8002302:	613b      	str	r3, [r7, #16]
 8002304:	4b4a      	ldr	r3, [pc, #296]	; (8002430 <HAL_SPI_MspInit+0x154>)
 8002306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002308:	4a49      	ldr	r2, [pc, #292]	; (8002430 <HAL_SPI_MspInit+0x154>)
 800230a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800230e:	6453      	str	r3, [r2, #68]	; 0x44
 8002310:	4b47      	ldr	r3, [pc, #284]	; (8002430 <HAL_SPI_MspInit+0x154>)
 8002312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002314:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002318:	613b      	str	r3, [r7, #16]
 800231a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231c:	2300      	movs	r3, #0
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	4b43      	ldr	r3, [pc, #268]	; (8002430 <HAL_SPI_MspInit+0x154>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002324:	4a42      	ldr	r2, [pc, #264]	; (8002430 <HAL_SPI_MspInit+0x154>)
 8002326:	f043 0301 	orr.w	r3, r3, #1
 800232a:	6313      	str	r3, [r2, #48]	; 0x30
 800232c:	4b40      	ldr	r3, [pc, #256]	; (8002430 <HAL_SPI_MspInit+0x154>)
 800232e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002338:	23f0      	movs	r3, #240	; 0xf0
 800233a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002344:	2303      	movs	r3, #3
 8002346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002348:	2305      	movs	r3, #5
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234c:	f107 0314 	add.w	r3, r7, #20
 8002350:	4619      	mov	r1, r3
 8002352:	4838      	ldr	r0, [pc, #224]	; (8002434 <HAL_SPI_MspInit+0x158>)
 8002354:	f001 faac 	bl	80038b0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002358:	4b37      	ldr	r3, [pc, #220]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 800235a:	4a38      	ldr	r2, [pc, #224]	; (800243c <HAL_SPI_MspInit+0x160>)
 800235c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800235e:	4b36      	ldr	r3, [pc, #216]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 8002360:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002364:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002366:	4b34      	ldr	r3, [pc, #208]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 8002368:	2200      	movs	r2, #0
 800236a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800236c:	4b32      	ldr	r3, [pc, #200]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 800236e:	2200      	movs	r2, #0
 8002370:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002372:	4b31      	ldr	r3, [pc, #196]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 8002374:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002378:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800237a:	4b2f      	ldr	r3, [pc, #188]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 800237c:	2200      	movs	r2, #0
 800237e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002380:	4b2d      	ldr	r3, [pc, #180]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 8002382:	2200      	movs	r2, #0
 8002384:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8002386:	4b2c      	ldr	r3, [pc, #176]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 8002388:	f44f 7280 	mov.w	r2, #256	; 0x100
 800238c:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800238e:	4b2a      	ldr	r3, [pc, #168]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 8002390:	2200      	movs	r2, #0
 8002392:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002394:	4b28      	ldr	r3, [pc, #160]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 8002396:	2200      	movs	r2, #0
 8002398:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800239a:	4827      	ldr	r0, [pc, #156]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 800239c:	f000 fe86 	bl	80030ac <HAL_DMA_Init>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 80023a6:	f7ff ff67 	bl	8002278 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a22      	ldr	r2, [pc, #136]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 80023ae:	64da      	str	r2, [r3, #76]	; 0x4c
 80023b0:	4a21      	ldr	r2, [pc, #132]	; (8002438 <HAL_SPI_MspInit+0x15c>)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80023b6:	4b22      	ldr	r3, [pc, #136]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023b8:	4a22      	ldr	r2, [pc, #136]	; (8002444 <HAL_SPI_MspInit+0x168>)
 80023ba:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80023bc:	4b20      	ldr	r3, [pc, #128]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023be:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80023c2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023c4:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023c6:	2240      	movs	r2, #64	; 0x40
 80023c8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ca:	4b1d      	ldr	r3, [pc, #116]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023d0:	4b1b      	ldr	r3, [pc, #108]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023d6:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023d8:	4b19      	ldr	r3, [pc, #100]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023da:	2200      	movs	r2, #0
 80023dc:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023de:	4b18      	ldr	r3, [pc, #96]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80023e4:	4b16      	ldr	r3, [pc, #88]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023ea:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80023ec:	4b14      	ldr	r3, [pc, #80]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023f2:	4b13      	ldr	r3, [pc, #76]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80023f8:	4811      	ldr	r0, [pc, #68]	; (8002440 <HAL_SPI_MspInit+0x164>)
 80023fa:	f000 fe57 	bl	80030ac <HAL_DMA_Init>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8002404:	f7ff ff38 	bl	8002278 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4a0d      	ldr	r2, [pc, #52]	; (8002440 <HAL_SPI_MspInit+0x164>)
 800240c:	649a      	str	r2, [r3, #72]	; 0x48
 800240e:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <HAL_SPI_MspInit+0x164>)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002414:	2200      	movs	r2, #0
 8002416:	2100      	movs	r1, #0
 8002418:	2023      	movs	r0, #35	; 0x23
 800241a:	f000 fe10 	bl	800303e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800241e:	2023      	movs	r0, #35	; 0x23
 8002420:	f000 fe29 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002424:	bf00      	nop
 8002426:	3728      	adds	r7, #40	; 0x28
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40013000 	.word	0x40013000
 8002430:	40023800 	.word	0x40023800
 8002434:	40020000 	.word	0x40020000
 8002438:	200007f0 	.word	0x200007f0
 800243c:	40026410 	.word	0x40026410
 8002440:	20000868 	.word	0x20000868
 8002444:	40026458 	.word	0x40026458

08002448 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b094      	sub	sp, #80	; 0x50
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a5a      	ldr	r2, [pc, #360]	; (80025d0 <HAL_UART_MspInit+0x188>)
 8002466:	4293      	cmp	r3, r2
 8002468:	f040 80c2 	bne.w	80025f0 <HAL_UART_MspInit+0x1a8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800246c:	2300      	movs	r3, #0
 800246e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002470:	4b58      	ldr	r3, [pc, #352]	; (80025d4 <HAL_UART_MspInit+0x18c>)
 8002472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002474:	4a57      	ldr	r2, [pc, #348]	; (80025d4 <HAL_UART_MspInit+0x18c>)
 8002476:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800247a:	6413      	str	r3, [r2, #64]	; 0x40
 800247c:	4b55      	ldr	r3, [pc, #340]	; (80025d4 <HAL_UART_MspInit+0x18c>)
 800247e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002480:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002484:	63bb      	str	r3, [r7, #56]	; 0x38
 8002486:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002488:	2300      	movs	r3, #0
 800248a:	637b      	str	r3, [r7, #52]	; 0x34
 800248c:	4b51      	ldr	r3, [pc, #324]	; (80025d4 <HAL_UART_MspInit+0x18c>)
 800248e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002490:	4a50      	ldr	r2, [pc, #320]	; (80025d4 <HAL_UART_MspInit+0x18c>)
 8002492:	f043 0301 	orr.w	r3, r3, #1
 8002496:	6313      	str	r3, [r2, #48]	; 0x30
 8002498:	4b4e      	ldr	r3, [pc, #312]	; (80025d4 <HAL_UART_MspInit+0x18c>)
 800249a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	637b      	str	r3, [r7, #52]	; 0x34
 80024a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024a4:	2300      	movs	r3, #0
 80024a6:	633b      	str	r3, [r7, #48]	; 0x30
 80024a8:	4b4a      	ldr	r3, [pc, #296]	; (80025d4 <HAL_UART_MspInit+0x18c>)
 80024aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ac:	4a49      	ldr	r2, [pc, #292]	; (80025d4 <HAL_UART_MspInit+0x18c>)
 80024ae:	f043 0304 	orr.w	r3, r3, #4
 80024b2:	6313      	str	r3, [r2, #48]	; 0x30
 80024b4:	4b47      	ldr	r3, [pc, #284]	; (80025d4 <HAL_UART_MspInit+0x18c>)
 80024b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b8:	f003 0304 	and.w	r3, r3, #4
 80024bc:	633b      	str	r3, [r7, #48]	; 0x30
 80024be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80024c0:	2302      	movs	r3, #2
 80024c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c4:	2302      	movs	r3, #2
 80024c6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024cc:	2303      	movs	r3, #3
 80024ce:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80024d0:	2308      	movs	r3, #8
 80024d2:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80024d8:	4619      	mov	r1, r3
 80024da:	483f      	ldr	r0, [pc, #252]	; (80025d8 <HAL_UART_MspInit+0x190>)
 80024dc:	f001 f9e8 	bl	80038b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e6:	2302      	movs	r3, #2
 80024e8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ee:	2303      	movs	r3, #3
 80024f0:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80024f2:	2308      	movs	r3, #8
 80024f4:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80024fa:	4619      	mov	r1, r3
 80024fc:	4837      	ldr	r0, [pc, #220]	; (80025dc <HAL_UART_MspInit+0x194>)
 80024fe:	f001 f9d7 	bl	80038b0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002502:	4b37      	ldr	r3, [pc, #220]	; (80025e0 <HAL_UART_MspInit+0x198>)
 8002504:	4a37      	ldr	r2, [pc, #220]	; (80025e4 <HAL_UART_MspInit+0x19c>)
 8002506:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002508:	4b35      	ldr	r3, [pc, #212]	; (80025e0 <HAL_UART_MspInit+0x198>)
 800250a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800250e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002510:	4b33      	ldr	r3, [pc, #204]	; (80025e0 <HAL_UART_MspInit+0x198>)
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002516:	4b32      	ldr	r3, [pc, #200]	; (80025e0 <HAL_UART_MspInit+0x198>)
 8002518:	2200      	movs	r2, #0
 800251a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800251c:	4b30      	ldr	r3, [pc, #192]	; (80025e0 <HAL_UART_MspInit+0x198>)
 800251e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002522:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002524:	4b2e      	ldr	r3, [pc, #184]	; (80025e0 <HAL_UART_MspInit+0x198>)
 8002526:	2200      	movs	r2, #0
 8002528:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800252a:	4b2d      	ldr	r3, [pc, #180]	; (80025e0 <HAL_UART_MspInit+0x198>)
 800252c:	2200      	movs	r2, #0
 800252e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8002530:	4b2b      	ldr	r3, [pc, #172]	; (80025e0 <HAL_UART_MspInit+0x198>)
 8002532:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002536:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002538:	4b29      	ldr	r3, [pc, #164]	; (80025e0 <HAL_UART_MspInit+0x198>)
 800253a:	2200      	movs	r2, #0
 800253c:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800253e:	4b28      	ldr	r3, [pc, #160]	; (80025e0 <HAL_UART_MspInit+0x198>)
 8002540:	2200      	movs	r2, #0
 8002542:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002544:	4826      	ldr	r0, [pc, #152]	; (80025e0 <HAL_UART_MspInit+0x198>)
 8002546:	f000 fdb1 	bl	80030ac <HAL_DMA_Init>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8002550:	f7ff fe92 	bl	8002278 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a22      	ldr	r2, [pc, #136]	; (80025e0 <HAL_UART_MspInit+0x198>)
 8002558:	639a      	str	r2, [r3, #56]	; 0x38
 800255a:	4a21      	ldr	r2, [pc, #132]	; (80025e0 <HAL_UART_MspInit+0x198>)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8002560:	4b21      	ldr	r3, [pc, #132]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 8002562:	4a22      	ldr	r2, [pc, #136]	; (80025ec <HAL_UART_MspInit+0x1a4>)
 8002564:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8002566:	4b20      	ldr	r3, [pc, #128]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 8002568:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800256c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800256e:	4b1e      	ldr	r3, [pc, #120]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 8002570:	2240      	movs	r2, #64	; 0x40
 8002572:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002574:	4b1c      	ldr	r3, [pc, #112]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 8002576:	2200      	movs	r2, #0
 8002578:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800257a:	4b1b      	ldr	r3, [pc, #108]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 800257c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002580:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002582:	4b19      	ldr	r3, [pc, #100]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 8002584:	2200      	movs	r2, #0
 8002586:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002588:	4b17      	ldr	r3, [pc, #92]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 800258a:	2200      	movs	r2, #0
 800258c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800258e:	4b16      	ldr	r3, [pc, #88]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 8002590:	2200      	movs	r2, #0
 8002592:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002594:	4b14      	ldr	r3, [pc, #80]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 8002596:	2200      	movs	r2, #0
 8002598:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800259a:	4b13      	ldr	r3, [pc, #76]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 800259c:	2200      	movs	r2, #0
 800259e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80025a0:	4811      	ldr	r0, [pc, #68]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 80025a2:	f000 fd83 	bl	80030ac <HAL_DMA_Init>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <HAL_UART_MspInit+0x168>
    {
      Error_Handler();
 80025ac:	f7ff fe64 	bl	8002278 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a0d      	ldr	r2, [pc, #52]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 80025b4:	635a      	str	r2, [r3, #52]	; 0x34
 80025b6:	4a0c      	ldr	r2, [pc, #48]	; (80025e8 <HAL_UART_MspInit+0x1a0>)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80025bc:	2200      	movs	r2, #0
 80025be:	2100      	movs	r1, #0
 80025c0:	2034      	movs	r0, #52	; 0x34
 80025c2:	f000 fd3c 	bl	800303e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80025c6:	2034      	movs	r0, #52	; 0x34
 80025c8:	f000 fd55 	bl	8003076 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80025cc:	e2ba      	b.n	8002b44 <HAL_UART_MspInit+0x6fc>
 80025ce:	bf00      	nop
 80025d0:	40004c00 	.word	0x40004c00
 80025d4:	40023800 	.word	0x40023800
 80025d8:	40020000 	.word	0x40020000
 80025dc:	40020800 	.word	0x40020800
 80025e0:	200000a8 	.word	0x200000a8
 80025e4:	40026040 	.word	0x40026040
 80025e8:	200008e4 	.word	0x200008e4
 80025ec:	40026070 	.word	0x40026070
  else if(huart->Instance==UART5)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a5a      	ldr	r2, [pc, #360]	; (8002760 <HAL_UART_MspInit+0x318>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	f040 80c2 	bne.w	8002780 <HAL_UART_MspInit+0x338>
    __HAL_RCC_UART5_CLK_ENABLE();
 80025fc:	2300      	movs	r3, #0
 80025fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002600:	4b58      	ldr	r3, [pc, #352]	; (8002764 <HAL_UART_MspInit+0x31c>)
 8002602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002604:	4a57      	ldr	r2, [pc, #348]	; (8002764 <HAL_UART_MspInit+0x31c>)
 8002606:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800260a:	6413      	str	r3, [r2, #64]	; 0x40
 800260c:	4b55      	ldr	r3, [pc, #340]	; (8002764 <HAL_UART_MspInit+0x31c>)
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002614:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002618:	2300      	movs	r3, #0
 800261a:	62bb      	str	r3, [r7, #40]	; 0x28
 800261c:	4b51      	ldr	r3, [pc, #324]	; (8002764 <HAL_UART_MspInit+0x31c>)
 800261e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002620:	4a50      	ldr	r2, [pc, #320]	; (8002764 <HAL_UART_MspInit+0x31c>)
 8002622:	f043 0304 	orr.w	r3, r3, #4
 8002626:	6313      	str	r3, [r2, #48]	; 0x30
 8002628:	4b4e      	ldr	r3, [pc, #312]	; (8002764 <HAL_UART_MspInit+0x31c>)
 800262a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262c:	f003 0304 	and.w	r3, r3, #4
 8002630:	62bb      	str	r3, [r7, #40]	; 0x28
 8002632:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002634:	2300      	movs	r3, #0
 8002636:	627b      	str	r3, [r7, #36]	; 0x24
 8002638:	4b4a      	ldr	r3, [pc, #296]	; (8002764 <HAL_UART_MspInit+0x31c>)
 800263a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263c:	4a49      	ldr	r2, [pc, #292]	; (8002764 <HAL_UART_MspInit+0x31c>)
 800263e:	f043 0308 	orr.w	r3, r3, #8
 8002642:	6313      	str	r3, [r2, #48]	; 0x30
 8002644:	4b47      	ldr	r3, [pc, #284]	; (8002764 <HAL_UART_MspInit+0x31c>)
 8002646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002648:	f003 0308 	and.w	r3, r3, #8
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
 800264e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002650:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002654:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002656:	2302      	movs	r3, #2
 8002658:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265e:	2303      	movs	r3, #3
 8002660:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002662:	2308      	movs	r3, #8
 8002664:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002666:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800266a:	4619      	mov	r1, r3
 800266c:	483e      	ldr	r0, [pc, #248]	; (8002768 <HAL_UART_MspInit+0x320>)
 800266e:	f001 f91f 	bl	80038b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002672:	2304      	movs	r3, #4
 8002674:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267e:	2303      	movs	r3, #3
 8002680:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002682:	2308      	movs	r3, #8
 8002684:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002686:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800268a:	4619      	mov	r1, r3
 800268c:	4837      	ldr	r0, [pc, #220]	; (800276c <HAL_UART_MspInit+0x324>)
 800268e:	f001 f90f 	bl	80038b0 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8002692:	4b37      	ldr	r3, [pc, #220]	; (8002770 <HAL_UART_MspInit+0x328>)
 8002694:	4a37      	ldr	r2, [pc, #220]	; (8002774 <HAL_UART_MspInit+0x32c>)
 8002696:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8002698:	4b35      	ldr	r3, [pc, #212]	; (8002770 <HAL_UART_MspInit+0x328>)
 800269a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800269e:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026a0:	4b33      	ldr	r3, [pc, #204]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026a6:	4b32      	ldr	r3, [pc, #200]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026ac:	4b30      	ldr	r3, [pc, #192]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026b2:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026b4:	4b2e      	ldr	r3, [pc, #184]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026ba:	4b2d      	ldr	r3, [pc, #180]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026bc:	2200      	movs	r2, #0
 80026be:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 80026c0:	4b2b      	ldr	r3, [pc, #172]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026c6:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026c8:	4b29      	ldr	r3, [pc, #164]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026ce:	4b28      	ldr	r3, [pc, #160]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80026d4:	4826      	ldr	r0, [pc, #152]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026d6:	f000 fce9 	bl	80030ac <HAL_DMA_Init>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <HAL_UART_MspInit+0x29c>
      Error_Handler();
 80026e0:	f7ff fdca 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4a22      	ldr	r2, [pc, #136]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026e8:	639a      	str	r2, [r3, #56]	; 0x38
 80026ea:	4a21      	ldr	r2, [pc, #132]	; (8002770 <HAL_UART_MspInit+0x328>)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80026f0:	4b21      	ldr	r3, [pc, #132]	; (8002778 <HAL_UART_MspInit+0x330>)
 80026f2:	4a22      	ldr	r2, [pc, #136]	; (800277c <HAL_UART_MspInit+0x334>)
 80026f4:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 80026f6:	4b20      	ldr	r3, [pc, #128]	; (8002778 <HAL_UART_MspInit+0x330>)
 80026f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026fc:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026fe:	4b1e      	ldr	r3, [pc, #120]	; (8002778 <HAL_UART_MspInit+0x330>)
 8002700:	2240      	movs	r2, #64	; 0x40
 8002702:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002704:	4b1c      	ldr	r3, [pc, #112]	; (8002778 <HAL_UART_MspInit+0x330>)
 8002706:	2200      	movs	r2, #0
 8002708:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 800270a:	4b1b      	ldr	r3, [pc, #108]	; (8002778 <HAL_UART_MspInit+0x330>)
 800270c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002710:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002712:	4b19      	ldr	r3, [pc, #100]	; (8002778 <HAL_UART_MspInit+0x330>)
 8002714:	2200      	movs	r2, #0
 8002716:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002718:	4b17      	ldr	r3, [pc, #92]	; (8002778 <HAL_UART_MspInit+0x330>)
 800271a:	2200      	movs	r2, #0
 800271c:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 800271e:	4b16      	ldr	r3, [pc, #88]	; (8002778 <HAL_UART_MspInit+0x330>)
 8002720:	2200      	movs	r2, #0
 8002722:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002724:	4b14      	ldr	r3, [pc, #80]	; (8002778 <HAL_UART_MspInit+0x330>)
 8002726:	2200      	movs	r2, #0
 8002728:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800272a:	4b13      	ldr	r3, [pc, #76]	; (8002778 <HAL_UART_MspInit+0x330>)
 800272c:	2200      	movs	r2, #0
 800272e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8002730:	4811      	ldr	r0, [pc, #68]	; (8002778 <HAL_UART_MspInit+0x330>)
 8002732:	f000 fcbb 	bl	80030ac <HAL_DMA_Init>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <HAL_UART_MspInit+0x2f8>
      Error_Handler();
 800273c:	f7ff fd9c 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a0d      	ldr	r2, [pc, #52]	; (8002778 <HAL_UART_MspInit+0x330>)
 8002744:	635a      	str	r2, [r3, #52]	; 0x34
 8002746:	4a0c      	ldr	r2, [pc, #48]	; (8002778 <HAL_UART_MspInit+0x330>)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800274c:	2200      	movs	r2, #0
 800274e:	2100      	movs	r1, #0
 8002750:	2035      	movs	r0, #53	; 0x35
 8002752:	f000 fc74 	bl	800303e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002756:	2035      	movs	r0, #53	; 0x35
 8002758:	f000 fc8d 	bl	8003076 <HAL_NVIC_EnableIRQ>
}
 800275c:	e1f2      	b.n	8002b44 <HAL_UART_MspInit+0x6fc>
 800275e:	bf00      	nop
 8002760:	40005000 	.word	0x40005000
 8002764:	40023800 	.word	0x40023800
 8002768:	40020800 	.word	0x40020800
 800276c:	40020c00 	.word	0x40020c00
 8002770:	20000790 	.word	0x20000790
 8002774:	40026010 	.word	0x40026010
 8002778:	20000944 	.word	0x20000944
 800277c:	400260b8 	.word	0x400260b8
  else if(huart->Instance==USART1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a97      	ldr	r2, [pc, #604]	; (80029e4 <HAL_UART_MspInit+0x59c>)
 8002786:	4293      	cmp	r3, r2
 8002788:	f040 8093 	bne.w	80028b2 <HAL_UART_MspInit+0x46a>
    __HAL_RCC_USART1_CLK_ENABLE();
 800278c:	2300      	movs	r3, #0
 800278e:	623b      	str	r3, [r7, #32]
 8002790:	4b95      	ldr	r3, [pc, #596]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 8002792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002794:	4a94      	ldr	r2, [pc, #592]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 8002796:	f043 0310 	orr.w	r3, r3, #16
 800279a:	6453      	str	r3, [r2, #68]	; 0x44
 800279c:	4b92      	ldr	r3, [pc, #584]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 800279e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a0:	f003 0310 	and.w	r3, r3, #16
 80027a4:	623b      	str	r3, [r7, #32]
 80027a6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a8:	2300      	movs	r3, #0
 80027aa:	61fb      	str	r3, [r7, #28]
 80027ac:	4b8e      	ldr	r3, [pc, #568]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 80027ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b0:	4a8d      	ldr	r2, [pc, #564]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	6313      	str	r3, [r2, #48]	; 0x30
 80027b8:	4b8b      	ldr	r3, [pc, #556]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 80027ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	61fb      	str	r3, [r7, #28]
 80027c2:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80027c4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80027c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ca:	2302      	movs	r3, #2
 80027cc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d2:	2303      	movs	r3, #3
 80027d4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80027d6:	2307      	movs	r3, #7
 80027d8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80027de:	4619      	mov	r1, r3
 80027e0:	4882      	ldr	r0, [pc, #520]	; (80029ec <HAL_UART_MspInit+0x5a4>)
 80027e2:	f001 f865 	bl	80038b0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream5;
 80027e6:	4b82      	ldr	r3, [pc, #520]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 80027e8:	4a82      	ldr	r2, [pc, #520]	; (80029f4 <HAL_UART_MspInit+0x5ac>)
 80027ea:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80027ec:	4b80      	ldr	r3, [pc, #512]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 80027ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027f2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027f4:	4b7e      	ldr	r3, [pc, #504]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027fa:	4b7d      	ldr	r3, [pc, #500]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002800:	4b7b      	ldr	r3, [pc, #492]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 8002802:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002806:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002808:	4b79      	ldr	r3, [pc, #484]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 800280a:	2200      	movs	r2, #0
 800280c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800280e:	4b78      	ldr	r3, [pc, #480]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 8002810:	2200      	movs	r2, #0
 8002812:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002814:	4b76      	ldr	r3, [pc, #472]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 8002816:	f44f 7280 	mov.w	r2, #256	; 0x100
 800281a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800281c:	4b74      	ldr	r3, [pc, #464]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 800281e:	2200      	movs	r2, #0
 8002820:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002822:	4b73      	ldr	r3, [pc, #460]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 8002824:	2200      	movs	r2, #0
 8002826:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002828:	4871      	ldr	r0, [pc, #452]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 800282a:	f000 fc3f 	bl	80030ac <HAL_DMA_Init>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <HAL_UART_MspInit+0x3f0>
      Error_Handler();
 8002834:	f7ff fd20 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a6d      	ldr	r2, [pc, #436]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 800283c:	639a      	str	r2, [r3, #56]	; 0x38
 800283e:	4a6c      	ldr	r2, [pc, #432]	; (80029f0 <HAL_UART_MspInit+0x5a8>)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002844:	4b6c      	ldr	r3, [pc, #432]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 8002846:	4a6d      	ldr	r2, [pc, #436]	; (80029fc <HAL_UART_MspInit+0x5b4>)
 8002848:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800284a:	4b6b      	ldr	r3, [pc, #428]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 800284c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002850:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002852:	4b69      	ldr	r3, [pc, #420]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 8002854:	2240      	movs	r2, #64	; 0x40
 8002856:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002858:	4b67      	ldr	r3, [pc, #412]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 800285a:	2200      	movs	r2, #0
 800285c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800285e:	4b66      	ldr	r3, [pc, #408]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 8002860:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002864:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002866:	4b64      	ldr	r3, [pc, #400]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 8002868:	2200      	movs	r2, #0
 800286a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800286c:	4b62      	ldr	r3, [pc, #392]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 800286e:	2200      	movs	r2, #0
 8002870:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002872:	4b61      	ldr	r3, [pc, #388]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 8002874:	2200      	movs	r2, #0
 8002876:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002878:	4b5f      	ldr	r3, [pc, #380]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 800287a:	2200      	movs	r2, #0
 800287c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800287e:	4b5e      	ldr	r3, [pc, #376]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 8002880:	2200      	movs	r2, #0
 8002882:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002884:	485c      	ldr	r0, [pc, #368]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 8002886:	f000 fc11 	bl	80030ac <HAL_DMA_Init>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <HAL_UART_MspInit+0x44c>
      Error_Handler();
 8002890:	f7ff fcf2 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a58      	ldr	r2, [pc, #352]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 8002898:	635a      	str	r2, [r3, #52]	; 0x34
 800289a:	4a57      	ldr	r2, [pc, #348]	; (80029f8 <HAL_UART_MspInit+0x5b0>)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80028a0:	2200      	movs	r2, #0
 80028a2:	2100      	movs	r1, #0
 80028a4:	2025      	movs	r0, #37	; 0x25
 80028a6:	f000 fbca 	bl	800303e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028aa:	2025      	movs	r0, #37	; 0x25
 80028ac:	f000 fbe3 	bl	8003076 <HAL_NVIC_EnableIRQ>
}
 80028b0:	e148      	b.n	8002b44 <HAL_UART_MspInit+0x6fc>
  else if(huart->Instance==USART2)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a52      	ldr	r2, [pc, #328]	; (8002a00 <HAL_UART_MspInit+0x5b8>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	f040 80ab 	bne.w	8002a14 <HAL_UART_MspInit+0x5cc>
    __HAL_RCC_USART2_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	61bb      	str	r3, [r7, #24]
 80028c2:	4b49      	ldr	r3, [pc, #292]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	4a48      	ldr	r2, [pc, #288]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 80028c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028cc:	6413      	str	r3, [r2, #64]	; 0x40
 80028ce:	4b46      	ldr	r3, [pc, #280]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d6:	61bb      	str	r3, [r7, #24]
 80028d8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	617b      	str	r3, [r7, #20]
 80028de:	4b42      	ldr	r3, [pc, #264]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a41      	ldr	r2, [pc, #260]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 80028e4:	f043 0301 	orr.w	r3, r3, #1
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b3f      	ldr	r3, [pc, #252]	; (80029e8 <HAL_UART_MspInit+0x5a0>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	617b      	str	r3, [r7, #20]
 80028f4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028f6:	230c      	movs	r3, #12
 80028f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fa:	2302      	movs	r3, #2
 80028fc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fe:	2300      	movs	r3, #0
 8002900:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002902:	2303      	movs	r3, #3
 8002904:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002906:	2307      	movs	r3, #7
 8002908:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800290e:	4619      	mov	r1, r3
 8002910:	4836      	ldr	r0, [pc, #216]	; (80029ec <HAL_UART_MspInit+0x5a4>)
 8002912:	f000 ffcd 	bl	80038b0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002916:	4b3b      	ldr	r3, [pc, #236]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 8002918:	4a3b      	ldr	r2, [pc, #236]	; (8002a08 <HAL_UART_MspInit+0x5c0>)
 800291a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800291c:	4b39      	ldr	r3, [pc, #228]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 800291e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002922:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002924:	4b37      	ldr	r3, [pc, #220]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800292a:	4b36      	ldr	r3, [pc, #216]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 800292c:	2200      	movs	r2, #0
 800292e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002930:	4b34      	ldr	r3, [pc, #208]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 8002932:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002936:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002938:	4b32      	ldr	r3, [pc, #200]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 800293a:	2200      	movs	r2, #0
 800293c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800293e:	4b31      	ldr	r3, [pc, #196]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 8002940:	2200      	movs	r2, #0
 8002942:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002944:	4b2f      	ldr	r3, [pc, #188]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 8002946:	f44f 7280 	mov.w	r2, #256	; 0x100
 800294a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800294c:	4b2d      	ldr	r3, [pc, #180]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 800294e:	2200      	movs	r2, #0
 8002950:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002952:	4b2c      	ldr	r3, [pc, #176]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 8002954:	2200      	movs	r2, #0
 8002956:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002958:	482a      	ldr	r0, [pc, #168]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 800295a:	f000 fba7 	bl	80030ac <HAL_DMA_Init>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <HAL_UART_MspInit+0x520>
      Error_Handler();
 8002964:	f7ff fc88 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a26      	ldr	r2, [pc, #152]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 800296c:	639a      	str	r2, [r3, #56]	; 0x38
 800296e:	4a25      	ldr	r2, [pc, #148]	; (8002a04 <HAL_UART_MspInit+0x5bc>)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002974:	4b25      	ldr	r3, [pc, #148]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 8002976:	4a26      	ldr	r2, [pc, #152]	; (8002a10 <HAL_UART_MspInit+0x5c8>)
 8002978:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800297a:	4b24      	ldr	r3, [pc, #144]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 800297c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002980:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002982:	4b22      	ldr	r3, [pc, #136]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 8002984:	2240      	movs	r2, #64	; 0x40
 8002986:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002988:	4b20      	ldr	r3, [pc, #128]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 800298a:	2200      	movs	r2, #0
 800298c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800298e:	4b1f      	ldr	r3, [pc, #124]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 8002990:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002994:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002996:	4b1d      	ldr	r3, [pc, #116]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 8002998:	2200      	movs	r2, #0
 800299a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800299c:	4b1b      	ldr	r3, [pc, #108]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 800299e:	2200      	movs	r2, #0
 80029a0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80029a2:	4b1a      	ldr	r3, [pc, #104]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029a8:	4b18      	ldr	r3, [pc, #96]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029ae:	4b17      	ldr	r3, [pc, #92]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80029b4:	4815      	ldr	r0, [pc, #84]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 80029b6:	f000 fb79 	bl	80030ac <HAL_DMA_Init>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <HAL_UART_MspInit+0x57c>
      Error_Handler();
 80029c0:	f7ff fc5a 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a11      	ldr	r2, [pc, #68]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 80029c8:	635a      	str	r2, [r3, #52]	; 0x34
 80029ca:	4a10      	ldr	r2, [pc, #64]	; (8002a0c <HAL_UART_MspInit+0x5c4>)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80029d0:	2200      	movs	r2, #0
 80029d2:	2100      	movs	r1, #0
 80029d4:	2026      	movs	r0, #38	; 0x26
 80029d6:	f000 fb32 	bl	800303e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029da:	2026      	movs	r0, #38	; 0x26
 80029dc:	f000 fb4b 	bl	8003076 <HAL_NVIC_EnableIRQ>
}
 80029e0:	e0b0      	b.n	8002b44 <HAL_UART_MspInit+0x6fc>
 80029e2:	bf00      	nop
 80029e4:	40011000 	.word	0x40011000
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40020000 	.word	0x40020000
 80029f0:	20000448 	.word	0x20000448
 80029f4:	40026488 	.word	0x40026488
 80029f8:	200003a4 	.word	0x200003a4
 80029fc:	400264b8 	.word	0x400264b8
 8002a00:	40004400 	.word	0x40004400
 8002a04:	2000010c 	.word	0x2000010c
 8002a08:	40026088 	.word	0x40026088
 8002a0c:	200004a8 	.word	0x200004a8
 8002a10:	400260a0 	.word	0x400260a0
  else if(huart->Instance==USART3)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a4c      	ldr	r2, [pc, #304]	; (8002b4c <HAL_UART_MspInit+0x704>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	f040 8092 	bne.w	8002b44 <HAL_UART_MspInit+0x6fc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a20:	2300      	movs	r3, #0
 8002a22:	613b      	str	r3, [r7, #16]
 8002a24:	4b4a      	ldr	r3, [pc, #296]	; (8002b50 <HAL_UART_MspInit+0x708>)
 8002a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a28:	4a49      	ldr	r2, [pc, #292]	; (8002b50 <HAL_UART_MspInit+0x708>)
 8002a2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a2e:	6413      	str	r3, [r2, #64]	; 0x40
 8002a30:	4b47      	ldr	r3, [pc, #284]	; (8002b50 <HAL_UART_MspInit+0x708>)
 8002a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a38:	613b      	str	r3, [r7, #16]
 8002a3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	4b43      	ldr	r3, [pc, #268]	; (8002b50 <HAL_UART_MspInit+0x708>)
 8002a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a44:	4a42      	ldr	r2, [pc, #264]	; (8002b50 <HAL_UART_MspInit+0x708>)
 8002a46:	f043 0302 	orr.w	r3, r3, #2
 8002a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4c:	4b40      	ldr	r3, [pc, #256]	; (8002b50 <HAL_UART_MspInit+0x708>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	60fb      	str	r3, [r7, #12]
 8002a56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002a58:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a66:	2303      	movs	r3, #3
 8002a68:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a6a:	2307      	movs	r3, #7
 8002a6c:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a6e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002a72:	4619      	mov	r1, r3
 8002a74:	4837      	ldr	r0, [pc, #220]	; (8002b54 <HAL_UART_MspInit+0x70c>)
 8002a76:	f000 ff1b 	bl	80038b0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002a7a:	4b37      	ldr	r3, [pc, #220]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002a7c:	4a37      	ldr	r2, [pc, #220]	; (8002b5c <HAL_UART_MspInit+0x714>)
 8002a7e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002a80:	4b35      	ldr	r3, [pc, #212]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002a82:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a86:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a88:	4b33      	ldr	r3, [pc, #204]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a8e:	4b32      	ldr	r3, [pc, #200]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a94:	4b30      	ldr	r3, [pc, #192]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002a96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a9a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a9c:	4b2e      	ldr	r3, [pc, #184]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002aa2:	4b2d      	ldr	r3, [pc, #180]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002aa8:	4b2b      	ldr	r3, [pc, #172]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002aaa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002aae:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ab0:	4b29      	ldr	r3, [pc, #164]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ab6:	4b28      	ldr	r3, [pc, #160]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002abc:	4826      	ldr	r0, [pc, #152]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002abe:	f000 faf5 	bl	80030ac <HAL_DMA_Init>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <HAL_UART_MspInit+0x684>
      Error_Handler();
 8002ac8:	f7ff fbd6 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a22      	ldr	r2, [pc, #136]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002ad0:	639a      	str	r2, [r3, #56]	; 0x38
 8002ad2:	4a21      	ldr	r2, [pc, #132]	; (8002b58 <HAL_UART_MspInit+0x710>)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002ad8:	4b21      	ldr	r3, [pc, #132]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002ada:	4a22      	ldr	r2, [pc, #136]	; (8002b64 <HAL_UART_MspInit+0x71c>)
 8002adc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8002ade:	4b20      	ldr	r3, [pc, #128]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002ae0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ae4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ae6:	4b1e      	ldr	r3, [pc, #120]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002ae8:	2240      	movs	r2, #64	; 0x40
 8002aea:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002aec:	4b1c      	ldr	r3, [pc, #112]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002af2:	4b1b      	ldr	r3, [pc, #108]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002af4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002af8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002afa:	4b19      	ldr	r3, [pc, #100]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b00:	4b17      	ldr	r3, [pc, #92]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002b06:	4b16      	ldr	r3, [pc, #88]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b0c:	4b14      	ldr	r3, [pc, #80]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b12:	4b13      	ldr	r3, [pc, #76]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002b18:	4811      	ldr	r0, [pc, #68]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002b1a:	f000 fac7 	bl	80030ac <HAL_DMA_Init>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <HAL_UART_MspInit+0x6e0>
      Error_Handler();
 8002b24:	f7ff fba8 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4a0d      	ldr	r2, [pc, #52]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002b2c:	635a      	str	r2, [r3, #52]	; 0x34
 8002b2e:	4a0c      	ldr	r2, [pc, #48]	; (8002b60 <HAL_UART_MspInit+0x718>)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002b34:	2200      	movs	r2, #0
 8002b36:	2100      	movs	r1, #0
 8002b38:	2027      	movs	r0, #39	; 0x27
 8002b3a:	f000 fa80 	bl	800303e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002b3e:	2027      	movs	r0, #39	; 0x27
 8002b40:	f000 fa99 	bl	8003076 <HAL_NVIC_EnableIRQ>
}
 8002b44:	bf00      	nop
 8002b46:	3750      	adds	r7, #80	; 0x50
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	40004800 	.word	0x40004800
 8002b50:	40023800 	.word	0x40023800
 8002b54:	40020400 	.word	0x40020400
 8002b58:	20000174 	.word	0x20000174
 8002b5c:	40026028 	.word	0x40026028
 8002b60:	20000284 	.word	0x20000284
 8002b64:	40026058 	.word	0x40026058

08002b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b6c:	e7fe      	b.n	8002b6c <NMI_Handler+0x4>

08002b6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b6e:	b480      	push	{r7}
 8002b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b72:	e7fe      	b.n	8002b72 <HardFault_Handler+0x4>

08002b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b78:	e7fe      	b.n	8002b78 <MemManage_Handler+0x4>

08002b7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b7e:	e7fe      	b.n	8002b7e <BusFault_Handler+0x4>

08002b80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b84:	e7fe      	b.n	8002b84 <UsageFault_Handler+0x4>

08002b86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b86:	b480      	push	{r7}
 8002b88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b98:	bf00      	nop
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr

08002ba2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ba6:	bf00      	nop
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bb4:	f000 f948 	bl	8002e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bb8:	bf00      	nop
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8002bc0:	4802      	ldr	r0, [pc, #8]	; (8002bcc <DMA1_Stream0_IRQHandler+0x10>)
 8002bc2:	f000 fc0b 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20000790 	.word	0x20000790

08002bd0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002bd4:	4802      	ldr	r0, [pc, #8]	; (8002be0 <DMA1_Stream1_IRQHandler+0x10>)
 8002bd6:	f000 fc01 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	20000174 	.word	0x20000174

08002be4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002be8:	4802      	ldr	r0, [pc, #8]	; (8002bf4 <DMA1_Stream2_IRQHandler+0x10>)
 8002bea:	f000 fbf7 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	200000a8 	.word	0x200000a8

08002bf8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002bfc:	4802      	ldr	r0, [pc, #8]	; (8002c08 <DMA1_Stream3_IRQHandler+0x10>)
 8002bfe:	f000 fbed 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	20000284 	.word	0x20000284

08002c0c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002c10:	4802      	ldr	r0, [pc, #8]	; (8002c1c <DMA1_Stream4_IRQHandler+0x10>)
 8002c12:	f000 fbe3 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	200008e4 	.word	0x200008e4

08002c20 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002c24:	4802      	ldr	r0, [pc, #8]	; (8002c30 <DMA1_Stream5_IRQHandler+0x10>)
 8002c26:	f000 fbd9 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	2000010c 	.word	0x2000010c

08002c34 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002c38:	4802      	ldr	r0, [pc, #8]	; (8002c44 <DMA1_Stream6_IRQHandler+0x10>)
 8002c3a:	f000 fbcf 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	200004a8 	.word	0x200004a8

08002c48 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002c4c:	4802      	ldr	r0, [pc, #8]	; (8002c58 <SPI1_IRQHandler+0x10>)
 8002c4e:	f001 fdff 	bl	8004850 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c52:	bf00      	nop
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	200006a8 	.word	0x200006a8

08002c5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c60:	4802      	ldr	r0, [pc, #8]	; (8002c6c <USART1_IRQHandler+0x10>)
 8002c62:	f002 fa2b 	bl	80050bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20000518 	.word	0x20000518

08002c70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c74:	4802      	ldr	r0, [pc, #8]	; (8002c80 <USART2_IRQHandler+0x10>)
 8002c76:	f002 fa21 	bl	80050bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	2000074c 	.word	0x2000074c

08002c84 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002c88:	4802      	ldr	r0, [pc, #8]	; (8002c94 <USART3_IRQHandler+0x10>)
 8002c8a:	f002 fa17 	bl	80050bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	200001d4 	.word	0x200001d4

08002c98 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8002c9c:	4802      	ldr	r0, [pc, #8]	; (8002ca8 <DMA1_Stream7_IRQHandler+0x10>)
 8002c9e:	f000 fb9d 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002ca2:	bf00      	nop
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	20000944 	.word	0x20000944

08002cac <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002cb0:	4802      	ldr	r0, [pc, #8]	; (8002cbc <UART4_IRQHandler+0x10>)
 8002cb2:	f002 fa03 	bl	80050bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000664 	.word	0x20000664

08002cc0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002cc4:	4802      	ldr	r0, [pc, #8]	; (8002cd0 <UART5_IRQHandler+0x10>)
 8002cc6:	f002 f9f9 	bl	80050bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000404 	.word	0x20000404

08002cd4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002cd8:	4802      	ldr	r0, [pc, #8]	; (8002ce4 <DMA2_Stream0_IRQHandler+0x10>)
 8002cda:	f000 fb7f 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002cde:	bf00      	nop
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	200007f0 	.word	0x200007f0

08002ce8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002cec:	4802      	ldr	r0, [pc, #8]	; (8002cf8 <DMA2_Stream3_IRQHandler+0x10>)
 8002cee:	f000 fb75 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20000868 	.word	0x20000868

08002cfc <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002d00:	4802      	ldr	r0, [pc, #8]	; (8002d0c <DMA2_Stream5_IRQHandler+0x10>)
 8002d02:	f000 fb6b 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8002d06:	bf00      	nop
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000448 	.word	0x20000448

08002d10 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002d14:	4802      	ldr	r0, [pc, #8]	; (8002d20 <DMA2_Stream7_IRQHandler+0x10>)
 8002d16:	f000 fb61 	bl	80033dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002d1a:	bf00      	nop
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	200003a4 	.word	0x200003a4

08002d24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d28:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <SystemInit+0x28>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d2e:	4a07      	ldr	r2, [pc, #28]	; (8002d4c <SystemInit+0x28>)
 8002d30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d38:	4b04      	ldr	r3, [pc, #16]	; (8002d4c <SystemInit+0x28>)
 8002d3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d3e:	609a      	str	r2, [r3, #8]
#endif
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002d50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002d54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002d56:	e003      	b.n	8002d60 <LoopCopyDataInit>

08002d58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002d58:	4b0c      	ldr	r3, [pc, #48]	; (8002d8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002d5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002d5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002d5e:	3104      	adds	r1, #4

08002d60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002d60:	480b      	ldr	r0, [pc, #44]	; (8002d90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002d62:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002d64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002d66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002d68:	d3f6      	bcc.n	8002d58 <CopyDataInit>
  ldr  r2, =_sbss
 8002d6a:	4a0b      	ldr	r2, [pc, #44]	; (8002d98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002d6c:	e002      	b.n	8002d74 <LoopFillZerobss>

08002d6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002d6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002d70:	f842 3b04 	str.w	r3, [r2], #4

08002d74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002d74:	4b09      	ldr	r3, [pc, #36]	; (8002d9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002d76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002d78:	d3f9      	bcc.n	8002d6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d7a:	f7ff ffd3 	bl	8002d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d7e:	f003 f9c3 	bl	8006108 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d82:	f7fe fcb7 	bl	80016f4 <main>
  bx  lr    
 8002d86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002d88:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002d8c:	080061a8 	.word	0x080061a8
  ldr  r0, =_sdata
 8002d90:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002d94:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8002d98:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8002d9c:	200009b8 	.word	0x200009b8

08002da0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002da0:	e7fe      	b.n	8002da0 <ADC_IRQHandler>
	...

08002da4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002da8:	4b0e      	ldr	r3, [pc, #56]	; (8002de4 <HAL_Init+0x40>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a0d      	ldr	r2, [pc, #52]	; (8002de4 <HAL_Init+0x40>)
 8002dae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002db2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002db4:	4b0b      	ldr	r3, [pc, #44]	; (8002de4 <HAL_Init+0x40>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a0a      	ldr	r2, [pc, #40]	; (8002de4 <HAL_Init+0x40>)
 8002dba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dc0:	4b08      	ldr	r3, [pc, #32]	; (8002de4 <HAL_Init+0x40>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a07      	ldr	r2, [pc, #28]	; (8002de4 <HAL_Init+0x40>)
 8002dc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dcc:	2003      	movs	r0, #3
 8002dce:	f000 f92b 	bl	8003028 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dd2:	2000      	movs	r0, #0
 8002dd4:	f000 f808 	bl	8002de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dd8:	f7ff fa58 	bl	800228c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	40023c00 	.word	0x40023c00

08002de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002df0:	4b12      	ldr	r3, [pc, #72]	; (8002e3c <HAL_InitTick+0x54>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	4b12      	ldr	r3, [pc, #72]	; (8002e40 <HAL_InitTick+0x58>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	4619      	mov	r1, r3
 8002dfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e06:	4618      	mov	r0, r3
 8002e08:	f000 f943 	bl	8003092 <HAL_SYSTICK_Config>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e00e      	b.n	8002e34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b0f      	cmp	r3, #15
 8002e1a:	d80a      	bhi.n	8002e32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	f04f 30ff 	mov.w	r0, #4294967295
 8002e24:	f000 f90b 	bl	800303e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e28:	4a06      	ldr	r2, [pc, #24]	; (8002e44 <HAL_InitTick+0x5c>)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	e000      	b.n	8002e34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20000000 	.word	0x20000000
 8002e40:	20000008 	.word	0x20000008
 8002e44:	20000004 	.word	0x20000004

08002e48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e4c:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <HAL_IncTick+0x20>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	461a      	mov	r2, r3
 8002e52:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <HAL_IncTick+0x24>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4413      	add	r3, r2
 8002e58:	4a04      	ldr	r2, [pc, #16]	; (8002e6c <HAL_IncTick+0x24>)
 8002e5a:	6013      	str	r3, [r2, #0]
}
 8002e5c:	bf00      	nop
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	20000008 	.word	0x20000008
 8002e6c:	200009b4 	.word	0x200009b4

08002e70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  return uwTick;
 8002e74:	4b03      	ldr	r3, [pc, #12]	; (8002e84 <HAL_GetTick+0x14>)
 8002e76:	681b      	ldr	r3, [r3, #0]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	200009b4 	.word	0x200009b4

08002e88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e98:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <__NVIC_SetPriorityGrouping+0x44>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002eb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002eb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eba:	4a04      	ldr	r2, [pc, #16]	; (8002ecc <__NVIC_SetPriorityGrouping+0x44>)
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	60d3      	str	r3, [r2, #12]
}
 8002ec0:	bf00      	nop
 8002ec2:	3714      	adds	r7, #20
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ed4:	4b04      	ldr	r3, [pc, #16]	; (8002ee8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	0a1b      	lsrs	r3, r3, #8
 8002eda:	f003 0307 	and.w	r3, r3, #7
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr
 8002ee8:	e000ed00 	.word	0xe000ed00

08002eec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	db0b      	blt.n	8002f16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002efe:	79fb      	ldrb	r3, [r7, #7]
 8002f00:	f003 021f 	and.w	r2, r3, #31
 8002f04:	4907      	ldr	r1, [pc, #28]	; (8002f24 <__NVIC_EnableIRQ+0x38>)
 8002f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0a:	095b      	lsrs	r3, r3, #5
 8002f0c:	2001      	movs	r0, #1
 8002f0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	e000e100 	.word	0xe000e100

08002f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	4603      	mov	r3, r0
 8002f30:	6039      	str	r1, [r7, #0]
 8002f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	db0a      	blt.n	8002f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	b2da      	uxtb	r2, r3
 8002f40:	490c      	ldr	r1, [pc, #48]	; (8002f74 <__NVIC_SetPriority+0x4c>)
 8002f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f46:	0112      	lsls	r2, r2, #4
 8002f48:	b2d2      	uxtb	r2, r2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f50:	e00a      	b.n	8002f68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	b2da      	uxtb	r2, r3
 8002f56:	4908      	ldr	r1, [pc, #32]	; (8002f78 <__NVIC_SetPriority+0x50>)
 8002f58:	79fb      	ldrb	r3, [r7, #7]
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	3b04      	subs	r3, #4
 8002f60:	0112      	lsls	r2, r2, #4
 8002f62:	b2d2      	uxtb	r2, r2
 8002f64:	440b      	add	r3, r1
 8002f66:	761a      	strb	r2, [r3, #24]
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	e000e100 	.word	0xe000e100
 8002f78:	e000ed00 	.word	0xe000ed00

08002f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b089      	sub	sp, #36	; 0x24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	f1c3 0307 	rsb	r3, r3, #7
 8002f96:	2b04      	cmp	r3, #4
 8002f98:	bf28      	it	cs
 8002f9a:	2304      	movcs	r3, #4
 8002f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	2b06      	cmp	r3, #6
 8002fa4:	d902      	bls.n	8002fac <NVIC_EncodePriority+0x30>
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	3b03      	subs	r3, #3
 8002faa:	e000      	b.n	8002fae <NVIC_EncodePriority+0x32>
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43da      	mvns	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	401a      	ands	r2, r3
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	fa01 f303 	lsl.w	r3, r1, r3
 8002fce:	43d9      	mvns	r1, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd4:	4313      	orrs	r3, r2
         );
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3724      	adds	r7, #36	; 0x24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
	...

08002fe4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ff4:	d301      	bcc.n	8002ffa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e00f      	b.n	800301a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ffa:	4a0a      	ldr	r2, [pc, #40]	; (8003024 <SysTick_Config+0x40>)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003002:	210f      	movs	r1, #15
 8003004:	f04f 30ff 	mov.w	r0, #4294967295
 8003008:	f7ff ff8e 	bl	8002f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800300c:	4b05      	ldr	r3, [pc, #20]	; (8003024 <SysTick_Config+0x40>)
 800300e:	2200      	movs	r2, #0
 8003010:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003012:	4b04      	ldr	r3, [pc, #16]	; (8003024 <SysTick_Config+0x40>)
 8003014:	2207      	movs	r2, #7
 8003016:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	e000e010 	.word	0xe000e010

08003028 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ff29 	bl	8002e88 <__NVIC_SetPriorityGrouping>
}
 8003036:	bf00      	nop
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800303e:	b580      	push	{r7, lr}
 8003040:	b086      	sub	sp, #24
 8003042:	af00      	add	r7, sp, #0
 8003044:	4603      	mov	r3, r0
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	607a      	str	r2, [r7, #4]
 800304a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800304c:	2300      	movs	r3, #0
 800304e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003050:	f7ff ff3e 	bl	8002ed0 <__NVIC_GetPriorityGrouping>
 8003054:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	68b9      	ldr	r1, [r7, #8]
 800305a:	6978      	ldr	r0, [r7, #20]
 800305c:	f7ff ff8e 	bl	8002f7c <NVIC_EncodePriority>
 8003060:	4602      	mov	r2, r0
 8003062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003066:	4611      	mov	r1, r2
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff ff5d 	bl	8002f28 <__NVIC_SetPriority>
}
 800306e:	bf00      	nop
 8003070:	3718      	adds	r7, #24
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b082      	sub	sp, #8
 800307a:	af00      	add	r7, sp, #0
 800307c:	4603      	mov	r3, r0
 800307e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff ff31 	bl	8002eec <__NVIC_EnableIRQ>
}
 800308a:	bf00      	nop
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f7ff ffa2 	bl	8002fe4 <SysTick_Config>
 80030a0:	4603      	mov	r3, r0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
	...

080030ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030b8:	f7ff feda 	bl	8002e70 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d101      	bne.n	80030c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e099      	b.n	80031fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2202      	movs	r2, #2
 80030cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 0201 	bic.w	r2, r2, #1
 80030e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030e8:	e00f      	b.n	800310a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030ea:	f7ff fec1 	bl	8002e70 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	2b05      	cmp	r3, #5
 80030f6:	d908      	bls.n	800310a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2220      	movs	r2, #32
 80030fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2203      	movs	r2, #3
 8003102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e078      	b.n	80031fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1e8      	bne.n	80030ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003120:	697a      	ldr	r2, [r7, #20]
 8003122:	4b38      	ldr	r3, [pc, #224]	; (8003204 <HAL_DMA_Init+0x158>)
 8003124:	4013      	ands	r3, r2
 8003126:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003136:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	691b      	ldr	r3, [r3, #16]
 800313c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003142:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800314e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	4313      	orrs	r3, r2
 800315a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003160:	2b04      	cmp	r3, #4
 8003162:	d107      	bne.n	8003174 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316c:	4313      	orrs	r3, r2
 800316e:	697a      	ldr	r2, [r7, #20]
 8003170:	4313      	orrs	r3, r2
 8003172:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	697a      	ldr	r2, [r7, #20]
 800317a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	f023 0307 	bic.w	r3, r3, #7
 800318a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	4313      	orrs	r3, r2
 8003194:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	2b04      	cmp	r3, #4
 800319c:	d117      	bne.n	80031ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00e      	beq.n	80031ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 fb01 	bl	80037b8 <DMA_CheckFifoParam>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d008      	beq.n	80031ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2240      	movs	r2, #64	; 0x40
 80031c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80031ca:	2301      	movs	r3, #1
 80031cc:	e016      	b.n	80031fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 fab8 	bl	800374c <DMA_CalcBaseAndBitshift>
 80031dc:	4603      	mov	r3, r0
 80031de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e4:	223f      	movs	r2, #63	; 0x3f
 80031e6:	409a      	lsls	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3718      	adds	r7, #24
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	f010803f 	.word	0xf010803f

08003208 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
 8003214:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800321e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003226:	2b01      	cmp	r3, #1
 8003228:	d101      	bne.n	800322e <HAL_DMA_Start_IT+0x26>
 800322a:	2302      	movs	r3, #2
 800322c:	e040      	b.n	80032b0 <HAL_DMA_Start_IT+0xa8>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b01      	cmp	r3, #1
 8003240:	d12f      	bne.n	80032a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2202      	movs	r2, #2
 8003246:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2200      	movs	r2, #0
 800324e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	68b9      	ldr	r1, [r7, #8]
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 fa4a 	bl	80036f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003260:	223f      	movs	r2, #63	; 0x3f
 8003262:	409a      	lsls	r2, r3
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0216 	orr.w	r2, r2, #22
 8003276:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327c:	2b00      	cmp	r3, #0
 800327e:	d007      	beq.n	8003290 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f042 0208 	orr.w	r2, r2, #8
 800328e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f042 0201 	orr.w	r2, r2, #1
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	e005      	b.n	80032ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032aa:	2302      	movs	r3, #2
 80032ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3718      	adds	r7, #24
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032c6:	f7ff fdd3 	bl	8002e70 <HAL_GetTick>
 80032ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d008      	beq.n	80032ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2280      	movs	r2, #128	; 0x80
 80032dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e052      	b.n	8003390 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 0216 	bic.w	r2, r2, #22
 80032f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	695a      	ldr	r2, [r3, #20]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003308:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	2b00      	cmp	r3, #0
 8003310:	d103      	bne.n	800331a <HAL_DMA_Abort+0x62>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003316:	2b00      	cmp	r3, #0
 8003318:	d007      	beq.n	800332a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0208 	bic.w	r2, r2, #8
 8003328:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 0201 	bic.w	r2, r2, #1
 8003338:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800333a:	e013      	b.n	8003364 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800333c:	f7ff fd98 	bl	8002e70 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b05      	cmp	r3, #5
 8003348:	d90c      	bls.n	8003364 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2220      	movs	r2, #32
 800334e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2203      	movs	r2, #3
 8003354:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e015      	b.n	8003390 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d1e4      	bne.n	800333c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003376:	223f      	movs	r2, #63	; 0x3f
 8003378:	409a      	lsls	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d004      	beq.n	80033b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2280      	movs	r2, #128	; 0x80
 80033b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e00c      	b.n	80033d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2205      	movs	r2, #5
 80033ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 0201 	bic.w	r2, r2, #1
 80033cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033e4:	2300      	movs	r3, #0
 80033e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033e8:	4b92      	ldr	r3, [pc, #584]	; (8003634 <HAL_DMA_IRQHandler+0x258>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a92      	ldr	r2, [pc, #584]	; (8003638 <HAL_DMA_IRQHandler+0x25c>)
 80033ee:	fba2 2303 	umull	r2, r3, r2, r3
 80033f2:	0a9b      	lsrs	r3, r3, #10
 80033f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003406:	2208      	movs	r2, #8
 8003408:	409a      	lsls	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	4013      	ands	r3, r2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d01a      	beq.n	8003448 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b00      	cmp	r3, #0
 800341e:	d013      	beq.n	8003448 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0204 	bic.w	r2, r2, #4
 800342e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003434:	2208      	movs	r2, #8
 8003436:	409a      	lsls	r2, r3
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003440:	f043 0201 	orr.w	r2, r3, #1
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800344c:	2201      	movs	r2, #1
 800344e:	409a      	lsls	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4013      	ands	r3, r2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d012      	beq.n	800347e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	695b      	ldr	r3, [r3, #20]
 800345e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00b      	beq.n	800347e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800346a:	2201      	movs	r2, #1
 800346c:	409a      	lsls	r2, r3
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003476:	f043 0202 	orr.w	r2, r3, #2
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003482:	2204      	movs	r2, #4
 8003484:	409a      	lsls	r2, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	4013      	ands	r3, r2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d012      	beq.n	80034b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00b      	beq.n	80034b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a0:	2204      	movs	r2, #4
 80034a2:	409a      	lsls	r2, r3
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ac:	f043 0204 	orr.w	r2, r3, #4
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034b8:	2210      	movs	r2, #16
 80034ba:	409a      	lsls	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	4013      	ands	r3, r2
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d043      	beq.n	800354c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0308 	and.w	r3, r3, #8
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d03c      	beq.n	800354c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d6:	2210      	movs	r2, #16
 80034d8:	409a      	lsls	r2, r3
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d018      	beq.n	800351e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d108      	bne.n	800350c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d024      	beq.n	800354c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	4798      	blx	r3
 800350a:	e01f      	b.n	800354c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003510:	2b00      	cmp	r3, #0
 8003512:	d01b      	beq.n	800354c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	4798      	blx	r3
 800351c:	e016      	b.n	800354c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003528:	2b00      	cmp	r3, #0
 800352a:	d107      	bne.n	800353c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f022 0208 	bic.w	r2, r2, #8
 800353a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003540:	2b00      	cmp	r3, #0
 8003542:	d003      	beq.n	800354c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003550:	2220      	movs	r2, #32
 8003552:	409a      	lsls	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4013      	ands	r3, r2
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 808e 	beq.w	800367a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0310 	and.w	r3, r3, #16
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 8086 	beq.w	800367a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003572:	2220      	movs	r2, #32
 8003574:	409a      	lsls	r2, r3
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b05      	cmp	r3, #5
 8003584:	d136      	bne.n	80035f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f022 0216 	bic.w	r2, r2, #22
 8003594:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	695a      	ldr	r2, [r3, #20]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d103      	bne.n	80035b6 <HAL_DMA_IRQHandler+0x1da>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d007      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0208 	bic.w	r2, r2, #8
 80035c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ca:	223f      	movs	r2, #63	; 0x3f
 80035cc:	409a      	lsls	r2, r3
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d07d      	beq.n	80036e6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	4798      	blx	r3
        }
        return;
 80035f2:	e078      	b.n	80036e6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d01c      	beq.n	800363c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d108      	bne.n	8003622 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003614:	2b00      	cmp	r3, #0
 8003616:	d030      	beq.n	800367a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	4798      	blx	r3
 8003620:	e02b      	b.n	800367a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003626:	2b00      	cmp	r3, #0
 8003628:	d027      	beq.n	800367a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	4798      	blx	r3
 8003632:	e022      	b.n	800367a <HAL_DMA_IRQHandler+0x29e>
 8003634:	20000000 	.word	0x20000000
 8003638:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10f      	bne.n	800366a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0210 	bic.w	r2, r2, #16
 8003658:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367e:	2b00      	cmp	r3, #0
 8003680:	d032      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d022      	beq.n	80036d4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2205      	movs	r2, #5
 8003692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0201 	bic.w	r2, r2, #1
 80036a4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	3301      	adds	r3, #1
 80036aa:	60bb      	str	r3, [r7, #8]
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d307      	bcc.n	80036c2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d1f2      	bne.n	80036a6 <HAL_DMA_IRQHandler+0x2ca>
 80036c0:	e000      	b.n	80036c4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80036c2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d005      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	4798      	blx	r3
 80036e4:	e000      	b.n	80036e8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80036e6:	bf00      	nop
    }
  }
}
 80036e8:	3718      	adds	r7, #24
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop

080036f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	607a      	str	r2, [r7, #4]
 80036fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800370c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	683a      	ldr	r2, [r7, #0]
 8003714:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	2b40      	cmp	r3, #64	; 0x40
 800371c:	d108      	bne.n	8003730 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68ba      	ldr	r2, [r7, #8]
 800372c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800372e:	e007      	b.n	8003740 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	60da      	str	r2, [r3, #12]
}
 8003740:	bf00      	nop
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	b2db      	uxtb	r3, r3
 800375a:	3b10      	subs	r3, #16
 800375c:	4a14      	ldr	r2, [pc, #80]	; (80037b0 <DMA_CalcBaseAndBitshift+0x64>)
 800375e:	fba2 2303 	umull	r2, r3, r2, r3
 8003762:	091b      	lsrs	r3, r3, #4
 8003764:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003766:	4a13      	ldr	r2, [pc, #76]	; (80037b4 <DMA_CalcBaseAndBitshift+0x68>)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	4413      	add	r3, r2
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	461a      	mov	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2b03      	cmp	r3, #3
 8003778:	d909      	bls.n	800378e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003782:	f023 0303 	bic.w	r3, r3, #3
 8003786:	1d1a      	adds	r2, r3, #4
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	659a      	str	r2, [r3, #88]	; 0x58
 800378c:	e007      	b.n	800379e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003796:	f023 0303 	bic.w	r3, r3, #3
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	aaaaaaab 	.word	0xaaaaaaab
 80037b4:	08006190 	.word	0x08006190

080037b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b085      	sub	sp, #20
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037c0:	2300      	movs	r3, #0
 80037c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d11f      	bne.n	8003812 <DMA_CheckFifoParam+0x5a>
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	2b03      	cmp	r3, #3
 80037d6:	d856      	bhi.n	8003886 <DMA_CheckFifoParam+0xce>
 80037d8:	a201      	add	r2, pc, #4	; (adr r2, 80037e0 <DMA_CheckFifoParam+0x28>)
 80037da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037de:	bf00      	nop
 80037e0:	080037f1 	.word	0x080037f1
 80037e4:	08003803 	.word	0x08003803
 80037e8:	080037f1 	.word	0x080037f1
 80037ec:	08003887 	.word	0x08003887
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d046      	beq.n	800388a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003800:	e043      	b.n	800388a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003806:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800380a:	d140      	bne.n	800388e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003810:	e03d      	b.n	800388e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800381a:	d121      	bne.n	8003860 <DMA_CheckFifoParam+0xa8>
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	2b03      	cmp	r3, #3
 8003820:	d837      	bhi.n	8003892 <DMA_CheckFifoParam+0xda>
 8003822:	a201      	add	r2, pc, #4	; (adr r2, 8003828 <DMA_CheckFifoParam+0x70>)
 8003824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003828:	08003839 	.word	0x08003839
 800382c:	0800383f 	.word	0x0800383f
 8003830:	08003839 	.word	0x08003839
 8003834:	08003851 	.word	0x08003851
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	73fb      	strb	r3, [r7, #15]
      break;
 800383c:	e030      	b.n	80038a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003842:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d025      	beq.n	8003896 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800384e:	e022      	b.n	8003896 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003854:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003858:	d11f      	bne.n	800389a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800385e:	e01c      	b.n	800389a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2b02      	cmp	r3, #2
 8003864:	d903      	bls.n	800386e <DMA_CheckFifoParam+0xb6>
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2b03      	cmp	r3, #3
 800386a:	d003      	beq.n	8003874 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800386c:	e018      	b.n	80038a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	73fb      	strb	r3, [r7, #15]
      break;
 8003872:	e015      	b.n	80038a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003878:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00e      	beq.n	800389e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	73fb      	strb	r3, [r7, #15]
      break;
 8003884:	e00b      	b.n	800389e <DMA_CheckFifoParam+0xe6>
      break;
 8003886:	bf00      	nop
 8003888:	e00a      	b.n	80038a0 <DMA_CheckFifoParam+0xe8>
      break;
 800388a:	bf00      	nop
 800388c:	e008      	b.n	80038a0 <DMA_CheckFifoParam+0xe8>
      break;
 800388e:	bf00      	nop
 8003890:	e006      	b.n	80038a0 <DMA_CheckFifoParam+0xe8>
      break;
 8003892:	bf00      	nop
 8003894:	e004      	b.n	80038a0 <DMA_CheckFifoParam+0xe8>
      break;
 8003896:	bf00      	nop
 8003898:	e002      	b.n	80038a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800389a:	bf00      	nop
 800389c:	e000      	b.n	80038a0 <DMA_CheckFifoParam+0xe8>
      break;
 800389e:	bf00      	nop
    }
  } 
  
  return status; 
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3714      	adds	r7, #20
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop

080038b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b089      	sub	sp, #36	; 0x24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038ba:	2300      	movs	r3, #0
 80038bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038be:	2300      	movs	r3, #0
 80038c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038c6:	2300      	movs	r3, #0
 80038c8:	61fb      	str	r3, [r7, #28]
 80038ca:	e16b      	b.n	8003ba4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038cc:	2201      	movs	r2, #1
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	4013      	ands	r3, r2
 80038de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	f040 815a 	bne.w	8003b9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f003 0303 	and.w	r3, r3, #3
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d005      	beq.n	8003902 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d130      	bne.n	8003964 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	2203      	movs	r2, #3
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43db      	mvns	r3, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4013      	ands	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	68da      	ldr	r2, [r3, #12]
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	4313      	orrs	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003938:	2201      	movs	r2, #1
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	43db      	mvns	r3, r3
 8003942:	69ba      	ldr	r2, [r7, #24]
 8003944:	4013      	ands	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	091b      	lsrs	r3, r3, #4
 800394e:	f003 0201 	and.w	r2, r3, #1
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	4313      	orrs	r3, r2
 800395c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f003 0303 	and.w	r3, r3, #3
 800396c:	2b03      	cmp	r3, #3
 800396e:	d017      	beq.n	80039a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	2203      	movs	r2, #3
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	43db      	mvns	r3, r3
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	4013      	ands	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	4313      	orrs	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f003 0303 	and.w	r3, r3, #3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d123      	bne.n	80039f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	08da      	lsrs	r2, r3, #3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	3208      	adds	r2, #8
 80039b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	220f      	movs	r2, #15
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	43db      	mvns	r3, r3
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	4013      	ands	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	691a      	ldr	r2, [r3, #16]
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	08da      	lsrs	r2, r3, #3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	3208      	adds	r2, #8
 80039ee:	69b9      	ldr	r1, [r7, #24]
 80039f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	2203      	movs	r2, #3
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	43db      	mvns	r3, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f003 0203 	and.w	r2, r3, #3
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f000 80b4 	beq.w	8003b9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a36:	2300      	movs	r3, #0
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	4b60      	ldr	r3, [pc, #384]	; (8003bbc <HAL_GPIO_Init+0x30c>)
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3e:	4a5f      	ldr	r2, [pc, #380]	; (8003bbc <HAL_GPIO_Init+0x30c>)
 8003a40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a44:	6453      	str	r3, [r2, #68]	; 0x44
 8003a46:	4b5d      	ldr	r3, [pc, #372]	; (8003bbc <HAL_GPIO_Init+0x30c>)
 8003a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a4e:	60fb      	str	r3, [r7, #12]
 8003a50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a52:	4a5b      	ldr	r2, [pc, #364]	; (8003bc0 <HAL_GPIO_Init+0x310>)
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	089b      	lsrs	r3, r3, #2
 8003a58:	3302      	adds	r3, #2
 8003a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	220f      	movs	r2, #15
 8003a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6e:	43db      	mvns	r3, r3
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	4013      	ands	r3, r2
 8003a74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a52      	ldr	r2, [pc, #328]	; (8003bc4 <HAL_GPIO_Init+0x314>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d02b      	beq.n	8003ad6 <HAL_GPIO_Init+0x226>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a51      	ldr	r2, [pc, #324]	; (8003bc8 <HAL_GPIO_Init+0x318>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d025      	beq.n	8003ad2 <HAL_GPIO_Init+0x222>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a50      	ldr	r2, [pc, #320]	; (8003bcc <HAL_GPIO_Init+0x31c>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d01f      	beq.n	8003ace <HAL_GPIO_Init+0x21e>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a4f      	ldr	r2, [pc, #316]	; (8003bd0 <HAL_GPIO_Init+0x320>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d019      	beq.n	8003aca <HAL_GPIO_Init+0x21a>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a4e      	ldr	r2, [pc, #312]	; (8003bd4 <HAL_GPIO_Init+0x324>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d013      	beq.n	8003ac6 <HAL_GPIO_Init+0x216>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a4d      	ldr	r2, [pc, #308]	; (8003bd8 <HAL_GPIO_Init+0x328>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d00d      	beq.n	8003ac2 <HAL_GPIO_Init+0x212>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a4c      	ldr	r2, [pc, #304]	; (8003bdc <HAL_GPIO_Init+0x32c>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d007      	beq.n	8003abe <HAL_GPIO_Init+0x20e>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a4b      	ldr	r2, [pc, #300]	; (8003be0 <HAL_GPIO_Init+0x330>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d101      	bne.n	8003aba <HAL_GPIO_Init+0x20a>
 8003ab6:	2307      	movs	r3, #7
 8003ab8:	e00e      	b.n	8003ad8 <HAL_GPIO_Init+0x228>
 8003aba:	2308      	movs	r3, #8
 8003abc:	e00c      	b.n	8003ad8 <HAL_GPIO_Init+0x228>
 8003abe:	2306      	movs	r3, #6
 8003ac0:	e00a      	b.n	8003ad8 <HAL_GPIO_Init+0x228>
 8003ac2:	2305      	movs	r3, #5
 8003ac4:	e008      	b.n	8003ad8 <HAL_GPIO_Init+0x228>
 8003ac6:	2304      	movs	r3, #4
 8003ac8:	e006      	b.n	8003ad8 <HAL_GPIO_Init+0x228>
 8003aca:	2303      	movs	r3, #3
 8003acc:	e004      	b.n	8003ad8 <HAL_GPIO_Init+0x228>
 8003ace:	2302      	movs	r3, #2
 8003ad0:	e002      	b.n	8003ad8 <HAL_GPIO_Init+0x228>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e000      	b.n	8003ad8 <HAL_GPIO_Init+0x228>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	69fa      	ldr	r2, [r7, #28]
 8003ada:	f002 0203 	and.w	r2, r2, #3
 8003ade:	0092      	lsls	r2, r2, #2
 8003ae0:	4093      	lsls	r3, r2
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ae8:	4935      	ldr	r1, [pc, #212]	; (8003bc0 <HAL_GPIO_Init+0x310>)
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	089b      	lsrs	r3, r3, #2
 8003aee:	3302      	adds	r3, #2
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003af6:	4b3b      	ldr	r3, [pc, #236]	; (8003be4 <HAL_GPIO_Init+0x334>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	43db      	mvns	r3, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	4013      	ands	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b1a:	4a32      	ldr	r2, [pc, #200]	; (8003be4 <HAL_GPIO_Init+0x334>)
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003b20:	4b30      	ldr	r3, [pc, #192]	; (8003be4 <HAL_GPIO_Init+0x334>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b44:	4a27      	ldr	r2, [pc, #156]	; (8003be4 <HAL_GPIO_Init+0x334>)
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b4a:	4b26      	ldr	r3, [pc, #152]	; (8003be4 <HAL_GPIO_Init+0x334>)
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	43db      	mvns	r3, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4013      	ands	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b6e:	4a1d      	ldr	r2, [pc, #116]	; (8003be4 <HAL_GPIO_Init+0x334>)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b74:	4b1b      	ldr	r3, [pc, #108]	; (8003be4 <HAL_GPIO_Init+0x334>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	4013      	ands	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b98:	4a12      	ldr	r2, [pc, #72]	; (8003be4 <HAL_GPIO_Init+0x334>)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	61fb      	str	r3, [r7, #28]
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	2b0f      	cmp	r3, #15
 8003ba8:	f67f ae90 	bls.w	80038cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bac:	bf00      	nop
 8003bae:	bf00      	nop
 8003bb0:	3724      	adds	r7, #36	; 0x24
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	40013800 	.word	0x40013800
 8003bc4:	40020000 	.word	0x40020000
 8003bc8:	40020400 	.word	0x40020400
 8003bcc:	40020800 	.word	0x40020800
 8003bd0:	40020c00 	.word	0x40020c00
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	40021400 	.word	0x40021400
 8003bdc:	40021800 	.word	0x40021800
 8003be0:	40021c00 	.word	0x40021c00
 8003be4:	40013c00 	.word	0x40013c00

08003be8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	807b      	strh	r3, [r7, #2]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bf8:	787b      	ldrb	r3, [r7, #1]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bfe:	887a      	ldrh	r2, [r7, #2]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c04:	e003      	b.n	8003c0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c06:	887b      	ldrh	r3, [r7, #2]
 8003c08:	041a      	lsls	r2, r3, #16
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	619a      	str	r2, [r3, #24]
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b085      	sub	sp, #20
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
 8003c22:	460b      	mov	r3, r1
 8003c24:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c2c:	887a      	ldrh	r2, [r7, #2]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	4013      	ands	r3, r2
 8003c32:	041a      	lsls	r2, r3, #16
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	43d9      	mvns	r1, r3
 8003c38:	887b      	ldrh	r3, [r7, #2]
 8003c3a:	400b      	ands	r3, r1
 8003c3c:	431a      	orrs	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	619a      	str	r2, [r3, #24]
}
 8003c42:	bf00      	nop
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
	...

08003c50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e264      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d075      	beq.n	8003d5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c6e:	4ba3      	ldr	r3, [pc, #652]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f003 030c 	and.w	r3, r3, #12
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d00c      	beq.n	8003c94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c7a:	4ba0      	ldr	r3, [pc, #640]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c82:	2b08      	cmp	r3, #8
 8003c84:	d112      	bne.n	8003cac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c86:	4b9d      	ldr	r3, [pc, #628]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c92:	d10b      	bne.n	8003cac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c94:	4b99      	ldr	r3, [pc, #612]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d05b      	beq.n	8003d58 <HAL_RCC_OscConfig+0x108>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d157      	bne.n	8003d58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e23f      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb4:	d106      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x74>
 8003cb6:	4b91      	ldr	r3, [pc, #580]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a90      	ldr	r2, [pc, #576]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	e01d      	b.n	8003d00 <HAL_RCC_OscConfig+0xb0>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ccc:	d10c      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x98>
 8003cce:	4b8b      	ldr	r3, [pc, #556]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a8a      	ldr	r2, [pc, #552]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003cd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cd8:	6013      	str	r3, [r2, #0]
 8003cda:	4b88      	ldr	r3, [pc, #544]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a87      	ldr	r2, [pc, #540]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ce4:	6013      	str	r3, [r2, #0]
 8003ce6:	e00b      	b.n	8003d00 <HAL_RCC_OscConfig+0xb0>
 8003ce8:	4b84      	ldr	r3, [pc, #528]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a83      	ldr	r2, [pc, #524]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003cee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cf2:	6013      	str	r3, [r2, #0]
 8003cf4:	4b81      	ldr	r3, [pc, #516]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a80      	ldr	r2, [pc, #512]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003cfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d013      	beq.n	8003d30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d08:	f7ff f8b2 	bl	8002e70 <HAL_GetTick>
 8003d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d0e:	e008      	b.n	8003d22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d10:	f7ff f8ae 	bl	8002e70 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	2b64      	cmp	r3, #100	; 0x64
 8003d1c:	d901      	bls.n	8003d22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e204      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d22:	4b76      	ldr	r3, [pc, #472]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d0f0      	beq.n	8003d10 <HAL_RCC_OscConfig+0xc0>
 8003d2e:	e014      	b.n	8003d5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d30:	f7ff f89e 	bl	8002e70 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d38:	f7ff f89a 	bl	8002e70 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b64      	cmp	r3, #100	; 0x64
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e1f0      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d4a:	4b6c      	ldr	r3, [pc, #432]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1f0      	bne.n	8003d38 <HAL_RCC_OscConfig+0xe8>
 8003d56:	e000      	b.n	8003d5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d063      	beq.n	8003e2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d66:	4b65      	ldr	r3, [pc, #404]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 030c 	and.w	r3, r3, #12
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00b      	beq.n	8003d8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d72:	4b62      	ldr	r3, [pc, #392]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d7a:	2b08      	cmp	r3, #8
 8003d7c:	d11c      	bne.n	8003db8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d7e:	4b5f      	ldr	r3, [pc, #380]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d116      	bne.n	8003db8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d8a:	4b5c      	ldr	r3, [pc, #368]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d005      	beq.n	8003da2 <HAL_RCC_OscConfig+0x152>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d001      	beq.n	8003da2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e1c4      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003da2:	4b56      	ldr	r3, [pc, #344]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	4952      	ldr	r1, [pc, #328]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003db6:	e03a      	b.n	8003e2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d020      	beq.n	8003e02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dc0:	4b4f      	ldr	r3, [pc, #316]	; (8003f00 <HAL_RCC_OscConfig+0x2b0>)
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc6:	f7ff f853 	bl	8002e70 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dce:	f7ff f84f 	bl	8002e70 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e1a5      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de0:	4b46      	ldr	r3, [pc, #280]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d0f0      	beq.n	8003dce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dec:	4b43      	ldr	r3, [pc, #268]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	00db      	lsls	r3, r3, #3
 8003dfa:	4940      	ldr	r1, [pc, #256]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	600b      	str	r3, [r1, #0]
 8003e00:	e015      	b.n	8003e2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e02:	4b3f      	ldr	r3, [pc, #252]	; (8003f00 <HAL_RCC_OscConfig+0x2b0>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e08:	f7ff f832 	bl	8002e70 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e10:	f7ff f82e 	bl	8002e70 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e184      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e22:	4b36      	ldr	r3, [pc, #216]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1f0      	bne.n	8003e10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0308 	and.w	r3, r3, #8
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d030      	beq.n	8003e9c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	695b      	ldr	r3, [r3, #20]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d016      	beq.n	8003e70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e42:	4b30      	ldr	r3, [pc, #192]	; (8003f04 <HAL_RCC_OscConfig+0x2b4>)
 8003e44:	2201      	movs	r2, #1
 8003e46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e48:	f7ff f812 	bl	8002e70 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e50:	f7ff f80e 	bl	8002e70 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e164      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e62:	4b26      	ldr	r3, [pc, #152]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003e64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d0f0      	beq.n	8003e50 <HAL_RCC_OscConfig+0x200>
 8003e6e:	e015      	b.n	8003e9c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e70:	4b24      	ldr	r3, [pc, #144]	; (8003f04 <HAL_RCC_OscConfig+0x2b4>)
 8003e72:	2200      	movs	r2, #0
 8003e74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e76:	f7fe fffb 	bl	8002e70 <HAL_GetTick>
 8003e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e7c:	e008      	b.n	8003e90 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e7e:	f7fe fff7 	bl	8002e70 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e14d      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e90:	4b1a      	ldr	r3, [pc, #104]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1f0      	bne.n	8003e7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 80a0 	beq.w	8003fea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eae:	4b13      	ldr	r3, [pc, #76]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10f      	bne.n	8003eda <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eba:	2300      	movs	r3, #0
 8003ebc:	60bb      	str	r3, [r7, #8]
 8003ebe:	4b0f      	ldr	r3, [pc, #60]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	4a0e      	ldr	r2, [pc, #56]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8003eca:	4b0c      	ldr	r3, [pc, #48]	; (8003efc <HAL_RCC_OscConfig+0x2ac>)
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ed2:	60bb      	str	r3, [r7, #8]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eda:	4b0b      	ldr	r3, [pc, #44]	; (8003f08 <HAL_RCC_OscConfig+0x2b8>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d121      	bne.n	8003f2a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ee6:	4b08      	ldr	r3, [pc, #32]	; (8003f08 <HAL_RCC_OscConfig+0x2b8>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a07      	ldr	r2, [pc, #28]	; (8003f08 <HAL_RCC_OscConfig+0x2b8>)
 8003eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ef2:	f7fe ffbd 	bl	8002e70 <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef8:	e011      	b.n	8003f1e <HAL_RCC_OscConfig+0x2ce>
 8003efa:	bf00      	nop
 8003efc:	40023800 	.word	0x40023800
 8003f00:	42470000 	.word	0x42470000
 8003f04:	42470e80 	.word	0x42470e80
 8003f08:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f0c:	f7fe ffb0 	bl	8002e70 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e106      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1e:	4b85      	ldr	r3, [pc, #532]	; (8004134 <HAL_RCC_OscConfig+0x4e4>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0f0      	beq.n	8003f0c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d106      	bne.n	8003f40 <HAL_RCC_OscConfig+0x2f0>
 8003f32:	4b81      	ldr	r3, [pc, #516]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f36:	4a80      	ldr	r2, [pc, #512]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f38:	f043 0301 	orr.w	r3, r3, #1
 8003f3c:	6713      	str	r3, [r2, #112]	; 0x70
 8003f3e:	e01c      	b.n	8003f7a <HAL_RCC_OscConfig+0x32a>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	2b05      	cmp	r3, #5
 8003f46:	d10c      	bne.n	8003f62 <HAL_RCC_OscConfig+0x312>
 8003f48:	4b7b      	ldr	r3, [pc, #492]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f4c:	4a7a      	ldr	r2, [pc, #488]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f4e:	f043 0304 	orr.w	r3, r3, #4
 8003f52:	6713      	str	r3, [r2, #112]	; 0x70
 8003f54:	4b78      	ldr	r3, [pc, #480]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f58:	4a77      	ldr	r2, [pc, #476]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f5a:	f043 0301 	orr.w	r3, r3, #1
 8003f5e:	6713      	str	r3, [r2, #112]	; 0x70
 8003f60:	e00b      	b.n	8003f7a <HAL_RCC_OscConfig+0x32a>
 8003f62:	4b75      	ldr	r3, [pc, #468]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f66:	4a74      	ldr	r2, [pc, #464]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f68:	f023 0301 	bic.w	r3, r3, #1
 8003f6c:	6713      	str	r3, [r2, #112]	; 0x70
 8003f6e:	4b72      	ldr	r3, [pc, #456]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f72:	4a71      	ldr	r2, [pc, #452]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003f74:	f023 0304 	bic.w	r3, r3, #4
 8003f78:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d015      	beq.n	8003fae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f82:	f7fe ff75 	bl	8002e70 <HAL_GetTick>
 8003f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f88:	e00a      	b.n	8003fa0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f8a:	f7fe ff71 	bl	8002e70 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e0c5      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa0:	4b65      	ldr	r3, [pc, #404]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0ee      	beq.n	8003f8a <HAL_RCC_OscConfig+0x33a>
 8003fac:	e014      	b.n	8003fd8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fae:	f7fe ff5f 	bl	8002e70 <HAL_GetTick>
 8003fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fb4:	e00a      	b.n	8003fcc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fb6:	f7fe ff5b 	bl	8002e70 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d901      	bls.n	8003fcc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e0af      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fcc:	4b5a      	ldr	r3, [pc, #360]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1ee      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fd8:	7dfb      	ldrb	r3, [r7, #23]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d105      	bne.n	8003fea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fde:	4b56      	ldr	r3, [pc, #344]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	4a55      	ldr	r2, [pc, #340]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003fe4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fe8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	699b      	ldr	r3, [r3, #24]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f000 809b 	beq.w	800412a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ff4:	4b50      	ldr	r3, [pc, #320]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f003 030c 	and.w	r3, r3, #12
 8003ffc:	2b08      	cmp	r3, #8
 8003ffe:	d05c      	beq.n	80040ba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	2b02      	cmp	r3, #2
 8004006:	d141      	bne.n	800408c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004008:	4b4c      	ldr	r3, [pc, #304]	; (800413c <HAL_RCC_OscConfig+0x4ec>)
 800400a:	2200      	movs	r2, #0
 800400c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800400e:	f7fe ff2f 	bl	8002e70 <HAL_GetTick>
 8004012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004014:	e008      	b.n	8004028 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004016:	f7fe ff2b 	bl	8002e70 <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	2b02      	cmp	r3, #2
 8004022:	d901      	bls.n	8004028 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e081      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004028:	4b43      	ldr	r3, [pc, #268]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1f0      	bne.n	8004016 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	69da      	ldr	r2, [r3, #28]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	431a      	orrs	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	019b      	lsls	r3, r3, #6
 8004044:	431a      	orrs	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404a:	085b      	lsrs	r3, r3, #1
 800404c:	3b01      	subs	r3, #1
 800404e:	041b      	lsls	r3, r3, #16
 8004050:	431a      	orrs	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004056:	061b      	lsls	r3, r3, #24
 8004058:	4937      	ldr	r1, [pc, #220]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 800405a:	4313      	orrs	r3, r2
 800405c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800405e:	4b37      	ldr	r3, [pc, #220]	; (800413c <HAL_RCC_OscConfig+0x4ec>)
 8004060:	2201      	movs	r2, #1
 8004062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004064:	f7fe ff04 	bl	8002e70 <HAL_GetTick>
 8004068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800406a:	e008      	b.n	800407e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800406c:	f7fe ff00 	bl	8002e70 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d901      	bls.n	800407e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e056      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800407e:	4b2e      	ldr	r3, [pc, #184]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d0f0      	beq.n	800406c <HAL_RCC_OscConfig+0x41c>
 800408a:	e04e      	b.n	800412a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408c:	4b2b      	ldr	r3, [pc, #172]	; (800413c <HAL_RCC_OscConfig+0x4ec>)
 800408e:	2200      	movs	r2, #0
 8004090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004092:	f7fe feed 	bl	8002e70 <HAL_GetTick>
 8004096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004098:	e008      	b.n	80040ac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800409a:	f7fe fee9 	bl	8002e70 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e03f      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ac:	4b22      	ldr	r3, [pc, #136]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1f0      	bne.n	800409a <HAL_RCC_OscConfig+0x44a>
 80040b8:	e037      	b.n	800412a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d101      	bne.n	80040c6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e032      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040c6:	4b1c      	ldr	r3, [pc, #112]	; (8004138 <HAL_RCC_OscConfig+0x4e8>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d028      	beq.n	8004126 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040de:	429a      	cmp	r2, r3
 80040e0:	d121      	bne.n	8004126 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d11a      	bne.n	8004126 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80040f6:	4013      	ands	r3, r2
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040fc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040fe:	4293      	cmp	r3, r2
 8004100:	d111      	bne.n	8004126 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410c:	085b      	lsrs	r3, r3, #1
 800410e:	3b01      	subs	r3, #1
 8004110:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004112:	429a      	cmp	r2, r3
 8004114:	d107      	bne.n	8004126 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004120:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004122:	429a      	cmp	r2, r3
 8004124:	d001      	beq.n	800412a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e000      	b.n	800412c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	40007000 	.word	0x40007000
 8004138:	40023800 	.word	0x40023800
 800413c:	42470060 	.word	0x42470060

08004140 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d101      	bne.n	8004154 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e0cc      	b.n	80042ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004154:	4b68      	ldr	r3, [pc, #416]	; (80042f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0307 	and.w	r3, r3, #7
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	429a      	cmp	r2, r3
 8004160:	d90c      	bls.n	800417c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004162:	4b65      	ldr	r3, [pc, #404]	; (80042f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	b2d2      	uxtb	r2, r2
 8004168:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800416a:	4b63      	ldr	r3, [pc, #396]	; (80042f8 <HAL_RCC_ClockConfig+0x1b8>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0307 	and.w	r3, r3, #7
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d001      	beq.n	800417c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e0b8      	b.n	80042ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d020      	beq.n	80041ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	d005      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004194:	4b59      	ldr	r3, [pc, #356]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	4a58      	ldr	r2, [pc, #352]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 800419a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800419e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0308 	and.w	r3, r3, #8
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d005      	beq.n	80041b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041ac:	4b53      	ldr	r3, [pc, #332]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	4a52      	ldr	r2, [pc, #328]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 80041b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041b8:	4b50      	ldr	r3, [pc, #320]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	494d      	ldr	r1, [pc, #308]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d044      	beq.n	8004260 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d107      	bne.n	80041ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041de:	4b47      	ldr	r3, [pc, #284]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d119      	bne.n	800421e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e07f      	b.n	80042ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d003      	beq.n	80041fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	d107      	bne.n	800420e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041fe:	4b3f      	ldr	r3, [pc, #252]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d109      	bne.n	800421e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e06f      	b.n	80042ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800420e:	4b3b      	ldr	r3, [pc, #236]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e067      	b.n	80042ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800421e:	4b37      	ldr	r3, [pc, #220]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f023 0203 	bic.w	r2, r3, #3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	4934      	ldr	r1, [pc, #208]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 800422c:	4313      	orrs	r3, r2
 800422e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004230:	f7fe fe1e 	bl	8002e70 <HAL_GetTick>
 8004234:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004236:	e00a      	b.n	800424e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004238:	f7fe fe1a 	bl	8002e70 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	f241 3288 	movw	r2, #5000	; 0x1388
 8004246:	4293      	cmp	r3, r2
 8004248:	d901      	bls.n	800424e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e04f      	b.n	80042ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800424e:	4b2b      	ldr	r3, [pc, #172]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 020c 	and.w	r2, r3, #12
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	429a      	cmp	r2, r3
 800425e:	d1eb      	bne.n	8004238 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004260:	4b25      	ldr	r3, [pc, #148]	; (80042f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0307 	and.w	r3, r3, #7
 8004268:	683a      	ldr	r2, [r7, #0]
 800426a:	429a      	cmp	r2, r3
 800426c:	d20c      	bcs.n	8004288 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800426e:	4b22      	ldr	r3, [pc, #136]	; (80042f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	b2d2      	uxtb	r2, r2
 8004274:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004276:	4b20      	ldr	r3, [pc, #128]	; (80042f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	429a      	cmp	r2, r3
 8004282:	d001      	beq.n	8004288 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e032      	b.n	80042ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0304 	and.w	r3, r3, #4
 8004290:	2b00      	cmp	r3, #0
 8004292:	d008      	beq.n	80042a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004294:	4b19      	ldr	r3, [pc, #100]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	4916      	ldr	r1, [pc, #88]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0308 	and.w	r3, r3, #8
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d009      	beq.n	80042c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042b2:	4b12      	ldr	r3, [pc, #72]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	00db      	lsls	r3, r3, #3
 80042c0:	490e      	ldr	r1, [pc, #56]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80042c6:	f000 f821 	bl	800430c <HAL_RCC_GetSysClockFreq>
 80042ca:	4602      	mov	r2, r0
 80042cc:	4b0b      	ldr	r3, [pc, #44]	; (80042fc <HAL_RCC_ClockConfig+0x1bc>)
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	091b      	lsrs	r3, r3, #4
 80042d2:	f003 030f 	and.w	r3, r3, #15
 80042d6:	490a      	ldr	r1, [pc, #40]	; (8004300 <HAL_RCC_ClockConfig+0x1c0>)
 80042d8:	5ccb      	ldrb	r3, [r1, r3]
 80042da:	fa22 f303 	lsr.w	r3, r2, r3
 80042de:	4a09      	ldr	r2, [pc, #36]	; (8004304 <HAL_RCC_ClockConfig+0x1c4>)
 80042e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042e2:	4b09      	ldr	r3, [pc, #36]	; (8004308 <HAL_RCC_ClockConfig+0x1c8>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fe fd7e 	bl	8002de8 <HAL_InitTick>

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	40023c00 	.word	0x40023c00
 80042fc:	40023800 	.word	0x40023800
 8004300:	08006178 	.word	0x08006178
 8004304:	20000000 	.word	0x20000000
 8004308:	20000004 	.word	0x20000004

0800430c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800430c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004310:	b084      	sub	sp, #16
 8004312:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004314:	2300      	movs	r3, #0
 8004316:	607b      	str	r3, [r7, #4]
 8004318:	2300      	movs	r3, #0
 800431a:	60fb      	str	r3, [r7, #12]
 800431c:	2300      	movs	r3, #0
 800431e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004320:	2300      	movs	r3, #0
 8004322:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004324:	4b67      	ldr	r3, [pc, #412]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	f003 030c 	and.w	r3, r3, #12
 800432c:	2b08      	cmp	r3, #8
 800432e:	d00d      	beq.n	800434c <HAL_RCC_GetSysClockFreq+0x40>
 8004330:	2b08      	cmp	r3, #8
 8004332:	f200 80bd 	bhi.w	80044b0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004336:	2b00      	cmp	r3, #0
 8004338:	d002      	beq.n	8004340 <HAL_RCC_GetSysClockFreq+0x34>
 800433a:	2b04      	cmp	r3, #4
 800433c:	d003      	beq.n	8004346 <HAL_RCC_GetSysClockFreq+0x3a>
 800433e:	e0b7      	b.n	80044b0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004340:	4b61      	ldr	r3, [pc, #388]	; (80044c8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004342:	60bb      	str	r3, [r7, #8]
       break;
 8004344:	e0b7      	b.n	80044b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004346:	4b61      	ldr	r3, [pc, #388]	; (80044cc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004348:	60bb      	str	r3, [r7, #8]
      break;
 800434a:	e0b4      	b.n	80044b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800434c:	4b5d      	ldr	r3, [pc, #372]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004354:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004356:	4b5b      	ldr	r3, [pc, #364]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d04d      	beq.n	80043fe <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004362:	4b58      	ldr	r3, [pc, #352]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	099b      	lsrs	r3, r3, #6
 8004368:	461a      	mov	r2, r3
 800436a:	f04f 0300 	mov.w	r3, #0
 800436e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004372:	f04f 0100 	mov.w	r1, #0
 8004376:	ea02 0800 	and.w	r8, r2, r0
 800437a:	ea03 0901 	and.w	r9, r3, r1
 800437e:	4640      	mov	r0, r8
 8004380:	4649      	mov	r1, r9
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	f04f 0300 	mov.w	r3, #0
 800438a:	014b      	lsls	r3, r1, #5
 800438c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004390:	0142      	lsls	r2, r0, #5
 8004392:	4610      	mov	r0, r2
 8004394:	4619      	mov	r1, r3
 8004396:	ebb0 0008 	subs.w	r0, r0, r8
 800439a:	eb61 0109 	sbc.w	r1, r1, r9
 800439e:	f04f 0200 	mov.w	r2, #0
 80043a2:	f04f 0300 	mov.w	r3, #0
 80043a6:	018b      	lsls	r3, r1, #6
 80043a8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80043ac:	0182      	lsls	r2, r0, #6
 80043ae:	1a12      	subs	r2, r2, r0
 80043b0:	eb63 0301 	sbc.w	r3, r3, r1
 80043b4:	f04f 0000 	mov.w	r0, #0
 80043b8:	f04f 0100 	mov.w	r1, #0
 80043bc:	00d9      	lsls	r1, r3, #3
 80043be:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043c2:	00d0      	lsls	r0, r2, #3
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	eb12 0208 	adds.w	r2, r2, r8
 80043cc:	eb43 0309 	adc.w	r3, r3, r9
 80043d0:	f04f 0000 	mov.w	r0, #0
 80043d4:	f04f 0100 	mov.w	r1, #0
 80043d8:	0259      	lsls	r1, r3, #9
 80043da:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80043de:	0250      	lsls	r0, r2, #9
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	4610      	mov	r0, r2
 80043e6:	4619      	mov	r1, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	461a      	mov	r2, r3
 80043ec:	f04f 0300 	mov.w	r3, #0
 80043f0:	f7fc fae0 	bl	80009b4 <__aeabi_uldivmod>
 80043f4:	4602      	mov	r2, r0
 80043f6:	460b      	mov	r3, r1
 80043f8:	4613      	mov	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]
 80043fc:	e04a      	b.n	8004494 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043fe:	4b31      	ldr	r3, [pc, #196]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	099b      	lsrs	r3, r3, #6
 8004404:	461a      	mov	r2, r3
 8004406:	f04f 0300 	mov.w	r3, #0
 800440a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800440e:	f04f 0100 	mov.w	r1, #0
 8004412:	ea02 0400 	and.w	r4, r2, r0
 8004416:	ea03 0501 	and.w	r5, r3, r1
 800441a:	4620      	mov	r0, r4
 800441c:	4629      	mov	r1, r5
 800441e:	f04f 0200 	mov.w	r2, #0
 8004422:	f04f 0300 	mov.w	r3, #0
 8004426:	014b      	lsls	r3, r1, #5
 8004428:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800442c:	0142      	lsls	r2, r0, #5
 800442e:	4610      	mov	r0, r2
 8004430:	4619      	mov	r1, r3
 8004432:	1b00      	subs	r0, r0, r4
 8004434:	eb61 0105 	sbc.w	r1, r1, r5
 8004438:	f04f 0200 	mov.w	r2, #0
 800443c:	f04f 0300 	mov.w	r3, #0
 8004440:	018b      	lsls	r3, r1, #6
 8004442:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004446:	0182      	lsls	r2, r0, #6
 8004448:	1a12      	subs	r2, r2, r0
 800444a:	eb63 0301 	sbc.w	r3, r3, r1
 800444e:	f04f 0000 	mov.w	r0, #0
 8004452:	f04f 0100 	mov.w	r1, #0
 8004456:	00d9      	lsls	r1, r3, #3
 8004458:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800445c:	00d0      	lsls	r0, r2, #3
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	1912      	adds	r2, r2, r4
 8004464:	eb45 0303 	adc.w	r3, r5, r3
 8004468:	f04f 0000 	mov.w	r0, #0
 800446c:	f04f 0100 	mov.w	r1, #0
 8004470:	0299      	lsls	r1, r3, #10
 8004472:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004476:	0290      	lsls	r0, r2, #10
 8004478:	4602      	mov	r2, r0
 800447a:	460b      	mov	r3, r1
 800447c:	4610      	mov	r0, r2
 800447e:	4619      	mov	r1, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	461a      	mov	r2, r3
 8004484:	f04f 0300 	mov.w	r3, #0
 8004488:	f7fc fa94 	bl	80009b4 <__aeabi_uldivmod>
 800448c:	4602      	mov	r2, r0
 800448e:	460b      	mov	r3, r1
 8004490:	4613      	mov	r3, r2
 8004492:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004494:	4b0b      	ldr	r3, [pc, #44]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	0c1b      	lsrs	r3, r3, #16
 800449a:	f003 0303 	and.w	r3, r3, #3
 800449e:	3301      	adds	r3, #1
 80044a0:	005b      	lsls	r3, r3, #1
 80044a2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ac:	60bb      	str	r3, [r7, #8]
      break;
 80044ae:	e002      	b.n	80044b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044b0:	4b05      	ldr	r3, [pc, #20]	; (80044c8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80044b2:	60bb      	str	r3, [r7, #8]
      break;
 80044b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044b6:	68bb      	ldr	r3, [r7, #8]
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3710      	adds	r7, #16
 80044bc:	46bd      	mov	sp, r7
 80044be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80044c2:	bf00      	nop
 80044c4:	40023800 	.word	0x40023800
 80044c8:	00f42400 	.word	0x00f42400
 80044cc:	007a1200 	.word	0x007a1200

080044d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044d4:	4b03      	ldr	r3, [pc, #12]	; (80044e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80044d6:	681b      	ldr	r3, [r3, #0]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	20000000 	.word	0x20000000

080044e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044ec:	f7ff fff0 	bl	80044d0 <HAL_RCC_GetHCLKFreq>
 80044f0:	4602      	mov	r2, r0
 80044f2:	4b05      	ldr	r3, [pc, #20]	; (8004508 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	0a9b      	lsrs	r3, r3, #10
 80044f8:	f003 0307 	and.w	r3, r3, #7
 80044fc:	4903      	ldr	r1, [pc, #12]	; (800450c <HAL_RCC_GetPCLK1Freq+0x24>)
 80044fe:	5ccb      	ldrb	r3, [r1, r3]
 8004500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004504:	4618      	mov	r0, r3
 8004506:	bd80      	pop	{r7, pc}
 8004508:	40023800 	.word	0x40023800
 800450c:	08006188 	.word	0x08006188

08004510 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004514:	f7ff ffdc 	bl	80044d0 <HAL_RCC_GetHCLKFreq>
 8004518:	4602      	mov	r2, r0
 800451a:	4b05      	ldr	r3, [pc, #20]	; (8004530 <HAL_RCC_GetPCLK2Freq+0x20>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	0b5b      	lsrs	r3, r3, #13
 8004520:	f003 0307 	and.w	r3, r3, #7
 8004524:	4903      	ldr	r1, [pc, #12]	; (8004534 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004526:	5ccb      	ldrb	r3, [r1, r3]
 8004528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800452c:	4618      	mov	r0, r3
 800452e:	bd80      	pop	{r7, pc}
 8004530:	40023800 	.word	0x40023800
 8004534:	08006188 	.word	0x08006188

08004538 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e07b      	b.n	8004642 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454e:	2b00      	cmp	r3, #0
 8004550:	d108      	bne.n	8004564 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800455a:	d009      	beq.n	8004570 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	61da      	str	r2, [r3, #28]
 8004562:	e005      	b.n	8004570 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d106      	bne.n	8004590 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f7fd fea6 	bl	80022dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80045b8:	431a      	orrs	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	431a      	orrs	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045e0:	431a      	orrs	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045ea:	431a      	orrs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a1b      	ldr	r3, [r3, #32]
 80045f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f4:	ea42 0103 	orr.w	r1, r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045fc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	430a      	orrs	r2, r1
 8004606:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	f003 0104 	and.w	r1, r3, #4
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004616:	f003 0210 	and.w	r2, r3, #16
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69da      	ldr	r2, [r3, #28]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004630:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	607a      	str	r2, [r7, #4]
 8004658:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800465a:	2300      	movs	r3, #0
 800465c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004664:	2b01      	cmp	r3, #1
 8004666:	d101      	bne.n	800466c <HAL_SPI_TransmitReceive_DMA+0x20>
 8004668:	2302      	movs	r3, #2
 800466a:	e0e3      	b.n	8004834 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800467a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004682:	7dbb      	ldrb	r3, [r7, #22]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d00d      	beq.n	80046a4 <HAL_SPI_TransmitReceive_DMA+0x58>
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800468e:	d106      	bne.n	800469e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d102      	bne.n	800469e <HAL_SPI_TransmitReceive_DMA+0x52>
 8004698:	7dbb      	ldrb	r3, [r7, #22]
 800469a:	2b04      	cmp	r3, #4
 800469c:	d002      	beq.n	80046a4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800469e:	2302      	movs	r3, #2
 80046a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046a2:	e0c2      	b.n	800482a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d005      	beq.n	80046b6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d002      	beq.n	80046b6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80046b0:	887b      	ldrh	r3, [r7, #2]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d102      	bne.n	80046bc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046ba:	e0b6      	b.n	800482a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d003      	beq.n	80046d0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2205      	movs	r2, #5
 80046cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	68ba      	ldr	r2, [r7, #8]
 80046da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	887a      	ldrh	r2, [r7, #2]
 80046e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	887a      	ldrh	r2, [r7, #2]
 80046e6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	887a      	ldrh	r2, [r7, #2]
 80046f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	887a      	ldrh	r2, [r7, #2]
 80046f8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b04      	cmp	r3, #4
 8004710:	d108      	bne.n	8004724 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004716:	4a49      	ldr	r2, [pc, #292]	; (800483c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8004718:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800471e:	4a48      	ldr	r2, [pc, #288]	; (8004840 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8004720:	63da      	str	r2, [r3, #60]	; 0x3c
 8004722:	e007      	b.n	8004734 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004728:	4a46      	ldr	r2, [pc, #280]	; (8004844 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800472a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004730:	4a45      	ldr	r2, [pc, #276]	; (8004848 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8004732:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004738:	4a44      	ldr	r2, [pc, #272]	; (800484c <HAL_SPI_TransmitReceive_DMA+0x200>)
 800473a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004740:	2200      	movs	r2, #0
 8004742:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	330c      	adds	r3, #12
 800474e:	4619      	mov	r1, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004754:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800475a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800475c:	f7fe fd54 	bl	8003208 <HAL_DMA_Start_IT>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00c      	beq.n	8004780 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800476a:	f043 0210 	orr.w	r2, r3, #16
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800477e:	e054      	b.n	800482a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685a      	ldr	r2, [r3, #4]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0201 	orr.w	r2, r2, #1
 800478e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004794:	2200      	movs	r2, #0
 8004796:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800479c:	2200      	movs	r2, #0
 800479e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047a4:	2200      	movs	r2, #0
 80047a6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ac:	2200      	movs	r2, #0
 80047ae:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b8:	4619      	mov	r1, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	330c      	adds	r3, #12
 80047c0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047c6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80047c8:	f7fe fd1e 	bl	8003208 <HAL_DMA_Start_IT>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00c      	beq.n	80047ec <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d6:	f043 0210 	orr.w	r2, r3, #16
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2201      	movs	r2, #1
 80047e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80047ea:	e01e      	b.n	800482a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f6:	2b40      	cmp	r3, #64	; 0x40
 80047f8:	d007      	beq.n	800480a <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004808:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685a      	ldr	r2, [r3, #4]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f042 0220 	orr.w	r2, r2, #32
 8004818:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	685a      	ldr	r2, [r3, #4]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f042 0202 	orr.w	r2, r2, #2
 8004828:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004832:	7dfb      	ldrb	r3, [r7, #23]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3718      	adds	r7, #24
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	08004bc5 	.word	0x08004bc5
 8004840:	08004a8d 	.word	0x08004a8d
 8004844:	08004be1 	.word	0x08004be1
 8004848:	08004b35 	.word	0x08004b35
 800484c:	08004bfd 	.word	0x08004bfd

08004850 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b088      	sub	sp, #32
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	099b      	lsrs	r3, r3, #6
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10f      	bne.n	8004894 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00a      	beq.n	8004894 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	099b      	lsrs	r3, r3, #6
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	2b00      	cmp	r3, #0
 8004888:	d004      	beq.n	8004894 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	4798      	blx	r3
    return;
 8004892:	e0d7      	b.n	8004a44 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	085b      	lsrs	r3, r3, #1
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00a      	beq.n	80048b6 <HAL_SPI_IRQHandler+0x66>
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	09db      	lsrs	r3, r3, #7
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d004      	beq.n	80048b6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	4798      	blx	r3
    return;
 80048b4:	e0c6      	b.n	8004a44 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	095b      	lsrs	r3, r3, #5
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d10c      	bne.n	80048dc <HAL_SPI_IRQHandler+0x8c>
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	099b      	lsrs	r3, r3, #6
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d106      	bne.n	80048dc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	0a1b      	lsrs	r3, r3, #8
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 80b4 	beq.w	8004a44 <HAL_SPI_IRQHandler+0x1f4>
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	095b      	lsrs	r3, r3, #5
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 80ad 	beq.w	8004a44 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	099b      	lsrs	r3, r3, #6
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d023      	beq.n	800493e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b03      	cmp	r3, #3
 8004900:	d011      	beq.n	8004926 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004906:	f043 0204 	orr.w	r2, r3, #4
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800490e:	2300      	movs	r3, #0
 8004910:	617b      	str	r3, [r7, #20]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	617b      	str	r3, [r7, #20]
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	e00b      	b.n	800493e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004926:	2300      	movs	r3, #0
 8004928:	613b      	str	r3, [r7, #16]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	613b      	str	r3, [r7, #16]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	613b      	str	r3, [r7, #16]
 800493a:	693b      	ldr	r3, [r7, #16]
        return;
 800493c:	e082      	b.n	8004a44 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	095b      	lsrs	r3, r3, #5
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b00      	cmp	r3, #0
 8004948:	d014      	beq.n	8004974 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800494e:	f043 0201 	orr.w	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004956:	2300      	movs	r3, #0
 8004958:	60fb      	str	r3, [r7, #12]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	60fb      	str	r3, [r7, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004970:	601a      	str	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	0a1b      	lsrs	r3, r3, #8
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00c      	beq.n	800499a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004984:	f043 0208 	orr.w	r2, r3, #8
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800498c:	2300      	movs	r3, #0
 800498e:	60bb      	str	r3, [r7, #8]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	60bb      	str	r3, [r7, #8]
 8004998:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d04f      	beq.n	8004a42 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	685a      	ldr	r2, [r3, #4]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80049b0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d104      	bne.n	80049ce <HAL_SPI_IRQHandler+0x17e>
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	f003 0301 	and.w	r3, r3, #1
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d034      	beq.n	8004a38 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0203 	bic.w	r2, r2, #3
 80049dc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d011      	beq.n	8004a0a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ea:	4a18      	ldr	r2, [pc, #96]	; (8004a4c <HAL_SPI_IRQHandler+0x1fc>)
 80049ec:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7fe fcd0 	bl	8003398 <HAL_DMA_Abort_IT>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d005      	beq.n	8004a0a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a02:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d016      	beq.n	8004a40 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a16:	4a0d      	ldr	r2, [pc, #52]	; (8004a4c <HAL_SPI_IRQHandler+0x1fc>)
 8004a18:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f7fe fcba 	bl	8003398 <HAL_DMA_Abort_IT>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00a      	beq.n	8004a40 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a2e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004a36:	e003      	b.n	8004a40 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f7fc fe23 	bl	8001684 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004a3e:	e000      	b.n	8004a42 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004a40:	bf00      	nop
    return;
 8004a42:	bf00      	nop
  }
}
 8004a44:	3720      	adds	r7, #32
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	08004c3d 	.word	0x08004c3d

08004a50 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a98:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a9a:	f7fe f9e9 	bl	8002e70 <HAL_GetTick>
 8004a9e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004aae:	d03b      	beq.n	8004b28 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f022 0220 	bic.w	r2, r2, #32
 8004abe:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d10d      	bne.n	8004ae4 <SPI_DMAReceiveCplt+0x58>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ad0:	d108      	bne.n	8004ae4 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f022 0203 	bic.w	r2, r2, #3
 8004ae0:	605a      	str	r2, [r3, #4]
 8004ae2:	e007      	b.n	8004af4 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 0201 	bic.w	r2, r2, #1
 8004af2:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004af4:	68ba      	ldr	r2, [r7, #8]
 8004af6:	2164      	movs	r1, #100	; 0x64
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f000 f93b 	bl	8004d74 <SPI_EndRxTransaction>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d002      	beq.n	8004b0a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2220      	movs	r2, #32
 8004b08:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d003      	beq.n	8004b28 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f7fc fdaf 	bl	8001684 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b26:	e002      	b.n	8004b2e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f7ff ff91 	bl	8004a50 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b40:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b42:	f7fe f995 	bl	8002e70 <HAL_GetTick>
 8004b46:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b56:	d02f      	beq.n	8004bb8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 0220 	bic.w	r2, r2, #32
 8004b66:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	2164      	movs	r1, #100	; 0x64
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 f967 	bl	8004e40 <SPI_EndRxTxTransaction>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d005      	beq.n	8004b84 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7c:	f043 0220 	orr.w	r2, r3, #32
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 0203 	bic.w	r2, r2, #3
 8004b92:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2200      	movs	r2, #0
 8004b98:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d003      	beq.n	8004bb8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f7fc fd67 	bl	8001684 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004bb6:	e002      	b.n	8004bbe <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f7fc fd79 	bl	80016b0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f7ff ff46 	bl	8004a64 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bd8:	bf00      	nop
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bec:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f7ff ff42 	bl	8004a78 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bf4:	bf00      	nop
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c08:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	685a      	ldr	r2, [r3, #4]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 0203 	bic.w	r2, r2, #3
 8004c18:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c1e:	f043 0210 	orr.w	r2, r3, #16
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	f7fc fd28 	bl	8001684 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c34:	bf00      	nop
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c48:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f7fc fd14 	bl	8001684 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c5c:	bf00      	nop
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b088      	sub	sp, #32
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	603b      	str	r3, [r7, #0]
 8004c70:	4613      	mov	r3, r2
 8004c72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c74:	f7fe f8fc 	bl	8002e70 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7c:	1a9b      	subs	r3, r3, r2
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	4413      	add	r3, r2
 8004c82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c84:	f7fe f8f4 	bl	8002e70 <HAL_GetTick>
 8004c88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c8a:	4b39      	ldr	r3, [pc, #228]	; (8004d70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	015b      	lsls	r3, r3, #5
 8004c90:	0d1b      	lsrs	r3, r3, #20
 8004c92:	69fa      	ldr	r2, [r7, #28]
 8004c94:	fb02 f303 	mul.w	r3, r2, r3
 8004c98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c9a:	e054      	b.n	8004d46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca2:	d050      	beq.n	8004d46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ca4:	f7fe f8e4 	bl	8002e70 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	69fa      	ldr	r2, [r7, #28]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d902      	bls.n	8004cba <SPI_WaitFlagStateUntilTimeout+0x56>
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d13d      	bne.n	8004d36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004cc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cd2:	d111      	bne.n	8004cf8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cdc:	d004      	beq.n	8004ce8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ce6:	d107      	bne.n	8004cf8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cf6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d00:	d10f      	bne.n	8004d22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e017      	b.n	8004d66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d101      	bne.n	8004d40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	689a      	ldr	r2, [r3, #8]
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	bf0c      	ite	eq
 8004d56:	2301      	moveq	r3, #1
 8004d58:	2300      	movne	r3, #0
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	79fb      	ldrb	r3, [r7, #7]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d19b      	bne.n	8004c9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3720      	adds	r7, #32
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	20000000 	.word	0x20000000

08004d74 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d88:	d111      	bne.n	8004dae <SPI_EndRxTransaction+0x3a>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d92:	d004      	beq.n	8004d9e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d9c:	d107      	bne.n	8004dae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004db6:	d12a      	bne.n	8004e0e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dc0:	d012      	beq.n	8004de8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	9300      	str	r3, [sp, #0]
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	2180      	movs	r1, #128	; 0x80
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f7ff ff49 	bl	8004c64 <SPI_WaitFlagStateUntilTimeout>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d02d      	beq.n	8004e34 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ddc:	f043 0220 	orr.w	r2, r3, #32
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e026      	b.n	8004e36 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	9300      	str	r3, [sp, #0]
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2200      	movs	r2, #0
 8004df0:	2101      	movs	r1, #1
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f7ff ff36 	bl	8004c64 <SPI_WaitFlagStateUntilTimeout>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d01a      	beq.n	8004e34 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e02:	f043 0220 	orr.w	r2, r3, #32
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e013      	b.n	8004e36 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	2200      	movs	r2, #0
 8004e16:	2101      	movs	r1, #1
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f7ff ff23 	bl	8004c64 <SPI_WaitFlagStateUntilTimeout>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d007      	beq.n	8004e34 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e28:	f043 0220 	orr.w	r2, r3, #32
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e000      	b.n	8004e36 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
	...

08004e40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b088      	sub	sp, #32
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004e4c:	4b1b      	ldr	r3, [pc, #108]	; (8004ebc <SPI_EndRxTxTransaction+0x7c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a1b      	ldr	r2, [pc, #108]	; (8004ec0 <SPI_EndRxTxTransaction+0x80>)
 8004e52:	fba2 2303 	umull	r2, r3, r2, r3
 8004e56:	0d5b      	lsrs	r3, r3, #21
 8004e58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004e5c:	fb02 f303 	mul.w	r3, r2, r3
 8004e60:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e6a:	d112      	bne.n	8004e92 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	9300      	str	r3, [sp, #0]
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2200      	movs	r2, #0
 8004e74:	2180      	movs	r1, #128	; 0x80
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f7ff fef4 	bl	8004c64 <SPI_WaitFlagStateUntilTimeout>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d016      	beq.n	8004eb0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e86:	f043 0220 	orr.w	r2, r3, #32
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e00f      	b.n	8004eb2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00a      	beq.n	8004eae <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ea8:	2b80      	cmp	r3, #128	; 0x80
 8004eaa:	d0f2      	beq.n	8004e92 <SPI_EndRxTxTransaction+0x52>
 8004eac:	e000      	b.n	8004eb0 <SPI_EndRxTxTransaction+0x70>
        break;
 8004eae:	bf00      	nop
  }

  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	20000000 	.word	0x20000000
 8004ec0:	165e9f81 	.word	0x165e9f81

08004ec4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e03f      	b.n	8004f56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d106      	bne.n	8004ef0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f7fd faac 	bl	8002448 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2224      	movs	r2, #36	; 0x24
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 ff35 	bl	8005d78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	691a      	ldr	r2, [r3, #16]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	695a      	ldr	r2, [r3, #20]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68da      	ldr	r2, [r3, #12]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2220      	movs	r2, #32
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
	...

08004f60 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b08c      	sub	sp, #48	; 0x30
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	4613      	mov	r3, r2
 8004f6c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b20      	cmp	r3, #32
 8004f78:	d165      	bne.n	8005046 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <HAL_UART_Transmit_DMA+0x26>
 8004f80:	88fb      	ldrh	r3, [r7, #6]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e05e      	b.n	8005048 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d101      	bne.n	8004f98 <HAL_UART_Transmit_DMA+0x38>
 8004f94:	2302      	movs	r3, #2
 8004f96:	e057      	b.n	8005048 <HAL_UART_Transmit_DMA+0xe8>
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004fa0:	68ba      	ldr	r2, [r7, #8]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	88fa      	ldrh	r2, [r7, #6]
 8004faa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	88fa      	ldrh	r2, [r7, #6]
 8004fb0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2221      	movs	r2, #33	; 0x21
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fc4:	4a22      	ldr	r2, [pc, #136]	; (8005050 <HAL_UART_Transmit_DMA+0xf0>)
 8004fc6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fcc:	4a21      	ldr	r2, [pc, #132]	; (8005054 <HAL_UART_Transmit_DMA+0xf4>)
 8004fce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd4:	4a20      	ldr	r2, [pc, #128]	; (8005058 <HAL_UART_Transmit_DMA+0xf8>)
 8004fd6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fdc:	2200      	movs	r2, #0
 8004fde:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8004fe0:	f107 0308 	add.w	r3, r7, #8
 8004fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fec:	6819      	ldr	r1, [r3, #0]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	3304      	adds	r3, #4
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	88fb      	ldrh	r3, [r7, #6]
 8004ff8:	f7fe f906 	bl	8003208 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005004:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	3314      	adds	r3, #20
 8005014:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	e853 3f00 	ldrex	r3, [r3]
 800501c:	617b      	str	r3, [r7, #20]
   return(result);
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005024:	62bb      	str	r3, [r7, #40]	; 0x28
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	3314      	adds	r3, #20
 800502c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800502e:	627a      	str	r2, [r7, #36]	; 0x24
 8005030:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005032:	6a39      	ldr	r1, [r7, #32]
 8005034:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005036:	e841 2300 	strex	r3, r2, [r1]
 800503a:	61fb      	str	r3, [r7, #28]
   return(result);
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1e5      	bne.n	800500e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8005042:	2300      	movs	r3, #0
 8005044:	e000      	b.n	8005048 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8005046:	2302      	movs	r3, #2
  }
}
 8005048:	4618      	mov	r0, r3
 800504a:	3730      	adds	r7, #48	; 0x30
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	08005619 	.word	0x08005619
 8005054:	080056b3 	.word	0x080056b3
 8005058:	0800582b 	.word	0x0800582b

0800505c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	4613      	mov	r3, r2
 8005068:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b20      	cmp	r3, #32
 8005074:	d11d      	bne.n	80050b2 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d002      	beq.n	8005082 <HAL_UART_Receive_DMA+0x26>
 800507c:	88fb      	ldrh	r3, [r7, #6]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e016      	b.n	80050b4 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800508c:	2b01      	cmp	r3, #1
 800508e:	d101      	bne.n	8005094 <HAL_UART_Receive_DMA+0x38>
 8005090:	2302      	movs	r3, #2
 8005092:	e00f      	b.n	80050b4 <HAL_UART_Receive_DMA+0x58>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2200      	movs	r2, #0
 80050a0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80050a2:	88fb      	ldrh	r3, [r7, #6]
 80050a4:	461a      	mov	r2, r3
 80050a6:	68b9      	ldr	r1, [r7, #8]
 80050a8:	68f8      	ldr	r0, [r7, #12]
 80050aa:	f000 fc09 	bl	80058c0 <UART_Start_Receive_DMA>
 80050ae:	4603      	mov	r3, r0
 80050b0:	e000      	b.n	80050b4 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80050b2:	2302      	movs	r3, #2
  }
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b0ba      	sub	sp, #232	; 0xe8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80050e2:	2300      	movs	r3, #0
 80050e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050f2:	f003 030f 	and.w	r3, r3, #15
 80050f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80050fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d10f      	bne.n	8005122 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005106:	f003 0320 	and.w	r3, r3, #32
 800510a:	2b00      	cmp	r3, #0
 800510c:	d009      	beq.n	8005122 <HAL_UART_IRQHandler+0x66>
 800510e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005112:	f003 0320 	and.w	r3, r3, #32
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 fd71 	bl	8005c02 <UART_Receive_IT>
      return;
 8005120:	e256      	b.n	80055d0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005122:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005126:	2b00      	cmp	r3, #0
 8005128:	f000 80de 	beq.w	80052e8 <HAL_UART_IRQHandler+0x22c>
 800512c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	2b00      	cmp	r3, #0
 8005136:	d106      	bne.n	8005146 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800513c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005140:	2b00      	cmp	r3, #0
 8005142:	f000 80d1 	beq.w	80052e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00b      	beq.n	800516a <HAL_UART_IRQHandler+0xae>
 8005152:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800515a:	2b00      	cmp	r3, #0
 800515c:	d005      	beq.n	800516a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	f043 0201 	orr.w	r2, r3, #1
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800516a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00b      	beq.n	800518e <HAL_UART_IRQHandler+0xd2>
 8005176:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	2b00      	cmp	r3, #0
 8005180:	d005      	beq.n	800518e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005186:	f043 0202 	orr.w	r2, r3, #2
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800518e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00b      	beq.n	80051b2 <HAL_UART_IRQHandler+0xf6>
 800519a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d005      	beq.n	80051b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051aa:	f043 0204 	orr.w	r2, r3, #4
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80051b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051b6:	f003 0308 	and.w	r3, r3, #8
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d011      	beq.n	80051e2 <HAL_UART_IRQHandler+0x126>
 80051be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051c2:	f003 0320 	and.w	r3, r3, #32
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d105      	bne.n	80051d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80051ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d005      	beq.n	80051e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051da:	f043 0208 	orr.w	r2, r3, #8
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	f000 81ed 	beq.w	80055c6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051f0:	f003 0320 	and.w	r3, r3, #32
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d008      	beq.n	800520a <HAL_UART_IRQHandler+0x14e>
 80051f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051fc:	f003 0320 	and.w	r3, r3, #32
 8005200:	2b00      	cmp	r3, #0
 8005202:	d002      	beq.n	800520a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 fcfc 	bl	8005c02 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	695b      	ldr	r3, [r3, #20]
 8005210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005214:	2b40      	cmp	r3, #64	; 0x40
 8005216:	bf0c      	ite	eq
 8005218:	2301      	moveq	r3, #1
 800521a:	2300      	movne	r3, #0
 800521c:	b2db      	uxtb	r3, r3
 800521e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005226:	f003 0308 	and.w	r3, r3, #8
 800522a:	2b00      	cmp	r3, #0
 800522c:	d103      	bne.n	8005236 <HAL_UART_IRQHandler+0x17a>
 800522e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005232:	2b00      	cmp	r3, #0
 8005234:	d04f      	beq.n	80052d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 fc04 	bl	8005a44 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005246:	2b40      	cmp	r3, #64	; 0x40
 8005248:	d141      	bne.n	80052ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	3314      	adds	r3, #20
 8005250:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005254:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005258:	e853 3f00 	ldrex	r3, [r3]
 800525c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005260:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005264:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005268:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	3314      	adds	r3, #20
 8005272:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005276:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800527a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800527e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005282:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005286:	e841 2300 	strex	r3, r2, [r1]
 800528a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800528e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1d9      	bne.n	800524a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800529a:	2b00      	cmp	r3, #0
 800529c:	d013      	beq.n	80052c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a2:	4a7d      	ldr	r2, [pc, #500]	; (8005498 <HAL_UART_IRQHandler+0x3dc>)
 80052a4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7fe f874 	bl	8003398 <HAL_DMA_Abort_IT>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d016      	beq.n	80052e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80052c0:	4610      	mov	r0, r2
 80052c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052c4:	e00e      	b.n	80052e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f7fc f98a 	bl	80015e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052cc:	e00a      	b.n	80052e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f7fc f986 	bl	80015e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d4:	e006      	b.n	80052e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7fc f982 	bl	80015e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2200      	movs	r2, #0
 80052e0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80052e2:	e170      	b.n	80055c6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052e4:	bf00      	nop
    return;
 80052e6:	e16e      	b.n	80055c6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	f040 814a 	bne.w	8005586 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052f6:	f003 0310 	and.w	r3, r3, #16
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f000 8143 	beq.w	8005586 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005304:	f003 0310 	and.w	r3, r3, #16
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 813c 	beq.w	8005586 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800530e:	2300      	movs	r3, #0
 8005310:	60bb      	str	r3, [r7, #8]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	60bb      	str	r3, [r7, #8]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	60bb      	str	r3, [r7, #8]
 8005322:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800532e:	2b40      	cmp	r3, #64	; 0x40
 8005330:	f040 80b4 	bne.w	800549c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005340:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005344:	2b00      	cmp	r3, #0
 8005346:	f000 8140 	beq.w	80055ca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800534e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005352:	429a      	cmp	r2, r3
 8005354:	f080 8139 	bcs.w	80055ca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800535e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005364:	69db      	ldr	r3, [r3, #28]
 8005366:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800536a:	f000 8088 	beq.w	800547e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	330c      	adds	r3, #12
 8005374:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005378:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800537c:	e853 3f00 	ldrex	r3, [r3]
 8005380:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005384:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800538c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	330c      	adds	r3, #12
 8005396:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800539a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800539e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80053a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80053aa:	e841 2300 	strex	r3, r2, [r1]
 80053ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80053b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1d9      	bne.n	800536e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	3314      	adds	r3, #20
 80053c0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053c4:	e853 3f00 	ldrex	r3, [r3]
 80053c8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80053ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053cc:	f023 0301 	bic.w	r3, r3, #1
 80053d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	3314      	adds	r3, #20
 80053da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80053de:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80053e2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80053e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80053ea:	e841 2300 	strex	r3, r2, [r1]
 80053ee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80053f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1e1      	bne.n	80053ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3314      	adds	r3, #20
 80053fc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005400:	e853 3f00 	ldrex	r3, [r3]
 8005404:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005406:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800540c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3314      	adds	r3, #20
 8005416:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800541a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800541c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005420:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005422:	e841 2300 	strex	r3, r2, [r1]
 8005426:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005428:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1e3      	bne.n	80053f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2220      	movs	r2, #32
 8005432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	330c      	adds	r3, #12
 8005442:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005446:	e853 3f00 	ldrex	r3, [r3]
 800544a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800544c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800544e:	f023 0310 	bic.w	r3, r3, #16
 8005452:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	330c      	adds	r3, #12
 800545c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005460:	65ba      	str	r2, [r7, #88]	; 0x58
 8005462:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005464:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005466:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005468:	e841 2300 	strex	r3, r2, [r1]
 800546c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800546e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1e3      	bne.n	800543c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005478:	4618      	mov	r0, r3
 800547a:	f7fd ff1d 	bl	80032b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005486:	b29b      	uxth	r3, r3
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	b29b      	uxth	r3, r3
 800548c:	4619      	mov	r1, r3
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f8b6 	bl	8005600 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005494:	e099      	b.n	80055ca <HAL_UART_IRQHandler+0x50e>
 8005496:	bf00      	nop
 8005498:	08005b0b 	.word	0x08005b0b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	f000 808b 	beq.w	80055ce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80054b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f000 8086 	beq.w	80055ce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	330c      	adds	r3, #12
 80054c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80054d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	330c      	adds	r3, #12
 80054e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80054e6:	647a      	str	r2, [r7, #68]	; 0x44
 80054e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80054ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054ee:	e841 2300 	strex	r3, r2, [r1]
 80054f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80054f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1e3      	bne.n	80054c2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3314      	adds	r3, #20
 8005500:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005504:	e853 3f00 	ldrex	r3, [r3]
 8005508:	623b      	str	r3, [r7, #32]
   return(result);
 800550a:	6a3b      	ldr	r3, [r7, #32]
 800550c:	f023 0301 	bic.w	r3, r3, #1
 8005510:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	3314      	adds	r3, #20
 800551a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800551e:	633a      	str	r2, [r7, #48]	; 0x30
 8005520:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005524:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005526:	e841 2300 	strex	r3, r2, [r1]
 800552a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800552c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1e3      	bne.n	80054fa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2220      	movs	r2, #32
 8005536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	330c      	adds	r3, #12
 8005546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	e853 3f00 	ldrex	r3, [r3]
 800554e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f023 0310 	bic.w	r3, r3, #16
 8005556:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	330c      	adds	r3, #12
 8005560:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005564:	61fa      	str	r2, [r7, #28]
 8005566:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005568:	69b9      	ldr	r1, [r7, #24]
 800556a:	69fa      	ldr	r2, [r7, #28]
 800556c:	e841 2300 	strex	r3, r2, [r1]
 8005570:	617b      	str	r3, [r7, #20]
   return(result);
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d1e3      	bne.n	8005540 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005578:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800557c:	4619      	mov	r1, r3
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f83e 	bl	8005600 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005584:	e023      	b.n	80055ce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800558a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800558e:	2b00      	cmp	r3, #0
 8005590:	d009      	beq.n	80055a6 <HAL_UART_IRQHandler+0x4ea>
 8005592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800559a:	2b00      	cmp	r3, #0
 800559c:	d003      	beq.n	80055a6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fac7 	bl	8005b32 <UART_Transmit_IT>
    return;
 80055a4:	e014      	b.n	80055d0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80055a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00e      	beq.n	80055d0 <HAL_UART_IRQHandler+0x514>
 80055b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d008      	beq.n	80055d0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 fb07 	bl	8005bd2 <UART_EndTransmit_IT>
    return;
 80055c4:	e004      	b.n	80055d0 <HAL_UART_IRQHandler+0x514>
    return;
 80055c6:	bf00      	nop
 80055c8:	e002      	b.n	80055d0 <HAL_UART_IRQHandler+0x514>
      return;
 80055ca:	bf00      	nop
 80055cc:	e000      	b.n	80055d0 <HAL_UART_IRQHandler+0x514>
      return;
 80055ce:	bf00      	nop
  }
}
 80055d0:	37e8      	adds	r7, #232	; 0xe8
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop

080055d8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	460b      	mov	r3, r1
 800560a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b090      	sub	sp, #64	; 0x40
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005624:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005630:	2b00      	cmp	r3, #0
 8005632:	d137      	bne.n	80056a4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005636:	2200      	movs	r2, #0
 8005638:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800563a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	3314      	adds	r3, #20
 8005640:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005644:	e853 3f00 	ldrex	r3, [r3]
 8005648:	623b      	str	r3, [r7, #32]
   return(result);
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005650:	63bb      	str	r3, [r7, #56]	; 0x38
 8005652:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	3314      	adds	r3, #20
 8005658:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800565a:	633a      	str	r2, [r7, #48]	; 0x30
 800565c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005662:	e841 2300 	strex	r3, r2, [r1]
 8005666:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1e5      	bne.n	800563a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800566e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	330c      	adds	r3, #12
 8005674:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	e853 3f00 	ldrex	r3, [r3]
 800567c:	60fb      	str	r3, [r7, #12]
   return(result);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005684:	637b      	str	r3, [r7, #52]	; 0x34
 8005686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	330c      	adds	r3, #12
 800568c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800568e:	61fa      	str	r2, [r7, #28]
 8005690:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	69b9      	ldr	r1, [r7, #24]
 8005694:	69fa      	ldr	r2, [r7, #28]
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	617b      	str	r3, [r7, #20]
   return(result);
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1e5      	bne.n	800566e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80056a2:	e002      	b.n	80056aa <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80056a4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80056a6:	f7fb ff0b 	bl	80014c0 <HAL_UART_TxCpltCallback>
}
 80056aa:	bf00      	nop
 80056ac:	3740      	adds	r7, #64	; 0x40
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b084      	sub	sp, #16
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056be:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f7ff ff89 	bl	80055d8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056c6:	bf00      	nop
 80056c8:	3710      	adds	r7, #16
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b09c      	sub	sp, #112	; 0x70
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056da:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d172      	bne.n	80057d0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80056ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ec:	2200      	movs	r2, #0
 80056ee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	330c      	adds	r3, #12
 80056f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056fa:	e853 3f00 	ldrex	r3, [r3]
 80056fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005702:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005706:	66bb      	str	r3, [r7, #104]	; 0x68
 8005708:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	330c      	adds	r3, #12
 800570e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005710:	65ba      	str	r2, [r7, #88]	; 0x58
 8005712:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005714:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005716:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005718:	e841 2300 	strex	r3, r2, [r1]
 800571c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800571e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1e5      	bne.n	80056f0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005724:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	3314      	adds	r3, #20
 800572a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800572e:	e853 3f00 	ldrex	r3, [r3]
 8005732:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005736:	f023 0301 	bic.w	r3, r3, #1
 800573a:	667b      	str	r3, [r7, #100]	; 0x64
 800573c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	3314      	adds	r3, #20
 8005742:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005744:	647a      	str	r2, [r7, #68]	; 0x44
 8005746:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005748:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800574a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800574c:	e841 2300 	strex	r3, r2, [r1]
 8005750:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005754:	2b00      	cmp	r3, #0
 8005756:	d1e5      	bne.n	8005724 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005758:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	3314      	adds	r3, #20
 800575e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005762:	e853 3f00 	ldrex	r3, [r3]
 8005766:	623b      	str	r3, [r7, #32]
   return(result);
 8005768:	6a3b      	ldr	r3, [r7, #32]
 800576a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800576e:	663b      	str	r3, [r7, #96]	; 0x60
 8005770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	3314      	adds	r3, #20
 8005776:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005778:	633a      	str	r2, [r7, #48]	; 0x30
 800577a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800577e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005780:	e841 2300 	strex	r3, r2, [r1]
 8005784:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005788:	2b00      	cmp	r3, #0
 800578a:	d1e5      	bne.n	8005758 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800578c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800578e:	2220      	movs	r2, #32
 8005790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005794:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005798:	2b01      	cmp	r3, #1
 800579a:	d119      	bne.n	80057d0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800579c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	330c      	adds	r3, #12
 80057a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	e853 3f00 	ldrex	r3, [r3]
 80057aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f023 0310 	bic.w	r3, r3, #16
 80057b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80057b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	330c      	adds	r3, #12
 80057ba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80057bc:	61fa      	str	r2, [r7, #28]
 80057be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c0:	69b9      	ldr	r1, [r7, #24]
 80057c2:	69fa      	ldr	r2, [r7, #28]
 80057c4:	e841 2300 	strex	r3, r2, [r1]
 80057c8:	617b      	str	r3, [r7, #20]
   return(result);
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1e5      	bne.n	800579c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d106      	bne.n	80057e6 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057dc:	4619      	mov	r1, r3
 80057de:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80057e0:	f7ff ff0e 	bl	8005600 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80057e4:	e002      	b.n	80057ec <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80057e6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80057e8:	f7fb feac 	bl	8001544 <HAL_UART_RxCpltCallback>
}
 80057ec:	bf00      	nop
 80057ee:	3770      	adds	r7, #112	; 0x70
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005800:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005806:	2b01      	cmp	r3, #1
 8005808:	d108      	bne.n	800581c <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800580e:	085b      	lsrs	r3, r3, #1
 8005810:	b29b      	uxth	r3, r3
 8005812:	4619      	mov	r1, r3
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f7ff fef3 	bl	8005600 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800581a:	e002      	b.n	8005822 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f7ff fee5 	bl	80055ec <HAL_UART_RxHalfCpltCallback>
}
 8005822:	bf00      	nop
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800582a:	b580      	push	{r7, lr}
 800582c:	b084      	sub	sp, #16
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005832:	2300      	movs	r3, #0
 8005834:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800583a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005846:	2b80      	cmp	r3, #128	; 0x80
 8005848:	bf0c      	ite	eq
 800584a:	2301      	moveq	r3, #1
 800584c:	2300      	movne	r3, #0
 800584e:	b2db      	uxtb	r3, r3
 8005850:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005858:	b2db      	uxtb	r3, r3
 800585a:	2b21      	cmp	r3, #33	; 0x21
 800585c:	d108      	bne.n	8005870 <UART_DMAError+0x46>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d005      	beq.n	8005870 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	2200      	movs	r2, #0
 8005868:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800586a:	68b8      	ldr	r0, [r7, #8]
 800586c:	f000 f8c2 	bl	80059f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800587a:	2b40      	cmp	r3, #64	; 0x40
 800587c:	bf0c      	ite	eq
 800587e:	2301      	moveq	r3, #1
 8005880:	2300      	movne	r3, #0
 8005882:	b2db      	uxtb	r3, r3
 8005884:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b22      	cmp	r3, #34	; 0x22
 8005890:	d108      	bne.n	80058a4 <UART_DMAError+0x7a>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d005      	beq.n	80058a4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	2200      	movs	r2, #0
 800589c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800589e:	68b8      	ldr	r0, [r7, #8]
 80058a0:	f000 f8d0 	bl	8005a44 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a8:	f043 0210 	orr.w	r2, r3, #16
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058b0:	68b8      	ldr	r0, [r7, #8]
 80058b2:	f7fb fe95 	bl	80015e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058b6:	bf00      	nop
 80058b8:	3710      	adds	r7, #16
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}
	...

080058c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b098      	sub	sp, #96	; 0x60
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	4613      	mov	r3, r2
 80058cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	88fa      	ldrh	r2, [r7, #6]
 80058d8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2222      	movs	r2, #34	; 0x22
 80058e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ec:	4a3e      	ldr	r2, [pc, #248]	; (80059e8 <UART_Start_Receive_DMA+0x128>)
 80058ee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f4:	4a3d      	ldr	r2, [pc, #244]	; (80059ec <UART_Start_Receive_DMA+0x12c>)
 80058f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fc:	4a3c      	ldr	r2, [pc, #240]	; (80059f0 <UART_Start_Receive_DMA+0x130>)
 80058fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005904:	2200      	movs	r2, #0
 8005906:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005908:	f107 0308 	add.w	r3, r7, #8
 800590c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	3304      	adds	r3, #4
 8005918:	4619      	mov	r1, r3
 800591a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	88fb      	ldrh	r3, [r7, #6]
 8005920:	f7fd fc72 	bl	8003208 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005924:	2300      	movs	r3, #0
 8005926:	613b      	str	r3, [r7, #16]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	613b      	str	r3, [r7, #16]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	613b      	str	r3, [r7, #16]
 8005938:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	330c      	adds	r3, #12
 8005948:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005952:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005954:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005958:	65bb      	str	r3, [r7, #88]	; 0x58
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	330c      	adds	r3, #12
 8005960:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005962:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005964:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005966:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005968:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800596a:	e841 2300 	strex	r3, r2, [r1]
 800596e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005970:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1e5      	bne.n	8005942 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3314      	adds	r3, #20
 800597c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005988:	f043 0301 	orr.w	r3, r3, #1
 800598c:	657b      	str	r3, [r7, #84]	; 0x54
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3314      	adds	r3, #20
 8005994:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005996:	63ba      	str	r2, [r7, #56]	; 0x38
 8005998:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800599c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800599e:	e841 2300 	strex	r3, r2, [r1]
 80059a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1e5      	bne.n	8005976 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	3314      	adds	r3, #20
 80059b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	e853 3f00 	ldrex	r3, [r3]
 80059b8:	617b      	str	r3, [r7, #20]
   return(result);
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059c0:	653b      	str	r3, [r7, #80]	; 0x50
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3314      	adds	r3, #20
 80059c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80059ca:	627a      	str	r2, [r7, #36]	; 0x24
 80059cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ce:	6a39      	ldr	r1, [r7, #32]
 80059d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d2:	e841 2300 	strex	r3, r2, [r1]
 80059d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1e5      	bne.n	80059aa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3760      	adds	r7, #96	; 0x60
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	080056cf 	.word	0x080056cf
 80059ec:	080057f5 	.word	0x080057f5
 80059f0:	0800582b 	.word	0x0800582b

080059f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b089      	sub	sp, #36	; 0x24
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	330c      	adds	r3, #12
 8005a02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	e853 3f00 	ldrex	r3, [r3]
 8005a0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005a12:	61fb      	str	r3, [r7, #28]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	330c      	adds	r3, #12
 8005a1a:	69fa      	ldr	r2, [r7, #28]
 8005a1c:	61ba      	str	r2, [r7, #24]
 8005a1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a20:	6979      	ldr	r1, [r7, #20]
 8005a22:	69ba      	ldr	r2, [r7, #24]
 8005a24:	e841 2300 	strex	r3, r2, [r1]
 8005a28:	613b      	str	r3, [r7, #16]
   return(result);
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1e5      	bne.n	80059fc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2220      	movs	r2, #32
 8005a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005a38:	bf00      	nop
 8005a3a:	3724      	adds	r7, #36	; 0x24
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b095      	sub	sp, #84	; 0x54
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	330c      	adds	r3, #12
 8005a52:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a56:	e853 3f00 	ldrex	r3, [r3]
 8005a5a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a5e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	330c      	adds	r3, #12
 8005a6a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a6c:	643a      	str	r2, [r7, #64]	; 0x40
 8005a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a70:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005a72:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a74:	e841 2300 	strex	r3, r2, [r1]
 8005a78:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1e5      	bne.n	8005a4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	3314      	adds	r3, #20
 8005a86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a88:	6a3b      	ldr	r3, [r7, #32]
 8005a8a:	e853 3f00 	ldrex	r3, [r3]
 8005a8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	f023 0301 	bic.w	r3, r3, #1
 8005a96:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	3314      	adds	r3, #20
 8005a9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005aa0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005aa2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005aa6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005aa8:	e841 2300 	strex	r3, r2, [r1]
 8005aac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d1e5      	bne.n	8005a80 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d119      	bne.n	8005af0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	330c      	adds	r3, #12
 8005ac2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	e853 3f00 	ldrex	r3, [r3]
 8005aca:	60bb      	str	r3, [r7, #8]
   return(result);
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	f023 0310 	bic.w	r3, r3, #16
 8005ad2:	647b      	str	r3, [r7, #68]	; 0x44
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	330c      	adds	r3, #12
 8005ada:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005adc:	61ba      	str	r2, [r7, #24]
 8005ade:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae0:	6979      	ldr	r1, [r7, #20]
 8005ae2:	69ba      	ldr	r2, [r7, #24]
 8005ae4:	e841 2300 	strex	r3, r2, [r1]
 8005ae8:	613b      	str	r3, [r7, #16]
   return(result);
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d1e5      	bne.n	8005abc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2220      	movs	r2, #32
 8005af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005afe:	bf00      	nop
 8005b00:	3754      	adds	r7, #84	; 0x54
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b084      	sub	sp, #16
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b16:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f7fb fd5b 	bl	80015e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b2a:	bf00      	nop
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b32:	b480      	push	{r7}
 8005b34:	b085      	sub	sp, #20
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	2b21      	cmp	r3, #33	; 0x21
 8005b44:	d13e      	bne.n	8005bc4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b4e:	d114      	bne.n	8005b7a <UART_Transmit_IT+0x48>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d110      	bne.n	8005b7a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	881b      	ldrh	r3, [r3, #0]
 8005b62:	461a      	mov	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b6c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	1c9a      	adds	r2, r3, #2
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	621a      	str	r2, [r3, #32]
 8005b78:	e008      	b.n	8005b8c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	1c59      	adds	r1, r3, #1
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	6211      	str	r1, [r2, #32]
 8005b84:	781a      	ldrb	r2, [r3, #0]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	3b01      	subs	r3, #1
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	4619      	mov	r1, r3
 8005b9a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d10f      	bne.n	8005bc0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68da      	ldr	r2, [r3, #12]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bbe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	e000      	b.n	8005bc6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bc4:	2302      	movs	r3, #2
  }
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3714      	adds	r7, #20
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr

08005bd2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b082      	sub	sp, #8
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	68da      	ldr	r2, [r3, #12]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005be8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f7fb fc64 	bl	80014c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b08c      	sub	sp, #48	; 0x30
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b22      	cmp	r3, #34	; 0x22
 8005c14:	f040 80ab 	bne.w	8005d6e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c20:	d117      	bne.n	8005c52 <UART_Receive_IT+0x50>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d113      	bne.n	8005c52 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c32:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c44:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4a:	1c9a      	adds	r2, r3, #2
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	629a      	str	r2, [r3, #40]	; 0x28
 8005c50:	e026      	b.n	8005ca0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c56:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c64:	d007      	beq.n	8005c76 <UART_Receive_IT+0x74>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d10a      	bne.n	8005c84 <UART_Receive_IT+0x82>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d106      	bne.n	8005c84 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	b2da      	uxtb	r2, r3
 8005c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c80:	701a      	strb	r2, [r3, #0]
 8005c82:	e008      	b.n	8005c96 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c94:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9a:	1c5a      	adds	r2, r3, #1
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	4619      	mov	r1, r3
 8005cae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d15a      	bne.n	8005d6a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68da      	ldr	r2, [r3, #12]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f022 0220 	bic.w	r2, r2, #32
 8005cc2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005cd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	695a      	ldr	r2, [r3, #20]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f022 0201 	bic.w	r2, r2, #1
 8005ce2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2220      	movs	r2, #32
 8005ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d135      	bne.n	8005d60 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	330c      	adds	r3, #12
 8005d00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	e853 3f00 	ldrex	r3, [r3]
 8005d08:	613b      	str	r3, [r7, #16]
   return(result);
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	f023 0310 	bic.w	r3, r3, #16
 8005d10:	627b      	str	r3, [r7, #36]	; 0x24
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	330c      	adds	r3, #12
 8005d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d1a:	623a      	str	r2, [r7, #32]
 8005d1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	69f9      	ldr	r1, [r7, #28]
 8005d20:	6a3a      	ldr	r2, [r7, #32]
 8005d22:	e841 2300 	strex	r3, r2, [r1]
 8005d26:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e5      	bne.n	8005cfa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0310 	and.w	r3, r3, #16
 8005d38:	2b10      	cmp	r3, #16
 8005d3a:	d10a      	bne.n	8005d52 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	60fb      	str	r3, [r7, #12]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	60fb      	str	r3, [r7, #12]
 8005d50:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d56:	4619      	mov	r1, r3
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f7ff fc51 	bl	8005600 <HAL_UARTEx_RxEventCallback>
 8005d5e:	e002      	b.n	8005d66 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f7fb fbef 	bl	8001544 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d66:	2300      	movs	r3, #0
 8005d68:	e002      	b.n	8005d70 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	e000      	b.n	8005d70 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005d6e:	2302      	movs	r3, #2
  }
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3730      	adds	r7, #48	; 0x30
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d7c:	b09f      	sub	sp, #124	; 0x7c
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005d8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d8e:	68d9      	ldr	r1, [r3, #12]
 8005d90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	ea40 0301 	orr.w	r3, r0, r1
 8005d98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d9c:	689a      	ldr	r2, [r3, #8]
 8005d9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	431a      	orrs	r2, r3
 8005da4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005da6:	695b      	ldr	r3, [r3, #20]
 8005da8:	431a      	orrs	r2, r3
 8005daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005db2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005dbc:	f021 010c 	bic.w	r1, r1, #12
 8005dc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005dc6:	430b      	orrs	r3, r1
 8005dc8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	695b      	ldr	r3, [r3, #20]
 8005dd0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005dd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dd6:	6999      	ldr	r1, [r3, #24]
 8005dd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	ea40 0301 	orr.w	r3, r0, r1
 8005de0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005de2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	4bc5      	ldr	r3, [pc, #788]	; (80060fc <UART_SetConfig+0x384>)
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d004      	beq.n	8005df6 <UART_SetConfig+0x7e>
 8005dec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	4bc3      	ldr	r3, [pc, #780]	; (8006100 <UART_SetConfig+0x388>)
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d103      	bne.n	8005dfe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005df6:	f7fe fb8b 	bl	8004510 <HAL_RCC_GetPCLK2Freq>
 8005dfa:	6778      	str	r0, [r7, #116]	; 0x74
 8005dfc:	e002      	b.n	8005e04 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005dfe:	f7fe fb73 	bl	80044e8 <HAL_RCC_GetPCLK1Freq>
 8005e02:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e06:	69db      	ldr	r3, [r3, #28]
 8005e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e0c:	f040 80b6 	bne.w	8005f7c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e12:	461c      	mov	r4, r3
 8005e14:	f04f 0500 	mov.w	r5, #0
 8005e18:	4622      	mov	r2, r4
 8005e1a:	462b      	mov	r3, r5
 8005e1c:	1891      	adds	r1, r2, r2
 8005e1e:	6439      	str	r1, [r7, #64]	; 0x40
 8005e20:	415b      	adcs	r3, r3
 8005e22:	647b      	str	r3, [r7, #68]	; 0x44
 8005e24:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005e28:	1912      	adds	r2, r2, r4
 8005e2a:	eb45 0303 	adc.w	r3, r5, r3
 8005e2e:	f04f 0000 	mov.w	r0, #0
 8005e32:	f04f 0100 	mov.w	r1, #0
 8005e36:	00d9      	lsls	r1, r3, #3
 8005e38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e3c:	00d0      	lsls	r0, r2, #3
 8005e3e:	4602      	mov	r2, r0
 8005e40:	460b      	mov	r3, r1
 8005e42:	1911      	adds	r1, r2, r4
 8005e44:	6639      	str	r1, [r7, #96]	; 0x60
 8005e46:	416b      	adcs	r3, r5
 8005e48:	667b      	str	r3, [r7, #100]	; 0x64
 8005e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	461a      	mov	r2, r3
 8005e50:	f04f 0300 	mov.w	r3, #0
 8005e54:	1891      	adds	r1, r2, r2
 8005e56:	63b9      	str	r1, [r7, #56]	; 0x38
 8005e58:	415b      	adcs	r3, r3
 8005e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005e60:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005e64:	f7fa fda6 	bl	80009b4 <__aeabi_uldivmod>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	4ba5      	ldr	r3, [pc, #660]	; (8006104 <UART_SetConfig+0x38c>)
 8005e6e:	fba3 2302 	umull	r2, r3, r3, r2
 8005e72:	095b      	lsrs	r3, r3, #5
 8005e74:	011e      	lsls	r6, r3, #4
 8005e76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e78:	461c      	mov	r4, r3
 8005e7a:	f04f 0500 	mov.w	r5, #0
 8005e7e:	4622      	mov	r2, r4
 8005e80:	462b      	mov	r3, r5
 8005e82:	1891      	adds	r1, r2, r2
 8005e84:	6339      	str	r1, [r7, #48]	; 0x30
 8005e86:	415b      	adcs	r3, r3
 8005e88:	637b      	str	r3, [r7, #52]	; 0x34
 8005e8a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005e8e:	1912      	adds	r2, r2, r4
 8005e90:	eb45 0303 	adc.w	r3, r5, r3
 8005e94:	f04f 0000 	mov.w	r0, #0
 8005e98:	f04f 0100 	mov.w	r1, #0
 8005e9c:	00d9      	lsls	r1, r3, #3
 8005e9e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ea2:	00d0      	lsls	r0, r2, #3
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	1911      	adds	r1, r2, r4
 8005eaa:	65b9      	str	r1, [r7, #88]	; 0x58
 8005eac:	416b      	adcs	r3, r5
 8005eae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005eb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	f04f 0300 	mov.w	r3, #0
 8005eba:	1891      	adds	r1, r2, r2
 8005ebc:	62b9      	str	r1, [r7, #40]	; 0x28
 8005ebe:	415b      	adcs	r3, r3
 8005ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ec2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ec6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005eca:	f7fa fd73 	bl	80009b4 <__aeabi_uldivmod>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	4b8c      	ldr	r3, [pc, #560]	; (8006104 <UART_SetConfig+0x38c>)
 8005ed4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ed8:	095b      	lsrs	r3, r3, #5
 8005eda:	2164      	movs	r1, #100	; 0x64
 8005edc:	fb01 f303 	mul.w	r3, r1, r3
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	00db      	lsls	r3, r3, #3
 8005ee4:	3332      	adds	r3, #50	; 0x32
 8005ee6:	4a87      	ldr	r2, [pc, #540]	; (8006104 <UART_SetConfig+0x38c>)
 8005ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8005eec:	095b      	lsrs	r3, r3, #5
 8005eee:	005b      	lsls	r3, r3, #1
 8005ef0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005ef4:	441e      	add	r6, r3
 8005ef6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f04f 0100 	mov.w	r1, #0
 8005efe:	4602      	mov	r2, r0
 8005f00:	460b      	mov	r3, r1
 8005f02:	1894      	adds	r4, r2, r2
 8005f04:	623c      	str	r4, [r7, #32]
 8005f06:	415b      	adcs	r3, r3
 8005f08:	627b      	str	r3, [r7, #36]	; 0x24
 8005f0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f0e:	1812      	adds	r2, r2, r0
 8005f10:	eb41 0303 	adc.w	r3, r1, r3
 8005f14:	f04f 0400 	mov.w	r4, #0
 8005f18:	f04f 0500 	mov.w	r5, #0
 8005f1c:	00dd      	lsls	r5, r3, #3
 8005f1e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005f22:	00d4      	lsls	r4, r2, #3
 8005f24:	4622      	mov	r2, r4
 8005f26:	462b      	mov	r3, r5
 8005f28:	1814      	adds	r4, r2, r0
 8005f2a:	653c      	str	r4, [r7, #80]	; 0x50
 8005f2c:	414b      	adcs	r3, r1
 8005f2e:	657b      	str	r3, [r7, #84]	; 0x54
 8005f30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	461a      	mov	r2, r3
 8005f36:	f04f 0300 	mov.w	r3, #0
 8005f3a:	1891      	adds	r1, r2, r2
 8005f3c:	61b9      	str	r1, [r7, #24]
 8005f3e:	415b      	adcs	r3, r3
 8005f40:	61fb      	str	r3, [r7, #28]
 8005f42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f46:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005f4a:	f7fa fd33 	bl	80009b4 <__aeabi_uldivmod>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	4b6c      	ldr	r3, [pc, #432]	; (8006104 <UART_SetConfig+0x38c>)
 8005f54:	fba3 1302 	umull	r1, r3, r3, r2
 8005f58:	095b      	lsrs	r3, r3, #5
 8005f5a:	2164      	movs	r1, #100	; 0x64
 8005f5c:	fb01 f303 	mul.w	r3, r1, r3
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	00db      	lsls	r3, r3, #3
 8005f64:	3332      	adds	r3, #50	; 0x32
 8005f66:	4a67      	ldr	r2, [pc, #412]	; (8006104 <UART_SetConfig+0x38c>)
 8005f68:	fba2 2303 	umull	r2, r3, r2, r3
 8005f6c:	095b      	lsrs	r3, r3, #5
 8005f6e:	f003 0207 	and.w	r2, r3, #7
 8005f72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4432      	add	r2, r6
 8005f78:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f7a:	e0b9      	b.n	80060f0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f7e:	461c      	mov	r4, r3
 8005f80:	f04f 0500 	mov.w	r5, #0
 8005f84:	4622      	mov	r2, r4
 8005f86:	462b      	mov	r3, r5
 8005f88:	1891      	adds	r1, r2, r2
 8005f8a:	6139      	str	r1, [r7, #16]
 8005f8c:	415b      	adcs	r3, r3
 8005f8e:	617b      	str	r3, [r7, #20]
 8005f90:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005f94:	1912      	adds	r2, r2, r4
 8005f96:	eb45 0303 	adc.w	r3, r5, r3
 8005f9a:	f04f 0000 	mov.w	r0, #0
 8005f9e:	f04f 0100 	mov.w	r1, #0
 8005fa2:	00d9      	lsls	r1, r3, #3
 8005fa4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005fa8:	00d0      	lsls	r0, r2, #3
 8005faa:	4602      	mov	r2, r0
 8005fac:	460b      	mov	r3, r1
 8005fae:	eb12 0804 	adds.w	r8, r2, r4
 8005fb2:	eb43 0905 	adc.w	r9, r3, r5
 8005fb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f04f 0100 	mov.w	r1, #0
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	f04f 0300 	mov.w	r3, #0
 8005fc8:	008b      	lsls	r3, r1, #2
 8005fca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005fce:	0082      	lsls	r2, r0, #2
 8005fd0:	4640      	mov	r0, r8
 8005fd2:	4649      	mov	r1, r9
 8005fd4:	f7fa fcee 	bl	80009b4 <__aeabi_uldivmod>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	460b      	mov	r3, r1
 8005fdc:	4b49      	ldr	r3, [pc, #292]	; (8006104 <UART_SetConfig+0x38c>)
 8005fde:	fba3 2302 	umull	r2, r3, r3, r2
 8005fe2:	095b      	lsrs	r3, r3, #5
 8005fe4:	011e      	lsls	r6, r3, #4
 8005fe6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f04f 0100 	mov.w	r1, #0
 8005fee:	4602      	mov	r2, r0
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	1894      	adds	r4, r2, r2
 8005ff4:	60bc      	str	r4, [r7, #8]
 8005ff6:	415b      	adcs	r3, r3
 8005ff8:	60fb      	str	r3, [r7, #12]
 8005ffa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ffe:	1812      	adds	r2, r2, r0
 8006000:	eb41 0303 	adc.w	r3, r1, r3
 8006004:	f04f 0400 	mov.w	r4, #0
 8006008:	f04f 0500 	mov.w	r5, #0
 800600c:	00dd      	lsls	r5, r3, #3
 800600e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006012:	00d4      	lsls	r4, r2, #3
 8006014:	4622      	mov	r2, r4
 8006016:	462b      	mov	r3, r5
 8006018:	1814      	adds	r4, r2, r0
 800601a:	64bc      	str	r4, [r7, #72]	; 0x48
 800601c:	414b      	adcs	r3, r1
 800601e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006020:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	4618      	mov	r0, r3
 8006026:	f04f 0100 	mov.w	r1, #0
 800602a:	f04f 0200 	mov.w	r2, #0
 800602e:	f04f 0300 	mov.w	r3, #0
 8006032:	008b      	lsls	r3, r1, #2
 8006034:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006038:	0082      	lsls	r2, r0, #2
 800603a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800603e:	f7fa fcb9 	bl	80009b4 <__aeabi_uldivmod>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4b2f      	ldr	r3, [pc, #188]	; (8006104 <UART_SetConfig+0x38c>)
 8006048:	fba3 1302 	umull	r1, r3, r3, r2
 800604c:	095b      	lsrs	r3, r3, #5
 800604e:	2164      	movs	r1, #100	; 0x64
 8006050:	fb01 f303 	mul.w	r3, r1, r3
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	011b      	lsls	r3, r3, #4
 8006058:	3332      	adds	r3, #50	; 0x32
 800605a:	4a2a      	ldr	r2, [pc, #168]	; (8006104 <UART_SetConfig+0x38c>)
 800605c:	fba2 2303 	umull	r2, r3, r2, r3
 8006060:	095b      	lsrs	r3, r3, #5
 8006062:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006066:	441e      	add	r6, r3
 8006068:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800606a:	4618      	mov	r0, r3
 800606c:	f04f 0100 	mov.w	r1, #0
 8006070:	4602      	mov	r2, r0
 8006072:	460b      	mov	r3, r1
 8006074:	1894      	adds	r4, r2, r2
 8006076:	603c      	str	r4, [r7, #0]
 8006078:	415b      	adcs	r3, r3
 800607a:	607b      	str	r3, [r7, #4]
 800607c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006080:	1812      	adds	r2, r2, r0
 8006082:	eb41 0303 	adc.w	r3, r1, r3
 8006086:	f04f 0400 	mov.w	r4, #0
 800608a:	f04f 0500 	mov.w	r5, #0
 800608e:	00dd      	lsls	r5, r3, #3
 8006090:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006094:	00d4      	lsls	r4, r2, #3
 8006096:	4622      	mov	r2, r4
 8006098:	462b      	mov	r3, r5
 800609a:	eb12 0a00 	adds.w	sl, r2, r0
 800609e:	eb43 0b01 	adc.w	fp, r3, r1
 80060a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f04f 0100 	mov.w	r1, #0
 80060ac:	f04f 0200 	mov.w	r2, #0
 80060b0:	f04f 0300 	mov.w	r3, #0
 80060b4:	008b      	lsls	r3, r1, #2
 80060b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80060ba:	0082      	lsls	r2, r0, #2
 80060bc:	4650      	mov	r0, sl
 80060be:	4659      	mov	r1, fp
 80060c0:	f7fa fc78 	bl	80009b4 <__aeabi_uldivmod>
 80060c4:	4602      	mov	r2, r0
 80060c6:	460b      	mov	r3, r1
 80060c8:	4b0e      	ldr	r3, [pc, #56]	; (8006104 <UART_SetConfig+0x38c>)
 80060ca:	fba3 1302 	umull	r1, r3, r3, r2
 80060ce:	095b      	lsrs	r3, r3, #5
 80060d0:	2164      	movs	r1, #100	; 0x64
 80060d2:	fb01 f303 	mul.w	r3, r1, r3
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	011b      	lsls	r3, r3, #4
 80060da:	3332      	adds	r3, #50	; 0x32
 80060dc:	4a09      	ldr	r2, [pc, #36]	; (8006104 <UART_SetConfig+0x38c>)
 80060de:	fba2 2303 	umull	r2, r3, r2, r3
 80060e2:	095b      	lsrs	r3, r3, #5
 80060e4:	f003 020f 	and.w	r2, r3, #15
 80060e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4432      	add	r2, r6
 80060ee:	609a      	str	r2, [r3, #8]
}
 80060f0:	bf00      	nop
 80060f2:	377c      	adds	r7, #124	; 0x7c
 80060f4:	46bd      	mov	sp, r7
 80060f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060fa:	bf00      	nop
 80060fc:	40011000 	.word	0x40011000
 8006100:	40011400 	.word	0x40011400
 8006104:	51eb851f 	.word	0x51eb851f

08006108 <__libc_init_array>:
 8006108:	b570      	push	{r4, r5, r6, lr}
 800610a:	4d0d      	ldr	r5, [pc, #52]	; (8006140 <__libc_init_array+0x38>)
 800610c:	4c0d      	ldr	r4, [pc, #52]	; (8006144 <__libc_init_array+0x3c>)
 800610e:	1b64      	subs	r4, r4, r5
 8006110:	10a4      	asrs	r4, r4, #2
 8006112:	2600      	movs	r6, #0
 8006114:	42a6      	cmp	r6, r4
 8006116:	d109      	bne.n	800612c <__libc_init_array+0x24>
 8006118:	4d0b      	ldr	r5, [pc, #44]	; (8006148 <__libc_init_array+0x40>)
 800611a:	4c0c      	ldr	r4, [pc, #48]	; (800614c <__libc_init_array+0x44>)
 800611c:	f000 f820 	bl	8006160 <_init>
 8006120:	1b64      	subs	r4, r4, r5
 8006122:	10a4      	asrs	r4, r4, #2
 8006124:	2600      	movs	r6, #0
 8006126:	42a6      	cmp	r6, r4
 8006128:	d105      	bne.n	8006136 <__libc_init_array+0x2e>
 800612a:	bd70      	pop	{r4, r5, r6, pc}
 800612c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006130:	4798      	blx	r3
 8006132:	3601      	adds	r6, #1
 8006134:	e7ee      	b.n	8006114 <__libc_init_array+0xc>
 8006136:	f855 3b04 	ldr.w	r3, [r5], #4
 800613a:	4798      	blx	r3
 800613c:	3601      	adds	r6, #1
 800613e:	e7f2      	b.n	8006126 <__libc_init_array+0x1e>
 8006140:	080061a0 	.word	0x080061a0
 8006144:	080061a0 	.word	0x080061a0
 8006148:	080061a0 	.word	0x080061a0
 800614c:	080061a4 	.word	0x080061a4

08006150 <memset>:
 8006150:	4402      	add	r2, r0
 8006152:	4603      	mov	r3, r0
 8006154:	4293      	cmp	r3, r2
 8006156:	d100      	bne.n	800615a <memset+0xa>
 8006158:	4770      	bx	lr
 800615a:	f803 1b01 	strb.w	r1, [r3], #1
 800615e:	e7f9      	b.n	8006154 <memset+0x4>

08006160 <_init>:
 8006160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006162:	bf00      	nop
 8006164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006166:	bc08      	pop	{r3}
 8006168:	469e      	mov	lr, r3
 800616a:	4770      	bx	lr

0800616c <_fini>:
 800616c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800616e:	bf00      	nop
 8006170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006172:	bc08      	pop	{r3}
 8006174:	469e      	mov	lr, r3
 8006176:	4770      	bx	lr
