module keyall_tb();
wire [1407:0] kall;
reg[127:0] key;
reg clk;
wire finish;
Invkeyall #(128) k1(clk,key,kall,finish);
initial 
begin 
clk=1;
key=128'h000102030405060708090a0b0c0d0e0f;
end

always
begin
#50;
clk=~clk;
end
endmodule