From cd70e742e7dca9d17c10368938552e269d06a0dc Mon Sep 17 00:00:00 2001
From: Xulin Sun <xulin.sun@windriver.com>
Date: Wed, 20 Dec 2017 13:48:45 +0800
Subject: [PATCH 406/532] Revert "clk: pll: zynqmp: Remove the disable for pll"

This reverts commit c435cc76a13f8ac7a6e1d207c9a54af5ded73324.

With the current pmufw the disable of pll does not seem to work as
expected.

Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/clk/zynqmp/pll.c | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/drivers/clk/zynqmp/pll.c b/drivers/clk/zynqmp/pll.c
index e19ec62..668a2bd 100644
--- a/drivers/clk/zynqmp/pll.c
+++ b/drivers/clk/zynqmp/pll.c
@@ -272,8 +272,28 @@ static int zynqmp_pll_enable(struct clk_hw *hw)
 	return 0;
 }
 
+/**
+ * zynqmp_pll_disable - Disable clock
+ * @hw:		Handle between common and hardware-specific interfaces
+ *
+ */
+static void zynqmp_pll_disable(struct clk_hw *hw)
+{
+	struct zynqmp_pll *clk = to_zynqmp_pll(hw);
+
+	if (!zynqmp_pll_is_enabled(hw))
+		return;
+
+	pr_info("PLL: shutdown\n");
+
+	/* shut down PLL */
+	zynqmp_pm_mmio_write((u32)(ulong)clk->pll_ctrl, PLLCTRL_RESET_MASK,
+				PLLCTRL_RESET_VAL);
+}
+
 static const struct clk_ops zynqmp_pll_ops = {
 	.enable = zynqmp_pll_enable,
+	.disable = zynqmp_pll_disable,
 	.is_enabled = zynqmp_pll_is_enabled,
 	.round_rate = zynqmp_pll_round_rate,
 	.recalc_rate = zynqmp_pll_recalc_rate,
-- 
2.7.4

