# HDLBits

## Structure of Directories
### 1. Verilog_language <br />
  **a) basics** <br />
     - *1_wire.v* <br />
     - *2_wires4.v* <br />
     - *3_notgate.v* <br />
     - *4_andgate.v* <br />
     - *5_norgate.v* <br />
     - *6_xnorgate.v* <br />
     - *7_wire_decl.v* <br />
     - *8_chip7458.v* <br />
     
  **b) vectors** <br />
  **c) modules_hierarchy** <br />
  **d) procedures** <br />
  **e) more_verilog_feachers** <br />
### 2. Circuits
       a) Combinational Logic
       b) Sequential Logic
       c) Building Larger Circuits
