Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon May 03 21:38:45 2021
| Host             : DESKTOP-HQ317UF running 64-bit major release  (build 9200)
| Command          : report_power -file plasma_basys3_power_routed.rpt -pb plasma_basys3_power_summary_routed.pb -rpx plasma_basys3_power_routed.rpx
| Design           : plasma_basys3
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.124 |
| Dynamic (W)              | 0.052 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.007 |     2472 |       --- |             --- |
|   LUT as Logic           |     0.005 |     1434 |     20800 |            6.89 |
|   LUT as Distributed RAM |     0.002 |      256 |      9600 |            2.67 |
|   Register               |    <0.001 |      538 |     41600 |            1.29 |
|   CARRY4                 |    <0.001 |       11 |      8150 |            0.13 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       36 |       --- |             --- |
| Signals                  |     0.007 |     1953 |       --- |             --- |
| Block RAM                |     0.009 |        6 |        50 |           12.00 |
| I/O                      |     0.029 |       36 |       106 |           33.96 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.124 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.023 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| plasma_basys3                                |     0.052 |
|   inst_1                                     |    <0.001 |
|   inst_2                                     |     0.014 |
|     u1_cpu                                   |     0.012 |
|       pipeline3.u9_pipeline                  |     0.003 |
|       u1_pc_next                             |    <0.001 |
|       u2_mem_ctrl                            |     0.004 |
|       u4_reg_bank                            |     0.002 |
|         xilinx_16x1d.reg_loop[0].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[0].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[0].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[0].reg_bit2b   |    <0.001 |
|         xilinx_16x1d.reg_loop[10].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[10].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[10].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[10].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[11].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[11].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[11].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[11].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[12].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[12].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[12].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[12].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[13].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[13].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[13].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[13].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[14].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[14].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[14].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[14].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[15].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[15].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[15].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[15].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[16].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[16].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[16].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[16].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[17].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[17].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[17].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[17].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[18].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[18].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[18].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[18].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[19].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[19].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[19].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[19].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[1].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[1].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[1].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[1].reg_bit2b   |    <0.001 |
|         xilinx_16x1d.reg_loop[20].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[20].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[20].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[20].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[21].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[21].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[21].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[21].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[22].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[22].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[22].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[22].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[23].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[23].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[23].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[23].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[24].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[24].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[24].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[24].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[25].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[25].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[25].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[25].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[26].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[26].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[26].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[26].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[27].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[27].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[27].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[27].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[28].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[28].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[28].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[28].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[29].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[29].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[29].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[29].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[2].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[2].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[2].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[2].reg_bit2b   |    <0.001 |
|         xilinx_16x1d.reg_loop[30].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[30].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[30].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[30].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[31].reg_bit1a  |    <0.001 |
|         xilinx_16x1d.reg_loop[31].reg_bit1b  |    <0.001 |
|         xilinx_16x1d.reg_loop[31].reg_bit2a  |    <0.001 |
|         xilinx_16x1d.reg_loop[31].reg_bit2b  |    <0.001 |
|         xilinx_16x1d.reg_loop[3].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[3].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[3].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[3].reg_bit2b   |    <0.001 |
|         xilinx_16x1d.reg_loop[4].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[4].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[4].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[4].reg_bit2b   |    <0.001 |
|         xilinx_16x1d.reg_loop[5].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[5].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[5].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[5].reg_bit2b   |    <0.001 |
|         xilinx_16x1d.reg_loop[6].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[6].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[6].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[6].reg_bit2b   |    <0.001 |
|         xilinx_16x1d.reg_loop[7].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[7].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[7].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[7].reg_bit2b   |    <0.001 |
|         xilinx_16x1d.reg_loop[8].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[8].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[8].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[8].reg_bit2b   |    <0.001 |
|         xilinx_16x1d.reg_loop[9].reg_bit1a   |    <0.001 |
|         xilinx_16x1d.reg_loop[9].reg_bit1b   |    <0.001 |
|         xilinx_16x1d.reg_loop[9].reg_bit2a   |    <0.001 |
|         xilinx_16x1d.reg_loop[9].reg_bit2b   |    <0.001 |
|       u8_mult                                |     0.002 |
|     u2_ram                                   |    <0.001 |
|     u3_uart                                  |    <0.001 |
|   inst_3                                     |     0.009 |
|     U0                                       |     0.009 |
|       inst_blk_mem_gen                       |     0.009 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.009 |
|           valid.cstr                         |     0.009 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_noinit.ram                |     0.002 |
|             ramloop[1].ram.r                 |     0.002 |
|               prim_noinit.ram                |     0.002 |
|             ramloop[2].ram.r                 |     0.002 |
|               prim_noinit.ram                |     0.002 |
|             ramloop[3].ram.r                 |     0.002 |
|               prim_noinit.ram                |     0.002 |
|   inst_4                                     |    <0.001 |
|     clk_div1                                 |    <0.001 |
|     clk_div2                                 |    <0.001 |
|     compteur                                 |    <0.001 |
+----------------------------------------------+-----------+


