;redcode
;assert 1
	SPL 0, <332
	SUB 200, 60
	MOV -32, <-20
	SPL <721, 90
	SPL <721, 90
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	MOV -7, <-20
	ADD -130, 9
	SUB @127, 106
	ADD -130, 9
	SPL 0, <-52
	SUB @0, @2
	ADD @127, 196
	ADD -130, 9
	ADD @127, 196
	ADD -130, 9
	SUB @127, 106
	MOV -7, <-20
	ADD 130, 9
	JMZ <130, 9
	SPL 0, <-302
	SPL 0, <-302
	JMZ <130, 9
	JMZ <130, 9
	JMZ <130, 9
	SUB @0, @2
	ADD 270, 60
	JMZ <130, 9
	JMZ <130, 9
	JMZ <130, 9
	ADD #130, 9
	ADD 3, @520
	ADD 270, 60
	SPL 0, <-54
	MOV -0, @2
	SUB #1, <-29
	SUB @0, @2
	JMP @72, #200
	SUB @0, @2
	MOV -0, @2
	JMZ 210, 906
	SUB 200, 60
	JMP 1, @-29
	SPL 0, <332
	SPL 0, <-52
