package tr.lms.dsl

/**
 * Created by OsmanSelÃ§uk on 28.12.2014.
 */

import scala.virtualization.lms.common._
import scala.reflect.SourceContext
import java.io._

trait DslGen extends ScalaGenNumericOps
with ScalaGenPrimitiveOps with ScalaGenBooleanOps with ScalaGenIfThenElse
with ScalaGenEqual with ScalaGenRangeOps with ScalaGenOrderingOps
with ScalaGenMiscOps with ScalaGenArrayOps with ScalaGenStringOps
with ScalaGenSeqOps with ScalaGenFunctions with ScalaGenWhile
with ScalaGenStaticData with ScalaGenVariables
with ScalaGenObjectOps
with ScalaGenUtilOps {
  val IR: DslExp

  import IR._

  override def quote(x: Exp[Any]) = x match {
    case Const('\n') if x.tp == manifest[Char] => "'\\n'"
    case Const('\t') if x.tp == manifest[Char] => "'\\t'"
    case Const('\0') if x.tp == manifest[Char] => "'\\0'"
    case _ => super.quote(x)
  }
  override def emitNode(sym: Sym[Any], rhs: Def[Any]) = rhs match {
    case IfThenElse(c,Block(Const(true)),Block(Const(false))) =>
      emitValDef(sym, quote(c))
    case PrintF(f:String,xs) =>
      emitValDef(sym, src"printf(${Const(f)::xs})")
    case GenerateComment(s) =>
      stream.println("// "+s)
    case Comment(s, verbose, b) =>
      stream.println("val " + quote(sym) + " = {")
      stream.println("//#" + s)
      if (verbose) {
        stream.println("// generated code for " + s.replace('_', ' '))
      } else {
        stream.println("// generated code")
      }
      emitBlock(b)
      stream.println(quote(getBlockResult(b)))
      stream.println("//#" + s)
      stream.println("}")
    case _ => super.emitNode(sym, rhs)
  }
}