Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 30 00:06:46 2023
| Host         : DESKTOP-S33IK5F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    68          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (120)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: prescl_inst/cs_internal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (120)
--------------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.466        0.000                      0                   91        0.190        0.000                      0                   91        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.466        0.000                      0                   91        0.190        0.000                      0                   91        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.828ns (27.195%)  route 2.217ns (72.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.649     8.342    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575    14.997    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[10]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y122         FDRE (Setup_fdre_C_R)       -0.429    14.808    data_transmit/send_byte/baud_rate_gen/value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.828ns (27.195%)  route 2.217ns (72.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.649     8.342    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575    14.997    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[11]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y122         FDRE (Setup_fdre_C_R)       -0.429    14.808    data_transmit/send_byte/baud_rate_gen/value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.828ns (27.195%)  route 2.217ns (72.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.649     8.342    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575    14.997    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[8]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y122         FDRE (Setup_fdre_C_R)       -0.429    14.808    data_transmit/send_byte/baud_rate_gen/value_reg[8]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.828ns (27.195%)  route 2.217ns (72.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.649     8.342    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575    14.997    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[9]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y122         FDRE (Setup_fdre_C_R)       -0.429    14.808    data_transmit/send_byte/baud_rate_gen/value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.828ns (28.192%)  route 2.109ns (71.808%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.542     8.234    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574    14.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[12]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDRE (Setup_fdre_C_R)       -0.429    14.807    data_transmit/send_byte/baud_rate_gen/value_reg[12]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.828ns (28.192%)  route 2.109ns (71.808%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.542     8.234    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574    14.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[13]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDRE (Setup_fdre_C_R)       -0.429    14.807    data_transmit/send_byte/baud_rate_gen/value_reg[13]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.828ns (28.350%)  route 2.093ns (71.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.525     8.218    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578    15.000    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[0]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y120         FDRE (Setup_fdre_C_R)       -0.429    14.811    data_transmit/send_byte/baud_rate_gen/value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.828ns (28.350%)  route 2.093ns (71.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.525     8.218    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578    15.000    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y120         FDRE (Setup_fdre_C_R)       -0.429    14.811    data_transmit/send_byte/baud_rate_gen/value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.828ns (28.350%)  route 2.093ns (71.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.525     8.218    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578    15.000    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y120         FDRE (Setup_fdre_C_R)       -0.429    14.811    data_transmit/send_byte/baud_rate_gen/value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.828ns (28.350%)  route 2.093ns (71.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.695     5.297    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.881     6.634    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X2Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.514     7.272    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.124     7.396 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.173     7.569    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.693 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.525     8.218    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578    15.000    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[3]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y120         FDRE (Setup_fdre_C_R)       -0.429    14.811    data_transmit/send_byte/baud_rate_gen/value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.737%)  route 0.115ns (41.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  data_transmit/send_byte/controller/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.115     1.787    data_transmit/send_byte/controller/FSM_onehot_state_reg_n_0_[4]
    SLICE_X6Y121         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.021    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y121         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X6Y121         FDRE (Hold_fdre_C_D)         0.076     1.596    data_transmit/send_byte/controller/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/PISO/data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/PISO/data_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.506    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDSE (Prop_fdse_C_Q)         0.128     1.634 r  data_transmit/send_byte/PISO/data_reg[1]/Q
                         net (fo=1, routed)           0.054     1.689    data_transmit/send_byte/PISO/data_reg_n_0_[1]
    SLICE_X7Y122         LUT2 (Prop_lut2_I0_O)        0.099     1.788 r  data_transmit/send_byte/PISO/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    data_transmit/send_byte/PISO/data[0]_i_1_n_0
    SLICE_X7Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     2.020    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X7Y122         FDSE (Hold_fdse_C_D)         0.091     1.597    data_transmit/send_byte/PISO/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/PISO/data_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/PISO/data_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.506    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  data_transmit/send_byte/PISO/data_reg[0]/Q
                         net (fo=1, routed)           0.153     1.801    data_transmit/send_byte/PISO/data_reg_n_0_[0]
    SLICE_X5Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     2.020    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C
                         clock pessimism             -0.500     1.519    
    SLICE_X5Y122         FDSE (Hold_fdse_C_D)         0.070     1.589    data_transmit/send_byte/PISO/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.506    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y121         FDSE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  data_transmit/send_byte/controller/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.122     1.793    data_transmit/send_byte/controller/write_data_i
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     2.022    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.059     1.580    data_transmit/send_byte/controller/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/ce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.505    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  data_transmit/send_byte/baud_rate_gen/value_reg[12]/Q
                         net (fo=3, routed)           0.162     1.809    data_transmit/send_byte/baud_rate_gen/value_reg[12]
    SLICE_X2Y122         LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  data_transmit/send_byte/baud_rate_gen/ce_i_1/O
                         net (fo=1, routed)           0.000     1.854    data_transmit/send_byte/baud_rate_gen/ce_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     2.023    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/ce_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.120     1.640    data_transmit/send_byte/baud_rate_gen/ce_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.506    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y121         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  data_transmit/send_byte/controller/FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           0.121     1.791    data_transmit/send_byte/controller/FSM_onehot_state_reg_n_0_[5]
    SLICE_X6Y121         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.021    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y121         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X6Y121         FDRE (Hold_fdre_C_D)         0.060     1.566    data_transmit/send_byte/controller/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 prescl_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescl_inst/cs_internal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.285%)  route 0.194ns (50.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.569     1.488    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  prescl_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  prescl_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.194     1.824    prescl_inst/count_reg_n_0_[2]
    SLICE_X63Y96         LUT4 (Prop_lut4_I2_O)        0.048     1.872 r  prescl_inst/cs_internal_i_1/O
                         net (fo=1, routed)           0.000     1.872    prescl_inst/cs_internal_i_1_n_0
    SLICE_X63Y96         FDRE                                         r  prescl_inst/cs_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.839     2.004    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  prescl_inst/cs_internal_reg/C
                         clock pessimism             -0.479     1.524    
    SLICE_X63Y96         FDRE (Hold_fdre_C_D)         0.107     1.631    prescl_inst/cs_internal_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 prescl_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescl_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.465%)  route 0.190ns (50.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.568     1.487    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  prescl_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  prescl_inst/count_reg[0]/Q
                         net (fo=9, routed)           0.190     1.818    prescl_inst/count_reg_n_0_[0]
    SLICE_X64Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.863 r  prescl_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    prescl_inst/p_0_in[2]
    SLICE_X64Y97         FDRE                                         r  prescl_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.841     2.006    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  prescl_inst/count_reg[2]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.091     1.617    prescl_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 prescl_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescl_inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.885%)  route 0.194ns (51.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.569     1.488    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  prescl_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  prescl_inst/count_reg[2]/Q
                         net (fo=8, routed)           0.194     1.824    prescl_inst/count_reg_n_0_[2]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.869 r  prescl_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    prescl_inst/p_0_in[0]
    SLICE_X63Y96         FDRE                                         r  prescl_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.839     2.004    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  prescl_inst/count_reg[0]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X63Y96         FDRE (Hold_fdre_C_D)         0.091     1.615    prescl_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.716%)  route 0.122ns (45.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.506    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y121         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.148     1.654 r  data_transmit/send_byte/controller/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.122     1.777    data_transmit/send_byte/controller/FSM_onehot_state_reg_n_0_[8]
    SLICE_X6Y121         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.021    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y121         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X6Y121         FDRE (Hold_fdre_C_D)         0.011     1.517    data_transmit/send_byte/controller/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    X_before_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    X_before_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    X_before_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    X_before_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    X_before_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    X_before_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    X_before_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y123    X_before_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y123    X_before_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    X_before_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.482ns (60.300%)  route 2.951ns (39.700%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE                         0.000     0.000 r  spi_inst/sclk_reg_reg/C
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  spi_inst/sclk_reg_reg/Q
                         net (fo=2, routed)           0.848     1.267    spi_inst/sclk_reg
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.327     1.594 r  spi_inst/ACL_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.103     3.697    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.736     7.433 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.433    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 1.076ns (15.820%)  route 5.725ns (84.180%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE                         0.000     0.000 r  spi_inst/FSM_sequential_state_reg[6]/C
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/FSM_sequential_state_reg[6]/Q
                         net (fo=29, routed)          1.554     2.010    spi_inst/state__0[6]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     2.134 f  spi_inst/counter[0]_i_6/O
                         net (fo=2, routed)           0.806     2.939    spi_inst/counter[0]_i_6_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.124     3.063 f  spi_inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.861     3.924    spi_inst/counter[0]_i_3_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.124     4.048 f  spi_inst/counter[0]_i_2/O
                         net (fo=2, routed)           0.808     4.856    spi_inst/counter[0]_i_2_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     4.980 r  spi_inst/FSM_sequential_state[6]_i_6/O
                         net (fo=1, routed)           0.843     5.822    spi_inst/FSM_sequential_state[6]_i_6_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I3_O)        0.124     5.946 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.855     6.801    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y123         FDRE                                         r  spi_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 1.076ns (15.820%)  route 5.725ns (84.180%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE                         0.000     0.000 r  spi_inst/FSM_sequential_state_reg[6]/C
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/FSM_sequential_state_reg[6]/Q
                         net (fo=29, routed)          1.554     2.010    spi_inst/state__0[6]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     2.134 f  spi_inst/counter[0]_i_6/O
                         net (fo=2, routed)           0.806     2.939    spi_inst/counter[0]_i_6_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.124     3.063 f  spi_inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.861     3.924    spi_inst/counter[0]_i_3_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.124     4.048 f  spi_inst/counter[0]_i_2/O
                         net (fo=2, routed)           0.808     4.856    spi_inst/counter[0]_i_2_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     4.980 r  spi_inst/FSM_sequential_state[6]_i_6/O
                         net (fo=1, routed)           0.843     5.822    spi_inst/FSM_sequential_state[6]_i_6_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I3_O)        0.124     5.946 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.855     6.801    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y123         FDRE                                         r  spi_inst/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 1.076ns (17.090%)  route 5.220ns (82.910%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE                         0.000     0.000 r  spi_inst/FSM_sequential_state_reg[6]/C
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/FSM_sequential_state_reg[6]/Q
                         net (fo=29, routed)          1.554     2.010    spi_inst/state__0[6]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     2.134 f  spi_inst/counter[0]_i_6/O
                         net (fo=2, routed)           0.806     2.939    spi_inst/counter[0]_i_6_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.124     3.063 f  spi_inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.861     3.924    spi_inst/counter[0]_i_3_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.124     4.048 f  spi_inst/counter[0]_i_2/O
                         net (fo=2, routed)           0.808     4.856    spi_inst/counter[0]_i_2_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     4.980 r  spi_inst/FSM_sequential_state[6]_i_6/O
                         net (fo=1, routed)           0.843     5.822    spi_inst/FSM_sequential_state[6]_i_6_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I3_O)        0.124     5.946 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.350     6.296    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  spi_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 1.076ns (17.090%)  route 5.220ns (82.910%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE                         0.000     0.000 r  spi_inst/FSM_sequential_state_reg[6]/C
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/FSM_sequential_state_reg[6]/Q
                         net (fo=29, routed)          1.554     2.010    spi_inst/state__0[6]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     2.134 f  spi_inst/counter[0]_i_6/O
                         net (fo=2, routed)           0.806     2.939    spi_inst/counter[0]_i_6_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.124     3.063 f  spi_inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.861     3.924    spi_inst/counter[0]_i_3_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.124     4.048 f  spi_inst/counter[0]_i_2/O
                         net (fo=2, routed)           0.808     4.856    spi_inst/counter[0]_i_2_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     4.980 r  spi_inst/FSM_sequential_state[6]_i_6/O
                         net (fo=1, routed)           0.843     5.822    spi_inst/FSM_sequential_state[6]_i_6_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I3_O)        0.124     5.946 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.350     6.296    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  spi_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 1.076ns (17.090%)  route 5.220ns (82.910%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE                         0.000     0.000 r  spi_inst/FSM_sequential_state_reg[6]/C
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/FSM_sequential_state_reg[6]/Q
                         net (fo=29, routed)          1.554     2.010    spi_inst/state__0[6]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     2.134 f  spi_inst/counter[0]_i_6/O
                         net (fo=2, routed)           0.806     2.939    spi_inst/counter[0]_i_6_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.124     3.063 f  spi_inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.861     3.924    spi_inst/counter[0]_i_3_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.124     4.048 f  spi_inst/counter[0]_i_2/O
                         net (fo=2, routed)           0.808     4.856    spi_inst/counter[0]_i_2_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     4.980 r  spi_inst/FSM_sequential_state[6]_i_6/O
                         net (fo=1, routed)           0.843     5.822    spi_inst/FSM_sequential_state[6]_i_6_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I3_O)        0.124     5.946 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.350     6.296    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  spi_inst/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 1.076ns (17.090%)  route 5.220ns (82.910%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE                         0.000     0.000 r  spi_inst/FSM_sequential_state_reg[6]/C
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/FSM_sequential_state_reg[6]/Q
                         net (fo=29, routed)          1.554     2.010    spi_inst/state__0[6]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     2.134 f  spi_inst/counter[0]_i_6/O
                         net (fo=2, routed)           0.806     2.939    spi_inst/counter[0]_i_6_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.124     3.063 f  spi_inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.861     3.924    spi_inst/counter[0]_i_3_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.124     4.048 f  spi_inst/counter[0]_i_2/O
                         net (fo=2, routed)           0.808     4.856    spi_inst/counter[0]_i_2_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     4.980 r  spi_inst/FSM_sequential_state[6]_i_6/O
                         net (fo=1, routed)           0.843     5.822    spi_inst/FSM_sequential_state[6]_i_6_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I3_O)        0.124     5.946 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.350     6.296    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  spi_inst/FSM_sequential_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 1.076ns (17.090%)  route 5.220ns (82.910%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE                         0.000     0.000 r  spi_inst/FSM_sequential_state_reg[6]/C
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/FSM_sequential_state_reg[6]/Q
                         net (fo=29, routed)          1.554     2.010    spi_inst/state__0[6]
    SLICE_X3Y128         LUT3 (Prop_lut3_I0_O)        0.124     2.134 f  spi_inst/counter[0]_i_6/O
                         net (fo=2, routed)           0.806     2.939    spi_inst/counter[0]_i_6_n_0
    SLICE_X2Y128         LUT6 (Prop_lut6_I4_O)        0.124     3.063 f  spi_inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.861     3.924    spi_inst/counter[0]_i_3_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.124     4.048 f  spi_inst/counter[0]_i_2/O
                         net (fo=2, routed)           0.808     4.856    spi_inst/counter[0]_i_2_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     4.980 r  spi_inst/FSM_sequential_state[6]_i_6/O
                         net (fo=1, routed)           0.843     5.822    spi_inst/FSM_sequential_state[6]_i_6_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I3_O)        0.124     5.946 r  spi_inst/FSM_sequential_state[6]_i_1/O
                         net (fo=7, routed)           0.350     6.296    spi_inst/FSM_sequential_state[6]_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  spi_inst/FSM_sequential_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/mosi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.060ns (65.856%)  route 2.105ns (34.144%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE                         0.000     0.000 r  spi_inst/mosi_reg/C
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  spi_inst/mosi_reg/Q
                         net (fo=1, routed)           2.105     2.623    ACL_MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.542     6.165 r  ACL_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     6.165    ACL_MOSI
    F14                                                               r  ACL_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/cs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_CSN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.994ns (70.537%)  route 1.668ns (29.463%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE                         0.000     0.000 r  spi_inst/cs_reg/C
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  spi_inst/cs_reg/Q
                         net (fo=1, routed)           1.668     2.124    ACL_CSN_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     5.663 r  ACL_CSN_OBUF_inst/O
                         net (fo=0)                   0.000     5.663    ACL_CSN
    D15                                                               r  ACL_CSN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE                         0.000     0.000 r  spi_inst/x_reg[2]/C
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[2]/Q
                         net (fo=2, routed)           0.113     0.254    spi_inst/x_reg_n_0_[2]
    SLICE_X6Y125         FDRE                                         r  spi_inst/x_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.262%)  route 0.119ns (45.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE                         0.000     0.000 r  spi_inst/x_reg[10]/C
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[10]/Q
                         net (fo=2, routed)           0.119     0.260    spi_inst/x_reg_n_0_[10]
    SLICE_X5Y124         FDRE                                         r  spi_inst/x_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE                         0.000     0.000 r  spi_inst/x_reg[6]/C
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[6]/Q
                         net (fo=2, routed)           0.127     0.268    spi_inst/x_reg_n_0_[6]
    SLICE_X5Y124         FDRE                                         r  spi_inst/x_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE                         0.000     0.000 r  spi_inst/x_reg[9]/C
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[9]/Q
                         net (fo=2, routed)           0.130     0.271    spi_inst/x_reg_n_0_[9]
    SLICE_X5Y124         FDRE                                         r  spi_inst/x_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.882%)  route 0.142ns (50.118%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE                         0.000     0.000 r  spi_inst/x_reg[4]/C
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[4]/Q
                         net (fo=2, routed)           0.142     0.283    spi_inst/x_reg_n_0_[4]
    SLICE_X5Y124         FDRE                                         r  spi_inst/x_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE                         0.000     0.000 r  spi_inst/x_reg[11]/C
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  spi_inst/x_reg[11]/Q
                         net (fo=2, routed)           0.121     0.285    spi_inst/x_reg_n_0_[11]
    SLICE_X7Y125         FDRE                                         r  spi_inst/x_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_sequential_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.704%)  route 0.101ns (35.296%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE                         0.000     0.000 r  spi_inst/FSM_sequential_state_reg[1]/C
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.101     0.242    spi_inst/state__0[1]
    SLICE_X5Y126         LUT6 (Prop_lut6_I5_O)        0.045     0.287 r  spi_inst/FSM_sequential_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.287    spi_inst/state__1[4]
    SLICE_X5Y126         FDRE                                         r  spi_inst/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.042%)  route 0.165ns (53.958%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE                         0.000     0.000 r  spi_inst/x_reg[8]/C
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[8]/Q
                         net (fo=2, routed)           0.165     0.306    spi_inst/x_reg_n_0_[8]
    SLICE_X6Y125         FDRE                                         r  spi_inst/x_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.335%)  route 0.170ns (54.665%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE                         0.000     0.000 r  spi_inst/x_reg[0]/C
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[0]/Q
                         net (fo=2, routed)           0.170     0.311    spi_inst/x_reg_n_0_[0]
    SLICE_X5Y124         FDRE                                         r  spi_inst/x_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.592%)  route 0.175ns (55.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE                         0.000     0.000 r  spi_inst/x_reg[1]/C
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[1]/Q
                         net (fo=2, routed)           0.175     0.316    spi_inst/x_reg_n_0_[1]
    SLICE_X6Y125         FDRE                                         r  spi_inst/x_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_transmit/send_byte/PISO/data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 4.011ns (48.718%)  route 4.222ns (51.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.691     5.293    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDSE (Prop_fdse_C_Q)         0.456     5.749 r  data_transmit/send_byte/PISO/data_out_reg/Q
                         net (fo=1, routed)           4.222     9.972    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.527 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.527    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 4.038ns (64.716%)  route 2.202ns (35.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.688     5.290    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  ledr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  ledr_reg/Q
                         net (fo=1, routed)           2.202     8.010    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.530 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000    11.530    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.385ns (71.812%)  route 0.544ns (28.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.584     1.503    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  ledr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  ledr_reg/Q
                         net (fo=1, routed)           0.544     2.211    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.433 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.433    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_transmit/send_byte/PISO/data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.397ns (46.763%)  route 1.590ns (53.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.506    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  data_transmit/send_byte/PISO/data_out_reg/Q
                         net (fo=1, routed)           1.590     3.238    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.494 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.494    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.520ns  (logic 1.631ns (36.082%)  route 2.889ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.225     3.732    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT1 (Prop_lut1_I0_O)        0.124     3.856 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.664     4.520    data_transmit/send_byte/controller/in1
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576     4.998    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.520ns  (logic 1.631ns (36.082%)  route 2.889ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.225     3.732    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT1 (Prop_lut1_I0_O)        0.124     3.856 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.664     4.520    data_transmit/send_byte/controller/in1
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576     4.998    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.520ns  (logic 1.631ns (36.082%)  route 2.889ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.225     3.732    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT1 (Prop_lut1_I0_O)        0.124     3.856 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.664     4.520    data_transmit/send_byte/controller/in1
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576     4.998    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.520ns  (logic 1.631ns (36.082%)  route 2.889ns (63.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.225     3.732    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT1 (Prop_lut1_I0_O)        0.124     3.856 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.664     4.520    data_transmit/send_byte/controller/in1
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576     4.998    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_out_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.499ns  (logic 1.631ns (36.255%)  route 2.868ns (63.745%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.227     3.734    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT2 (Prop_lut2_I1_O)        0.124     3.858 r  data_transmit/send_byte/controller/data_out_i_1/O
                         net (fo=1, routed)           0.640     4.499    data_transmit/send_byte/PISO/data_out_reg_0
    SLICE_X5Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.573     4.995    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y122         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.631ns (36.296%)  route 2.863ns (63.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.225     3.732    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT1 (Prop_lut1_I0_O)        0.124     3.856 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.637     4.494    data_transmit/send_byte/PISO/SS[0]
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.994    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.631ns (36.296%)  route 2.863ns (63.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.225     3.732    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT1 (Prop_lut1_I0_O)        0.124     3.856 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.637     4.494    data_transmit/send_byte/PISO/SS[0]
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.994    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.631ns (36.296%)  route 2.863ns (63.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.225     3.732    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT1 (Prop_lut1_I0_O)        0.124     3.856 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.637     4.494    data_transmit/send_byte/PISO/SS[0]
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.994    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.631ns (36.296%)  route 2.863ns (63.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.225     3.732    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT1 (Prop_lut1_I0_O)        0.124     3.856 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.637     4.494    data_transmit/send_byte/PISO/SS[0]
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.994    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.631ns (36.296%)  route 2.863ns (63.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           2.225     3.732    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X6Y123         LUT1 (Prop_lut1_I0_O)        0.124     3.856 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.637     4.494    data_transmit/send_byte/PISO/SS[0]
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.994    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/x_temp_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.920%)  route 0.115ns (44.080%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[10]/C
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[10]/Q
                         net (fo=3, routed)           0.115     0.261    X[10]
    SLICE_X7Y124         FDRE                                         r  X_before_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  X_before_reg[10]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.133ns (42.718%)  route 0.178ns (57.282%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[9]/C
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  spi_inst/x_temp_reg[9]/Q
                         net (fo=3, routed)           0.178     0.311    X[9]
    SLICE_X7Y124         FDRE                                         r  X_before_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  X_before_reg[9]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.167ns (49.830%)  route 0.168ns (50.170%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[8]/C
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  spi_inst/x_temp_reg[8]/Q
                         net (fo=3, routed)           0.168     0.335    X[8]
    SLICE_X6Y123         FDRE                                         r  X_before_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.852     2.018    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  X_before_reg[8]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.429%)  route 0.215ns (59.571%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[11]/C
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[11]/Q
                         net (fo=3, routed)           0.215     0.361    X[11]
    SLICE_X7Y124         FDRE                                         r  X_before_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  X_before_reg[11]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_transmit/send_byte/PISO/data_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.231ns (62.191%)  route 0.140ns (37.809%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[9]/C
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  spi_inst/x_temp_reg[9]/Q
                         net (fo=3, routed)           0.140     0.273    data_transmit/send_byte/controller/Q[5]
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.098     0.371 r  data_transmit/send_byte/controller/data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.371    data_transmit/send_byte/PISO/data_reg[6]_1
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.852     2.018    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[6]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.621%)  route 0.232ns (61.379%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[4]/C
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[4]/Q
                         net (fo=3, routed)           0.232     0.378    X[4]
    SLICE_X7Y124         FDRE                                         r  X_before_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  X_before_reg[4]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.679%)  route 0.241ns (62.321%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[5]/C
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[5]/Q
                         net (fo=3, routed)           0.241     0.387    X[5]
    SLICE_X6Y123         FDRE                                         r  X_before_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.852     2.018    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  X_before_reg[5]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_transmit/send_byte/PISO/data_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.191ns (48.949%)  route 0.199ns (51.051%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[11]/C
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[11]/Q
                         net (fo=3, routed)           0.199     0.345    spi_inst/xout[11]
    SLICE_X7Y123         LUT2 (Prop_lut2_I0_O)        0.045     0.390 r  spi_inst/data[8]_i_2/O
                         net (fo=1, routed)           0.000     0.390    data_transmit/send_byte/PISO/data_reg[8]_1
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.852     2.018    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y123         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[8]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.167ns (42.269%)  route 0.228ns (57.731%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[1]/C
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  spi_inst/x_temp_reg[1]/Q
                         net (fo=2, routed)           0.228     0.395    X[1]
    SLICE_X7Y124         FDRE                                         r  X_before_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  X_before_reg[1]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.167ns (41.260%)  route 0.238ns (58.740%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[3]/C
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  spi_inst/x_temp_reg[3]/Q
                         net (fo=2, routed)           0.238     0.405    X[3]
    SLICE_X7Y124         FDRE                                         r  X_before_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  X_before_reg[3]/C





