<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>TauLabs: RCC_Exported_Constants</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_128x128.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">TauLabs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___r_c_c___exported___constants.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">RCC_Exported_Constants</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___h_s_e__configuration"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_s_e__configuration.html">HSE_configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_l_l__entry__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_l_l__entry__clock__source.html">PLL_entry_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_l_l__multiplication__factor"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_l_l__multiplication__factor.html">PLL_multiplication_factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_r_e_d_i_v1__division__factor"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_r_e_d_i_v1__division__factor.html">PREDIV1_division_factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_r_e_d_i_v1__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_r_e_d_i_v1__clock__source.html">PREDIV1_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_r_e_d_i_v2__division__factor"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_r_e_d_i_v2__division__factor.html">PREDIV2_division_factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_l_l2__multiplication__factor"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_l_l2__multiplication__factor.html">PLL2_multiplication_factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_l_l3__multiplication__factor"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_l_l3__multiplication__factor.html">PLL3_multiplication_factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___system__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___system__clock__source.html">System_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_h_b__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_h_b__clock__source.html">AHB_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_p_b1___a_p_b2__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_p_b1___a_p_b2__clock__source.html">APB1_APB2_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___interrupt__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt__source.html">RCC_Interrupt_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___u_s_b___device__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_b___device__clock__source.html">USB_Device_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___u_s_b___o_t_g___f_s__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_b___o_t_g___f_s__clock__source.html">USB_OTG_FS_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s2__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s2__clock__source.html">I2S2_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s3__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s3__clock__source.html">I2S3_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_d_c__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c__clock__source.html">ADC_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_s_e__configuration"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_e__configuration.html">LSE_configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_t_c__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c__clock__source.html">RTC_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_h_b__peripheral"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_h_b__peripheral.html">AHB_peripheral</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_p_b2__peripheral"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_p_b2__peripheral.html">APB2_peripheral</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_p_b1__peripheral"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_p_b1__peripheral.html">APB1_peripheral</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___clock__source__to__output__on___m_c_o__pin"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___clock__source__to__output__on___m_c_o__pin.html">Clock_source_to_output_on_MCO_pin</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___flag"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html">RCC_Flag</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___h_s_e__configuration"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e__configuration.html">RCC_HSE_configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___p_l_l___clock___source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html">RCC_PLL_Clock_Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___p_l_l___multiplication___factor"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html">RCC_PLL_Multiplication_Factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___p_r_e_d_i_v1__division__factor"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_r_e_d_i_v1__division__factor.html">RCC_PREDIV1_division_factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___system___clock___source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html">RCC_System_Clock_Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b___clock___source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html">RCC_AHB_Clock_Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b1___a_p_b2__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2__clock__source.html">RCC_APB1_APB2_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_d_c__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_d_c__clock__source.html">RCC_ADC_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___t_i_m__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___t_i_m__clock__source.html">RCC_TIM_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___i2_c__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i2_c__clock__source.html">RCC_I2C_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___u_s_a_r_t__clock__source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___u_s_a_r_t__clock__source.html">RCC_USART_clock_source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___interrupt___source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt___source.html">RCC_Interrupt_Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___l_s_e__configuration"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e__configuration.html">RCC_LSE_configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___r_t_c___clock___source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html">RCC_RTC_Clock_Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___i2_s___clock___source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i2_s___clock___source.html">RCC_I2S_Clock_Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b1___a_p_b2___clock___source"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html">RCC_APB1_APB2_Clock_Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___l_s_e___configuration"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___configuration.html">RCC_LSE_Configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b1___peripherals"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripherals.html">RCC_AHB1_Peripherals</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b2___peripherals"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripherals.html">RCC_AHB2_Peripherals</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_h_b3___peripherals"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b3___peripherals.html">RCC_AHB3_Peripherals</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b1___peripherals"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripherals.html">RCC_APB1_Peripherals</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___a_p_b2___peripherals"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripherals.html">RCC_APB2_Peripherals</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___m_c_o1___clock___source___prescaler"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source___prescaler.html">RCC_MCO1_Clock_Source_Prescaler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___m_c_o2___clock___source___prescaler"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source___prescaler.html">RCC_MCO2_Clock_Source_Prescaler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga413f6422be11b1334abe60b3bff2e062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a> (<a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>)</td></tr>
<tr class="memdesc:ga413f6422be11b1334abe60b3bff2e062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the RCC clock configuration to the default reset state.  <a href="#ga413f6422be11b1334abe60b3bff2e062">More...</a><br/></td></tr>
<tr class="separator:ga413f6422be11b1334abe60b3bff2e062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f15692614dd048ee4110a056f001dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a> (<a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>)</td></tr>
<tr class="memdesc:gae0f15692614dd048ee4110a056f001dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits for HSE start-up.  <a href="#gae0f15692614dd048ee4110a056f001dc">More...</a><br/></td></tr>
<tr class="separator:gae0f15692614dd048ee4110a056f001dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d6a35f5c2e0f86317c3beb222677fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a> (<a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> HSICalibrationValue)</td></tr>
<tr class="memdesc:gaa2d6a35f5c2e0f86317c3beb222677fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjusts the Internal High Speed oscillator (HSI) calibration value.  <a href="#gaa2d6a35f5c2e0f86317c3beb222677fc">More...</a><br/></td></tr>
<tr class="separator:gaa2d6a35f5c2e0f86317c3beb222677fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6772a1e43765909495f57815ef69e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0c6772a1e43765909495f57815ef69e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Internal High Speed oscillator (HSI).  <a href="#ga0c6772a1e43765909495f57815ef69e2">More...</a><br/></td></tr>
<tr class="separator:ga0c6772a1e43765909495f57815ef69e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2e5a38527f353eb72ac7038e56b0b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga8b2e5a38527f353eb72ac7038e56b0b0">RCC_LSEConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_LSE)</td></tr>
<tr class="memdesc:ga8b2e5a38527f353eb72ac7038e56b0b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the External Low Speed oscillator (LSE).  <a href="#ga8b2e5a38527f353eb72ac7038e56b0b0">More...</a><br/></td></tr>
<tr class="separator:ga8b2e5a38527f353eb72ac7038e56b0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87297d3acc24b565ec461c42503af689"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga87297d3acc24b565ec461c42503af689">RCC_LSEDriveConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_LSEDrive)</td></tr>
<tr class="memdesc:ga87297d3acc24b565ec461c42503af689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the External Low Speed oscillator (LSE) drive capability.  <a href="#ga87297d3acc24b565ec461c42503af689">More...</a><br/></td></tr>
<tr class="separator:ga87297d3acc24b565ec461c42503af689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e3ca29fd154ac2019bba6936d6d5ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga81e3ca29fd154ac2019bba6936d6d5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Internal Low Speed oscillator (LSI).  <a href="#ga81e3ca29fd154ac2019bba6936d6d5ed">More...</a><br/></td></tr>
<tr class="separator:ga81e3ca29fd154ac2019bba6936d6d5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f67634cbe721f2c42f022d2a93229c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga0f67634cbe721f2c42f022d2a93229c8">RCC_PLLConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_PLLSource, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_PLLMul)</td></tr>
<tr class="memdesc:ga0f67634cbe721f2c42f022d2a93229c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the PLL clock source and multiplication factor.  <a href="#ga0f67634cbe721f2c42f022d2a93229c8">More...</a><br/></td></tr>
<tr class="separator:ga0f67634cbe721f2c42f022d2a93229c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dee53c75e58fdb53571716593c2272"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga84dee53c75e58fdb53571716593c2272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the PLL.  <a href="#ga84dee53c75e58fdb53571716593c2272">More...</a><br/></td></tr>
<tr class="separator:ga84dee53c75e58fdb53571716593c2272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafef95d15d42a671f03304f12bda5000"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gaafef95d15d42a671f03304f12bda5000">RCC_PREDIV1Config</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_PREDIV1_Div)</td></tr>
<tr class="memdesc:gaafef95d15d42a671f03304f12bda5000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the PREDIV1 division factor.  <a href="#gaafef95d15d42a671f03304f12bda5000">More...</a><br/></td></tr>
<tr class="separator:gaafef95d15d42a671f03304f12bda5000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff1fd7b9a8a49cdda11b7d7261c3494"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0ff1fd7b9a8a49cdda11b7d7261c3494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Clock Security System.  <a href="#ga0ff1fd7b9a8a49cdda11b7d7261c3494">More...</a><br/></td></tr>
<tr class="separator:ga0ff1fd7b9a8a49cdda11b7d7261c3494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683f340ed905f390bde0d38cb1e734cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga683f340ed905f390bde0d38cb1e734cd">RCC_MCOConfig</a> (<a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RCC_MCOSource)</td></tr>
<tr class="memdesc:ga683f340ed905f390bde0d38cb1e734cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the clock source to output on MCO pin.  <a href="#ga683f340ed905f390bde0d38cb1e734cd">More...</a><br/></td></tr>
<tr class="separator:ga683f340ed905f390bde0d38cb1e734cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_SYSCLKSource)</td></tr>
<tr class="memdesc:ga3551a36a8f0a3dc96a74d6b939048337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the system clock (SYSCLK).  <a href="#ga3551a36a8f0a3dc96a74d6b939048337">More...</a><br/></td></tr>
<tr class="separator:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb32311c208b2a980841c9c884a41ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a> (<a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>)</td></tr>
<tr class="memdesc:gaaeb32311c208b2a980841c9c884a41ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the clock source used as system clock.  <a href="#gaaeb32311c208b2a980841c9c884a41ea">More...</a><br/></td></tr>
<tr class="separator:gaaeb32311c208b2a980841c9c884a41ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_SYSCLK)</td></tr>
<tr class="memdesc:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the AHB clock (HCLK).  <a href="#ga9d0aec72e236c6cdf3a3a82dfb525491">More...</a><br/></td></tr>
<tr class="separator:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448137346d4292985d4e7a61dd1a824f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_HCLK)</td></tr>
<tr class="memdesc:ga448137346d4292985d4e7a61dd1a824f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Low Speed APB clock (PCLK1).  <a href="#ga448137346d4292985d4e7a61dd1a824f">More...</a><br/></td></tr>
<tr class="separator:ga448137346d4292985d4e7a61dd1a824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_HCLK)</td></tr>
<tr class="memdesc:ga09f9c010a4adca9e036da42c2ca6126a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the High Speed APB clock (PCLK2).  <a href="#ga09f9c010a4adca9e036da42c2ca6126a">More...</a><br/></td></tr>
<tr class="separator:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a> (RCC_ClocksTypeDef *RCC_Clocks)</td></tr>
<tr class="memdesc:ga3e9944fd1ed734275222bbb3e3f29993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequencies of different on chip clocks.  <a href="#ga3e9944fd1ed734275222bbb3e3f29993">More...</a><br/></td></tr>
<tr class="separator:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90a1c680d25567cfbd2221f735283d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gad90a1c680d25567cfbd2221f735283d7">RCC_ADCCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_PLLCLK)</td></tr>
<tr class="memdesc:gad90a1c680d25567cfbd2221f735283d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the ADC clock (ADCCLK).  <a href="#gad90a1c680d25567cfbd2221f735283d7">More...</a><br/></td></tr>
<tr class="separator:gad90a1c680d25567cfbd2221f735283d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b58739422650e402e3221fa5510c54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga66b58739422650e402e3221fa5510c54">RCC_I2CCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_I2CCLK)</td></tr>
<tr class="memdesc:ga66b58739422650e402e3221fa5510c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the I2C clock (I2CCLK).  <a href="#ga66b58739422650e402e3221fa5510c54">More...</a><br/></td></tr>
<tr class="separator:ga66b58739422650e402e3221fa5510c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0763c5e329e66734b062fcc13d35d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gaa0763c5e329e66734b062fcc13d35d72">RCC_TIMCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_TIMCLK)</td></tr>
<tr class="memdesc:gaa0763c5e329e66734b062fcc13d35d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the TIM1 and TIM8 clock sources(TIMCLK).  <a href="#gaa0763c5e329e66734b062fcc13d35d72">More...</a><br/></td></tr>
<tr class="separator:gaa0763c5e329e66734b062fcc13d35d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2c34ecdf16a77b6975ad69525aa7cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga0d2c34ecdf16a77b6975ad69525aa7cc">RCC_USARTCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_USARTCLK)</td></tr>
<tr class="memdesc:ga0d2c34ecdf16a77b6975ad69525aa7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the USART clock (USARTCLK).  <a href="#ga0d2c34ecdf16a77b6975ad69525aa7cc">More...</a><br/></td></tr>
<tr class="separator:ga0d2c34ecdf16a77b6975ad69525aa7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895b3ff3d143c990f1cd0146aa260081"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga895b3ff3d143c990f1cd0146aa260081">RCC_USBCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_USBCLKSource)</td></tr>
<tr class="memdesc:ga895b3ff3d143c990f1cd0146aa260081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the USB clock (USBCLK).  <a href="#ga895b3ff3d143c990f1cd0146aa260081">More...</a><br/></td></tr>
<tr class="separator:ga895b3ff3d143c990f1cd0146aa260081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1473d8a5a020642966359611c44181b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_RTCCLKSource)</td></tr>
<tr class="memdesc:ga1473d8a5a020642966359611c44181b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the RTC clock (RTCCLK).  <a href="#ga1473d8a5a020642966359611c44181b0">More...</a><br/></td></tr>
<tr class="separator:ga1473d8a5a020642966359611c44181b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9802f84846df2cea8e369234ed13b159"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9802f84846df2cea8e369234ed13b159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the RTC clock.  <a href="#ga9802f84846df2cea8e369234ed13b159">More...</a><br/></td></tr>
<tr class="separator:ga9802f84846df2cea8e369234ed13b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636c3b72f35391e67f12a551b15fa54a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga636c3b72f35391e67f12a551b15fa54a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases the Backup domain reset.  <a href="#ga636c3b72f35391e67f12a551b15fa54a">More...</a><br/></td></tr>
<tr class="separator:ga636c3b72f35391e67f12a551b15fa54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b30d8598b8393bdba9c3fefba3a968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gae0b30d8598b8393bdba9c3fefba3a968">RCC_AHBPeriphClockCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHBPeriph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gae0b30d8598b8393bdba9c3fefba3a968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB peripheral clock.  <a href="#gae0b30d8598b8393bdba9c3fefba3a968">More...</a><br/></td></tr>
<tr class="separator:gae0b30d8598b8393bdba9c3fefba3a968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ff55caf8d835351916b40dd030bc87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga56ff55caf8d835351916b40dd030bc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the High Speed APB (APB2) peripheral clock.  <a href="#ga56ff55caf8d835351916b40dd030bc87">More...</a><br/></td></tr>
<tr class="separator:ga56ff55caf8d835351916b40dd030bc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Low Speed APB (APB1) peripheral clock.  <a href="#gaee7cc5d73af7fe1986fceff8afd3973e">More...</a><br/></td></tr>
<tr class="separator:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6761fbffe7e916c7aa043cabde180a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga0d6761fbffe7e916c7aa043cabde180a">RCC_AHBPeriphResetCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_AHBPeriph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0d6761fbffe7e916c7aa043cabde180a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB peripheral reset.  <a href="#ga0d6761fbffe7e916c7aa043cabde180a">More...</a><br/></td></tr>
<tr class="separator:ga0d6761fbffe7e916c7aa043cabde180a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94553850ac07106a27ee85fec37efdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gad94553850ac07106a27ee85fec37efdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases High Speed APB (APB2) peripheral reset.  <a href="#gad94553850ac07106a27ee85fec37efdf">More...</a><br/></td></tr>
<tr class="separator:gad94553850ac07106a27ee85fec37efdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab197ae4369c10b92640a733b40ed2801"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab197ae4369c10b92640a733b40ed2801"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases Low Speed APB (APB1) peripheral reset.  <a href="#gab197ae4369c10b92640a733b40ed2801">More...</a><br/></td></tr>
<tr class="separator:gab197ae4369c10b92640a733b40ed2801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa953aa226e9ce45300d535941e4dfe2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a> (<a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RCC_IT, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaa953aa226e9ce45300d535941e4dfe2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified RCC interrupts.  <a href="#gaa953aa226e9ce45300d535941e4dfe2f">More...</a><br/></td></tr>
<tr class="separator:gaa953aa226e9ce45300d535941e4dfe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2897bdc52f272031c44fb1f72205d295"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a> (<a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RCC_FLAG)</td></tr>
<tr class="memdesc:ga2897bdc52f272031c44fb1f72205d295"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified RCC flag is set or not.  <a href="#ga2897bdc52f272031c44fb1f72205d295">More...</a><br/></td></tr>
<tr class="separator:ga2897bdc52f272031c44fb1f72205d295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f909dbb15a54124419084ebda97d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a> (<a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>)</td></tr>
<tr class="memdesc:ga53f909dbb15a54124419084ebda97d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the RCC reset flags.  <a href="#ga53f909dbb15a54124419084ebda97d72">More...</a><br/></td></tr>
<tr class="separator:ga53f909dbb15a54124419084ebda97d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6126c99f398ee4be410ad76ae3aee18f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a> (<a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RCC_IT)</td></tr>
<tr class="memdesc:ga6126c99f398ee4be410ad76ae3aee18f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified RCC interrupt has occurred or not.  <a href="#ga6126c99f398ee4be410ad76ae3aee18f">More...</a><br/></td></tr>
<tr class="separator:ga6126c99f398ee4be410ad76ae3aee18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529842d165910f8f87e26115da36089b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a> (<a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RCC_IT)</td></tr>
<tr class="memdesc:ga529842d165910f8f87e26115da36089b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the RCCs interrupt pending bits.  <a href="#ga529842d165910f8f87e26115da36089b">More...</a><br/></td></tr>
<tr class="separator:ga529842d165910f8f87e26115da36089b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gad90a1c680d25567cfbd2221f735283d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_ADCCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_PLLCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the ADC clock (ADCCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PCLK2,:</td><td>defines the ADC clock divider. This clock is derived from the APB2 clock (PCLK2). This parameter can be one of the following values: <ul>
<li>RCC_PCLK2_Div2: ADC clock = PCLK2/2 </li>
<li>RCC_PCLK2_Div4: ADC clock = PCLK2/4 </li>
<li>RCC_PCLK2_Div6: ADC clock = PCLK2/6 </li>
<li>RCC_PCLK2_Div8: ADC clock = PCLK2/8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLCLK,:</td><td>defines the ADC clock divider. This clock is derived from the PLL Clock. This parameter can be one of the following values: <ul>
<li>RCC_ADC12PLLCLK_OFF: ADC12 clock disabled </li>
<li>RCC_ADC12PLLCLK_Div1: ADC12 clock = PLLCLK/1 </li>
<li>RCC_ADC12PLLCLK_Div2: ADC12 clock = PLLCLK/2 </li>
<li>RCC_ADC12PLLCLK_Div4: ADC12 clock = PLLCLK/4 </li>
<li>RCC_ADC12PLLCLK_Div6: ADC12 clock = PLLCLK/6 </li>
<li>RCC_ADC12PLLCLK_Div8: ADC12 clock = PLLCLK/8 </li>
<li>RCC_ADC12PLLCLK_Div10: ADC12 clock = PLLCLK/10 </li>
<li>RCC_ADC12PLLCLK_Div12: ADC12 clock = PLLCLK/12 </li>
<li>RCC_ADC12PLLCLK_Div16: ADC12 clock = PLLCLK/16 </li>
<li>RCC_ADC12PLLCLK_Div32: ADC12 clock = PLLCLK/32 </li>
<li>RCC_ADC12PLLCLK_Div64: ADC12 clock = PLLCLK/64 </li>
<li>RCC_ADC12PLLCLK_Div128: ADC12 clock = PLLCLK/128 </li>
<li>RCC_ADC12PLLCLK_Div256: ADC12 clock = PLLCLK/256 </li>
<li>RCC_ADC34PLLCLK_OFF: ADC34 clock disabled </li>
<li>RCC_ADC34PLLCLK_Div1: ADC34 clock = PLLCLK/1 </li>
<li>RCC_ADC34PLLCLK_Div2: ADC34 clock = PLLCLK/2 </li>
<li>RCC_ADC34PLLCLK_Div4: ADC34 clock = PLLCLK/4 </li>
<li>RCC_ADC34PLLCLK_Div6: ADC34 clock = PLLCLK/6 </li>
<li>RCC_ADC34PLLCLK_Div8: ADC34 clock = PLLCLK/8 </li>
<li>RCC_ADC34PLLCLK_Div10: ADC34 clock = PLLCLK/10 </li>
<li>RCC_ADC34PLLCLK_Div12: ADC34 clock = PLLCLK/12 </li>
<li>RCC_ADC34PLLCLK_Div16: ADC34 clock = PLLCLK/16 </li>
<li>RCC_ADC34PLLCLK_Div32: ADC34 clock = PLLCLK/32 </li>
<li>RCC_ADC34PLLCLK_Div64: ADC34 clock = PLLCLK/64 </li>
<li>RCC_ADC34PLLCLK_Div128: ADC34 clock = PLLCLK/128 </li>
<li>RCC_ADC34PLLCLK_Div256: ADC34 clock = PLLCLK/256 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00765">765</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2d6a35f5c2e0f86317c3beb222677fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AdjustHSICalibrationValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>HSICalibrationValue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Adjusts the Internal High Speed oscillator (HSI) calibration value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">HSICalibrationValue,:</td><td>specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. Refer to the Application Note AN3300 for more details on how to calibrate the HSI. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">HSICalibrationValue,:</td><td>specifies the HSI calibration trimming value. This parameter must be a number between 0 and 0x1F. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">HSICalibrationValue,:</td><td>specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00333">333</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae0b30d8598b8393bdba9c3fefba3a968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHBPeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHBPeriph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB peripheral to gates its clock.</td></tr>
  </table>
  </dd>
</dl>
<p>For <b>STM32_Connectivity_line_devices</b>, this parameter can be any combination of the following values: </p>
<ul>
<li>RCC_AHBPeriph_DMA1 </li>
<li>RCC_AHBPeriph_DMA2 </li>
<li>RCC_AHBPeriph_SRAM </li>
<li>RCC_AHBPeriph_FLITF </li>
<li>RCC_AHBPeriph_CRC </li>
<li>RCC_AHBPeriph_OTG_FS </li>
<li>RCC_AHBPeriph_ETH_MAC </li>
<li>RCC_AHBPeriph_ETH_MAC_Tx </li>
<li>RCC_AHBPeriph_ETH_MAC_Rx</li>
</ul>
<p>For <b>other_STM32_devices</b>, this parameter can be any combination of the following values: </p>
<ul>
<li>RCC_AHBPeriph_DMA1 </li>
<li>RCC_AHBPeriph_DMA2 </li>
<li>RCC_AHBPeriph_SRAM </li>
<li>RCC_AHBPeriph_FLITF </li>
<li>RCC_AHBPeriph_CRC </li>
<li>RCC_AHBPeriph_FSMC </li>
<li>RCC_AHBPeriph_SDIO</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>SRAM and FLITF clock can be disabled only during sleep mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHBPeriph_GPIOA </li>
<li>RCC_AHBPeriph_GPIOB </li>
<li>RCC_AHBPeriph_GPIOC </li>
<li>RCC_AHBPeriph_GPIOD </li>
<li>RCC_AHBPeriph_GPIOE </li>
<li>RCC_AHBPeriph_GPIOF </li>
<li>RCC_AHBPeriph_TS </li>
<li>RCC_AHBPeriph_CRC </li>
<li>RCC_AHBPeriph_FLITF (has effect only when the Flash memory is in power down mode) </li>
<li>RCC_AHBPeriph_SRAM </li>
<li>RCC_AHBPeriph_DMA2 </li>
<li>RCC_AHBPeriph_DMA1 </li>
<li>RCC_AHBPeriph_ADC34 </li>
<li>RCC_AHBPeriph_ADC12 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01063">1063</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d6761fbffe7e916c7aa043cabde180a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_AHBPeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_AHBPeriph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB peripheral reset. </p>
<dl class="section note"><dt>Note</dt><dd>This function applies only to STM32 Connectivity line devices. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHBPeriph_OTG_FS </li>
<li>RCC_AHBPeriph_ETH_MAC </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph,:</td><td>specifies the AHB peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHBPeriph_GPIOA </li>
<li>RCC_AHBPeriph_GPIOB </li>
<li>RCC_AHBPeriph_GPIOC </li>
<li>RCC_AHBPeriph_GPIOD </li>
<li>RCC_AHBPeriph_GPIOE </li>
<li>RCC_AHBPeriph_GPIOF </li>
<li>RCC_AHBPeriph_TS </li>
<li>RCC_AHBPeriph_ADC34 </li>
<li>RCC_AHBPeriph_ADC12 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01152">1152</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaee7cc5d73af7fe1986fceff8afd3973e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB1PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Low Speed APB (APB1) peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4, RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7, RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3, RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2, RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP, RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC, RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2 </li>
<li>RCC_APB1Periph_TIM3 </li>
<li>RCC_APB1Periph_TIM4 </li>
<li>RCC_APB1Periph_TIM6 </li>
<li>RCC_APB1Periph_TIM7 </li>
<li>RCC_APB1Periph_WWDG </li>
<li>RCC_APB1Periph_SPI2 </li>
<li>RCC_APB1Periph_SPI3 </li>
<li>RCC_APB1Periph_USART2 </li>
<li>RCC_APB1Periph_USART3 </li>
<li>RCC_APB1Periph_UART4 </li>
<li>RCC_APB1Periph_UART5 </li>
<li>RCC_APB1Periph_I2C1 </li>
<li>RCC_APB1Periph_I2C2 </li>
<li>RCC_APB1Periph_USB </li>
<li>RCC_APB1Periph_CAN1 </li>
<li>RCC_APB1Periph_PWR </li>
<li>RCC_APB1Periph_DAC </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01125">1125</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab197ae4369c10b92640a733b40ed2801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB1PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB1Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases Low Speed APB (APB1) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4, RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7, RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3, RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2, RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP, RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC, RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2 </li>
<li>RCC_APB1Periph_TIM3 </li>
<li>RCC_APB1Periph_TIM4 </li>
<li>RCC_APB1Periph_TIM6 </li>
<li>RCC_APB1Periph_TIM7 </li>
<li>RCC_APB1Periph_WWDG </li>
<li>RCC_APB1Periph_SPI2 </li>
<li>RCC_APB1Periph_SPI3 </li>
<li>RCC_APB1Periph_USART2 </li>
<li>RCC_APB1Periph_USART3 </li>
<li>RCC_APB1Periph_UART4 </li>
<li>RCC_APB1Periph_UART5 </li>
<li>RCC_APB1Periph_I2C1 </li>
<li>RCC_APB1Periph_I2C2 </li>
<li>RCC_APB1Periph_USB </li>
<li>RCC_APB1Periph_CAN1 </li>
<li>RCC_APB1Periph_PWR </li>
<li>RCC_APB1Periph_DAC </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph,:</td><td>specifies the APB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01215">1215</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga56ff55caf8d835351916b40dd030bc87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB2PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the High Speed APB (APB2) peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB, RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE, RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1, RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1, RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3, RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17, RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_SYSCFG </li>
<li>RCC_APB2Periph_SPI1 </li>
<li>RCC_APB2Periph_USART1 </li>
<li>RCC_APB2Periph_TIM15 </li>
<li>RCC_APB2Periph_TIM16 </li>
<li>RCC_APB2Periph_TIM17 </li>
<li>RCC_APB2Periph_TIM1 </li>
<li>RCC_APB2Periph_TIM8 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01094">1094</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad94553850ac07106a27ee85fec37efdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_APB2PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_APB2Periph</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases High Speed APB (APB2) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB, RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE, RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1, RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1, RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3, RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17, RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_SYSCFG </li>
<li>RCC_APB2Periph_SPI1 </li>
<li>RCC_APB2Periph_USART1 </li>
<li>RCC_APB2Periph_TIM15 </li>
<li>RCC_APB2Periph_TIM16 </li>
<li>RCC_APB2Periph_TIM17 </li>
<li>RCC_APB2Periph_TIM1 </li>
<li>RCC_APB2Periph_TIM8 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph,:</td><td>specifies the APB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01184">1184</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga636c3b72f35391e67f12a551b15fa54a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_BackupResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases the Backup domain reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_BDCR register. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register. </dd>
<dd>
The BKPSRAM is not affected by this reset. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01236">1236</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga53f909dbb15a54124419084ebda97d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_ClearFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the RCC reset flags. </p>
<p>Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.</p>
<dl class="section note"><dt>Note</dt><dd>The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>Clears the RCC reset flags.</td></tr>
  </table>
  </dd>
</dl>
<p>Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01370">1370</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga529842d165910f8f87e26115da36089b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>RCC_IT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the RCCs interrupt pending bits. </p>
<p>Clears the RCC's interrupt pending bits.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT,:</td><td>specifies the interrupt pending bit to clear.</td></tr>
  </table>
  </dd>
</dl>
<p>For <b>STM32_Connectivity_line_devices</b>, this parameter can be any combination of the following values: </p>
<ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: PLL ready interrupt </li>
<li>RCC_IT_PLL2RDY: PLL2 ready interrupt </li>
<li>RCC_IT_PLL3RDY: PLL3 ready interrupt </li>
<li>RCC_IT_CSS: Clock Security System interrupt</li>
</ul>
<p>For <b>other_STM32_devices</b>, this parameter can be any combination of the following values: </p>
<ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: PLL ready interrupt</li>
</ul>
<ul>
<li>RCC_IT_CSS: Clock Security System interrupt <dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>Clears the RCCs interrupt pending bits.</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT,:</td><td>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: </td></tr>
  </table>
  </dd>
</dl>
</li>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: PLL ready interrupt </li>
<li>RCC_IT_CSS: Clock Security System interrupt <dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT,:</td><td>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: </td></tr>
  </table>
  </dd>
</dl>
</li>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: main PLL ready interrupt </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt </li>
<li>RCC_IT_CSS: Clock Security System interrupt <dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
</li>
</ul>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01447">1447</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ff1fd7b9a8a49cdda11b7d7261c3494"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_ClockSecuritySystemCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Clock Security System. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the Clock Security System.. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If a failure is detected on the HSE oscillator clock, this oscillator is automatically disabled and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt, CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the Clock Security System. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01249">1249</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga413f6422be11b1334abe60b3bff2e062"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the RCC clock configuration to the default reset state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The default reset state of the clock configuration is given below: </dd>
<dd>
HSI ON and used as system clock source </dd>
<dd>
HSE and PLL OFF </dd>
<dd>
AHB, APB1 and APB2 prescalers set to 1. </dd>
<dd>
CSS and MCO OFF </dd>
<dd>
All interrupts disabled </dd>
<dd>
However, this function doesn't modify the configuration of the </dd>
<dd>
Peripheral clocks </dd>
<dd>
LSI, LSE and RTC clocks </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The default reset state of the clock configuration is given below:<ul>
<li>HSI ON and used as system clock source</li>
<li>HSE, PLL and PLLI2S OFF</li>
<li>AHB, APB1 and APB2 prescaler set to 1.</li>
<li>CSS, MCO1 and MCO2 OFF</li>
<li>All interrupts disabled </li>
</ul>
</dd>
<dd>
This function doesn't modify the configuration of the<ul>
<li>Peripheral clocks</li>
<li>LSI, LSE and RTC clocks </li>
</ul>
</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00216">216</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e9944fd1ed734275222bbb3e3f29993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_GetClocksFreq </td>
          <td>(</td>
          <td class="paramtype">RCC_ClocksTypeDef *&#160;</td>
          <td class="paramname"><em>RCC_Clocks</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the frequencies of different on chip clocks. </p>
<p>Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_Clocks,:</td><td>pointer to a RCC_ClocksTypeDef structure which will hold the clocks frequencies. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The result of this function could be not correct when using fractional value for HSE crystal. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>Returns the frequencies of different on chip clocks.</td></tr>
  </table>
  </dd>
</dl>
<p>Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.</p>
<dl class="section note"><dt>Note</dt><dd>This function returns the frequencies of : System, AHB, APB2 and APB1 busses clocks, ADC1/2/3/4 clocks, USART1/2/3/4/5 clocks, I2C1/2 clocks and TIM1/8 Clocks.</dd>
<dd>
The frequency returned by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the source selected by <a class="el" href="group___r_c_c___exported___functions.html#ga3551a36a8f0a3dc96a74d6b939048337" title="Configures the system clock (SYSCLK).">RCC_SYSCLKConfig()</a>.</dd>
<dd>
If SYSCLK source is HSI, function returns constant HSI_VALUE(*)</dd>
<dd>
If SYSCLK source is HSE, function returns constant HSE_VALUE(**)</dd>
<dd>
If SYSCLK source is PLL, function returns constant HSE_VALUE(**) or HSI_VALUE(*) multiplied by the PLL factors.</dd>
<dd>
(*) HSI_VALUE is a constant defined in <a class="el" href="stm32f30x_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f30x.h</a> file (default value 8 MHz) but the real value may vary depending on the variations in voltage and temperature, refer to <a class="el" href="group___r_c_c___exported___functions.html#gaa2d6a35f5c2e0f86317c3beb222677fc" title="Adjusts the Internal High Speed oscillator (HSI) calibration value.">RCC_AdjustHSICalibrationValue()</a>.</dd>
<dd>
(**) HSE_VALUE is a constant defined in <a class="el" href="stm32f30x_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f30x.h</a> file (default value 8 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may return wrong result.</dd>
<dd>
The result of this function could be not correct when using fractional value for HSE crystal.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_Clocks,:</td><td>pointer to a RCC_ClocksTypeDef structure which will hold the clocks frequencies.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters. </dd>
<dd>
Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source: </dd>
<dd>
If SYSCLK source is HSI, function returns values based on HSI_VALUE(*) </dd>
<dd>
If SYSCLK source is HSE, function returns values based on HSE_VALUE(**) </dd>
<dd>
If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) or HSI_VALUE(*) multiplied/divided by the PLL factors. </dd>
<dd>
(*) HSI_VALUE is a constant defined in <a class="el" href="stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature. </dd>
<dd>
(**) HSE_VALUE is a constant defined in <a class="el" href="stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file (default value 25 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.</dd>
<dd>
The result of this function could be not correct when using fractional value for HSE crystal.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_Clocks,:</td><td>pointer to a RCC_ClocksTypeDef structure which will hold the clocks frequencies.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters. </dd>
<dd>
Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00907">907</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2897bdc52f272031c44fb1f72205d295"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> RCC_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>RCC_FLAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified RCC flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_FLAG,:</td><td>specifies the flag to check.</td></tr>
  </table>
  </dd>
</dl>
<p>For <b>STM32_Connectivity_line_devices</b>, this parameter can be one of the following values: </p>
<ul>
<li>RCC_FLAG_HSIRDY: HSI oscillator clock ready </li>
<li>RCC_FLAG_HSERDY: HSE oscillator clock ready </li>
<li>RCC_FLAG_PLLRDY: PLL clock ready </li>
<li>RCC_FLAG_PLL2RDY: PLL2 clock ready </li>
<li>RCC_FLAG_PLL3RDY: PLL3 clock ready </li>
<li>RCC_FLAG_LSERDY: LSE oscillator clock ready </li>
<li>RCC_FLAG_LSIRDY: LSI oscillator clock ready </li>
<li>RCC_FLAG_PINRST: Pin reset </li>
<li>RCC_FLAG_PORRST: POR/PDR reset </li>
<li>RCC_FLAG_SFTRST: Software reset </li>
<li>RCC_FLAG_IWDGRST: Independent Watchdog reset </li>
<li>RCC_FLAG_WWDGRST: Window Watchdog reset </li>
<li>RCC_FLAG_LPWRRST: Low Power reset</li>
</ul>
<p>For <b>other_STM32_devices</b>, this parameter can be one of the following values: </p>
<ul>
<li>RCC_FLAG_HSIRDY: HSI oscillator clock ready </li>
<li>RCC_FLAG_HSERDY: HSE oscillator clock ready </li>
<li>RCC_FLAG_PLLRDY: PLL clock ready </li>
<li>RCC_FLAG_LSERDY: LSE oscillator clock ready </li>
<li>RCC_FLAG_LSIRDY: LSI oscillator clock ready </li>
<li>RCC_FLAG_PINRST: Pin reset </li>
<li>RCC_FLAG_PORRST: POR/PDR reset </li>
<li>RCC_FLAG_SFTRST: Software reset </li>
<li>RCC_FLAG_IWDGRST: Independent Watchdog reset </li>
<li>RCC_FLAG_WWDGRST: Window Watchdog reset </li>
<li>RCC_FLAG_LPWRRST: Low Power reset</li>
</ul>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of RCC_FLAG (SET or RESET).</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_FLAG,:</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>RCC_FLAG_HSIRDY: HSI oscillator clock ready </li>
<li>RCC_FLAG_HSERDY: HSE oscillator clock ready </li>
<li>RCC_FLAG_PLLRDY: PLL clock ready </li>
<li>RCC_FLAG_MCOF: MCO Flag </li>
<li>RCC_FLAG_LSERDY: LSE oscillator clock ready </li>
<li>RCC_FLAG_LSIRDY: LSI oscillator clock ready </li>
<li>RCC_FLAG_OBLRST: Option Byte Loader (OBL) reset </li>
<li>RCC_FLAG_PINRST: Pin reset </li>
<li>RCC_FLAG_PORRST: POR/PDR reset </li>
<li>RCC_FLAG_SFTRST: Software reset </li>
<li>RCC_FLAG_IWDGRST: Independent Watchdog reset </li>
<li>RCC_FLAG_WWDGRST: Window Watchdog reset </li>
<li>RCC_FLAG_LPWRRST: Low Power reset </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of RCC_FLAG (SET or RESET).</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_FLAG,:</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>RCC_FLAG_HSIRDY: HSI oscillator clock ready </li>
<li>RCC_FLAG_HSERDY: HSE oscillator clock ready </li>
<li>RCC_FLAG_PLLRDY: main PLL clock ready </li>
<li>RCC_FLAG_PLLI2SRDY: PLLI2S clock ready </li>
<li>RCC_FLAG_LSERDY: LSE oscillator clock ready </li>
<li>RCC_FLAG_LSIRDY: LSI oscillator clock ready </li>
<li>RCC_FLAG_BORRST: POR/PDR or BOR reset </li>
<li>RCC_FLAG_PINRST: Pin reset </li>
<li>RCC_FLAG_PORRST: POR/PDR reset </li>
<li>RCC_FLAG_SFTRST: Software reset </li>
<li>RCC_FLAG_IWDGRST: Independent Watchdog reset </li>
<li>RCC_FLAG_WWDGRST: Window Watchdog reset </li>
<li>RCC_FLAG_LPWRRST: Low Power reset </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of RCC_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01325">1325</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6126c99f398ee4be410ad76ae3aee18f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> RCC_GetITStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>RCC_IT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified RCC interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT,:</td><td>specifies the RCC interrupt source to check.</td></tr>
  </table>
  </dd>
</dl>
<p>For <b>STM32_Connectivity_line_devices</b>, this parameter can be one of the following values: </p>
<ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: PLL ready interrupt </li>
<li>RCC_IT_PLL2RDY: PLL2 ready interrupt </li>
<li>RCC_IT_PLL3RDY: PLL3 ready interrupt </li>
<li>RCC_IT_CSS: Clock Security System interrupt</li>
</ul>
<p>For <b>other_STM32_devices</b>, this parameter can be one of the following values: </p>
<ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: PLL ready interrupt </li>
<li>RCC_IT_CSS: Clock Security System interrupt</li>
</ul>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of RCC_IT (SET or RESET).</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT,:</td><td>specifies the RCC interrupt source to check. This parameter can be one of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: PLL ready interrupt </li>
<li>RCC_IT_CSS: Clock Security System interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of RCC_IT (SET or RESET).</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT,:</td><td>specifies the RCC interrupt source to check. This parameter can be one of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: main PLL ready interrupt </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt </li>
<li>RCC_IT_CSS: Clock Security System interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of RCC_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01401">1401</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaaeb32311c208b2a980841c9c884a41ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RCC_GetSYSCLKSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the clock source used as system clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following:<ul>
<li>0x00: HSI used as system clock</li>
<li>0x04: HSE used as system clock</li>
<li>0x08: PLL used as system clock</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following values:<ul>
<li>0x00: HSI used as system clock</li>
<li>0x04: HSE used as system clock</li>
<li>0x08: PLL used as system clock</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following:<ul>
<li>0x00: HSI used as system clock</li>
<li>0x04: HSE used as system clock</li>
<li>0x08: PLL used as system clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00586">586</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d0aec72e236c6cdf3a3a82dfb525491"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_HCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_SYSCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the AHB clock (HCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLK,:</td><td>defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values: <ul>
<li>RCC_SYSCLK_Div1: AHB clock = SYSCLK </li>
<li>RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 </li>
<li>RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 </li>
<li>RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 </li>
<li>RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 </li>
<li>RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 </li>
<li>RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 </li>
<li>RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 </li>
<li>RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Depending on the device voltage range, the software has to set correctly these bits to ensure that the system frequency does not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions"). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLK,:</td><td>defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values: <ul>
<li>RCC_SYSCLK_Div1: AHB clock = SYSCLK </li>
<li>RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 </li>
<li>RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 </li>
<li>RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 </li>
<li>RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 </li>
<li>RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 </li>
<li>RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 </li>
<li>RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 </li>
<li>RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions") </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLK,:</td><td>defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values: <ul>
<li>RCC_SYSCLK_Div1: AHB clock = SYSCLK </li>
<li>RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 </li>
<li>RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 </li>
<li>RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 </li>
<li>RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 </li>
<li>RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 </li>
<li>RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 </li>
<li>RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 </li>
<li>RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00607">607</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c6772a1e43765909495f57815ef69e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_HSICmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Internal High Speed oscillator (HSI). </p>
<dl class="section note"><dt>Note</dt><dd>HSI can not be stopped if it is used directly or through the PLL as system clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the HSI. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used to clock the PLL and/or system clock. </dd>
<dd>
HSI can not be stopped if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then stop the HSI. </dd>
<dd>
The HSI is stopped by hardware when entering STOP and STANDBY modes. </dd>
<dd>
When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the HSI. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. </dd>
<dd>
After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the HSI. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00353">353</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga66b58739422650e402e3221fa5510c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_I2CCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_I2CCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the I2C clock (I2CCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_I2CCLK,:</td><td>defines the I2C clock source. This clock is derived from the HSI or System clock. This parameter can be one of the following values: <ul>
<li>RCC_I2CxCLK_HSI: I2Cx clock = HSI </li>
<li>RCC_I2CxCLK_SYSCLK: I2Cx clock = System Clock (x can be 1 or 2). </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01139">1139</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa953aa226e9ce45300d535941e4dfe2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_ITConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>RCC_IT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified RCC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT,:</td><td>specifies the RCC interrupt sources to be enabled or disabled.</td></tr>
  </table>
  </dd>
</dl>
<p>For <b>STM32_Connectivity_line_devices</b>, this parameter can be any combination of the following values </p>
<ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: PLL ready interrupt </li>
<li>RCC_IT_PLL2RDY: PLL2 ready interrupt </li>
<li>RCC_IT_PLL3RDY: PLL3 ready interrupt</li>
</ul>
<p>For <b>other_STM32_devices</b>, this parameter can be any combination of the following values </p>
<ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: PLL ready interrupt</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the specified RCC interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The CSS interrupt doesn't have an enable bit; once the CSS is enabled and if the HSE clock fails, the CSS interrupt occurs and an NMI is automatically generated. The NMI will be executed indefinitely, and since NMI has higher priority than any other IRQ (and main program) the application will be stacked in the NMI ISR unless the CSS interrupt pending bit is cleared. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT,:</td><td>specifies the RCC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: PLL ready interrupt </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified RCC interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_IT,:</td><td>specifies the RCC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt </li>
<li>RCC_IT_LSERDY: LSE ready interrupt </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt </li>
<li>RCC_IT_HSERDY: HSE ready interrupt </li>
<li>RCC_IT_PLLRDY: main PLL ready interrupt </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified RCC interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00699">699</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b2e5a38527f353eb72ac7038e56b0b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_LSEConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_LSE</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the External Low Speed oscillator (LSE). </p>
<dl class="section note"><dt>Note</dt><dd>As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the LSE (to be done once after reset). </dd>
<dd>
After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_LSE,:</td><td>specifies the new state of the LSE. This parameter can be one of the following values: <ul>
<li>RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. </li>
<li>RCC_LSE_ON: turn ON the LSE oscillator </li>
<li>RCC_LSE_Bypass: LSE oscillator bypassed with external clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l00354">354</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga87297d3acc24b565ec461c42503af689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_LSEDriveConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_LSEDrive</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the External Low Speed oscillator (LSE) drive capability. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_LSEDrive,:</td><td>specifies the new state of the LSE drive capability. This parameter can be one of the following values: <ul>
<li>RCC_LSEDrive_Low: LSE oscillator low drive capability. </li>
<li>RCC_LSEDrive_MediumLow: LSE oscillator medium low drive capability. </li>
<li>RCC_LSEDrive_MediumHigh: LSE oscillator medium high drive capability. </li>
<li>RCC_LSEDrive_High: LSE oscillator high drive capability. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l00380">380</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga81e3ca29fd154ac2019bba6936d6d5ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_LSICmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Internal Low Speed oscillator (LSI). </p>
<dl class="section note"><dt>Note</dt><dd>LSI can not be disabled if the IWDG is running. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the LSI. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. </dd>
<dd>
LSI can not be disabled if the IWDG is running. </dd>
<dd>
When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the LSI. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. </dd>
<dd>
LSI can not be disabled if the IWDG is running. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the LSI. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00861">861</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga683f340ed905f390bde0d38cb1e734cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_MCOConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>RCC_MCOSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the clock source to output on MCO pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_MCO,:</td><td>specifies the clock source to output.</td></tr>
  </table>
  </dd>
</dl>
<p>For <b>STM32_Connectivity_line_devices</b>, this parameter can be one of the following values: </p>
<ul>
<li>RCC_MCO_NoClock: No clock selected </li>
<li>RCC_MCO_SYSCLK: System clock selected </li>
<li>RCC_MCO_HSI: HSI oscillator clock selected </li>
<li>RCC_MCO_HSE: HSE oscillator clock selected </li>
<li>RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected </li>
<li>RCC_MCO_PLL2CLK: PLL2 clock selected </li>
<li>RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected </li>
<li>RCC_MCO_XT1: External 3-25 MHz oscillator clock selected </li>
<li>RCC_MCO_PLL3CLK: PLL3 clock selected</li>
</ul>
<p>For <b>other_STM32_devices</b>, this parameter can be one of the following values: </p>
<ul>
<li>RCC_MCO_NoClock: No clock selected </li>
<li>RCC_MCO_SYSCLK: System clock selected </li>
<li>RCC_MCO_HSI: HSI oscillator clock selected </li>
<li>RCC_MCO_HSE: HSE oscillator clock selected </li>
<li>RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected</li>
</ul>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>Selects the clock source to output on MCO pin.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>PA8 should be configured in alternate function mode. </dd>
<dd>
The MCOF flag is set once the MCO clock source switch is effective. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_MCOSource,:</td><td>specifies the clock source to output. This parameter can be one of the following values: <ul>
<li>RCC_MCOSource_NoClock: No clock selected. </li>
<li>RCC_MCOSource_LSI: LSI oscillator clock selected. </li>
<li>RCC_MCOSource_LSE: LSE oscillator clock selected. </li>
<li>RCC_MCOSource_SYSCLK: System clock selected. </li>
<li>RCC_MCOSource_HSI: HSI oscillator clock selected. </li>
<li>RCC_MCOSource_HSE: HSE oscillator clock selected. </li>
<li>RCC_MCOSource_PLLCLK_Div2: PLL clock selected. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l01281">1281</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga448137346d4292985d4e7a61dd1a824f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_PCLK1Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_HCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the Low Speed APB clock (PCLK1). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_HCLK,:</td><td>defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values: <ul>
<li>RCC_HCLK_Div1: APB1 clock = HCLK </li>
<li>RCC_HCLK_Div2: APB1 clock = HCLK/2 </li>
<li>RCC_HCLK_Div4: APB1 clock = HCLK/4 </li>
<li>RCC_HCLK_Div8: APB1 clock = HCLK/8 </li>
<li>RCC_HCLK_Div16: APB1 clock = HCLK/16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00633">633</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga09f9c010a4adca9e036da42c2ca6126a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_PCLK2Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_HCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the High Speed APB clock (PCLK2). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_HCLK,:</td><td>defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values: <ul>
<li>RCC_HCLK_Div1: APB2 clock = HCLK </li>
<li>RCC_HCLK_Div2: APB2 clock = HCLK/2 </li>
<li>RCC_HCLK_Div4: APB2 clock = HCLK/4 </li>
<li>RCC_HCLK_Div8: APB2 clock = HCLK/8 </li>
<li>RCC_HCLK_Div16: APB2 clock = HCLK/16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00659">659</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga84dee53c75e58fdb53571716593c2272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_PLLCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the PLL. </p>
<p>Enables or disables the main PLL.</p>
<dl class="section note"><dt>Note</dt><dd>The PLL can not be disabled if it is used as system clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the PLL. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>Enables or disables the main PLL.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After enabling the PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </dd>
<dd>
The PLL can not be disabled if it is used as system clock source </dd>
<dd>
The PLL is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the PLL. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </dd>
<dd>
The main PLL can not be disabled if it is used as system clock source </dd>
<dd>
The main PLL is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the main PLL. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00400">400</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f67634cbe721f2c42f022d2a93229c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_PLLConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_PLLSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_PLLMul</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the PLL clock source and multiplication factor. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLL is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLSource,:</td><td>specifies the PLL entry clock source. For <b>STM32_Connectivity_line_devices</b> or <b>STM32_Value_line_devices</b>, this parameter can be one of the following values: <ul>
<li>RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry </li>
<li>RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry For <b>other_STM32_devices</b>, this parameter can be one of the following values: </li>
<li>RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry </li>
<li>RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry </li>
<li>RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry </li>
</ul>
</td></tr>
    <tr><td class="paramname">RCC_PLLMul,:</td><td>specifies the PLL multiplication factor. For <b>STM32_Connectivity_line_devices</b>, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5} For <b>other_STM32_devices</b>, this parameter can be RCC_PLLMul_x where x:[2,16] </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLL is disabled. </dd>
<dd>
The minimum input clock frequency for PLL is 2 MHz (when using HSE as PLL source). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLSource,:</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry </li>
<li>RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock source </li>
</ul>
</td></tr>
    <tr><td class="paramname">RCC_PLLMul,:</td><td>specifies the PLL multiplication factor, which drive the PLLVCO clock This parameter can be RCC_PLLMul_x where x:[2,16]</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00377">377</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaafef95d15d42a671f03304f12bda5000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_PREDIV1Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_PREDIV1_Div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the PREDIV1 division factor. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLL is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PREDIV1_Div,:</td><td>specifies the PREDIV1 clock division factor. This parameter can be RCC_PREDIV1_Divx where x:[1,16] </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l00466">466</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9802f84846df2cea8e369234ed13b159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_RTCCLKCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the RTC clock. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the RTC clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function must be used only after the RTC clock source was selected using the RCC_RTCCLKConfig function. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState,:</td><td>new state of the RTC clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00892">892</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1473d8a5a020642966359611c44181b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_RTCCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_RTCCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the RTC clock (RTCCLK). </p>
<dl class="section note"><dt>Note</dt><dd>Once the RTC clock is selected it cant be changed unless the Backup domain is reset. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_RTCCLKSource,:</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSource_LSE: LSE selected as RTC clock </li>
<li>RCC_RTCCLKSource_LSI: LSI selected as RTC clock </li>
<li>RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset). </dd>
<dd>
Once the RTC clock is configured it can't be changed unless the RTC is reset using RCC_BackupResetCmd function, or by a Power On Reset (POR)</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_RTCCLKSource,:</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSource_LSE: LSE selected as RTC clock </li>
<li>RCC_RTCCLKSource_LSI: LSI selected as RTC clock </li>
<li>RCC_RTCCLKSource_HSE_Div32: HSE divided by 32 selected as RTC clock</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. </dd>
<dd>
The maximum input clock frequency for RTC is 2MHz (when using HSE as RTC clock source). </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset). </dd>
<dd>
Once the RTC clock is configured it can't be changed unless the Backup domain is reset using <a class="el" href="group___r_c_c___exported___functions.html#ga636c3b72f35391e67f12a551b15fa54a" title="Forces or releases the Backup domain reset.">RCC_BackupResetCmd()</a> function, or by a Power On Reset (POR).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_RTCCLKSource,:</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSource_LSE: LSE selected as RTC clock </li>
<li>RCC_RTCCLKSource_LSI: LSI selected as RTC clock </li>
<li>RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. </dd>
<dd>
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00878">878</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3551a36a8f0a3dc96a74d6b939048337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_SYSCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_SYSCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the system clock (SYSCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLKSource,:</td><td>specifies the clock source used as system clock. This parameter can be one of the following values: <ul>
<li>RCC_SYSCLKSource_HSI: HSI selected as system clock </li>
<li>RCC_SYSCLKSource_HSE: HSE selected as system clock </li>
<li>RCC_SYSCLKSource_PLLCLK: PLL selected as system clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use <a class="el" href="group___r_c_c___exported___functions.html#gaaeb32311c208b2a980841c9c884a41ea" title="Returns the clock source used as system clock.">RCC_GetSYSCLKSource()</a> function to know which clock is currently used as system clock source. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLKSource,:</td><td>specifies the clock source used as system clock source This parameter can be one of the following values: <ul>
<li>RCC_SYSCLKSource_HSI: HSI selected as system clock source </li>
<li>RCC_SYSCLKSource_HSE: HSE selected as system clock source </li>
<li>RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use <a class="el" href="group___r_c_c___exported___functions.html#gaaeb32311c208b2a980841c9c884a41ea" title="Returns the clock source used as system clock.">RCC_GetSYSCLKSource()</a> function to know which clock is currently used as system clock source. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLKSource,:</td><td>specifies the clock source used as system clock. This parameter can be one of the following values: <ul>
<li>RCC_SYSCLKSource_HSI: HSI selected as system clock source </li>
<li>RCC_SYSCLKSource_HSE: HSE selected as system clock source </li>
<li>RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00563">563</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0763c5e329e66734b062fcc13d35d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_TIMCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_TIMCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the TIM1 and TIM8 clock sources(TIMCLK). </p>
<dl class="section note"><dt>Note</dt><dd>The configuration of the TIMx clock source is only possible when the SYSCLK = PLL and HCLK and PCLK2 clocks are not divided in respect to SYSCLK </dd>
<dd>
If one of the previous conditions is missed, the TIM clock source configuration is lost and calling again this function becomes mandatory. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_TIMCLK,:</td><td>defines the TIMx clock source. This parameter can be one of the following values: <ul>
<li>RCC_TIMxCLK_HCLK: TIMx clock = APB high speed clock (doubled frequency when prescaled) </li>
<li>RCC_TIMxCLK_PLLCLK: TIMx clock = PLL output (running up to 144 MHz) (x can be 1 or 8). </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01175">1175</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d2c34ecdf16a77b6975ad69525aa7cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_USARTCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_USARTCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the USART clock (USARTCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_USARTCLK,:</td><td>defines the USART clock source. This clock is derived from the HSI or System clock. This parameter can be one of the following values: <ul>
<li>RCC_USARTxCLK_PCLK: USART clock = APB Clock (PCLK) </li>
<li>RCC_USARTxCLK_SYSCLK: USART clock = System Clock </li>
<li>RCC_USARTxCLK_LSE: USART clock = LSE Clock </li>
<li>RCC_USARTxCLK_HSI: USART clock = HSI Clock (x can be 1, 2, 3, 4 or 5). </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l01209">1209</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga895b3ff3d143c990f1cd0146aa260081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_USBCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_USBCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the USB clock (USBCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_USBCLKSource,:</td><td>specifies the USB clock source. This clock is derived from the PLL output. This parameter can be one of the following values: <ul>
<li>RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB clock source </li>
<li>RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00727">727</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae0f15692614dd048ee4110a056f001dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> RCC_WaitForHSEStartUp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waits for HSE start-up. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">An</td><td>ErrorStatus enumuration value:<ul>
<li>SUCCESS: HSE oscillator is stable and ready to use</li>
<li>ERROR: HSE oscillator not yet ready</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function waits on HSERDY flag to be set and return SUCCESS if this flag is set, otherwise returns ERROR if the timeout is reached and this flag is not set. The timeout value is defined by the constant HSE_STARTUP_TIMEOUT in <a class="el" href="stm32f30x_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f30x.h</a> file. You can tailor it depending on the HSE crystal used in your application. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">An</td><td>ErrorStatus enumeration value:<ul>
<li>SUCCESS: HSE oscillator is stable and ready to use</li>
<li>ERROR: HSE oscillator not yet ready</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This functions waits on HSERDY flag to be set and return SUCCESS if this flag is set, otherwise returns ERROR if the timeout is reached and this flag is not set. The timeout value is defined by the constant HSE_STARTUP_TIMEOUT in <a class="el" href="stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file. You can tailor it depending on the HSE crystal used in your application. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">An</td><td>ErrorStatus enumeration value:<ul>
<li>SUCCESS: HSE oscillator is stable and ready to use</li>
<li>ERROR: HSE oscillator not yet ready </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__rcc_8c_source.html#l00303">303</a> of file <a class="el" href="stm32f10x__rcc_8c_source.html">stm32f10x_rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.3.1 </li>
  </ul>
</div>
</body>
</html>
