<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<ipxact:abstractionDefinition xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014" xmlns:snps="http://www.synopsys.com/SPIRIT-snps" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014 http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">

  <ipxact:vendor>Intel</ipxact:vendor>

  <ipxact:library>Intel</ipxact:library>

  <ipxact:name>IOSF::DFX::SCAN::Reset_rtl</ipxact:name>

  <ipxact:version>v2.4_r1.4</ipxact:version>

  <ipxact:busType library="Intel" name="IOSF::DFX::SCAN::Reset" vendor="Intel" version="v2.4_r1.4"/>

  <ipxact:ports>
    <ipxact:port>
      <ipxact:logicalName>FDFX_POWERGOOD</ipxact:logicalName>
      <ipxact:description>DFx Early Powergood: This is the common early powergood signal to multiple DFx subsystems, such as scan, TAP, MBIST, etc. This signal is equivalent to dfx_powergood_rst_b.</ipxact:description>
      <ipxact:wire>
        <ipxact:onMaster>
          <ipxact:presence>optional</ipxact:presence>
          <ipxact:width>1</ipxact:width>
          <ipxact:direction>out</ipxact:direction>
        </ipxact:onMaster>
        <ipxact:onSlave>
          <ipxact:presence>optional</ipxact:presence>
          <ipxact:width>1</ipxact:width>
          <ipxact:direction>in</ipxact:direction>
        </ipxact:onSlave>
        <ipxact:requiresDriver driverType="any"/>
      </ipxact:wire>
    </ipxact:port>
  </ipxact:ports>

  <ipxact:description>Revision: r1.4.</ipxact:description>

</ipxact:abstractionDefinition>
