#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 15 11:42:45 2024
# Process ID: 15804
# Current directory: C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga
# Command line: vivado.exe -mode batch -source fpga.tcl
# Log file: C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga/vivado.log
# Journal file: C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga\vivado.jou
# Running On: JKUNDRATALAPTOP, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 2, Host memory: 12728 MB
#-----------------------------------------------------------
source fpga.tcl
# set_param general.maxThreads 8
# set outputDir ./fpga_output             
# file mkdir $outputDir
# read_verilog  [ glob ../src/rotational_encoder/rotational_encoder.v ]
read_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 452.020 ; gain = 185.914
# read_verilog  [ glob ../src/seven_seg/seven_seg.v ]
# read_verilog  [ glob ../src/fsm/fsm_auto.v ]
# read_verilog  [ glob ../src/spi_flash/spi_flash.v ]
# read_verilog  [ glob ../src/spi_sensor/spi_sensor.v ]
# read_verilog  [ glob ../src/tt_um_csit_luks.v ]
# read_verilog  [ glob ../src/fpga/fpga_top_lvl.v ]
# read_xdc ./fpga.xdc
# synth_design -top fpga_top_lvl -part xc7a35tcpg236-1 -flatten rebuilt -define DEBUG
Command: synth_design -top fpga_top_lvl -part xc7a35tcpg236-1 -flatten rebuilt -define DEBUG
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.523 ; gain = 438.754
---------------------------------------------------------------------------------
WARNING: [Synth 8-9535] ignoring re-definition of command line macro 'DEBUG' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fpga/fpga_top_lvl.v:3]
INFO: [Synth 8-6157] synthesizing module 'fpga_top_lvl' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fpga/fpga_top_lvl.v:4]
INFO: [Synth 8-6157] synthesizing module 'tt_um_csit_luks' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/tt_um_csit_luks.v:8]
INFO: [Synth 8-6157] synthesizing module 'rotational_encoder' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/rotational_encoder/rotational_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'rotational_encoder' (0#1) [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/rotational_encoder/rotational_encoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/seven_seg/seven_seg.v:26]
INFO: [Synth 8-226] default block is never used [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/seven_seg/seven_seg.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/seven_seg/seven_seg.v:78]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/seven_seg/seven_seg.v:26]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fsm/fsm_auto.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fsm/fsm_auto.v:21]
INFO: [Synth 8-6157] synthesizing module 'spi_flash' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/spi_flash/spi_flash.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/spi_flash/spi_flash.v:57]
INFO: [Synth 8-6155] done synthesizing module 'spi_flash' (0#1) [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/spi_flash/spi_flash.v:21]
INFO: [Synth 8-6157] synthesizing module 'spi_sensor' [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/spi_sensor/spi_sensor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'spi_sensor' (0#1) [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/spi_sensor/spi_sensor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tt_um_csit_luks' (0#1) [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/tt_um_csit_luks.v:8]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fpga/fpga_top_lvl.v:99]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133907]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top_lvl' (0#1) [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/fpga/fpga_top_lvl.v:4]
WARNING: [Synth 8-7137] Register address_reg in module spi_flash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/spi_flash/spi_flash.v:60]
WARNING: [Synth 8-7137] Register bit_counter_reg in module spi_flash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/src/spi_flash/spi_flash.v:63]
WARNING: [Synth 8-7129] Port ui_in[7] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[6] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[5] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[7] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[6] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[5] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[4] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[3] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[2] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[1] in module tt_um_csit_luks is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[0] in module tt_um_csit_luks is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1397.883 ; gain = 554.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1397.883 ; gain = 554.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1397.883 ; gain = 554.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1397.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga/fpga.xdc]
Finished Parsing XDC File [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_lvl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_lvl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1431.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1431.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_flash'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_sensor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                SEND_CMD |                               01 |                               01
               READ_DATA |                               10 |                               10
              DATA_READY |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_flash'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
        START_CONVERSION |                              001 |                              001
                READ_ADC |                              010 |                              010
         TRAILING_ZEROES |                              011 |                              011
              DATA_READY |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_sensor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	  12 Input   24 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	  16 Input    8 Bit        Muxes := 8     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   7 Input    8 Bit        Muxes := 4     
	  19 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	  12 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	  12 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	  12 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	  12 Input    1 Bit        Muxes := 9     
	  13 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |     7|
|3     |LUT1      |     2|
|4     |LUT2      |    36|
|5     |LUT3      |    12|
|6     |LUT4      |    25|
|7     |LUT5      |    23|
|8     |LUT6      |    91|
|9     |MUXF7     |    17|
|10    |MUXF8     |     8|
|11    |STARTUPE2 |     1|
|12    |FDCE      |    87|
|13    |FDPE      |     5|
|14    |FDRE      |    40|
|15    |IBUF      |     6|
|16    |OBUF      |    27|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.645 ; gain = 587.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1431.645 ; gain = 554.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.645 ; gain = 587.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1431.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga/fpga.xdc]
Finished Parsing XDC File [C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga/fpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5fff9815
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:01 . Memory (MB): peak = 1436.703 ; gain = 984.684
# write_checkpoint -force $outputDir/post_synth
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1436.703 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1436.703 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1436.703 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1436.703 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.703 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1436.703 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1436.703 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/juric/OneDrive/Dokumenti/csit-luks/tt06-csit-luks/fpga/fpga_output/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file ./fpga_output/post_synth_power.rpt
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.641 ; gain = 0.957

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 202000f1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1671.641 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 202000f1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1995.328 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 202000f1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1995.328 ; gain = 0.000
Phase 1 Initialization | Checksum: 202000f1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1995.328 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 202000f1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1995.328 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 202000f1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1995.328 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 202000f1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1995.328 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 202000f1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1995.328 ; gain = 0.000
Retarget | Checksum: 202000f1c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 202000f1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1995.328 ; gain = 0.000
Constant propagation | Checksum: 202000f1c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1f5898afa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1995.328 ; gain = 0.000
Sweep | Checksum: 1f5898afa
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1f5898afa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1995.328 ; gain = 0.000
BUFG optimization | Checksum: 1f5898afa
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1f5898afa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1995.328 ; gain = 0.000
Shift Register Optimization | Checksum: 1f5898afa
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1cee4e568

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1995.328 ; gain = 0.000
Post Processing Netlist | Checksum: 1cee4e568
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1150cb68f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1995.328 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1995.328 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1150cb68f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1995.328 ; gain = 0.000
Phase 9 Finalization | Checksum: 1150cb68f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1995.328 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1150cb68f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1995.328 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.328 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1150cb68f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1995.328 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1150cb68f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1995.328 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.328 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1150cb68f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1995.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1995.328 ; gain = 324.645
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1995.328 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dabbf23a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1995.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.328 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (1) is greater than number of available pins (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 1 sites.
	Term: FLASH_SCLK_debug


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 14 |    50 |    15 | LVCMOS33(15)                                                           |                                          |        |  +3.30 |    YES |     |
| 16 |    12 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
| 34 |    24 |    13 | LVCMOS33(13)                                                           |                                          |        |  +3.30 |    YES |     |
| 35 |    20 |     3 | LVCMOS33(3)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   106 |    32 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 14     | FLASH_CS             | LVCMOS33        | IOB_X0Y38            | K19                  |                      |
|        | FLASH_CS_debug       | LVCMOS33        | IOB_X0Y28            | M18                  |                      |
|        | FLASH_MISO           | LVCMOS33        | IOB_X0Y47            | D19                  |                      |
|        | FLASH_MISO_debug     | LVCMOS33        | IOB_X0Y22            | P18                  |                      |
|        | FLASH_MOSI           | LVCMOS33        | IOB_X0Y48            | D18                  |                      |
|        | FLASH_MOSI_debug     | LVCMOS33        | IOB_X0Y24            | N17                  |                      |
|        | LEDS_debug[0]        | LVCMOS33        | IOB_X0Y3             | U16                  |                      |
|        | LEDS_debug[1]        | LVCMOS33        | IOB_X0Y43            | E19                  |                      |
|        | LEDS_debug[2]        | LVCMOS33        | IOB_X0Y20            | U19                  |                      |
|        | LEDS_debug[3]        | LVCMOS33        | IOB_X0Y19            | V19                  |                      |
|        | LEDS_debug[4]        | LVCMOS33        | IOB_X0Y18            | W18                  |                      |
|        | LEDS_debug[5]        | LVCMOS33        | IOB_X0Y4             | U15                  |                      |
|        | LEDS_debug[6]        | LVCMOS33        | IOB_X0Y0             | U14                  |                      |
|        | LEDS_debug[7]        | LVCMOS33        | IOB_X0Y1             | V14                  |                      |
|        | btnC                 | LVCMOS33        | IOB_X0Y13            | U18                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 16     | clk_1kHz             | LVCMOS33        | IOB_X0Y123           | B16                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | an[0]                | LVCMOS33        | IOB_X1Y31            | U2                   |                      |
|        | an[1]                | LVCMOS33        | IOB_X1Y28            | U4                   |                      |
|        | an[2]                | LVCMOS33        | IOB_X1Y27            | V4                   |                      |
|        | an[3]                | LVCMOS33        | IOB_X1Y25            | W4                   |                      |
|        | clk                  | LVCMOS33        | IOB_X1Y26            | W5                   |                      |
|        | dp                   | LVCMOS33        | IOB_X1Y11            | V7                   | *                    |
|        | seg[0]               | LVCMOS33        | IOB_X1Y24            | W7                   |                      |
|        | seg[1]               | LVCMOS33        | IOB_X1Y23            | W6                   |                      |
|        | seg[2]               | LVCMOS33        | IOB_X1Y22            | U8                   |                      |
|        | seg[3]               | LVCMOS33        | IOB_X1Y21            | V8                   |                      |
|        | seg[4]               | LVCMOS33        | IOB_X1Y18            | U5                   |                      |
|        | seg[5]               | LVCMOS33        | IOB_X1Y17            | V5                   |                      |
|        | seg[6]               | LVCMOS33        | IOB_X1Y12            | U7                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | A                    | LVCMOS33        | IOB_X1Y93            | J1                   |                      |
|        | B                    | LVCMOS33        | IOB_X1Y89            | L2                   |                      |
|        | PB                   | LVCMOS33        | IOB_X1Y95            | J2                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 190b1fd35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1995.328 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 190b1fd35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.891 . Memory (MB): peak = 1995.328 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 178bd0201

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.894 . Memory (MB): peak = 1995.328 ; gain = 0.000
10 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 11:44:17 2024...
