#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Sep 29 12:32:45 2023
# Process ID: 193711
# Current directory: /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/rsim
# Command line: xsim -mode tcl -source {xsim.dir/caravel_asic/xsim_script.tcl}
# Log file: /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/rsim/xsim.log
# Journal file: /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/rsim/xsim.jou
# Running On: ubuntu5, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 32, Host memory: 67323 MB
#-----------------------------------------------------------
source xsim.dir/caravel_asic/xsim_script.tcl
# xsim {caravel_asic} -autoloadwcfg -tclbatch {log_wave.tcl}
Time resolution is 1 ps
open_wave_config /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/rsim/caravel_asic.wcfg
WARNING: Simulation object /top_bench/uut/mprj/u_fsic/la_data_in was not found in the design.
WARNING: Simulation object /top_bench/uut/mprj/u_fsic/la_oenb was not found in the design.
WARNING: Simulation object /top_bench/uut/mprj/u_fsic/la_data_out was not found in the design.
WARNING: Simulation object /top_bench/uut/mprj/u_fsic/la_up_data was not found in the design.
source log_wave.tcl
## log_wave -quiet -verbose -recursive *
## run all
Reading riscv.hex
riscv.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
test103: fpga_cfg_read test - loop 00
        0.000ns MSG top_bench, cpu_exec.log generated
                   0=> 1st la_output=00000000000000000000000000000000
                   0=> 2nd la_output=00000000000000000000000000000001
                  40=> fpga POR Assert
                  40=> fpga reset Assert
                  80=> fpga POR De-Assert
                 120=> fpga reset De-Assert
                 550=> 1st la_output=00000000000000000000000000000000
                 550=> 2nd la_output=00000000000000000000000000000000
                 563=> fpga_as_to_is_init done
      800.000ns MSG top_bench, Chip Reset# is released 
                 963=> wait uut.mprj.u_fsic.U_IO_SERDES0.rxen
   100450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0001
   200450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0002
   300450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0003
   400450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0004
   500450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0005
   600450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0006
   700450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0007
   800450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0008
   900450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0009
  1000450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0010
  1100450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0011
  1200450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0012
  1300450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0013
  1400450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0014
  1500450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0015
  1600450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0016
  1700450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0017
  1800450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0018
  1900450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0019
  2000450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0020
  2100450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0021
  2200450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0022
  2300450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0023
  2400450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0024
  2500450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0025
  2600450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0026
  2700450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0027
  2800450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0028
  2900450.000ns MSG top_bench, +1000 cycles, finish_flag=0,  repeat_cnt=0029
             2928775=> detect uut.mprj.u_fsic.U_IO_SERDES0.rxen=1
             2928863=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
             2928863=> fpga rxen_ctl=1
             2929363=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
             2929363=> fpga txen_ctl=1
             2929863=> fpga_axilite_read_req in address req phase = 00003000 - tvalid
             2929963=> fpga_axilite_read_req in address req phase = 00003000 - transfer
             2929963=> test103_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
             2932463=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =xxxxxxxx, fpga_is_as_tdata=00000003
             2932463=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2932463=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
             2932463=> test103_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
             2932463=> test103_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
             2932463=> test103_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
             2932463=> fpga_axilite_read_req in address req phase = 00003004 - tvalid
             2932563=> fpga_axilite_read_req in address req phase = 00003004 - transfer
             2932563=> test103_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
             2934963=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2934963=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2934963=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
             2934963=> test103_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
             2934963=> test103_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
             2934963=> test103_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
             2934963=> fpga_axilite_read_req in address req phase = 00003008 - tvalid
             2935063=> fpga_axilite_read_req in address req phase = 00003008 - transfer
             2935063=> test103_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
             2937463=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2937463=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2937463=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
             2937463=> test103_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
             2937463=> test103_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
             2937463=> test103_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
             2937463=> fpga_axilite_read_req in address req phase = 0000300c - tvalid
             2937563=> fpga_axilite_read_req in address req phase = 0000300c - transfer
             2937563=> test103_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
             2939963=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2939963=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2939963=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
             2939963=> test103_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
             2939963=> test103_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
             2939963=> test103_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
             2939963=> fpga_axilite_read_req in address req phase = 00003010 - tvalid
             2940063=> fpga_axilite_read_req in address req phase = 00003010 - transfer
             2940063=> test103_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
             2942463=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2942463=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2942463=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
             2942463=> test103_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
             2942463=> test103_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
             2942463=> test103_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
             2942463=> fpga_axilite_read_req in address req phase = 00003014 - tvalid
             2942563=> fpga_axilite_read_req in address req phase = 00003014 - transfer
             2942563=> test103_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
             2944963=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2944963=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2944963=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
             2944963=> test103_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
             2944963=> test103_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
             2944963=> test103_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
             2944963=> fpga_axilite_read_req in address req phase = 00003018 - tvalid
             2945063=> fpga_axilite_read_req in address req phase = 00003018 - transfer
             2945063=> test103_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
             2947463=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2947463=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2947463=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
             2947463=> test103_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
             2947463=> test103_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
             2947463=> test103_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
             2947463=> fpga_axilite_read_req in address req phase = 0000301c - tvalid
             2947563=> fpga_axilite_read_req in address req phase = 0000301c - transfer
             2947563=> test103_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
             2949963=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2949963=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
             2949963=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
             2949963=> test103_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
             2949963=> test103_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
             2949963=> test103_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
             2949963=> test103_fpga_to_soc_cfg_read done
  3000450.000ns MSG top_bench, +1000 cycles, finish_flag=1,  repeat_cnt=0030
=============================================================================================
=============================================================================================
=============================================================================================
             3000450=> Final result [PASS], check_cnt =          8, error_cnt = 0000
=============================================================================================
=============================================================================================
=============================================================================================
$finish called at time : 3000450 ns : File "/home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test103/top_bench.sv" Line 307
run: Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2037.621 ; gain = 0.000 ; free physical = 6208 ; free virtual = 57467
## quit
INFO: xsimkernel Simulation Memory Usage: 338844 KB (Peak: 338844 KB), Simulation CPU Usage: 60980 ms
INFO: [Common 17-206] Exiting xsim at Fri Sep 29 12:34:53 2023...
