$date
	Wed Dec 11 23:16:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux4to1_tb $end
$var wire 32 ! Result [31:0] $end
$var reg 32 " R0 [31:0] $end
$var reg 32 # R1 [31:0] $end
$var reg 32 $ R2 [31:0] $end
$var reg 32 % R3 [31:0] $end
$var reg 2 & Selector [1:0] $end
$scope module uut $end
$var wire 32 ' R0 [31:0] $end
$var wire 32 ( R1 [31:0] $end
$var wire 32 ) R2 [31:0] $end
$var wire 32 * R3 [31:0] $end
$var wire 2 + Selector [1:0] $end
$var reg 32 , Result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11011110101011011011111011101111 ,
b0 +
b1001000110100010101100111 *
b1011101011011111000000001101 )
b11001010111111101011101010111110 (
b11011110101011011011111011101111 '
b0 &
b1001000110100010101100111 %
b1011101011011111000000001101 $
b11001010111111101011101010111110 #
b11011110101011011011111011101111 "
b11011110101011011011111011101111 !
$end
#200000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 ,
b1 &
b1 +
#300000
b1011101011011111000000001101 !
b1011101011011111000000001101 ,
b10 &
b10 +
#400000
b1001000110100010101100111 !
b1001000110100010101100111 ,
b11 &
b11 +
#500000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 ,
b0 &
b0 +
#600000
