Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Aug 30 17:03:39 2020
| Host         : y-Blade-Stealth running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file exdes_wrapper_utilization_placed.rpt -pb exdes_wrapper_utilization_placed.pb
| Design       : exdes_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 30973 |     0 |    230400 | 13.44 |
|   LUT as Logic             | 28122 |     0 |    230400 | 12.21 |
|   LUT as Memory            |  2851 |     0 |    101760 |  2.80 |
|     LUT as Distributed RAM |  2098 |     0 |           |       |
|     LUT as Shift Register  |   753 |     0 |           |       |
| CLB Registers              | 39716 |     0 |    460800 |  8.62 |
|   Register as Flip Flop    | 39716 |     0 |    460800 |  8.62 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |   755 |     0 |     28800 |  2.62 |
| F7 Muxes                   |   681 |     0 |    115200 |  0.59 |
| F8 Muxes                   |    51 |     0 |     57600 |  0.09 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 569   |          Yes |           - |          Set |
| 9342  |          Yes |           - |        Reset |
| 830   |          Yes |         Set |            - |
| 28975 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  7715 |     0 |     28800 | 26.79 |
|   CLBL                                     |  4270 |     0 |           |       |
|   CLBM                                     |  3445 |     0 |           |       |
| LUT as Logic                               | 28122 |     0 |    230400 | 12.21 |
|   using O5 output only                     |   750 |       |           |       |
|   using O6 output only                     | 20691 |       |           |       |
|   using O5 and O6                          |  6681 |       |           |       |
| LUT as Memory                              |  2851 |     0 |    101760 |  2.80 |
|   LUT as Distributed RAM                   |  2098 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  1162 |       |           |       |
|     using O5 and O6                        |   936 |       |           |       |
|   LUT as Shift Register                    |   753 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   697 |       |           |       |
|     using O5 and O6                        |    56 |       |           |       |
| CLB Registers                              | 39716 |     0 |    460800 |  8.62 |
|   Register driven from within the CLB      | 18862 |       |           |       |
|   Register driven from outside the CLB     | 20854 |       |           |       |
|     LUT in front of the register is unused | 15306 |       |           |       |
|     LUT in front of the register is used   |  5548 |       |           |       |
| Unique Control Sets                        |  1768 |       |     57600 |  3.07 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |       312 |  1.28 |
|   RAMB36/FIFO*    |    3 |     0 |       312 |  0.96 |
|     RAMB36E2 only |    3 |       |           |       |
|   RAMB18          |    2 |     0 |       624 |  0.32 |
|     RAMB18E2 only |    2 |       |           |       |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      1728 |  0.17 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   18 |    18 |       360 |  5.00 |
| HPIOB_M          |    3 |     3 |       144 |  2.08 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    2 |     2 |       144 |  1.39 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    7 |     7 |        24 | 29.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    3 |       |           |       |
| HDIOB_S          |    5 |     5 |        24 | 20.83 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    3 |       |           |       |
| HPIOB_SNGL       |    1 |     1 |        24 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    2 |     2 |       192 |  1.04 |
|   OBUFTDS        |    2 |     2 |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    2 |     2 |       416 |  0.48 |
|   OSERDES        |    2 |     2 |           |       |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   25 |     0 |       544 |  4.60 |
|   BUFGCE             |   12 |     0 |       208 |  5.77 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |   11 |     0 |       144 |  7.64 |
|   BUFG_PS            |    2 |     0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    3 |     0 |         8 | 37.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    3 |     3 |        20 |  15.00 |
| GTHE4_COMMON    |    1 |     0 |         5 |  20.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 28975 |            Register |
| LUT6          | 10880 |                 CLB |
| FDCE          |  9342 |            Register |
| LUT4          |  6118 |                 CLB |
| LUT5          |  6015 |                 CLB |
| LUT2          |  5671 |                 CLB |
| LUT3          |  5226 |                 CLB |
| RAMD32        |  1638 |                 CLB |
| RAMD64E       |  1160 |                 CLB |
| LUT1          |   893 |                 CLB |
| FDSE          |   830 |            Register |
| CARRY8        |   755 |                 CLB |
| MUXF7         |   681 |                 CLB |
| FDPE          |   569 |            Register |
| SRL16E        |   497 |                 CLB |
| SRLC32E       |   312 |                 CLB |
| RAMS32        |   234 |                 CLB |
| MUXF8         |    51 |                 CLB |
| BUFGCE        |    12 |               Clock |
| BUFG_GT       |    11 |               Clock |
| INBUF         |    10 |                 I/O |
| IBUFCTRL      |    10 |              Others |
| BUFG_GT_SYNC  |     9 |               Clock |
| OBUFT         |     6 |                 I/O |
| OBUF          |     4 |                 I/O |
| RAMB36E2      |     3 |           Block Ram |
| MMCME4_ADV    |     3 |               Clock |
| IBUFDS_GTE4   |     3 |                 I/O |
| GTHE4_CHANNEL |     3 |            Advanced |
| DSP48E2       |     3 |          Arithmetic |
| RAMS64E       |     2 |                 CLB |
| RAMB18E2      |     2 |           Block Ram |
| OSERDESE3     |     2 |                 I/O |
| OBUFTDS       |     2 |                 I/O |
| BUFG_PS       |     2 |               Clock |
| PS8           |     1 |            Advanced |
| GTHE4_COMMON  |     1 |            Advanced |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| exdes_zynq_us_0                 |    1 |
| exdes_xbar_1                    |    1 |
| exdes_xbar_0                    |    1 |
| exdes_vid_phy_controller_0      |    1 |
| exdes_v_tpg_0                   |    1 |
| exdes_v_hdmi_tx_ss_0            |    1 |
| exdes_v_hdmi_rx_ss_0            |    1 |
| exdes_tx_video_axis_reg_slice_0 |    1 |
| exdes_rx_video_axis_reg_slice_0 |    1 |
| exdes_rst_processor_1_300M_0    |    1 |
| exdes_rst_processor_1_100M_0    |    1 |
| exdes_hdmi_acr_ctrl_0           |    1 |
| exdes_gt_refclk_buf_0           |    1 |
| exdes_fmch_axi_iic_0            |    1 |
| exdes_dru_ibufds_gt_odiv2_0     |    1 |
| exdes_clk_wiz_0                 |    1 |
| exdes_axi_gpio_0                |    1 |
| exdes_auto_pc_6                 |    1 |
| exdes_auto_pc_5                 |    1 |
| exdes_auto_pc_4                 |    1 |
| exdes_auto_pc_3                 |    1 |
| exdes_auto_pc_2                 |    1 |
| exdes_auto_pc_1                 |    1 |
| exdes_auto_pc_0                 |    1 |
| exdes_auto_cc_1                 |    1 |
| exdes_auto_cc_0                 |    1 |
| exdes_aud_pat_gen_0             |    1 |
| bd_3ec1_v_vid_in_axi4s_0        |    1 |
| bd_3ec1_v_hdmi_rx_0             |    1 |
| bd_3ec1_inverter_1_0            |    1 |
| bd_3ea7_v_tc_0                  |    1 |
| bd_3ea7_v_hdmi_tx_0             |    1 |
| bd_3ea7_v_axi4s_vid_out_0       |    1 |
| bd_3ea7_util_vector_logic_0_0   |    1 |
| bd_3ea7_axi_crossbar_0          |    1 |
+---------------------------------+------+


