

================================================================
== Vivado HLS Report for 'mnist_lstm'
================================================================
* Date:           Thu May 22 20:21:43 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  27795940|  28226020| 0.278 sec | 0.282 sec |  27795940|  28226020|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |                  |       |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |     Instance     | Module|    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_infer_fu_215  |infer  |  27795126|  28225206| 0.278 sec | 0.282 sec |  27795126|  28225206|   none  |
        +------------------+-------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      799|      799|        17|          1|          1|   784|    yes   |
        |- Loop 2  |       10|       10|         2|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     74|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      287|     76|   13789|  20917|    0|
|Memory           |        2|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    185|    -|
|Register         |        0|      -|     213|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      289|     76|   14066|  21245|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      103|     34|      13|     39|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |LSTM_Top_fdiv_32nrcU_U64  |LSTM_Top_fdiv_32nrcU  |        0|      0|    761|    994|    0|
    |grp_infer_fu_215          |infer                 |      287|     76|  13028|  19923|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                     |                      |      287|     76|  13789|  20917|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |img_dat_U  |mnist_lstm_img_dat  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |res_U      |mnist_lstm_res      |        0|  64|   5|    0|    10|   32|     1|          320|
    +-----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                    |        2|  64|   5|    0|   794|   64|     2|        25408|
    +-----------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_284_p2                     |     +    |      0|  0|  13|           4|           1|
    |i_fu_258_p2                       |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_252_p2               |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln23_fu_278_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln26_fu_295_p2               |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  74|          42|          29|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_196_p4  |   9|          2|   10|         20|
    |i1_0_reg_204                  |   9|          2|    4|          8|
    |i_0_reg_192                   |   9|          2|   10|         20|
    |img_dat_address0              |  15|          3|   10|         30|
    |img_dat_ce0                   |  15|          3|    1|          3|
    |in_r_TDATA_blk_n              |   9|          2|    1|          2|
    |out_r_TDATA_blk_n             |   9|          2|    1|          2|
    |res_address0                  |  15|          3|    4|         12|
    |res_ce0                       |  15|          3|    1|          3|
    |res_we0                       |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 185|         38|   47|        116|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |grp_infer_fu_215_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_reg_204                   |   4|   0|    4|          0|
    |i_0_reg_192                    |  10|   0|   10|          0|
    |i_reg_310                      |  10|   0|   10|          0|
    |icmp_ln10_reg_306              |   1|   0|    1|          0|
    |icmp_ln23_reg_325              |   1|   0|    1|          0|
    |icmp_ln26_reg_339              |   1|   0|    1|          0|
    |tmp_reg_320                    |  32|   0|   32|          0|
    |i_0_reg_192                    |  64|  32|   10|          0|
    |icmp_ln10_reg_306              |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 213|  64|   96|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  mnist_lstm  | return value |
|in_r_TDATA    |  in |   32|    axis    |   in_data_V  |    pointer   |
|in_r_TVALID   |  in |    1|    axis    |   in_data_V  |    pointer   |
|in_r_TREADY   | out |    1|    axis    |   in_dest_V  |    pointer   |
|in_r_TDEST    |  in |    1|    axis    |   in_dest_V  |    pointer   |
|in_r_TKEEP    |  in |    4|    axis    |   in_keep_V  |    pointer   |
|in_r_TSTRB    |  in |    4|    axis    |   in_strb_V  |    pointer   |
|in_r_TUSER    |  in |    1|    axis    |   in_user_V  |    pointer   |
|in_r_TLAST    |  in |    1|    axis    |   in_last_V  |    pointer   |
|in_r_TID      |  in |    1|    axis    |    in_id_V   |    pointer   |
|out_r_TDATA   | out |   32|    axis    |  out_data_V  |    pointer   |
|out_r_TREADY  |  in |    1|    axis    |  out_data_V  |    pointer   |
|out_r_TVALID  | out |    1|    axis    |  out_dest_V  |    pointer   |
|out_r_TDEST   | out |    1|    axis    |  out_dest_V  |    pointer   |
|out_r_TKEEP   | out |    4|    axis    |  out_keep_V  |    pointer   |
|out_r_TSTRB   | out |    4|    axis    |  out_strb_V  |    pointer   |
|out_r_TUSER   | out |    1|    axis    |  out_user_V  |    pointer   |
|out_r_TLAST   | out |    1|    axis    |  out_last_V  |    pointer   |
|out_r_TID     | out |    1|    axis    |   out_id_V   |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

