// Seed: 185398131
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  parameter id_3 = 1'b0 && (1);
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  time id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  if (id_3)
    always_comb
      wait (-1 & -1) begin : LABEL_0
        id_2 <= id_3;
        id_2 = !1;
      end
  else wire id_4;
  always id_1 <= id_3;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  always disable id_5;
endmodule
