

================================================================
== Vitis HLS Report for 'pseudoHeaderConstructionNew_512_s'
================================================================
* Date:           Sat Mar 18 14:38:38 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.697 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %txEng_tcpMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %txEng_tcpMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %txEng_tcpMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_shift2pseudoFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txEng_tcpTupleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %txEng_tcpMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln1048 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1048]   --->   Operation 19 'specpipeline' 'specpipeline_ln1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_1_load = load i2 %state_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1053]   --->   Operation 20 'load' 'state_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%header_idx_1_load = load i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:76]   --->   Operation 21 'load' 'header_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_42 = load i256 %header_header_V_1"   --->   Operation 22 'load' 'p_Val2_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%hasBody_load = load i1 %hasBody" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1123]   --->   Operation 23 'load' 'hasBody_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "%switch_ln1053 = switch i2 %state_1_load, void, i2 3, void, i2 1, void, i2 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1053]   --->   Operation 24 'switch' 'switch_ln1053' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_324 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_shift2pseudoFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_i_324' <Predicate = (state_1_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1177 = br i1 %tmp_i_324, void %._crit_edge7.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1177]   --->   Operation 26 'br' 'br_ln1177' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.16ns)   --->   "%txEng_shift2pseudoFifo_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_shift2pseudoFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'read' 'txEng_shift2pseudoFifo_read_1' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = trunc i577 %txEng_shift2pseudoFifo_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'trunc' 'tmp_data_V_3' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_shift2pseudoFifo_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'bitselect' 'tmp_last_V' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_273 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %header_idx_1_load, i1 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 30 'bitconcatenate' 'tmp_273' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.68ns)   --->   "%icmp_ln82_1 = icmp_eq  i17 %tmp_273, i17 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 31 'icmp' 'icmp_ln82_1' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 32 'br' 'br_ln82' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_199 = partset i512 @llvm.part.set.i512.i256, i512 %tmp_data_V_3, i256 %p_Val2_42, i32 0, i32 255"   --->   Operation 33 'partset' 'p_Result_199' <Predicate = (state_1_load == 2 & tmp_i_324 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln85_1 = add i16 %header_idx_1_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 34 'add' 'add_ln85_1' <Predicate = (state_1_load == 2 & tmp_i_324 & icmp_ln82_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85_1, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 35 'store' 'store_ln85' <Predicate = (state_1_load == 2 & tmp_i_324 & icmp_ln82_1)> <Delay = 0.41>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit604.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:86]   --->   Operation 36 'br' 'br_ln86' <Predicate = (state_1_load == 2 & tmp_i_324 & icmp_ln82_1)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = partselect i65 @_ssdm_op_PartSelect.i65.i577.i32.i32, i577 %txEng_shift2pseudoFifo_read_1, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 37 'partselect' 'tmp_s' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln1183_cast_i)   --->   "%xor_ln1183 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1183]   --->   Operation 38 'xor' 'xor_ln1183' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1183_cast_i = select i1 %xor_ln1183, i2 3, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1183]   --->   Operation 39 'select' 'select_ln1183_cast_i' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%store_ln1183 = store i2 %select_ln1183_cast_i, i2 %state_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1183]   --->   Operation 40 'store' 'store_ln1183' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.45>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1188 = br void %pseudoHeaderConstructionNew<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1188]   --->   Operation 41 'br' 'br_ln1188' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_270 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %header_idx_1_load, i1 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 42 'bitconcatenate' 'tmp_270' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.68ns)   --->   "%icmp_ln82 = icmp_eq  i17 %tmp_270, i17 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 43 'icmp' 'icmp_ln82' <Predicate = (state_1_load == 1)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:82]   --->   Operation 44 'br' 'br_ln82' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_196 = partset i512 @llvm.part.set.i512.i256, i512 0, i256 %p_Val2_42, i32 0, i32 255"   --->   Operation 45 'partset' 'p_Result_196' <Predicate = (state_1_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_1_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 46 'add' 'add_ln85' <Predicate = (state_1_load == 1 & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:85]   --->   Operation 47 'store' 'store_ln85' <Predicate = (state_1_load == 1 & icmp_ln82)> <Delay = 0.41>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi256EE11consumeWordER7ap_uintILi512EE.exit.i_ifconv" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:86]   --->   Operation 48 'br' 'br_ln86' <Predicate = (state_1_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.27ns)   --->   "%select_ln1123 = select i1 %hasBody_load, i2 3, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1123]   --->   Operation 49 'select' 'select_ln1123' <Predicate = (state_1_load == 1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.45ns)   --->   "%store_ln1126 = store i2 %select_ln1123, i2 %state_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1126]   --->   Operation 50 'store' 'store_ln1126' <Predicate = (state_1_load == 1)> <Delay = 0.45>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%win_shift_V_load = load i4 %win_shift_V"   --->   Operation 51 'load' 'win_shift_V_load' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.65ns)   --->   "%icmp_ln1068 = icmp_eq  i4 %win_shift_V_load, i4 0"   --->   Operation 52 'icmp' 'icmp_ln1068' <Predicate = (state_1_load == 1)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_28_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_shift2pseudoFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 53 'nbreadreq' 'tmp_28_i' <Predicate = (state_1_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1190 = br i1 %tmp_28_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1190]   --->   Operation 54 'br' 'br_ln1190' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.16ns)   --->   "%txEng_shift2pseudoFifo_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_shift2pseudoFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 55 'read' 'txEng_shift2pseudoFifo_read' <Predicate = (state_1_load == 3 & tmp_28_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_last_V_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_shift2pseudoFifo_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 56 'bitselect' 'tmp_last_V_7' <Predicate = (state_1_load == 3 & tmp_28_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln1194 = br i1 %tmp_last_V_7, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1194]   --->   Operation 57 'br' 'br_ln1194' <Predicate = (state_1_load == 3 & tmp_28_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.45ns)   --->   "%store_ln1196 = store i2 0, i2 %state_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1196]   --->   Operation 58 'store' 'store_ln1196' <Predicate = (state_1_load == 3 & tmp_28_i & tmp_last_V_7)> <Delay = 0.45>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1197 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1197]   --->   Operation 59 'br' 'br_ln1197' <Predicate = (state_1_load == 3 & tmp_28_i & tmp_last_V_7)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1198 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1198]   --->   Operation 60 'br' 'br_ln1198' <Predicate = (state_1_load == 3 & tmp_28_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1199 = br void %pseudoHeaderConstructionNew<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1199]   --->   Operation 61 'br' 'br_ln1199' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i104P0A, i104 %txEng_tcpMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 62 'nbreadreq' 'tmp_i' <Predicate = (state_1_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 104> <Depth = 32> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1056 = br i1 %tmp_i, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1056]   --->   Operation 63 'br' 'br_ln1056' <Predicate = (state_1_load == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_29_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txEng_tcpTupleFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 64 'nbreadreq' 'tmp_29_i' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 32> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1056 = br i1 %tmp_29_i, void %._crit_edge3.i, void %_ifconv" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1056]   --->   Operation 65 'br' 'br_ln1056' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.16ns)   --->   "%txEng_tcpMetaFifo_read = read i104 @_ssdm_op_Read.ap_fifo.volatile.i104P0A, i104 %txEng_tcpMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 66 'read' 'txEng_tcpMetaFifo_read' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 104> <Depth = 32> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_win_shift_V = partselect i4 @_ssdm_op_PartSelect.i4.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 80, i32 83" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 67 'partselect' 'tmp_win_shift_V' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 84, i32 99" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 68 'partselect' 'tmp_length_V' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_ack_V = bitselect i1 @_ssdm_op_BitSelect.i1.i104.i32, i104 %txEng_tcpMetaFifo_read, i32 100" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 69 'bitselect' 'tmp_ack_V' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_rst_V = bitselect i1 @_ssdm_op_BitSelect.i1.i104.i32, i104 %txEng_tcpMetaFifo_read, i32 101" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 70 'bitselect' 'tmp_rst_V' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_syn_V = bitselect i1 @_ssdm_op_BitSelect.i1.i104.i32, i104 %txEng_tcpMetaFifo_read, i32 102" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 71 'bitselect' 'tmp_syn_V' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_fin_V = bitselect i1 @_ssdm_op_BitSelect.i1.i104.i32, i104 %txEng_tcpMetaFifo_read, i32 103" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 72 'bitselect' 'tmp_fin_V' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.16ns)   --->   "%txEng_tcpTupleFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txEng_tcpTupleFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 73 'read' 'txEng_tcpTupleFifo_read' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 32> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_srcIp_V = trunc i96 %txEng_tcpTupleFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 74 'trunc' 'tmp_srcIp_V' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_dstIp_V = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %txEng_tcpTupleFifo_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 75 'partselect' 'tmp_dstIp_V' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.41ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../packet.hpp:162]   --->   Operation 76 'store' 'store_ln162' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.41>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_188 = partset i256 @llvm.part.set.i256.i32, i256 %p_Val2_42, i32 %tmp_srcIp_V, i32 0, i32 31"   --->   Operation 77 'partset' 'p_Result_188' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_189 = partset i256 @llvm.part.set.i256.i32, i256 %p_Result_188, i32 %tmp_dstIp_V, i32 32, i32 63"   --->   Operation 78 'partset' 'p_Result_189' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.78ns)   --->   "%len_V = add i16 %tmp_length_V, i16 20"   --->   Operation 79 'add' 'len_V' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %len_V, i32 8, i32 15"   --->   Operation 80 'partselect' 'p_Result_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %len_V"   --->   Operation 81 'trunc' 'trunc_ln674' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_491_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 24, i32 31"   --->   Operation 82 'partselect' 'p_Result_491_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_492_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 16, i32 23"   --->   Operation 83 'partselect' 'p_Result_492_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_493_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 8, i32 15"   --->   Operation 84 'partselect' 'p_Result_493_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln674_7 = trunc i104 %txEng_tcpMetaFifo_read"   --->   Operation 85 'trunc' 'trunc_ln674_7' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_495_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 56, i32 63"   --->   Operation 86 'partselect' 'p_Result_495_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_496_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 48, i32 55"   --->   Operation 87 'partselect' 'p_Result_496_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_497_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 40, i32 47"   --->   Operation 88 'partselect' 'p_Result_497_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_498_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 32, i32 39"   --->   Operation 89 'partselect' 'p_Result_498_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %txEng_tcpTupleFifo_read, i32 64, i32 95"   --->   Operation 90 'partselect' 'tmp' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_91_i = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i8.i8.i8.i8.i8.i8.i8.i8.i32.i8.i8, i8 %p_Result_498_i, i8 %p_Result_497_i, i8 %p_Result_496_i, i8 %p_Result_495_i, i8 %trunc_ln674_7, i8 %p_Result_493_i, i8 %p_Result_492_i, i8 %p_Result_491_i, i32 %tmp, i8 %trunc_ln674, i8 %p_Result_i"   --->   Operation 91 'bitconcatenate' 'tmp_91_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_190 = partset i256 @_ssdm_op_PartSet.i256.i256.i112.i32.i32, i256 %p_Result_189, i112 %tmp_91_i, i32 80, i32 191"   --->   Operation 92 'partset' 'p_Result_190' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln1072 = store i4 %tmp_win_shift_V, i4 %win_shift_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1072]   --->   Operation 93 'store' 'store_ln1072' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.65ns)   --->   "%icmp_ln1068_3 = icmp_eq  i4 %tmp_win_shift_V, i4 0"   --->   Operation 94 'icmp' 'icmp_ln1068_3' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln1068_3)   --->   "%and_ln1068_1 = and i1 %tmp_syn_V, i1 %icmp_ln1068_3"   --->   Operation 95 'and' 'and_ln1068_1' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln1068_3)   --->   "%select_ln1068_4 = select i1 %and_ln1068_1, i3 6, i3 7"   --->   Operation 96 'select' 'select_ln1068_4' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1068_3 = select i1 %tmp_syn_V, i3 %select_ln1068_4, i3 5"   --->   Operation 97 'select' 'select_ln1068_3' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1068 = zext i3 %select_ln1068_3"   --->   Operation 98 'zext' 'zext_ln1068' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_191 = partset i256 @llvm.part.set.i256.i4, i256 %p_Result_190, i4 %zext_ln1068, i32 196, i32 199"   --->   Operation 99 'partset' 'p_Result_191' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_192 = bitset i256 @_ssdm_op_BitSet.i256.i256.i32.i1, i256 %p_Result_191, i32 200, i1 %tmp_fin_V"   --->   Operation 100 'bitset' 'p_Result_192' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_193 = bitset i256 @_ssdm_op_BitSet.i256.i256.i32.i1, i256 %p_Result_192, i32 201, i1 %tmp_syn_V"   --->   Operation 101 'bitset' 'p_Result_193' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_194 = bitset i256 @_ssdm_op_BitSet.i256.i256.i32.i1, i256 %p_Result_193, i32 202, i1 %tmp_rst_V"   --->   Operation 102 'bitset' 'p_Result_194' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_195 = bitset i256 @_ssdm_op_BitSet.i256.i256.i32.i1, i256 %p_Result_194, i32 204, i1 %tmp_ack_V"   --->   Operation 103 'bitset' 'p_Result_195' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln1095)   --->   "%xor_ln946 = xor i1 %tmp_syn_V, i1 1"   --->   Operation 104 'xor' 'xor_ln946' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.67ns)   --->   "%icmp_ln1095 = icmp_ne  i16 %tmp_length_V, i16 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1095]   --->   Operation 105 'icmp' 'icmp_ln1095' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1095 = and i1 %icmp_ln1095, i1 %xor_ln946" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1095]   --->   Operation 106 'and' 'and_ln1095' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln1095 = store i1 %and_ln1095, i1 %hasBody" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1095]   --->   Operation 107 'store' 'store_ln1095' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln1096 = store i1 %tmp_syn_V, i1 %isSYN" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1096]   --->   Operation 108 'store' 'store_ln1096' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_510_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 72, i32 79"   --->   Operation 109 'partselect' 'p_Result_510_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_511_i = partselect i8 @_ssdm_op_PartSelect.i8.i104.i32.i32, i104 %txEng_tcpMetaFifo_read, i32 64, i32 71"   --->   Operation 110 'partselect' 'p_Result_511_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_94_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 0, i8 %p_Result_511_i, i8 %p_Result_510_i"   --->   Operation 111 'bitconcatenate' 'tmp_94_i' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_s = partset i256 @_ssdm_op_PartSet.i256.i256.i32.i32.i32, i256 %p_Result_195, i32 %tmp_94_i, i32 208, i32 239"   --->   Operation 112 'partset' 'p_Result_s' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln414 = store i256 %p_Result_s, i256 %header_header_V_1"   --->   Operation 113 'store' 'store_ln414' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.27ns)   --->   "%select_ln1102 = select i1 %and_ln1095, i2 2, i2 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1102]   --->   Operation 114 'select' 'select_ln1102' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.45ns)   --->   "%store_ln1104 = store i2 %select_ln1102, i2 %state_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1104]   --->   Operation 115 'store' 'store_ln1104' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.45>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln1112 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1112]   --->   Operation 116 'br' 'br_ln1112' <Predicate = (state_1_load == 0 & tmp_i & tmp_29_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln1113 = br void %pseudoHeaderConstructionNew<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1113]   --->   Operation 117 'br' 'br_ln1113' <Predicate = (state_1_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%currWord_data_V = phi i512 %p_Result_199, void, i512 %tmp_data_V_3, void"   --->   Operation 118 'phi' 'currWord_data_V' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_08 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp_s, i512 %currWord_data_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 119 'bitconcatenate' 'p_08' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer1, i577 %p_08" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 120 'write' 'write_ln173' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 16> <FIFO>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln1187 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1187]   --->   Operation 121 'br' 'br_ln1187' <Predicate = (state_1_load == 2 & tmp_i_324)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sendWord_data_V_8 = phi i512 %p_Result_196, void, i512 0, void"   --->   Operation 122 'phi' 'sendWord_data_V_8' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%sendWord_last_V = xor i1 %hasBody_load, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1123]   --->   Operation 123 'xor' 'sendWord_last_V' <Predicate = (state_1_load == 1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%isSYN_load = load i1 %isSYN" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1148]   --->   Operation 124 'load' 'isSYN_load' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_197 = partset i512 @_ssdm_op_PartSet.i512.i512.i32.i32.i32, i512 %sendWord_data_V_8, i32 1049602, i32 256, i32 287"   --->   Operation 125 'partset' 'p_Result_197' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sendWord_data_V_7)   --->   "%zext_ln232 = zext i4 %win_shift_V_load"   --->   Operation 126 'zext' 'zext_ln232' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sendWord_data_V_7)   --->   "%tmp_93_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16, i8 0, i8 %zext_ln232, i16 771"   --->   Operation 127 'bitconcatenate' 'tmp_93_i' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sendWord_data_V_7)   --->   "%p_Result_198 = partset i512 @_ssdm_op_PartSet.i512.i512.i32.i32.i32, i512 %p_Result_197, i32 %tmp_93_i, i32 288, i32 319"   --->   Operation 128 'partset' 'p_Result_198' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sendWord_data_V_7)   --->   "%sendWord_data_V_6 = select i1 %isSYN_load, i512 %p_Result_198, i512 %sendWord_data_V_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1148]   --->   Operation 129 'select' 'sendWord_data_V_6' <Predicate = (state_1_load == 1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.12ns)   --->   "%and_ln1068 = and i1 %isSYN_load, i1 %icmp_ln1068"   --->   Operation 130 'and' 'and_ln1068' <Predicate = (state_1_load == 1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.57ns) (out node of the LUT)   --->   "%sendWord_data_V_7 = select i1 %and_ln1068, i512 %p_Result_197, i512 %sendWord_data_V_6"   --->   Operation 131 'select' 'sendWord_data_V_7' <Predicate = (state_1_load == 1)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node sendWord_keep_V)   --->   "%select_ln1068 = select i1 %and_ln1068, i37 68719476735, i37 137438953471"   --->   Operation 132 'select' 'select_ln1068' <Predicate = (state_1_load == 1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.22ns) (out node of the LUT)   --->   "%sendWord_keep_V = select i1 %isSYN_load, i37 %select_ln1068, i37 4294967295"   --->   Operation 133 'select' 'sendWord_keep_V' <Predicate = (state_1_load == 1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i37 %sendWord_keep_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 134 'sext' 'sext_ln173' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_09 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i24.i40.i512, i1 %sendWord_last_V, i24 0, i40 %sext_ln173, i512 %sendWord_data_V_7" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 135 'bitconcatenate' 'p_09' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer1, i577 %p_09" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 136 'write' 'write_ln173' <Predicate = (state_1_load == 1)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 16> <FIFO>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln1173 = br void %pseudoHeaderConstructionNew<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1173]   --->   Operation 137 'br' 'br_ln1173' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer1, i577 %txEng_shift2pseudoFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 138 'write' 'write_ln173' <Predicate = (state_1_load == 3 & tmp_28_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 16> <FIFO>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.7ns
The critical path consists of the following:
	fifo read operation ('txEng_tcpMetaFifo_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'txEng_tcpMetaFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [111]  (1.17 ns)
	'icmp' operation ('icmp_ln1095', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1095) [150]  (0.676 ns)
	'and' operation ('and_ln1095', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1095) [151]  (0.122 ns)
	'select' operation ('select_ln1102', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1102) [159]  (0.278 ns)
	'store' operation ('store_ln1104', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1104) of variable 'select_ln1102', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1102 on static variable 'state_1' [160]  (0.453 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'load' operation ('isSYN_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1148) on static variable 'isSYN' [73]  (0 ns)
	'and' operation ('and_ln1068') [81]  (0.122 ns)
	'select' operation ('sendWord.data.V') [82]  (0.578 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'txEng_tcpPkgBuffer1' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [87]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
