C:/questasim64_2021.1/win64/vlib D:/UVM_COURSE/vivado_adder/output_compiled_lib/unisims_ver
C:/questasim64_2021.1/win64/vmap unisims_ver D:/UVM_COURSE/vivado_adder/output_compiled_lib/unisims_ver
C:/questasim64_2021.1/win64/vlog -source -work unisims_ver -f D:\UVM_COURSE\vivado_adder\output_compiled_lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf
C:/questasim64_2021.1/win64/vlog -source -sv -svinputport=relaxed -work unisims_ver -f D:\UVM_COURSE\vivado_adder\output_compiled_lib/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.nt64.cmf
C:/questasim64_2021.1/win64/vlib D:/UVM_COURSE/vivado_adder/output_compiled_lib/unimacro_ver
C:/questasim64_2021.1/win64/vmap unimacro_ver D:/UVM_COURSE/vivado_adder/output_compiled_lib/unimacro_ver
C:/questasim64_2021.1/win64/vlog -source -work unimacro_ver -f D:\UVM_COURSE\vivado_adder\output_compiled_lib/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.nt64.cmf
C:/questasim64_2021.1/win64/vlib D:/UVM_COURSE/vivado_adder/output_compiled_lib/unifast_ver
C:/questasim64_2021.1/win64/vmap unifast_ver D:/UVM_COURSE/vivado_adder/output_compiled_lib/unifast_ver
C:/questasim64_2021.1/win64/vlog -source -work unifast_ver -f D:\UVM_COURSE\vivado_adder\output_compiled_lib/unifast_ver/.cxl.verilog.unifast.unifast_ver.nt64.cmf
