#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018101f7e460 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018101f89e00 .scope module, "test2" "test2" 3 3;
 .timescale -9 -12;
v0000018101fed510_0 .var "clk", 0 0;
v0000018101fed970_0 .var "din_i", 7 0;
v0000018101fed1f0_0 .net "dout_o", 7 0, v0000018101fec320_0;  1 drivers
v0000018101fedf10_0 .var "flush", 0 0;
v0000018101fee7d0_0 .var "ready_i", 0 0;
v0000018101feee10_0 .net "ready_o", 0 0, L_0000018101f97d60;  1 drivers
v0000018101fed790_0 .var "rst", 0 0;
v0000018101feea50_0 .var "valid_i", 0 0;
v0000018101fedfb0_0 .net "valid_o", 0 0, v0000018101fec0a0_0;  1 drivers
S_0000018101f89f90 .scope task, "READY" "READY" 3 89, 3 89 0, S_0000018101f89e00;
 .timescale -9 -12;
v0000018101f7e780_0 .var "Y", 0 0;
E_0000018101f7fc80 .event posedge, v0000018101fec140_0;
TD_test2.READY ;
    %wait E_0000018101f7fc80;
    %load/vec4 v0000018101f7e780_0;
    %assign/vec4 v0000018101fee7d0_0, 0;
    %end;
S_0000018101f8f990 .scope task, "SENT_DATA" "SENT_DATA" 3 81, 3 81 0, S_0000018101f89e00;
 .timescale -9 -12;
v0000018101f80840_0 .var "X", 7 0;
TD_test2.SENT_DATA ;
    %wait E_0000018101f7fc80;
    %load/vec4 v0000018101f80840_0;
    %assign/vec4 v0000018101fed970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018101feea50_0, 0;
    %end;
S_0000018101f8fb20 .scope module, "dut" "top" 3 15, 4 1 0, S_0000018101f89e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 8 "din_i";
    .port_info 4 /INPUT 1 "valid_i";
    .port_info 5 /OUTPUT 1 "ready_o";
    .port_info 6 /OUTPUT 8 "dout_o";
    .port_info 7 /OUTPUT 1 "valid_o";
    .port_info 8 /INPUT 1 "ready_i";
v0000018101fec460_0 .net "clk", 0 0, v0000018101fed510_0;  1 drivers
v0000018101fec280_0 .net "data_i", 7 0, v0000018101fec8c0_0;  1 drivers
v0000018101fecaa0_0 .net "data_o", 7 0, v0000018101f799e0_0;  1 drivers
v0000018101fecbe0_0 .net "din_i", 7 0, v0000018101fed970_0;  1 drivers
v0000018101fece60_0 .net "dout_o", 7 0, v0000018101fec320_0;  alias, 1 drivers
v0000018101fecf00_0 .net "flush", 0 0, v0000018101fedf10_0;  1 drivers
v0000018101fed470_0 .net "rdy_i", 0 0, L_0000018101f974a0;  1 drivers
v0000018101fedb50_0 .net "rdy_o", 0 0, v0000018101f8a120_0;  1 drivers
v0000018101fed330_0 .net "ready_i", 0 0, v0000018101fee7d0_0;  1 drivers
v0000018101fed8d0_0 .net "ready_o", 0 0, L_0000018101f97d60;  alias, 1 drivers
v0000018101fed150_0 .net "rst", 0 0, v0000018101fed790_0;  1 drivers
v0000018101fedbf0_0 .net "valid_i", 0 0, v0000018101feea50_0;  1 drivers
v0000018101feec30_0 .net "valid_o", 0 0, v0000018101fec0a0_0;  alias, 1 drivers
v0000018101fee5f0_0 .net "vld_i", 0 0, v0000018101fecfa0_0;  1 drivers
v0000018101feeeb0_0 .net "vld_o", 0 0, v00000181021066b0_0;  1 drivers
S_0000018102106520 .scope module, "ht" "hardware_trojan" 4 27, 5 2 0, S_0000018101f8fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "flush";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "vld_i";
    .port_info 3 /INPUT 1 "rdy_i";
    .port_info 4 /OUTPUT 8 "data_o";
    .port_info 5 /OUTPUT 1 "vld_o";
    .port_info 6 /OUTPUT 1 "rdy_o";
v0000018101f7c800_0 .net "data_i", 7 0, v0000018101fec8c0_0;  alias, 1 drivers
v0000018101f799e0_0 .var "data_o", 7 0;
v0000018101f8fcb0_0 .net "flush", 0 0, v0000018101fedf10_0;  alias, 1 drivers
v0000018101f8fd50_0 .net "rdy_i", 0 0, L_0000018101f974a0;  alias, 1 drivers
v0000018101f8a120_0 .var "rdy_o", 0 0;
v0000018101f8a1c0_0 .net "vld_i", 0 0, v0000018101fecfa0_0;  alias, 1 drivers
v00000181021066b0_0 .var "vld_o", 0 0;
E_0000018101f80300 .event anyedge, v0000018101f8fcb0_0, v0000018101f7c800_0, v0000018101f8a1c0_0, v0000018101f8fd50_0;
S_0000018102106750 .scope module, "reciever" "elastic_register" 4 37, 6 2 0, S_0000018101f8fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 1 "ready_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 1 "ready_out";
L_0000018101f97510 .functor OR 1, L_0000018101fee190, v0000018101fee7d0_0, C4<0>, C4<0>;
L_0000018101f974a0 .functor BUFZ 1, L_0000018101f97510, C4<0>, C4<0>, C4<0>;
v00000181021068e0_0 .net *"_ivl_1", 0 0, L_0000018101fee190;  1 drivers
v0000018101fec140_0 .net "clk", 0 0, v0000018101fed510_0;  alias, 1 drivers
v0000018101fecb40_0 .net "data_in", 7 0, v0000018101f799e0_0;  alias, 1 drivers
v0000018101fec320_0 .var "data_out", 7 0;
v0000018101fec500_0 .net "enable", 0 0, L_0000018101f97510;  1 drivers
v0000018101fec960_0 .net "ready_in", 0 0, v0000018101fee7d0_0;  alias, 1 drivers
v0000018101fec6e0_0 .net "ready_out", 0 0, L_0000018101f974a0;  alias, 1 drivers
v0000018101fec640_0 .net "rst", 0 0, v0000018101fed790_0;  alias, 1 drivers
v0000018101fec780_0 .net "valid_in", 0 0, v00000181021066b0_0;  alias, 1 drivers
v0000018101fec0a0_0 .var "valid_out", 0 0;
L_0000018101fee190 .reduce/nor v0000018101fec0a0_0;
S_0000018101f83930 .scope begin, "data_register" "data_register" 6 26, 6 26 0, S_0000018102106750;
 .timescale -9 -12;
S_0000018101f83ac0 .scope begin, "valid_register" "valid_register" 6 16, 6 16 0, S_0000018102106750;
 .timescale -9 -12;
S_0000018101f83c50 .scope module, "sender" "elastic_register" 4 16, 6 2 0, S_0000018101f8fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 1 "ready_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 1 "ready_out";
L_0000018101f97dd0 .functor OR 1, L_0000018101fee910, v0000018101f8a120_0, C4<0>, C4<0>;
L_0000018101f97d60 .functor BUFZ 1, L_0000018101f97dd0, C4<0>, C4<0>, C4<0>;
v0000018101fecd20_0 .net *"_ivl_1", 0 0, L_0000018101fee910;  1 drivers
v0000018101fec820_0 .net "clk", 0 0, v0000018101fed510_0;  alias, 1 drivers
v0000018101fec1e0_0 .net "data_in", 7 0, v0000018101fed970_0;  alias, 1 drivers
v0000018101fec8c0_0 .var "data_out", 7 0;
v0000018101fecc80_0 .net "enable", 0 0, L_0000018101f97dd0;  1 drivers
v0000018101fecdc0_0 .net "ready_in", 0 0, v0000018101f8a120_0;  alias, 1 drivers
v0000018101fec5a0_0 .net "ready_out", 0 0, L_0000018101f97d60;  alias, 1 drivers
v0000018101feca00_0 .net "rst", 0 0, v0000018101fed790_0;  alias, 1 drivers
v0000018101fec3c0_0 .net "valid_in", 0 0, v0000018101feea50_0;  alias, 1 drivers
v0000018101fecfa0_0 .var "valid_out", 0 0;
L_0000018101fee910 .reduce/nor v0000018101fecfa0_0;
S_0000018101f83de0 .scope begin, "data_register" "data_register" 6 26, 6 26 0, S_0000018101f83c50;
 .timescale -9 -12;
S_0000018101f83f70 .scope begin, "valid_register" "valid_register" 6 16, 6 16 0, S_0000018101f83c50;
 .timescale -9 -12;
    .scope S_0000018101f83c50;
T_2 ;
    %wait E_0000018101f7fc80;
    %fork t_1, S_0000018101f83f70;
    %jmp t_0;
    .scope S_0000018101f83f70;
t_1 ;
    %load/vec4 v0000018101feca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018101fecfa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018101fecc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000018101fec3c0_0;
    %assign/vec4 v0000018101fecfa0_0, 0;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_0000018101f83c50;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018101f83c50;
T_3 ;
    %wait E_0000018101f7fc80;
    %fork t_3, S_0000018101f83de0;
    %jmp t_2;
    .scope S_0000018101f83de0;
t_3 ;
    %load/vec4 v0000018101feca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018101fec8c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018101fecc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000018101fec1e0_0;
    %assign/vec4 v0000018101fec8c0_0, 0;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_0000018101f83c50;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018102106520;
T_4 ;
Ewait_0 .event/or E_0000018101f80300, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000018101f8fcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0000018101f7c800_0;
    %store/vec4 v0000018101f799e0_0, 0, 8;
    %load/vec4 v0000018101f8a1c0_0;
    %store/vec4 v00000181021066b0_0, 0, 1;
    %load/vec4 v0000018101f8fd50_0;
    %store/vec4 v0000018101f8a120_0, 0, 1;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000018101f799e0_0, 0, 8;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v00000181021066b0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000018101f8a120_0, 0, 1;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018102106750;
T_5 ;
    %wait E_0000018101f7fc80;
    %fork t_5, S_0000018101f83ac0;
    %jmp t_4;
    .scope S_0000018101f83ac0;
t_5 ;
    %load/vec4 v0000018101fec640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018101fec0a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018101fec500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000018101fec780_0;
    %assign/vec4 v0000018101fec0a0_0, 0;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0000018102106750;
t_4 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018102106750;
T_6 ;
    %wait E_0000018101f7fc80;
    %fork t_7, S_0000018101f83930;
    %jmp t_6;
    .scope S_0000018101f83930;
t_7 ;
    %load/vec4 v0000018101fec640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018101fec320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000018101fec500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000018101fecb40_0;
    %assign/vec4 v0000018101fec320_0, 0;
T_6.2 ;
T_6.1 ;
    %end;
    .scope S_0000018102106750;
t_6 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018101f89e00;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018101fed510_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018101fed510_0, 0, 1;
    %delay 5000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018101f89e00;
T_8 ;
    %vpi_call/w 3 35 "$dumpfile", "dumpset2.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018101fed790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018101fedf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018101feea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018101fee7d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018101fed970_0, 0;
    %wait E_0000018101f7fc80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018101fed790_0, 0;
    %wait E_0000018101f7fc80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018101fed790_0, 0;
    %wait E_0000018101f7fc80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018101f7e780_0, 0, 1;
    %fork TD_test2.READY, S_0000018101f89f90;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %wait E_0000018101f7fc80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018101fedf10_0, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018101f80840_0, 0, 8;
    %fork TD_test2.SENT_DATA, S_0000018101f8f990;
    %join;
    %vpi_call/w 3 78 "$stop" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "test2.sv";
    "top.sv";
    "hardware_trojan.sv";
    "elastic_register.sv";
