digraph "0_linux_0b79459b482e85cb7426aa7da683a9f2c97aeae1_2@pointer" {
"1000249" [label="(Call,data - vcpu->arch.ia32_tsc_adjust_msr)"];
"1000126" [label="(Call,data = msr_info->data)"];
"1000247" [label="(Call,adj = data - vcpu->arch.ia32_tsc_adjust_msr)"];
"1000256" [label="(Call,kvm_x86_ops->adjust_tsc_offset(vcpu, adj, true))"];
"1000260" [label="(Call,vcpu->arch.ia32_tsc_adjust_msr = data)"];
"1000489" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000239" [label="(Block,)"];
"1000248" [label="(Identifier,adj)"];
"1000251" [label="(Call,vcpu->arch.ia32_tsc_adjust_msr)"];
"1000259" [label="(Identifier,true)"];
"1000496" [label="(Call,data != 0)"];
"1000220" [label="(Call,kvm_set_apic_base(vcpu, data))"];
"1000249" [label="(Call,data - vcpu->arch.ia32_tsc_adjust_msr)"];
"1000266" [label="(Identifier,data)"];
"1000258" [label="(Identifier,adj)"];
"1000237" [label="(Call,guest_cpuid_has_tsc_adjust(vcpu))"];
"1000261" [label="(Call,vcpu->arch.ia32_tsc_adjust_msr)"];
"1000607" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000458" [label="(Call,data != 0)"];
"1000112" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000127" [label="(Identifier,data)"];
"1000263" [label="(Identifier,vcpu)"];
"1000439" [label="(Call,kvm_lapic_enable_pv_eoi(vcpu, data))"];
"1000624" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000179" [label="(Call,data != 0)"];
"1000126" [label="(Call,data = msr_info->data)"];
"1000279" [label="(Call,vcpu->kvm->arch.wall_clock = data)"];
"1000449" [label="(Call,set_msr_mce(vcpu, msr, data))"];
"1000192" [label="(Call,!data)"];
"1000288" [label="(Call,kvm_write_wall_clock(vcpu->kvm, data))"];
"1000267" [label="(ControlStructure,break;)"];
"1000128" [label="(Call,msr_info->data)"];
"1000114" [label="(Block,)"];
"1000257" [label="(Identifier,vcpu)"];
"1000256" [label="(Call,kvm_x86_ops->adjust_tsc_offset(vcpu, adj, true))"];
"1000615" [label="(Call,vcpu_unimpl(vcpu, \"unhandled wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000245" [label="(Block,)"];
"1000143" [label="(Call,set_efer(vcpu, data))"];
"1000543" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\", msr, data))"];
"1000231" [label="(Call,kvm_set_lapic_tscdeadline_msr(vcpu, data))"];
"1000269" [label="(Call,vcpu->arch.ia32_misc_enable_msr = data)"];
"1000132" [label="(Identifier,msr)"];
"1000499" [label="(Call,vcpu_unimpl(vcpu, \"disabled perfctr wrmsr: \"\n\t\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000378" [label="(Call,data & KVM_STEAL_RESERVED_MASK)"];
"1000632" [label="(MethodReturn,int)"];
"1000250" [label="(Identifier,data)"];
"1000247" [label="(Call,adj = data - vcpu->arch.ia32_tsc_adjust_msr)"];
"1000599" [label="(Call,xen_hvm_config(vcpu, data))"];
"1000260" [label="(Call,vcpu->arch.ia32_tsc_adjust_msr = data)"];
"1000556" [label="(Call,vcpu->arch.osvw.length = data)"];
"1000573" [label="(Call,vcpu->arch.osvw.status = data)"];
"1000471" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000312" [label="(Call,data & 1)"];
"1000147" [label="(Call,data &= ~(u64)0x40)"];
"1000364" [label="(Call,kvm_pv_enable_async_pf(vcpu, data))"];
"1000300" [label="(Call,vcpu->arch.time = data)"];
"1000249" -> "1000247"  [label="AST: "];
"1000249" -> "1000251"  [label="CFG: "];
"1000250" -> "1000249"  [label="AST: "];
"1000251" -> "1000249"  [label="AST: "];
"1000247" -> "1000249"  [label="CFG: "];
"1000249" -> "1000247"  [label="DDG: data"];
"1000249" -> "1000247"  [label="DDG: vcpu->arch.ia32_tsc_adjust_msr"];
"1000126" -> "1000249"  [label="DDG: data"];
"1000249" -> "1000260"  [label="DDG: data"];
"1000126" -> "1000114"  [label="AST: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000132" -> "1000126"  [label="CFG: "];
"1000126" -> "1000632"  [label="DDG: data"];
"1000126" -> "1000632"  [label="DDG: msr_info->data"];
"1000126" -> "1000143"  [label="DDG: data"];
"1000126" -> "1000147"  [label="DDG: data"];
"1000126" -> "1000179"  [label="DDG: data"];
"1000126" -> "1000192"  [label="DDG: data"];
"1000126" -> "1000220"  [label="DDG: data"];
"1000126" -> "1000231"  [label="DDG: data"];
"1000126" -> "1000260"  [label="DDG: data"];
"1000126" -> "1000269"  [label="DDG: data"];
"1000126" -> "1000279"  [label="DDG: data"];
"1000126" -> "1000288"  [label="DDG: data"];
"1000126" -> "1000300"  [label="DDG: data"];
"1000126" -> "1000312"  [label="DDG: data"];
"1000126" -> "1000364"  [label="DDG: data"];
"1000126" -> "1000378"  [label="DDG: data"];
"1000126" -> "1000439"  [label="DDG: data"];
"1000126" -> "1000449"  [label="DDG: data"];
"1000126" -> "1000458"  [label="DDG: data"];
"1000126" -> "1000471"  [label="DDG: data"];
"1000126" -> "1000489"  [label="DDG: data"];
"1000126" -> "1000496"  [label="DDG: data"];
"1000126" -> "1000499"  [label="DDG: data"];
"1000126" -> "1000543"  [label="DDG: data"];
"1000126" -> "1000556"  [label="DDG: data"];
"1000126" -> "1000573"  [label="DDG: data"];
"1000126" -> "1000599"  [label="DDG: data"];
"1000126" -> "1000607"  [label="DDG: data"];
"1000126" -> "1000615"  [label="DDG: data"];
"1000126" -> "1000624"  [label="DDG: data"];
"1000247" -> "1000245"  [label="AST: "];
"1000248" -> "1000247"  [label="AST: "];
"1000257" -> "1000247"  [label="CFG: "];
"1000247" -> "1000632"  [label="DDG: data - vcpu->arch.ia32_tsc_adjust_msr"];
"1000247" -> "1000256"  [label="DDG: adj"];
"1000256" -> "1000245"  [label="AST: "];
"1000256" -> "1000259"  [label="CFG: "];
"1000257" -> "1000256"  [label="AST: "];
"1000258" -> "1000256"  [label="AST: "];
"1000259" -> "1000256"  [label="AST: "];
"1000263" -> "1000256"  [label="CFG: "];
"1000256" -> "1000632"  [label="DDG: true"];
"1000256" -> "1000632"  [label="DDG: adj"];
"1000256" -> "1000632"  [label="DDG: vcpu"];
"1000256" -> "1000632"  [label="DDG: kvm_x86_ops->adjust_tsc_offset(vcpu, adj, true)"];
"1000237" -> "1000256"  [label="DDG: vcpu"];
"1000112" -> "1000256"  [label="DDG: vcpu"];
"1000260" -> "1000239"  [label="AST: "];
"1000260" -> "1000266"  [label="CFG: "];
"1000261" -> "1000260"  [label="AST: "];
"1000266" -> "1000260"  [label="AST: "];
"1000267" -> "1000260"  [label="CFG: "];
"1000260" -> "1000632"  [label="DDG: data"];
"1000260" -> "1000632"  [label="DDG: vcpu->arch.ia32_tsc_adjust_msr"];
}
