Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Feb 27 14:52:43 2020
| Host         : Yami-chan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ClockDivider/clk1_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.063        0.000                      0                   52        0.264        0.000                      0                   52        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.063        0.000                      0                   52        0.264        0.000                      0                   52        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.415%)  route 2.744ns (79.585%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          1.045     8.531    ClockDivider/clk1
    SLICE_X0Y93          FDRE                                         r  ClockDivider/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    14.791    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  ClockDivider/cnt_reg[25]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.594    ClockDivider/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.704ns (21.268%)  route 2.606ns (78.732%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          0.907     8.393    ClockDivider/clk1
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    14.790    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[21]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.593    ClockDivider/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.704ns (21.268%)  route 2.606ns (78.732%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          0.907     8.393    ClockDivider/clk1
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    14.790    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[22]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.593    ClockDivider/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.704ns (21.268%)  route 2.606ns (78.732%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          0.907     8.393    ClockDivider/clk1
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    14.790    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[23]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.593    ClockDivider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.704ns (21.268%)  route 2.606ns (78.732%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          0.907     8.393    ClockDivider/clk1
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    14.790    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[24]/C
                         clock pessimism              0.268    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.429    14.593    ClockDivider/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.266%)  route 2.458ns (77.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          0.759     8.244    ClockDivider/clk1
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    14.790    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[17]/C
                         clock pessimism              0.293    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.618    ClockDivider/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.266%)  route 2.458ns (77.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          0.759     8.244    ClockDivider/clk1
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    14.790    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[18]/C
                         clock pessimism              0.293    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.618    ClockDivider/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.266%)  route 2.458ns (77.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          0.759     8.244    ClockDivider/clk1
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    14.790    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[19]/C
                         clock pessimism              0.293    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.618    ClockDivider/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.266%)  route 2.458ns (77.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          0.759     8.244    ClockDivider/clk1
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    14.790    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
                         clock pessimism              0.293    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.618    ClockDivider/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 ClockDivider/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.704ns (23.333%)  route 2.313ns (76.667%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.083    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ClockDivider/cnt_reg[20]/Q
                         net (fo=2, routed)           0.680     6.219    ClockDivider/cnt[20]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.343 f  ClockDivider/cnt[25]_i_6/O
                         net (fo=1, routed)           1.019     7.362    ClockDivider/cnt[25]_i_6_n_0
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  ClockDivider/cnt[25]_i_3/O
                         net (fo=26, routed)          0.614     8.100    ClockDivider/clk1
    SLICE_X0Y88          FDRE                                         r  ClockDivider/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.602    14.788    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  ClockDivider/cnt_reg[5]/C
                         clock pessimism              0.268    15.056    
                         clock uncertainty           -0.035    15.020    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.591    ClockDivider/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  6.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ClockDivider/clk1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.599     1.432    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  ClockDivider/clk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.596 r  ClockDivider/clk1_reg/Q
                         net (fo=5, routed)           0.175     1.772    ClockDivider/CLK
    SLICE_X2Y83          LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  ClockDivider/clk1_i_1/O
                         net (fo=1, routed)           0.000     1.817    ClockDivider/clk1_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  ClockDivider/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.870     1.939    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  ClockDivider/clk1_reg/C
                         clock pessimism             -0.506     1.432    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120     1.552    ClockDivider/clk1_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ClockDivider/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.601     1.434    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  ClockDivider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.575 f  ClockDivider/cnt_reg[0]/Q
                         net (fo=3, routed)           0.179     1.755    ClockDivider/cnt[0]
    SLICE_X1Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  ClockDivider/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    ClockDivider/cnt_0[0]
    SLICE_X1Y87          FDRE                                         r  ClockDivider/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     1.942    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  ClockDivider/cnt_reg[0]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091     1.525    ClockDivider/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ClockDivider/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.435    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  ClockDivider/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ClockDivider/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.709    ClockDivider/cnt[11]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  ClockDivider/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    ClockDivider/data0[11]
    SLICE_X0Y89          FDRE                                         r  ClockDivider/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     1.944    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  ClockDivider/cnt_reg[11]/C
                         clock pessimism             -0.508     1.435    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.540    ClockDivider/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ClockDivider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.436    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  ClockDivider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ClockDivider/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133     1.710    ClockDivider/cnt[15]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  ClockDivider/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    ClockDivider/data0[15]
    SLICE_X0Y90          FDRE                                         r  ClockDivider/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     1.945    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  ClockDivider/cnt_reg[15]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.541    ClockDivider/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ClockDivider/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.436    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ClockDivider/cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.710    ClockDivider/cnt[19]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  ClockDivider/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    ClockDivider/data0[19]
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     1.945    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  ClockDivider/cnt_reg[19]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.541    ClockDivider/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ClockDivider/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.435    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  ClockDivider/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ClockDivider/cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.709    ClockDivider/cnt[7]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  ClockDivider/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    ClockDivider/data0[7]
    SLICE_X0Y88          FDRE                                         r  ClockDivider/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     1.944    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  ClockDivider/cnt_reg[7]/C
                         clock pessimism             -0.508     1.435    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.540    ClockDivider/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ClockDivider/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.601     1.434    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ClockDivider/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  ClockDivider/cnt_reg[3]/Q
                         net (fo=2, routed)           0.133     1.708    ClockDivider/cnt[3]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  ClockDivider/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    ClockDivider/data0[3]
    SLICE_X0Y87          FDRE                                         r  ClockDivider/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     1.942    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ClockDivider/cnt_reg[3]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.539    ClockDivider/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ClockDivider/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.436    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ClockDivider/cnt_reg[23]/Q
                         net (fo=2, routed)           0.133     1.710    ClockDivider/cnt[23]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  ClockDivider/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    ClockDivider/data0[23]
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     1.945    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  ClockDivider/cnt_reg[23]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.105     1.541    ClockDivider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ClockDivider/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.435    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  ClockDivider/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ClockDivider/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.709    ClockDivider/cnt[11]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.853 r  ClockDivider/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    ClockDivider/data0[12]
    SLICE_X0Y89          FDRE                                         r  ClockDivider/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     1.944    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  ClockDivider/cnt_reg[12]/C
                         clock pessimism             -0.508     1.435    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.540    ClockDivider/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ClockDivider/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockDivider/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.436    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  ClockDivider/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ClockDivider/cnt_reg[15]/Q
                         net (fo=2, routed)           0.133     1.710    ClockDivider/cnt[15]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.854 r  ClockDivider/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    ClockDivider/data0[16]
    SLICE_X0Y90          FDRE                                         r  ClockDivider/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     1.945    ClockDivider/clk_100M_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  ClockDivider/cnt_reg[16]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.541    ClockDivider/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     ClockDivider/clk1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     ClockDivider/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     ClockDivider/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     ClockDivider/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     ClockDivider/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     ClockDivider/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     ClockDivider/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     ClockDivider/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     ClockDivider/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     ClockDivider/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     ClockDivider/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     ClockDivider/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     ClockDivider/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     ClockDivider/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     ClockDivider/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     ClockDivider/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     ClockDivider/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     ClockDivider/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     ClockDivider/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     ClockDivider/clk1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     ClockDivider/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     ClockDivider/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     ClockDivider/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     ClockDivider/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     ClockDivider/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     ClockDivider/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     ClockDivider/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     ClockDivider/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     ClockDivider/cnt_reg[16]/C



