Project Information                                c:\kslabs\myshem2\main1.rpt

MAX+plus II Compiler Report File
Version 10.0 RC2 9/14/2000
Compiled: 10/01/2009 22:46:34

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

main1     EPM9320LC84-15   28       14       0      74      50          23 %

User Pins:                 28       14       0  



Project Information                                c:\kslabs\myshem2\main1.rpt

** FILE HIERARCHY **



|c0:4|
|c0:4|carry_not:4|
|c0:4|carry_not:3|
|c0:4|carry_not:2|
|c0:4|carry_not:1|
|cii:6|
|cii:6|carry_not:2|
|cii:6|carry_not:3|
|cii:6|carry_not:4|
|cii:6|carry_not:5|
|cii:90|
|cii:90|carry_not:2|
|cii:90|carry_not:3|
|cii:90|carry_not:4|
|cii:90|carry_not:5|
|cii:84|
|cii:84|carry_not:2|
|cii:84|carry_not:3|
|cii:84|carry_not:4|
|cii:84|carry_not:5|
|cii:78|
|cii:78|carry_not:2|
|cii:78|carry_not:3|
|cii:78|carry_not:4|
|cii:78|carry_not:5|
|cii:72|
|cii:72|carry_not:2|
|cii:72|carry_not:3|
|cii:72|carry_not:4|
|cii:72|carry_not:5|
|cii:66|
|cii:66|carry_not:2|
|cii:66|carry_not:3|
|cii:66|carry_not:4|
|cii:66|carry_not:5|
|cii:60|
|cii:60|carry_not:2|
|cii:60|carry_not:3|
|cii:60|carry_not:4|
|cii:60|carry_not:5|
|cii:54|
|cii:54|carry_not:2|
|cii:54|carry_not:3|
|cii:54|carry_not:4|
|cii:54|carry_not:5|
|cii:48|
|cii:48|carry_not:2|
|cii:48|carry_not:3|
|cii:48|carry_not:4|
|cii:48|carry_not:5|
|cii:42|
|cii:42|carry_not:2|
|cii:42|carry_not:3|
|cii:42|carry_not:4|
|cii:42|carry_not:5|
|cii:36|
|cii:36|carry_not:2|
|cii:36|carry_not:3|
|cii:36|carry_not:4|
|cii:36|carry_not:5|
|cii:29|
|cii:29|carry_not:2|
|cii:29|carry_not:3|
|cii:29|carry_not:4|
|cii:29|carry_not:5|
|tt:7|
|tt:89|
|tt:83|
|tt:77|
|tt:71|
|tt:65|
|tt:59|
|tt:53|
|tt:47|
|tt:41|
|tt:35|
|tt:28|
|xishem:8|
|xishem:8|carry_not:11|
|xishem:8|carry_not:10|
|xishem:8|carry_not:12|
|xishem:8|carry_not:9|
|xishem:8|carry_not:8|
|xishem:8|carry_not:7|
|xishem:8|and5:14|
|xishem:8|and5:18|
|xishem:8|and5:16|
|xishem:8|and5:15|
|xishem:88|
|xishem:88|carry_not:11|
|xishem:88|carry_not:10|
|xishem:88|carry_not:12|
|xishem:88|carry_not:9|
|xishem:88|carry_not:8|
|xishem:88|carry_not:7|
|xishem:88|and5:14|
|xishem:88|and5:18|
|xishem:88|and5:16|
|xishem:88|and5:15|
|xishem:82|
|xishem:82|carry_not:11|
|xishem:82|carry_not:10|
|xishem:82|carry_not:12|
|xishem:82|carry_not:9|
|xishem:82|carry_not:8|
|xishem:82|carry_not:7|
|xishem:82|and5:14|
|xishem:82|and5:18|
|xishem:82|and5:16|
|xishem:82|and5:15|
|xishem:76|
|xishem:76|carry_not:11|
|xishem:76|carry_not:10|
|xishem:76|carry_not:12|
|xishem:76|carry_not:9|
|xishem:76|carry_not:8|
|xishem:76|carry_not:7|
|xishem:76|and5:14|
|xishem:76|and5:18|
|xishem:76|and5:16|
|xishem:76|and5:15|
|xishem:70|
|xishem:70|carry_not:11|
|xishem:70|carry_not:10|
|xishem:70|carry_not:12|
|xishem:70|carry_not:9|
|xishem:70|carry_not:8|
|xishem:70|carry_not:7|
|xishem:70|and5:14|
|xishem:70|and5:18|
|xishem:70|and5:16|
|xishem:70|and5:15|
|xishem:64|
|xishem:64|carry_not:11|
|xishem:64|carry_not:10|
|xishem:64|carry_not:12|
|xishem:64|carry_not:9|
|xishem:64|carry_not:8|
|xishem:64|carry_not:7|
|xishem:64|and5:14|
|xishem:64|and5:18|
|xishem:64|and5:16|
|xishem:64|and5:15|
|xishem:58|
|xishem:58|carry_not:11|
|xishem:58|carry_not:10|
|xishem:58|carry_not:12|
|xishem:58|carry_not:9|
|xishem:58|carry_not:8|
|xishem:58|carry_not:7|
|xishem:58|and5:14|
|xishem:58|and5:18|
|xishem:58|and5:16|
|xishem:58|and5:15|
|xishem:52|
|xishem:52|carry_not:11|
|xishem:52|carry_not:10|
|xishem:52|carry_not:12|
|xishem:52|carry_not:9|
|xishem:52|carry_not:8|
|xishem:52|carry_not:7|
|xishem:52|and5:14|
|xishem:52|and5:18|
|xishem:52|and5:16|
|xishem:52|and5:15|
|xishem:46|
|xishem:46|carry_not:11|
|xishem:46|carry_not:10|
|xishem:46|carry_not:12|
|xishem:46|carry_not:9|
|xishem:46|carry_not:8|
|xishem:46|carry_not:7|
|xishem:46|and5:14|
|xishem:46|and5:18|
|xishem:46|and5:16|
|xishem:46|and5:15|
|xishem:40|
|xishem:40|carry_not:11|
|xishem:40|carry_not:10|
|xishem:40|carry_not:12|
|xishem:40|carry_not:9|
|xishem:40|carry_not:8|
|xishem:40|carry_not:7|
|xishem:40|and5:14|
|xishem:40|and5:18|
|xishem:40|and5:16|
|xishem:40|and5:15|
|xishem:34|
|xishem:34|carry_not:11|
|xishem:34|carry_not:10|
|xishem:34|carry_not:12|
|xishem:34|carry_not:9|
|xishem:34|carry_not:8|
|xishem:34|carry_not:7|
|xishem:34|and5:14|
|xishem:34|and5:18|
|xishem:34|and5:16|
|xishem:34|and5:15|
|xishem:27|
|xishem:27|carry_not:11|
|xishem:27|carry_not:10|
|xishem:27|carry_not:12|
|xishem:27|carry_not:9|
|xishem:27|carry_not:8|
|xishem:27|carry_not:7|
|xishem:27|and5:14|
|xishem:27|and5:18|
|xishem:27|and5:16|
|xishem:27|and5:15|
|yishem:9|
|yishem:9|carry_not:7|
|yishem:9|carry_not:12|
|yishem:9|carry_not:8|
|yishem:9|carry_not:9|
|yishem:9|carry_not:10|
|yishem:9|and5:21|
|yishem:9|and5:20|
|yishem:9|and5:19|
|yishem:87|
|yishem:87|carry_not:7|
|yishem:87|carry_not:12|
|yishem:87|carry_not:8|
|yishem:87|carry_not:9|
|yishem:87|carry_not:10|
|yishem:87|and5:21|
|yishem:87|and5:20|
|yishem:87|and5:19|
|yishem:81|
|yishem:81|carry_not:7|
|yishem:81|carry_not:12|
|yishem:81|carry_not:8|
|yishem:81|carry_not:9|
|yishem:81|carry_not:10|
|yishem:81|and5:21|
|yishem:81|and5:20|
|yishem:81|and5:19|
|yishem:75|
|yishem:75|carry_not:7|
|yishem:75|carry_not:12|
|yishem:75|carry_not:8|
|yishem:75|carry_not:9|
|yishem:75|carry_not:10|
|yishem:75|and5:21|
|yishem:75|and5:20|
|yishem:75|and5:19|
|yishem:69|
|yishem:69|carry_not:7|
|yishem:69|carry_not:12|
|yishem:69|carry_not:8|
|yishem:69|carry_not:9|
|yishem:69|carry_not:10|
|yishem:69|and5:21|
|yishem:69|and5:20|
|yishem:69|and5:19|
|yishem:63|
|yishem:63|carry_not:7|
|yishem:63|carry_not:12|
|yishem:63|carry_not:8|
|yishem:63|carry_not:9|
|yishem:63|carry_not:10|
|yishem:63|and5:21|
|yishem:63|and5:20|
|yishem:63|and5:19|
|yishem:57|
|yishem:57|carry_not:7|
|yishem:57|carry_not:12|
|yishem:57|carry_not:8|
|yishem:57|carry_not:9|
|yishem:57|carry_not:10|
|yishem:57|and5:21|
|yishem:57|and5:20|
|yishem:57|and5:19|
|yishem:51|
|yishem:51|carry_not:7|
|yishem:51|carry_not:12|
|yishem:51|carry_not:8|
|yishem:51|carry_not:9|
|yishem:51|carry_not:10|
|yishem:51|and5:21|
|yishem:51|and5:20|
|yishem:51|and5:19|
|yishem:45|
|yishem:45|carry_not:7|
|yishem:45|carry_not:12|
|yishem:45|carry_not:8|
|yishem:45|carry_not:9|
|yishem:45|carry_not:10|
|yishem:45|and5:21|
|yishem:45|and5:20|
|yishem:45|and5:19|
|yishem:39|
|yishem:39|carry_not:7|
|yishem:39|carry_not:12|
|yishem:39|carry_not:8|
|yishem:39|carry_not:9|
|yishem:39|carry_not:10|
|yishem:39|and5:21|
|yishem:39|and5:20|
|yishem:39|and5:19|
|yishem:33|
|yishem:33|carry_not:7|
|yishem:33|carry_not:12|
|yishem:33|carry_not:8|
|yishem:33|carry_not:9|
|yishem:33|carry_not:10|
|yishem:33|and5:21|
|yishem:33|and5:20|
|yishem:33|and5:19|
|yishem:26|
|yishem:26|carry_not:7|
|yishem:26|carry_not:12|
|yishem:26|carry_not:8|
|yishem:26|carry_not:9|
|yishem:26|carry_not:10|
|yishem:26|and5:21|
|yishem:26|and5:20|
|yishem:26|and5:19|
|ci:13|
|ci:13|carry_not:1|
|ci:13|carry_not:2|
|ci:86|
|ci:86|carry_not:1|
|ci:86|carry_not:2|
|ci:80|
|ci:80|carry_not:1|
|ci:80|carry_not:2|
|ci:74|
|ci:74|carry_not:1|
|ci:74|carry_not:2|
|ci:68|
|ci:68|carry_not:1|
|ci:68|carry_not:2|
|ci:62|
|ci:62|carry_not:1|
|ci:62|carry_not:2|
|ci:56|
|ci:56|carry_not:1|
|ci:56|carry_not:2|
|ci:50|
|ci:50|carry_not:1|
|ci:50|carry_not:2|
|ci:44|
|ci:44|carry_not:1|
|ci:44|carry_not:2|
|ci:38|
|ci:38|carry_not:1|
|ci:38|carry_not:2|
|ci:32|
|ci:32|carry_not:1|
|ci:32|carry_not:2|
|ci:25|
|ci:25|carry_not:1|
|ci:25|carry_not:2|
|xor:16|
|xor:16|carry_not:1|
|xor:16|carry_not:2|
|xor:16|carry_not:3|
|xor:85|
|xor:85|carry_not:1|
|xor:85|carry_not:2|
|xor:85|carry_not:3|
|xor:79|
|xor:79|carry_not:1|
|xor:79|carry_not:2|
|xor:79|carry_not:3|
|xor:73|
|xor:73|carry_not:1|
|xor:73|carry_not:2|
|xor:73|carry_not:3|
|xor:67|
|xor:67|carry_not:1|
|xor:67|carry_not:2|
|xor:67|carry_not:3|
|xor:61|
|xor:61|carry_not:1|
|xor:61|carry_not:2|
|xor:61|carry_not:3|
|xor:55|
|xor:55|carry_not:1|
|xor:55|carry_not:2|
|xor:55|carry_not:3|
|xor:49|
|xor:49|carry_not:1|
|xor:49|carry_not:2|
|xor:49|carry_not:3|
|xor:43|
|xor:43|carry_not:1|
|xor:43|carry_not:2|
|xor:43|carry_not:3|
|xor:37|
|xor:37|carry_not:1|
|xor:37|carry_not:2|
|xor:37|carry_not:3|
|xor:31|
|xor:31|carry_not:1|
|xor:31|carry_not:2|
|xor:31|carry_not:3|
|xor:24|
|xor:24|carry_not:1|
|xor:24|carry_not:2|
|xor:24|carry_not:3|
|rz1:93|
|rz1:94|
|rz:95|
|si:97|


Device-Specific Information:                       c:\kslabs\myshem2\main1.rpt
main1

***** Logic for device 'main1' compiled without errors.




Device: EPM9320LC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

                                   R  R           R  R  R        R  R  R     
                                   E  E           E  E  E        E  E  E     
                                   S  S           S  S  S        S  S  S     
                                   E  E           E  E  E     V  E  E  E     
                                   R  R           R  R  R     C  R  R  R     
              P  D  Q  P  D  G  D  V  V  D        V  V  V  D  C  V  V  V     
              0  0  0  0  0  N  0  E  E  0  F  F  E  E  E  0  I  E  E  E  s  
              1  7  5  6  2  D  1  D  D  4  0  1  D  D  D  9  O  D  D  D  i  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
     D08 | 12                                                              74 | RESERVED 
      F2 | 13                                                              73 | RESERVED 
  VCCINT | 14                                                              72 | F3 
   VCCIO | 15                                                              71 | VCCINT 
     P07 | 16                                                              70 | GND 
     Q06 | 17                                                              69 | P08 
     GND | 18                                                              68 | Q08 
     P04 | 19                                                              67 | GND 
     Q04 | 20                                                              66 | P05 
  VCCINT | 21                                                              65 | P03 
     Q02 | 22                        EPM9320LC84-15                        64 | VCCINT 
     Q00 | 23                                                              63 | P00 
     GND | 24                                                              62 | Q01 
     GND | 25                                                              61 | GND 
     Q11 | 26                                                              60 | VCCIO 
     P10 | 27                                                              59 | Q10 
  VCCINT | 28                                                              58 | P11 
    N.C. | 29                                                              57 | VCCINT 
    #TDO | 30                                                              56 | ^VPP 
     D06 | 31                                                              55 | #TMS 
     Q09 | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              P  Q  Q  P  V  r  D  D  R  #  #  R  R  D  R  G  D  R  D  R  R  
              0  0  0  0  C  z  0  0  E  T  T  E  E  1  E  N  1  E  0  E  E  
              2  7  3  9  C     0  3  S  D  C  S  S  1  S  D  0  S  5  S  S  
                          I           E  I  K  E  E     E        E     E  E  
                          O           R        R  R     R        R     R  R  
                                      V        V  V     V        V     V  V  
                                      E        E  E     E        E     E  E  
                                      D        D  D     D        D     D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                       c:\kslabs\myshem2\main1.rpt
main1

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A4      10/16( 62%)   2/16( 12%)   0/16(  0%)    0/2    0/2       8/33( 24%)    3/16( 18%)  
A5       9/16( 56%)   2/16( 12%)   0/16(  0%)    0/2    0/2      10/33( 30%)    3/16( 18%)  
B2      15/16( 93%)   4/16( 25%)   0/16(  0%)    0/2    0/2      20/33( 60%)   11/16( 68%)  
B4       3/16( 18%)   1/16(  6%)   1/16(  6%)    0/2    0/2       7/33( 21%)    3/16( 18%)  
B5       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       2/33(  6%)    0/16(  0%)  
C3      12/16( 75%)   3/16( 18%)   0/16(  0%)    0/2    0/2       9/33( 27%)   10/16( 62%)  
C5       8/16( 50%)   1/16(  6%)   1/16(  6%)    0/2    0/2       9/33( 27%)    7/16( 43%)  
D1      15/16( 93%)   4/16( 25%)   0/16(  0%)    0/2    0/2      11/33( 33%)   13/16( 81%)  
D4       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       5/33( 15%)    0/16(  0%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            38/56     ( 67%)
Total logic cells used:                         74/320    ( 23%)
Total shareable expanders used:                  0/320    (  0%)
Total Turbo logic cells used:                   74/320    ( 23%)
Total shareable expanders not available (n/a):  50/320    ( 15%)
Average fan-in:                                  6.74
Total fan-in:                                   499

Total input pins required:                      28
Total input I/O cell registers required:         0
Total output pins required:                     14
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                     74
Total flipflops required:                        0
Total product terms required:                  299
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0
Total packed registers required:                 0

Synthesized logic cells:                        45/ 320   ( 14%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      0   0   0  10   9     19
 B:      0  15   0   3   1     19
 C:      0   0  12   0   8     20
 D:     15   0   0   1   0     16

Total:  15  15  12  14  18     74



Device-Specific Information:                       c:\kslabs\myshem2\main1.rpt
main1

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   1      -    -    --      INPUT               0      0   0    0    0    0   63  F0
  84      -    -    --      INPUT               0      0   0    0    0    0   60  F1
  13      -    -    --      INPUT               0      0   0    0    0    0   63  F2
  72      -    -    --      INPUT               0      0   0    0    0    0   61  F3
  63      -    B    --      INPUT               0      0   0    0    0    0    2  P00
  11      -    -    01      INPUT               0      0   0    0    0    0    5  P01
  33      -    -    01      INPUT               0      0   0    0    0    0    7  P02
  65      -    C    --      INPUT               0      0   0    0    0    0    5  P03
  19      -    C    --      INPUT               0      0   0    0    0    0    7  P04
  66      -    C    --      INPUT               0      0   0    0    0    0    5  P05
   8      -    -    02      INPUT               0      0   0    0    0    0    7  P06
  16      -    D    --      INPUT               0      0   0    0    0    0    5  P07
  69      -    D    --      INPUT               0      0   0    0    0    0    7  P08
  36      -    -    02      INPUT               0      0   0    0    0    0    6  P09
  27      -    A    --      INPUT               0      0   0    0    0    0    8  P10
  58      -    A    --      INPUT               0      0   0    0    0    0   11  P11
  23      -    B    --      INPUT               0      0   0    0    0    0    3  Q00
  62      -    B    --      INPUT               0      0   0    0    0    0    6  Q01
  22      -    B    --      INPUT               0      0   0    0    0    0    4  Q02
  35      -    -    02      INPUT               0      0   0    0    0    0    6  Q03
  20      -    C    --      INPUT               0      0   0    0    0    0    4  Q04
   9      -    -    01      INPUT               0      0   0    0    0    0    6  Q05
  17      -    D    --      INPUT               0      0   0    0    0    0    4  Q06
  34      -    -    01      INPUT               0      0   0    0    0    0    6  Q07
  68      -    D    --      INPUT               0      0   0    0    0    0    4  Q08
  32      -    -    01      INPUT               0      0   0    0    0    0    6  Q09
  59      -    A    --      INPUT               0      0   0    0    0    0   11  Q10
  26      -    A    --      INPUT               0      0   0    0    0    0   14  Q11


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                       c:\kslabs\myshem2\main1.rpt
main1

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  39      -    -    02     OUTPUT               0      0   0    0    1    0    0  D00
   5      -    -    02     OUTPUT               0      0   0    0    1    0    0  D01
   7      -    -    02     OUTPUT               0      0   0    0    1    0    0  D02
  40      -    -    03     OUTPUT               0      0   0    0    1    0    0  D03
   2      -    -    03     OUTPUT               0      0   0    0    1    0    0  D04
  51      -    -    05     OUTPUT               0      0   0    0    1    0    0  D05
  31      -    -    01     OUTPUT               0      0   0    0    1    0    0  D06
  10      -    -    01     OUTPUT               0      0   0    0    1    0    0  D07
  12      -    -    01     OUTPUT               0      0   0    0    1    0    0  D08
  80      -    -    04     OUTPUT               0      0   0    0    1    0    0  D09
  49      -    -    04     OUTPUT               0      0   0    0    1    0    0  D10
  46      -    -    04     OUTPUT               0      0   0    0    1    0    0  D11
  38      -    -    02     OUTPUT               0      0   0    0    1    0    0  rz
  75      -    -    05     OUTPUT               0      0   0    0    1    0    0  si


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                       c:\kslabs\myshem2\main1.rpt
main1

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -      9    A    05       SOFT    s t        0      0   0    2    0    0    1  |ci:25|Ci~1 (|ci:25|~11~1)
   -      2    A    05        XOR      t        1      0   1    8    2    0    1  |ci:25|Ci (|ci:25|:11)
   -      8    A    05        OR2    s t        0      0   0   10    1    0    1  |ci:32|Ci~1 (|ci:32|~11~1)
   -      7    A    05        OR2    s t        1      0   1   10    2    0    1  |ci:32|Ci~2 (|ci:32|~11~2)
   -      6    A    05       SOFT    s t        0      0   0    3    0    0    2  |ci:32|Ci~3 (|ci:32|~11~3)
   -      5    A    05       SOFT    s t        0      0   0    2    0    0    1  |ci:32|Ci~4 (|ci:32|~11~4)
   -      4    A    05       SOFT    s t        0      0   0    3    0    0    1  |ci:32|Ci~5 (|ci:32|~11~5)
   -      3    A    05       SOFT    s t        0      0   0    2    0    0    1  |ci:32|Ci~6 (|ci:32|~11~6)
   -      1    A    05        XOR      t        1      0   1   10    3    0    5  |ci:32|Ci (|ci:32|:11)
   -     14    D    01        XOR      t        1      0   1    5    2    0    1  |ci:38|Ci (|ci:38|:11)
   -     13    D    01        OR2    s t        1      0   1    7    2    0    1  |ci:44|Ci~1 (|ci:44|~11~1)
   -     12    D    01        OR2    s t        1      0   1    7    2    0    1  |ci:44|Ci~2 (|ci:44|~11~2)
   -     10    D    01       SOFT    s t        0      0   0    0    2    0    1  |ci:44|Ci~3 (|ci:44|~11~3)
   -      3    D    01        OR2      t        1      0   1    6    3    0    5  |ci:44|Ci (|ci:44|:11)
   -      8    C    05        XOR      t        1      0   1    5    2    0    1  |ci:50|Ci (|ci:50|:11)
   -      7    C    05        OR2    s t        1      0   1    7    2    0    1  |ci:56|Ci~1 (|ci:56|~11~1)
   -      6    C    05        OR2    s t        1      0   1    7    2    0    1  |ci:56|Ci~2 (|ci:56|~11~2)
   -      5    C    05       SOFT    s t        0      0   0    0    2    0    1  |ci:56|Ci~3 (|ci:56|~11~3)
   -      2    C    05        OR2      t        1      0   1    6    3    0    5  |ci:56|Ci (|ci:56|:11)
   -     12    C    03        XOR      t        1      0   1    5    2    0    1  |ci:62|Ci (|ci:62|:11)
   -     11    C    03        OR2    s t        1      0   1    7    2    0    1  |ci:68|Ci~1 (|ci:68|~11~1)
   -     10    C    03        OR2    s t        1      0   1    7    2    0    1  |ci:68|Ci~2 (|ci:68|~11~2)
   -      9    C    03       SOFT    s t        0      0   0    0    2    0    1  |ci:68|Ci~3 (|ci:68|~11~3)
   -      3    C    03        OR2      t        1      0   1    6    3    0    5  |ci:68|Ci (|ci:68|:11)
   -     15    B    02        XOR      t        1      0   1    5    2    0    1  |ci:74|Ci (|ci:74|:11)
   -      4    B    02       AND2      t        0      0   0    0   12    1    0  |rz:95|RZ (|rz:95|:3)
   -      1    B    05       AND2      t        0      0   0    1    1    1    0  |si:97|Si (|si:97|:6)
   -     10    A    04       SOFT    s t        0      0   0    5    0    0    1  |xishem:82|Xi~1 (|xishem:82|~27~1)
   -      8    A    04       SOFT    s t        0      0   0    2    0    0    2  |xishem:82|Xi~2 (|xishem:82|~27~2)
   -      7    A    04       SOFT    s t        0      0   0    2    0    0    1  |xishem:82|Xi~3 (|xishem:82|~27~3)
   -      6    A    04        XOR      t !      1      0   1    6    3    0    1  |xishem:82|Xi (|xishem:82|:27)
   -      5    A    04       SOFT    s t        0      0   0    5    0    0    1  |xishem:88|Xi~1 (|xishem:88|~27~1)
   -      4    A    04       SOFT    s t        0      0   0    2    0    0    1  |xishem:88|Xi~2 (|xishem:88|~27~2)
   -      3    A    04        XOR      t !      1      0   1    6    3    0    1  |xishem:88|Xi (|xishem:88|:27)
   -      6    B    02        OR2    s t        1      0   1    7    2    0    1  |xor:16|Di~1 (|xor:16|~12~1)
   -      7    B    02        OR2    s t        1      0   1    7    2    0    1  |xor:16|Di~2 (|xor:16|~12~2)
   -      9    B    02        XOR    s t        0      0   0    5    3    0    1  |xor:16|Di~3 (|xor:16|~12~3)
   -     10    B    02        OR2    s t        1      0   1    6    0    0    1  |xor:16|Di~4 (|xor:16|~12~4)
   -     11    B    02       SOFT    s t        0      0   0    6    2    0    1  |xor:16|Di~5 (|xor:16|~12~5)
   -      2    B    02        XOR      t        1      0   1    5    2    1    1  |xor:16|Di (|xor:16|:12)
   -      8    B    02        OR2    s t        1      0   1    6    0    0    1  |xor:24|Di~1 (|xor:24|~12~1)
   -     14    B    02        OR2    s t        1      0   1    6    0    0    1  |xor:24|Di~2 (|xor:24|~12~2)
   -      3    B    02        XOR      t        1      0   1    6    3    1    1  |xor:24|Di (|xor:24|:12)
   -     12    B    02        OR2    s t        1      0   1    6    0    0    1  |xor:31|Di~1 (|xor:31|~12~1)
   -     13    B    02        OR2    s t        1      0   1    6    0    0    1  |xor:31|Di~2 (|xor:31|~12~2)
   -      1    B    02        XOR      t        1      0   1    6    3    1    1  |xor:31|Di (|xor:31|:12)
   -      5    C    03        OR2    s t        1      0   1    6    0    0    1  |xor:37|Di~1 (|xor:37|~12~1)
   -      6    C    03        OR2    s t        1      0   1    6    0    0    1  |xor:37|Di~2 (|xor:37|~12~2)
   -      1    C    03        XOR      t        1      0   1    6    3    1    1  |xor:37|Di (|xor:37|:12)
   -      8    C    03        OR2    s t        1      0   1    6    0    0    1  |xor:43|Di~1 (|xor:43|~12~1)
   -      7    C    03        OR2    s t        1      0   1    6    0    0    1  |xor:43|Di~2 (|xor:43|~12~2)
   -      2    C    03        XOR      t        1      0   1    6    3    1    1  |xor:43|Di (|xor:43|:12)
   -      4    C    05        OR2    s t        1      0   1    6    0    0    1  |xor:49|Di~1 (|xor:49|~12~1)
   -      3    C    05        OR2    s t        1      0   1    6    0    0    1  |xor:49|Di~2 (|xor:49|~12~2)
   -      1    C    05        XOR      t        1      0   1    6    3    1    1  |xor:49|Di (|xor:49|:12)
   -      4    D    01        OR2    s t        1      0   1    6    0    0    1  |xor:55|Di~1 (|xor:55|~12~1)
   -      5    D    01        OR2    s t        1      0   1    6    0    0    1  |xor:55|Di~2 (|xor:55|~12~2)
   -      1    D    01        XOR      t        1      0   1    6    3    1    1  |xor:55|Di (|xor:55|:12)
   -      6    D    01        OR2    s t        1      0   1    6    0    0    1  |xor:61|Di~1 (|xor:61|~12~1)
   -      7    D    01        OR2    s t        1      0   1    6    0    0    1  |xor:61|Di~2 (|xor:61|~12~2)
   -     11    D    01        XOR      t        1      0   1    6    3    1    1  |xor:61|Di (|xor:61|:12)
   -      8    D    01        OR2    s t        1      0   1    6    0    0    1  |xor:67|Di~1 (|xor:67|~12~1)
   -      9    D    01        OR2    s t        1      0   1    6    0    0    1  |xor:67|Di~2 (|xor:67|~12~2)
   -      2    D    01        XOR      t        1      0   1    6    3    1    1  |xor:67|Di (|xor:67|:12)
   -      3    B    04        OR2    s t        1      0   1    6    0    0    1  |xor:73|Di~1 (|xor:73|~12~1)
   -      1    B    04        OR2    s t        1      0   1    6    0    0    1  |xor:73|Di~2 (|xor:73|~12~2)
   -      2    B    04        XOR      t        1      0   1    6    3    1    1  |xor:73|Di (|xor:73|:12)
   -      2    A    04        OR2    s t        1      0   1    7    0    0    1  |xor:79|Di~1 (|xor:79|~12~1)
   -      9    A    04        XOR      t        0      0   0    7    2    1    1  |xor:79|Di (|xor:79|:12)
   -      1    A    04        XOR      t        0      0   0    5    1    1    2  |xor:85|Di (|xor:85|:12)
   -      5    B    02        OR2      t        0      0   0    5    0    0    4  |yishem:33|Yi (|yishem:33|:22)
   -      4    C    03        OR2      t        0      0   0    5    0    0    4  |yishem:45|Yi (|yishem:45|:22)
   -      1    D    04        OR2      t        0      0   0    5    0    0    4  |yishem:57|Yi (|yishem:57|:22)
   -     15    D    01        OR2      t        0      0   0    5    0    0    4  |yishem:69|Yi (|yishem:69|:22)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                       c:\kslabs\myshem2\main1.rpt
main1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      10/ 96( 10%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
B:      23/ 96( 23%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
C:      14/ 96( 14%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
D:      11/ 96( 11%)    4/16( 25%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      9/48( 18%)     5/20( 25%)      3/20( 15%)       0/20(  0%)
02:      7/48( 14%)     3/20( 15%)      4/20( 20%)       0/20(  0%)
03:      3/48(  6%)     0/20(  0%)      2/20( 10%)       0/20(  0%)
04:      4/48(  8%)     0/20(  0%)      3/20( 15%)       0/20(  0%)
05:      4/48(  8%)     0/20(  0%)      2/20( 10%)       0/20(  0%)


Device-Specific Information:                       c:\kslabs\myshem2\main1.rpt
main1

** EQUATIONS **

F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
P00      : INPUT;
P01      : INPUT;
P02      : INPUT;
P03      : INPUT;
P04      : INPUT;
P05      : INPUT;
P06      : INPUT;
P07      : INPUT;
P08      : INPUT;
P09      : INPUT;
P10      : INPUT;
P11      : INPUT;
Q00      : INPUT;
Q01      : INPUT;
Q02      : INPUT;
Q03      : INPUT;
Q04      : INPUT;
Q05      : INPUT;
Q06      : INPUT;
Q07      : INPUT;
Q08      : INPUT;
Q09      : INPUT;
Q10      : INPUT;
Q11      : INPUT;

-- Node name is 'D00' 
-- Equation name is 'D00', type is output 
D00      =  _LC2_B2;

-- Node name is 'D01' 
-- Equation name is 'D01', type is output 
D01      =  _LC3_B2;

-- Node name is 'D02' 
-- Equation name is 'D02', type is output 
D02      =  _LC1_B2;

-- Node name is 'D03' 
-- Equation name is 'D03', type is output 
D03      =  _LC1_C3;

-- Node name is 'D04' 
-- Equation name is 'D04', type is output 
D04      =  _LC2_C3;

-- Node name is 'D05' 
-- Equation name is 'D05', type is output 
D05      =  _LC1_C5;

-- Node name is 'D06' 
-- Equation name is 'D06', type is output 
D06      =  _LC1_D1;

-- Node name is 'D07' 
-- Equation name is 'D07', type is output 
D07      =  _LC11_D1;

-- Node name is 'D08' 
-- Equation name is 'D08', type is output 
D08      =  _LC2_D1;

-- Node name is 'D09' 
-- Equation name is 'D09', type is output 
D09      =  _LC2_B4;

-- Node name is 'D10' 
-- Equation name is 'D10', type is output 
D10      =  _LC9_A4;

-- Node name is 'D11' 
-- Equation name is 'D11', type is output 
D11      =  _LC1_A4;

-- Node name is 'rz' 
-- Equation name is 'rz', type is output 
rz       =  _LC4_B2;

-- Node name is 'si' 
-- Equation name is 'si', type is output 
si       =  _LC1_B5;

-- Node name is '|ci:25|:11' = '|ci:25|Ci' 
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = LCELL( _EQ001 $  _EQ002);
  _EQ001 = !F1 &  F2 & !F3 &  P10 &  P11 &  Q11
         # !F0 & !F1 &  F2 & !F3 &  P11 &  Q10 &  Q11
         #  F0 & !F1 &  F2 & !F3 & !_LC6_A5 & !Q10
         # !F1 &  F2 & !F3 & !_LC9_A5 &  P10 &  Q10;
  _EQ002 = !F0 &  F1 &  F2 & !F3 &  P10 &  P11;

-- Node name is '|ci:25|~11~1' = '|ci:25|Ci~1' 
-- Equation name is '_LC9_A5', type is buried 
-- synthesized logic cell 
_LC9_A5  = LCELL( _EQ003 $  GND);
  _EQ003 =  F0 &  Q11;

-- Node name is '|ci:32|:11' = '|ci:32|Ci' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ004 $  _EQ005);
  _EQ004 = !F1 &  F2 & !F3 &  P09 &  P11 & !Q09 &  Q10 &  Q11
         # !F1 &  F2 & !F3 & !_LC6_A5 &  P09 &  Q09 & !Q10
         #  F0 & !F1 &  F2 & !F3 & !_LC5_A5 & !Q09 & !Q10
         #  _LC7_A5;
  _EQ005 = !F0 &  F1 &  F2 & !F3 &  P09 &  P10 &  P11;

-- Node name is '|ci:32|~11~1' = '|ci:32|Ci~1' 
-- Equation name is '_LC8_A5', type is buried 
-- synthesized logic cell 
_LC8_A5  = LCELL( _EQ006 $  GND);
  _EQ006 = !F0 & !F1 &  F2 & !F3 &  P09 &  Q09
         # !F0 & !F1 &  F2 & !F3 &  P10 &  Q09 &  Q10
         #  F0 & !F1 &  F2 & !F3 &  P09 & !Q09
         # !F0 & !F1 &  F2 & !F3 & !_LC3_A5 &  P11 &  Q09 &  Q11;

-- Node name is '|ci:32|~11~2' = '|ci:32|Ci~2' 
-- Equation name is '_LC7_A5', type is buried 
-- synthesized logic cell 
_LC7_A5  = LCELL( _EQ007 $  GND);
  _EQ007 = !F1 &  F2 & !F3 &  P09 &  P10 & !Q09 &  Q10
         # !F1 &  F2 & !F3 &  P09 &  P10 &  Q09 & !Q11
         # !F1 &  F2 & !F3 &  P09 &  P10 &  P11 &  Q11
         #  F0 & !F1 &  F2 & !F3 & !_LC4_A5 &  P10 & !Q09
         #  _LC8_A5;

-- Node name is '|ci:32|~11~3' = '|ci:32|Ci~3' 
-- Equation name is '_LC6_A5', type is buried 
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ008 $  GND);
  _EQ008 = !P10 & !P11 &  Q11;

-- Node name is '|ci:32|~11~4' = '|ci:32|Ci~4' 
-- Equation name is '_LC5_A5', type is buried 
-- synthesized logic cell 
_LC5_A5  = LCELL( _EQ009 $  GND);
  _EQ009 = !P11 &  Q11;

-- Node name is '|ci:32|~11~5' = '|ci:32|Ci~5' 
-- Equation name is '_LC4_A5', type is buried 
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ010 $  GND);
  _EQ010 = !P11 &  Q10 &  Q11;

-- Node name is '|ci:32|~11~6' = '|ci:32|Ci~6' 
-- Equation name is '_LC3_A5', type is buried 
-- synthesized logic cell 
_LC3_A5  = LCELL( _EQ011 $  GND);
  _EQ011 = !P10 & !Q10;

-- Node name is '|ci:38|:11' = '|ci:38|Ci' 
-- Equation name is '_LC14_D1', type is buried 
_LC14_D1 = LCELL( _EQ012 $  _EQ013);
  _EQ012 =  F0 &  F1 &  F2 & !F3
         #  F2 & !F3 & !_LC1_A5 & !P08
         #  F2 & !F3 & !_LC15_D1 & !P08
         #  F2 & !F3 & !_LC1_A5 & !_LC15_D1;
  _EQ013 =  F2 & !F3;

-- Node name is '|ci:44|:11' = '|ci:44|Ci' 
-- Equation name is '_LC3_D1', type is buried 
_LC3_D1  = LCELL( _EQ014 $  GND);
  _EQ014 = !F0 & !F1 &  F2 & !F3 &  _LC1_A5 &  _LC15_D1 &  Q07
         #  F0 & !F1 &  F2 & !F3 &  _LC1_A5 &  _LC15_D1 & !Q07
         #  F0 & !F1 &  F2 & !F3 &  _LC15_D1 &  P08 & !Q07
         #  F0 & !F1 &  F2 & !F3 &  _LC1_A5 &  P08 & !Q07
         # !_LC10_D1;

-- Node name is '|ci:44|~11~1' = '|ci:44|Ci~1' 
-- Equation name is '_LC13_D1', type is buried 
-- synthesized logic cell 
_LC13_D1 = LCELL( _EQ015 $  GND);
  _EQ015 = !F0 & !F1 &  F2 & !F3 &  P07 &  Q07
         #  F0 & !F1 &  F2 & !F3 &  P07 & !Q07
         # !F1 &  F2 & !F3 &  _LC1_A5 &  _LC15_D1 &  P07
         # !F1 &  F2 & !F3 &  _LC15_D1 &  P07 &  P08
         # !F0 & !F1 &  F2 & !F3 &  _LC15_D1 &  P08 &  Q07;

-- Node name is '|ci:44|~11~2' = '|ci:44|Ci~2' 
-- Equation name is '_LC12_D1', type is buried 
-- synthesized logic cell 
_LC12_D1 = LCELL( _EQ016 $  GND);
  _EQ016 = !F0 &  F2 & !F3 &  _LC15_D1 &  P07 &  P08
         # !F0 &  F2 & !F3 &  _LC1_A5 &  P07 &  P08
         # !F1 &  F2 & !F3 &  _LC1_A5 &  P07 &  P08
         # !F0 &  F2 & !F3 &  _LC1_A5 &  _LC15_D1 &  P07
         # !F0 & !F1 &  F2 & !F3 &  _LC1_A5 &  P08 &  Q07;

-- Node name is '|ci:44|~11~3' = '|ci:44|Ci~3' 
-- Equation name is '_LC10_D1', type is buried 
-- synthesized logic cell 
_LC10_D1 = LCELL( _EQ017 $  GND);
  _EQ017 = !_LC12_D1 & !_LC13_D1;

-- Node name is '|ci:50|:11' = '|ci:50|Ci' 
-- Equation name is '_LC8_C5', type is buried 
_LC8_C5  = LCELL( _EQ018 $  _EQ019);
  _EQ018 =  F0 &  F1 &  F2 & !F3
         #  F2 & !F3 & !_LC3_D1 & !P06
         #  F2 & !F3 & !_LC1_D4 & !P06
         #  F2 & !F3 & !_LC1_D4 & !_LC3_D1;
  _EQ019 =  F2 & !F3;

-- Node name is '|ci:56|:11' = '|ci:56|Ci' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ020 $  GND);
  _EQ020 = !F0 & !F1 &  F2 & !F3 &  _LC1_D4 &  _LC3_D1 &  Q05
         #  F0 & !F1 &  F2 & !F3 &  _LC1_D4 &  _LC3_D1 & !Q05
         #  F0 & !F1 &  F2 & !F3 &  _LC1_D4 &  P06 & !Q05
         #  F0 & !F1 &  F2 & !F3 &  _LC3_D1 &  P06 & !Q05
         # !_LC5_C5;

-- Node name is '|ci:56|~11~1' = '|ci:56|Ci~1' 
-- Equation name is '_LC7_C5', type is buried 
-- synthesized logic cell 
_LC7_C5  = LCELL( _EQ021 $  GND);
  _EQ021 = !F0 & !F1 &  F2 & !F3 &  P05 &  Q05
         #  F0 & !F1 &  F2 & !F3 &  P05 & !Q05
         # !F1 &  F2 & !F3 &  _LC1_D4 &  _LC3_D1 &  P05
         # !F1 &  F2 & !F3 &  _LC1_D4 &  P05 &  P06
         # !F0 & !F1 &  F2 & !F3 &  _LC1_D4 &  P06 &  Q05;

-- Node name is '|ci:56|~11~2' = '|ci:56|Ci~2' 
-- Equation name is '_LC6_C5', type is buried 
-- synthesized logic cell 
_LC6_C5  = LCELL( _EQ022 $  GND);
  _EQ022 = !F0 &  F2 & !F3 &  _LC1_D4 &  P05 &  P06
         # !F0 &  F2 & !F3 &  _LC3_D1 &  P05 &  P06
         # !F1 &  F2 & !F3 &  _LC3_D1 &  P05 &  P06
         # !F0 &  F2 & !F3 &  _LC1_D4 &  _LC3_D1 &  P05
         # !F0 & !F1 &  F2 & !F3 &  _LC3_D1 &  P06 &  Q05;

-- Node name is '|ci:56|~11~3' = '|ci:56|Ci~3' 
-- Equation name is '_LC5_C5', type is buried 
-- synthesized logic cell 
_LC5_C5  = LCELL( _EQ023 $  GND);
  _EQ023 = !_LC6_C5 & !_LC7_C5;

-- Node name is '|ci:62|:11' = '|ci:62|Ci' 
-- Equation name is '_LC12_C3', type is buried 
_LC12_C3 = LCELL( _EQ024 $  _EQ025);
  _EQ024 =  F0 &  F1 &  F2 & !F3
         #  F2 & !F3 & !_LC2_C5 & !P04
         #  F2 & !F3 & !_LC4_C3 & !P04
         #  F2 & !F3 & !_LC2_C5 & !_LC4_C3;
  _EQ025 =  F2 & !F3;

-- Node name is '|ci:68|:11' = '|ci:68|Ci' 
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = LCELL( _EQ026 $  GND);
  _EQ026 = !F0 & !F1 &  F2 & !F3 &  _LC2_C5 &  _LC4_C3 &  Q03
         #  F0 & !F1 &  F2 & !F3 &  _LC2_C5 &  _LC4_C3 & !Q03
         #  F0 & !F1 &  F2 & !F3 &  _LC4_C3 &  P04 & !Q03
         #  F0 & !F1 &  F2 & !F3 &  _LC2_C5 &  P04 & !Q03
         # !_LC9_C3;

-- Node name is '|ci:68|~11~1' = '|ci:68|Ci~1' 
-- Equation name is '_LC11_C3', type is buried 
-- synthesized logic cell 
_LC11_C3 = LCELL( _EQ027 $  GND);
  _EQ027 = !F0 & !F1 &  F2 & !F3 &  P03 &  Q03
         #  F0 & !F1 &  F2 & !F3 &  P03 & !Q03
         # !F1 &  F2 & !F3 &  _LC2_C5 &  _LC4_C3 &  P03
         # !F1 &  F2 & !F3 &  _LC4_C3 &  P03 &  P04
         # !F0 & !F1 &  F2 & !F3 &  _LC4_C3 &  P04 &  Q03;

-- Node name is '|ci:68|~11~2' = '|ci:68|Ci~2' 
-- Equation name is '_LC10_C3', type is buried 
-- synthesized logic cell 
_LC10_C3 = LCELL( _EQ028 $  GND);
  _EQ028 = !F0 &  F2 & !F3 &  _LC4_C3 &  P03 &  P04
         # !F0 &  F2 & !F3 &  _LC2_C5 &  P03 &  P04
         # !F1 &  F2 & !F3 &  _LC2_C5 &  P03 &  P04
         # !F0 &  F2 & !F3 &  _LC2_C5 &  _LC4_C3 &  P03
         # !F0 & !F1 &  F2 & !F3 &  _LC2_C5 &  P04 &  Q03;

-- Node name is '|ci:68|~11~3' = '|ci:68|Ci~3' 
-- Equation name is '_LC9_C3', type is buried 
-- synthesized logic cell 
_LC9_C3  = LCELL( _EQ029 $  GND);
  _EQ029 = !_LC10_C3 & !_LC11_C3;

-- Node name is '|ci:74|:11' = '|ci:74|Ci' 
-- Equation name is '_LC15_B2', type is buried 
_LC15_B2 = LCELL( _EQ030 $  _EQ031);
  _EQ030 =  F0 &  F1 &  F2 & !F3
         #  F2 & !F3 & !_LC3_C3 & !P02
         #  F2 & !F3 & !_LC5_B2 & !P02
         #  F2 & !F3 & !_LC3_C3 & !_LC5_B2;
  _EQ031 =  F2 & !F3;

-- Node name is '|rz:95|:3' = '|rz:95|RZ' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = LCELL( _EQ032 $  GND);
  _EQ032 =  _LC1_A4 &  _LC1_B2 &  _LC1_C3 &  _LC1_C5 &  _LC1_D1 &  _LC2_B2 & 
              _LC2_B4 &  _LC2_C3 &  _LC2_D1 &  _LC3_B2 &  _LC9_A4 &  _LC11_D1;

-- Node name is '|si:97|:6' = '|si:97|Si' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ033 $  GND);
  _EQ033 =  F2 &  _LC1_A4;

-- Node name is '|xishem:82|:27' = '|xishem:82|Xi' 
-- Equation name is '_LC6_A4', type is buried 
!_LC6_A4 = _LC6_A4~NOT;
_LC6_A4~NOT = LCELL( _EQ034 $ !_LC10_A4);
  _EQ034 =  F1 & !F2 & !F3 & !_LC10_A4 &  P10 & !Q10
         #  F1 & !F2 &  F3 & !_LC10_A4 &  P10 &  Q10
         # !F1 & !F2 &  F3 & !_LC7_A4 & !_LC10_A4 & !P10
         #  F0 & !F3 & !_LC8_A4 & !_LC10_A4 &  P10;

-- Node name is '|xishem:82|~27~1' = '|xishem:82|Xi~1' 
-- Equation name is '_LC10_A4', type is buried 
-- synthesized logic cell 
_LC10_A4 = LCELL( _EQ035 $  GND);
  _EQ035 = !F0 &  F2 & !F3 &  P10
         #  F0 & !F2 &  F3 & !Q10;

-- Node name is '|xishem:82|~27~2' = '|xishem:82|Xi~2' 
-- Equation name is '_LC8_A4', type is buried 
-- synthesized logic cell 
_LC8_A4  = LCELL( _EQ036 $  GND);
  _EQ036 =  F1 &  F2;

-- Node name is '|xishem:82|~27~3' = '|xishem:82|Xi~3' 
-- Equation name is '_LC7_A4', type is buried 
-- synthesized logic cell 
_LC7_A4  = LCELL( _EQ037 $  GND);
  _EQ037 = !F0 &  Q10;

-- Node name is '|xishem:88|:27' = '|xishem:88|Xi' 
-- Equation name is '_LC3_A4', type is buried 
!_LC3_A4 = _LC3_A4~NOT;
_LC3_A4~NOT = LCELL( _EQ038 $ !_LC5_A4);
  _EQ038 =  F1 & !F2 & !F3 & !_LC5_A4 &  P11 & !Q11
         #  F1 & !F2 &  F3 & !_LC5_A4 &  P11 &  Q11
         # !F1 & !F2 &  F3 & !_LC4_A4 & !_LC5_A4 & !P11
         #  F0 & !F3 & !_LC5_A4 & !_LC8_A4 &  P11;

-- Node name is '|xishem:88|~27~1' = '|xishem:88|Xi~1' 
-- Equation name is '_LC5_A4', type is buried 
-- synthesized logic cell 
_LC5_A4  = LCELL( _EQ039 $  GND);
  _EQ039 = !F0 &  F2 & !F3 &  P11
         #  F0 & !F2 &  F3 & !Q11;

-- Node name is '|xishem:88|~27~2' = '|xishem:88|Xi~2' 
-- Equation name is '_LC4_A4', type is buried 
-- synthesized logic cell 
_LC4_A4  = LCELL( _EQ040 $  GND);
  _EQ040 = !F0 &  Q11;

-- Node name is '|xor:16|:12' = '|xor:16|Di' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = LCELL( _EQ041 $ !_LC9_B2);
  _EQ041 =  F1 & !F2 & !F3 &  P00 & !Q00
         #  F1 & !F2 &  F3 &  P00 &  Q00
         # !F1 & !F2 &  F3 & !P00 & !Q00
         #  _LC10_B2;

-- Node name is '|xor:16|~12~1' = '|xor:16|Di~1' 
-- Equation name is '_LC6_B2', type is buried 
-- synthesized logic cell 
_LC6_B2  = LCELL( _EQ042 $  GND);
  _EQ042 = !F0 & !F1 &  F2 & !F3 &  P01 &  Q01
         #  F0 & !F1 &  F2 & !F3 &  P01 & !Q01
         # !F1 &  F2 & !F3 &  _LC3_C3 &  _LC5_B2 &  P01
         # !F1 &  F2 & !F3 &  _LC5_B2 &  P01 &  P02
         # !F0 & !F1 &  F2 & !F3 &  _LC5_B2 &  P02 &  Q01;

-- Node name is '|xor:16|~12~2' = '|xor:16|Di~2' 
-- Equation name is '_LC7_B2', type is buried 
-- synthesized logic cell 
_LC7_B2  = LCELL( _EQ043 $  GND);
  _EQ043 = !F0 &  F2 & !F3 &  _LC5_B2 &  P01 &  P02
         # !F0 &  F2 & !F3 &  _LC3_C3 &  P01 &  P02
         # !F1 &  F2 & !F3 &  _LC3_C3 &  P01 &  P02
         # !F0 &  F2 & !F3 &  _LC3_C3 &  _LC5_B2 &  P01
         # !F0 & !F1 &  F2 & !F3 &  _LC3_C3 &  P02 &  Q01;

-- Node name is '|xor:16|~12~3' = '|xor:16|Di~3' 
-- Equation name is '_LC9_B2', type is buried 
-- synthesized logic cell 
_LC9_B2  = LCELL( _EQ044 $  _EQ045);
  _EQ044 =  F0 & !F1 & !F2 & !F3 &  Q00
         # !F0 & !F1 &  F2 & !F3 &  Q00
         #  F0 & !F1 &  F2 & !F3 & !Q00;
  _EQ045 = !_LC6_B2 & !_LC7_B2 & !_LC11_B2;

-- Node name is '|xor:16|~12~4' = '|xor:16|Di~4' 
-- Equation name is '_LC10_B2', type is buried 
-- synthesized logic cell 
_LC10_B2 = LCELL( _EQ046 $  GND);
  _EQ046 = !F0 &  F2 & !F3 &  P00
         #  F0 & !F1 & !F3 &  P00
         #  F0 & !F2 &  F3 & !Q00
         #  F0 & !F2 & !F3 &  P00
         #  F0 & !F1 & !F2 &  F3 & !P00;

-- Node name is '|xor:16|~12~5' = '|xor:16|Di~5' 
-- Equation name is '_LC11_B2', type is buried 
-- synthesized logic cell 
_LC11_B2 = LCELL( _EQ047 $  GND);
  _EQ047 = !F0 & !F1 &  F2 & !F3 &  _LC3_C3 &  _LC5_B2 &  Q01
         #  F0 & !F1 &  F2 & !F3 &  _LC3_C3 &  _LC5_B2 & !Q01
         #  F0 & !F1 &  F2 & !F3 &  _LC5_B2 &  P02 & !Q01
         #  F0 & !F1 &  F2 & !F3 &  _LC3_C3 &  P02 & !Q01;

-- Node name is '|xor:24|:12' = '|xor:24|Di' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = LCELL( _EQ048 $  _LC15_B2);
  _EQ048 = !F1 & !F2 &  F3 & !P01 & !Q01
         #  F0 & !F1 &  F2 & !F3 & !P01 & !Q01
         #  _LC8_B2
         #  _LC14_B2;

-- Node name is '|xor:24|~12~1' = '|xor:24|Di~1' 
-- Equation name is '_LC8_B2', type is buried 
-- synthesized logic cell 
_LC8_B2  = LCELL( _EQ049 $  GND);
  _EQ049 =  F0 & !F2 &  P01 & !Q01
         #  F0 & !F2 &  F3 & !Q01
         #  F0 &  F1 & !F2 &  P01
         #  F1 & !F2 &  F3 &  P01 &  Q01
         #  F0 & !F1 &  F2 & !F3 &  P01 &  Q01;

-- Node name is '|xor:24|~12~2' = '|xor:24|Di~2' 
-- Equation name is '_LC14_B2', type is buried 
-- synthesized logic cell 
_LC14_B2 = LCELL( _EQ050 $  GND);
  _EQ050 = !F0 &  F1 & !F3 &  P01 & !Q01
         # !F0 &  F2 & !F3 &  P01 & !Q01
         #  F0 & !F1 & !F2 & !P01 &  Q01
         # !F0 &  F1 &  F2 & !F3 &  P01
         # !F0 & !F1 &  F2 & !F3 & !P01 &  Q01;

-- Node name is '|xor:31|:12' = '|xor:31|Di' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ051 $  _LC3_C3);
  _EQ051 = !F1 & !F2 &  F3 & !P02 & !Q02
         #  F0 & !F1 &  F2 & !F3 & !P02 & !Q02
         #  _LC12_B2
         #  _LC13_B2;

-- Node name is '|xor:31|~12~1' = '|xor:31|Di~1' 
-- Equation name is '_LC12_B2', type is buried 
-- synthesized logic cell 
_LC12_B2 = LCELL( _EQ052 $  GND);
  _EQ052 =  F0 & !F2 &  P02 & !Q02
         #  F0 & !F2 &  F3 & !Q02
         #  F0 &  F1 & !F2 &  P02
         #  F1 & !F2 &  F3 &  P02 &  Q02
         #  F0 & !F1 &  F2 & !F3 &  P02 &  Q02;

-- Node name is '|xor:31|~12~2' = '|xor:31|Di~2' 
-- Equation name is '_LC13_B2', type is buried 
-- synthesized logic cell 
_LC13_B2 = LCELL( _EQ053 $  GND);
  _EQ053 = !F0 &  F1 & !F3 &  P02 & !Q02
         # !F0 &  F2 & !F3 &  P02 & !Q02
         #  F0 & !F1 & !F2 & !P02 &  Q02
         # !F0 &  F1 &  F2 & !F3 &  P02
         # !F0 & !F1 &  F2 & !F3 & !P02 &  Q02;

-- Node name is '|xor:37|:12' = '|xor:37|Di' 
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = LCELL( _EQ054 $  _LC12_C3);
  _EQ054 = !F1 & !F2 &  F3 & !P03 & !Q03
         #  F0 & !F1 &  F2 & !F3 & !P03 & !Q03
         #  _LC5_C3
         #  _LC6_C3;

-- Node name is '|xor:37|~12~1' = '|xor:37|Di~1' 
-- Equation name is '_LC5_C3', type is buried 
-- synthesized logic cell 
_LC5_C3  = LCELL( _EQ055 $  GND);
  _EQ055 =  F0 & !F2 &  P03 & !Q03
         #  F0 & !F2 &  F3 & !Q03
         #  F0 &  F1 & !F2 &  P03
         #  F1 & !F2 &  F3 &  P03 &  Q03
         #  F0 & !F1 &  F2 & !F3 &  P03 &  Q03;

-- Node name is '|xor:37|~12~2' = '|xor:37|Di~2' 
-- Equation name is '_LC6_C3', type is buried 
-- synthesized logic cell 
_LC6_C3  = LCELL( _EQ056 $  GND);
  _EQ056 = !F0 &  F1 & !F3 &  P03 & !Q03
         # !F0 &  F2 & !F3 &  P03 & !Q03
         #  F0 & !F1 & !F2 & !P03 &  Q03
         # !F0 &  F1 &  F2 & !F3 &  P03
         # !F0 & !F1 &  F2 & !F3 & !P03 &  Q03;

-- Node name is '|xor:43|:12' = '|xor:43|Di' 
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = LCELL( _EQ057 $  _LC2_C5);
  _EQ057 = !F1 & !F2 &  F3 & !P04 & !Q04
         #  F0 & !F1 &  F2 & !F3 & !P04 & !Q04
         #  _LC8_C3
         #  _LC7_C3;

-- Node name is '|xor:43|~12~1' = '|xor:43|Di~1' 
-- Equation name is '_LC8_C3', type is buried 
-- synthesized logic cell 
_LC8_C3  = LCELL( _EQ058 $  GND);
  _EQ058 =  F0 & !F2 &  P04 & !Q04
         #  F0 & !F2 &  F3 & !Q04
         #  F0 &  F1 & !F2 &  P04
         #  F1 & !F2 &  F3 &  P04 &  Q04
         #  F0 & !F1 &  F2 & !F3 &  P04 &  Q04;

-- Node name is '|xor:43|~12~2' = '|xor:43|Di~2' 
-- Equation name is '_LC7_C3', type is buried 
-- synthesized logic cell 
_LC7_C3  = LCELL( _EQ059 $  GND);
  _EQ059 = !F0 &  F1 & !F3 &  P04 & !Q04
         # !F0 &  F2 & !F3 &  P04 & !Q04
         #  F0 & !F1 & !F2 & !P04 &  Q04
         # !F0 &  F1 &  F2 & !F3 &  P04
         # !F0 & !F1 &  F2 & !F3 & !P04 &  Q04;

-- Node name is '|xor:49|:12' = '|xor:49|Di' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = LCELL( _EQ060 $  _LC8_C5);
  _EQ060 = !F1 & !F2 &  F3 & !P05 & !Q05
         #  F0 & !F1 &  F2 & !F3 & !P05 & !Q05
         #  _LC4_C5
         #  _LC3_C5;

-- Node name is '|xor:49|~12~1' = '|xor:49|Di~1' 
-- Equation name is '_LC4_C5', type is buried 
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ061 $  GND);
  _EQ061 =  F0 & !F2 &  P05 & !Q05
         #  F0 & !F2 &  F3 & !Q05
         #  F0 &  F1 & !F2 &  P05
         #  F1 & !F2 &  F3 &  P05 &  Q05
         #  F0 & !F1 &  F2 & !F3 &  P05 &  Q05;

-- Node name is '|xor:49|~12~2' = '|xor:49|Di~2' 
-- Equation name is '_LC3_C5', type is buried 
-- synthesized logic cell 
_LC3_C5  = LCELL( _EQ062 $  GND);
  _EQ062 = !F0 &  F1 & !F3 &  P05 & !Q05
         # !F0 &  F2 & !F3 &  P05 & !Q05
         #  F0 & !F1 & !F2 & !P05 &  Q05
         # !F0 &  F1 &  F2 & !F3 &  P05
         # !F0 & !F1 &  F2 & !F3 & !P05 &  Q05;

-- Node name is '|xor:55|:12' = '|xor:55|Di' 
-- Equation name is '_LC1_D1', type is buried 
_LC1_D1  = LCELL( _EQ063 $  _LC3_D1);
  _EQ063 = !F1 & !F2 &  F3 & !P06 & !Q06
         #  F0 & !F1 &  F2 & !F3 & !P06 & !Q06
         #  _LC4_D1
         #  _LC5_D1;

-- Node name is '|xor:55|~12~1' = '|xor:55|Di~1' 
-- Equation name is '_LC4_D1', type is buried 
-- synthesized logic cell 
_LC4_D1  = LCELL( _EQ064 $  GND);
  _EQ064 =  F0 & !F2 &  P06 & !Q06
         #  F0 & !F2 &  F3 & !Q06
         #  F0 &  F1 & !F2 &  P06
         #  F1 & !F2 &  F3 &  P06 &  Q06
         #  F0 & !F1 &  F2 & !F3 &  P06 &  Q06;

-- Node name is '|xor:55|~12~2' = '|xor:55|Di~2' 
-- Equation name is '_LC5_D1', type is buried 
-- synthesized logic cell 
_LC5_D1  = LCELL( _EQ065 $  GND);
  _EQ065 = !F0 &  F1 & !F3 &  P06 & !Q06
         # !F0 &  F2 & !F3 &  P06 & !Q06
         #  F0 & !F1 & !F2 & !P06 &  Q06
         # !F0 &  F1 &  F2 & !F3 &  P06
         # !F0 & !F1 &  F2 & !F3 & !P06 &  Q06;

-- Node name is '|xor:61|:12' = '|xor:61|Di' 
-- Equation name is '_LC11_D1', type is buried 
_LC11_D1 = LCELL( _EQ066 $  _LC14_D1);
  _EQ066 = !F1 & !F2 &  F3 & !P07 & !Q07
         #  F0 & !F1 &  F2 & !F3 & !P07 & !Q07
         #  _LC6_D1
         #  _LC7_D1;

-- Node name is '|xor:61|~12~1' = '|xor:61|Di~1' 
-- Equation name is '_LC6_D1', type is buried 
-- synthesized logic cell 
_LC6_D1  = LCELL( _EQ067 $  GND);
  _EQ067 =  F0 & !F2 &  P07 & !Q07
         #  F0 & !F2 &  F3 & !Q07
         #  F0 &  F1 & !F2 &  P07
         #  F1 & !F2 &  F3 &  P07 &  Q07
         #  F0 & !F1 &  F2 & !F3 &  P07 &  Q07;

-- Node name is '|xor:61|~12~2' = '|xor:61|Di~2' 
-- Equation name is '_LC7_D1', type is buried 
-- synthesized logic cell 
_LC7_D1  = LCELL( _EQ068 $  GND);
  _EQ068 = !F0 &  F1 & !F3 &  P07 & !Q07
         # !F0 &  F2 & !F3 &  P07 & !Q07
         #  F0 & !F1 & !F2 & !P07 &  Q07
         # !F0 &  F1 &  F2 & !F3 &  P07
         # !F0 & !F1 &  F2 & !F3 & !P07 &  Q07;

-- Node name is '|xor:67|:12' = '|xor:67|Di' 
-- Equation name is '_LC2_D1', type is buried 
_LC2_D1  = LCELL( _EQ069 $  _LC1_A5);
  _EQ069 = !F1 & !F2 &  F3 & !P08 & !Q08
         #  F0 & !F1 &  F2 & !F3 & !P08 & !Q08
         #  _LC8_D1
         #  _LC9_D1;

-- Node name is '|xor:67|~12~1' = '|xor:67|Di~1' 
-- Equation name is '_LC8_D1', type is buried 
-- synthesized logic cell 
_LC8_D1  = LCELL( _EQ070 $  GND);
  _EQ070 =  F0 & !F2 &  P08 & !Q08
         #  F0 & !F2 &  F3 & !Q08
         #  F0 &  F1 & !F2 &  P08
         #  F1 & !F2 &  F3 &  P08 &  Q08
         #  F0 & !F1 &  F2 & !F3 &  P08 &  Q08;

-- Node name is '|xor:67|~12~2' = '|xor:67|Di~2' 
-- Equation name is '_LC9_D1', type is buried 
-- synthesized logic cell 
_LC9_D1  = LCELL( _EQ071 $  GND);
  _EQ071 = !F0 &  F1 & !F3 &  P08 & !Q08
         # !F0 &  F2 & !F3 &  P08 & !Q08
         #  F0 & !F1 & !F2 & !P08 &  Q08
         # !F0 &  F1 &  F2 & !F3 &  P08
         # !F0 & !F1 &  F2 & !F3 & !P08 &  Q08;

-- Node name is '|xor:73|:12' = '|xor:73|Di' 
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = LCELL( _EQ072 $  _LC2_A5);
  _EQ072 = !F1 & !F2 &  F3 & !P09 & !Q09
         #  F0 & !F1 &  F2 & !F3 & !P09 & !Q09
         #  _LC3_B4
         #  _LC1_B4;

-- Node name is '|xor:73|~12~1' = '|xor:73|Di~1' 
-- Equation name is '_LC3_B4', type is buried 
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ073 $  GND);
  _EQ073 =  F0 & !F2 &  P09 & !Q09
         #  F0 & !F2 &  F3 & !Q09
         #  F0 &  F1 & !F2 &  P09
         #  F1 & !F2 &  F3 &  P09 &  Q09
         #  F0 & !F1 &  F2 & !F3 &  P09 &  Q09;

-- Node name is '|xor:73|~12~2' = '|xor:73|Di~2' 
-- Equation name is '_LC1_B4', type is buried 
-- synthesized logic cell 
_LC1_B4  = LCELL( _EQ074 $  GND);
  _EQ074 = !F0 &  F1 & !F3 &  P09 & !Q09
         # !F0 &  F2 & !F3 &  P09 & !Q09
         #  F0 & !F1 & !F2 & !P09 &  Q09
         # !F0 &  F1 &  F2 & !F3 &  P09
         # !F0 & !F1 &  F2 & !F3 & !P09 &  Q09;

-- Node name is '|xor:79|:12' = '|xor:79|Di' 
-- Equation name is '_LC9_A4', type is buried 
_LC9_A4  = LCELL( _EQ075 $  _LC6_A4);
  _EQ075 = !F0 & !F1 &  F2 & !F3 & !P11 &  Q10
         # !F0 &  F2 & !F3 &  P11 & !Q10 &  Q11
         #  _LC2_A4;

-- Node name is '|xor:79|~12~1' = '|xor:79|Di~1' 
-- Equation name is '_LC2_A4', type is buried 
-- synthesized logic cell 
_LC2_A4  = LCELL( _EQ076 $  GND);
  _EQ076 =  F0 & !F1 & !F2 & !F3 &  Q10
         # !F1 &  F2 & !F3 &  Q10 & !Q11
         #  F0 & !F1 &  F2 & !F3 & !P11 & !Q10 &  Q11
         # !F0 &  F1 &  F2 & !F3 &  P11
         #  F0 & !F1 & !F3 &  P11 &  Q10;

-- Node name is '|xor:85|:12' = '|xor:85|Di' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ077 $  _LC3_A4);
  _EQ077 = !F0 &  F2 & !F3 &  Q11
         #  F0 & !F1 & !F3 &  Q11
         # !F0 &  F1 &  F2 & !F3;

-- Node name is '|yishem:33|:22' = '|yishem:33|Yi' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ078 $  GND);
  _EQ078 = !F0 & !F1 &  F2 & !F3 &  Q02
         #  F0 & !F1 &  F2 & !F3 & !Q02
         #  F0 & !F1 & !F2 & !F3 &  Q02;

-- Node name is '|yishem:45|:22' = '|yishem:45|Yi' 
-- Equation name is '_LC4_C3', type is buried 
_LC4_C3  = LCELL( _EQ079 $  GND);
  _EQ079 = !F0 & !F1 &  F2 & !F3 &  Q04
         #  F0 & !F1 &  F2 & !F3 & !Q04
         #  F0 & !F1 & !F2 & !F3 &  Q04;

-- Node name is '|yishem:57|:22' = '|yishem:57|Yi' 
-- Equation name is '_LC1_D4', type is buried 
_LC1_D4  = LCELL( _EQ080 $  GND);
  _EQ080 = !F0 & !F1 &  F2 & !F3 &  Q06
         #  F0 & !F1 &  F2 & !F3 & !Q06
         #  F0 & !F1 & !F2 & !F3 &  Q06;

-- Node name is '|yishem:69|:22' = '|yishem:69|Yi' 
-- Equation name is '_LC15_D1', type is buried 
_LC15_D1 = LCELL( _EQ081 $  GND);
  _EQ081 = !F0 & !F1 &  F2 & !F3 &  Q08
         #  F0 & !F1 &  F2 & !F3 & !Q08
         #  F0 & !F1 & !F2 & !F3 &  Q08;



Project Information                                c:\kslabs\myshem2\main1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:20
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:24


Memory Allocated
-----------------

Peak memory allocated during compilation  = 8,098K
