<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Processors and Peripherals/Peripherals,Library/Processors and Peripherals,Library,Library/Interface Protocols,Project,Library/Interface Protocols/PCI Express" />
 <window width="1900" height="1040" x="10" y="30" />
 <hdlexample language="VERILOG" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
