$date
	Fri Dec 18 17:47:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module inst $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#1000
0!
1"
#2000
0"
#3000
1"
#4000
0"
#5000
1!
1"
1#
#6000
0"
#7000
1"
#8000
0"
#9000
1"
#10000
0"
0#
#11000
0!
1"
#12000
0"
#13000
1"
#14000
0"
#15000
1!
1"
1#
#16000
0"
#17000
1"
#18000
0"
#19000
1"
#20000
0"
