{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714612044269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714612044270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 22:07:24 2024 " "Processing started: Wed May 01 22:07:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714612044270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714612044270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714612044270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1714612044739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-arch_lab5 " "Found design unit 1: lab5-arch_lab5" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045428 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714612045428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram-SYN " "Found design unit 1: bram-SYN" {  } { { "bram.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/bram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045430 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/bram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714612045430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/fifo.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045432 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714612045432 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rdempty lab5.vhd(93) " "VHDL error at lab5.vhd(93): object \"rdempty\" is used but not declared" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 93 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1714612045432 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out rdempty lab5.vhd(93) " "VHDL error at lab5.vhd(93): cannot associate formal port \"rdempty\" of mode \"out\" with an expression" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 93 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rdfull lab5.vhd(94) " "VHDL error at lab5.vhd(94): object \"rdfull\" is used but not declared" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 94 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out rdfull lab5.vhd(94) " "VHDL error at lab5.vhd(94): cannot associate formal port \"rdfull\" of mode \"out\" with an expression" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 94 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wrempty lab5.vhd(96) " "VHDL error at lab5.vhd(96): object \"wrempty\" is used but not declared" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 96 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out wrempty lab5.vhd(96) " "VHDL error at lab5.vhd(96): cannot associate formal port \"wrempty\" of mode \"out\" with an expression" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 96 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wrfull lab5.vhd(97) " "VHDL error at lab5.vhd(97): object \"wrfull\" is used but not declared" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 97 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out wrfull lab5.vhd(97) " "VHDL error at lab5.vhd(97): cannot associate formal port \"wrfull\" of mode \"out\" with an expression" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 97 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714612045632 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 01 22:07:25 2024 " "Processing ended: Wed May 01 22:07:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714612045632 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714612045632 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714612045632 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714612045632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714612044269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714612044270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 22:07:24 2024 " "Processing started: Wed May 01 22:07:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714612044270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714612044270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714612044270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1714612044739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-arch_lab5 " "Found design unit 1: lab5-arch_lab5" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045428 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714612045428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram-SYN " "Found design unit 1: bram-SYN" {  } { { "bram.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/bram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045430 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/bram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714612045430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/fifo.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045432 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714612045432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714612045432 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rdempty lab5.vhd(93) " "VHDL error at lab5.vhd(93): object \"rdempty\" is used but not declared" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 93 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1714612045432 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out rdempty lab5.vhd(93) " "VHDL error at lab5.vhd(93): cannot associate formal port \"rdempty\" of mode \"out\" with an expression" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 93 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rdfull lab5.vhd(94) " "VHDL error at lab5.vhd(94): object \"rdfull\" is used but not declared" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 94 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out rdfull lab5.vhd(94) " "VHDL error at lab5.vhd(94): cannot associate formal port \"rdfull\" of mode \"out\" with an expression" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 94 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wrempty lab5.vhd(96) " "VHDL error at lab5.vhd(96): object \"wrempty\" is used but not declared" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 96 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out wrempty lab5.vhd(96) " "VHDL error at lab5.vhd(96): cannot associate formal port \"wrempty\" of mode \"out\" with an expression" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 96 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wrfull lab5.vhd(97) " "VHDL error at lab5.vhd(97): object \"wrfull\" is used but not declared" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 97 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out wrfull lab5.vhd(97) " "VHDL error at lab5.vhd(97): cannot associate formal port \"wrfull\" of mode \"out\" with an expression" {  } { { "lab5.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd" 97 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1714612045433 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714612045632 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 01 22:07:25 2024 " "Processing ended: Wed May 01 22:07:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714612045632 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714612045632 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714612045632 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714612045632 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 0 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714612046363 ""}
