Classic Timing Analyzer report for cpuVERILOG
Thu Jun 27 13:41:18 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.251 ns                                       ; Tx[0]       ; out[0]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.793 ns                                       ; out[3]~reg0 ; out[3]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.212 ns                                      ; Tx[1]       ; out[2]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[3]~reg0 ; out[2]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[3]~reg0 ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[1]~reg0 ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.690 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[0]~reg0 ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[2]~reg0 ; out[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.435 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[1]~reg0 ; out[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.435 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[2]~reg0 ; out[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.433 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; out[2]~reg0 ; out[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.431 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 4.251 ns   ; Tx[0] ; out[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.251 ns   ; Tx[0] ; out[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.251 ns   ; Tx[0] ; out[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.588 ns   ; Tx[0] ; out[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.523 ns   ; Tx[1] ; out[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.523 ns   ; Tx[1] ; out[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.523 ns   ; Tx[1] ; out[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.398 ns   ; Tx[2] ; out[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.398 ns   ; Tx[2] ; out[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.398 ns   ; Tx[2] ; out[0]~reg0 ; clk      ;
; N/A   ; None         ; 2.846 ns   ; Tx[2] ; out[2]~reg0 ; clk      ;
; N/A   ; None         ; 2.761 ns   ; in[0] ; out[0]~reg0 ; clk      ;
; N/A   ; None         ; 2.604 ns   ; in[1] ; out[1]~reg0 ; clk      ;
; N/A   ; None         ; 2.595 ns   ; in[3] ; out[3]~reg0 ; clk      ;
; N/A   ; None         ; 2.541 ns   ; in[2] ; out[2]~reg0 ; clk      ;
; N/A   ; None         ; 2.451 ns   ; Tx[1] ; out[2]~reg0 ; clk      ;
+-------+--------------+------------+-------+-------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 7.793 ns   ; out[3]~reg0 ; out[3] ; clk        ;
; N/A   ; None         ; 6.687 ns   ; out[2]~reg0 ; out[2] ; clk        ;
; N/A   ; None         ; 5.715 ns   ; out[1]~reg0 ; out[1] ; clk        ;
; N/A   ; None         ; 5.059 ns   ; out[0]~reg0 ; out[0] ; clk        ;
+-------+--------------+------------+-------------+--------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -2.212 ns ; Tx[1] ; out[2]~reg0 ; clk      ;
; N/A           ; None        ; -2.302 ns ; in[2] ; out[2]~reg0 ; clk      ;
; N/A           ; None        ; -2.356 ns ; in[3] ; out[3]~reg0 ; clk      ;
; N/A           ; None        ; -2.365 ns ; in[1] ; out[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.365 ns ; Tx[1] ; out[3]~reg0 ; clk      ;
; N/A           ; None        ; -2.480 ns ; Tx[1] ; out[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.493 ns ; Tx[1] ; out[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.522 ns ; in[0] ; out[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.604 ns ; Tx[2] ; out[3]~reg0 ; clk      ;
; N/A           ; None        ; -2.605 ns ; Tx[2] ; out[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.607 ns ; Tx[2] ; out[2]~reg0 ; clk      ;
; N/A           ; None        ; -2.694 ns ; Tx[2] ; out[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.184 ns ; Tx[0] ; out[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.349 ns ; Tx[0] ; out[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.353 ns ; Tx[0] ; out[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.355 ns ; Tx[0] ; out[3]~reg0 ; clk      ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Jun 27 13:41:17 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "out[3]~reg0" and destination register "out[2]~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.817 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 2; REG Node = 'out[3]~reg0'
            Info: 2: + IC(0.284 ns) + CELL(0.378 ns) = 0.662 ns; Loc. = LCCOMB_X21_Y1_N16; Fanout = 1; COMB Node = 'Mux1~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.817 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 4; REG Node = 'out[2]~reg0'
            Info: Total cell delay = 0.533 ns ( 65.24 % )
            Info: Total interconnect delay = 0.284 ns ( 34.76 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.488 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 4; REG Node = 'out[2]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.16 % )
                Info: Total interconnect delay = 1.016 ns ( 40.84 % )
            Info: - Longest clock path from clock "clk" to source register is 2.488 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 2; REG Node = 'out[3]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.16 % )
                Info: Total interconnect delay = 1.016 ns ( 40.84 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "out[3]~reg0" (data pin = "Tx[0]", clock pin = "clk") is 4.251 ns
    Info: + Longest pin to register delay is 6.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 5; PIN Node = 'Tx[0]'
        Info: 2: + IC(4.625 ns) + CELL(0.228 ns) = 5.690 ns; Loc. = LCCOMB_X21_Y1_N22; Fanout = 3; COMB Node = 'Mux3~1'
        Info: 3: + IC(0.213 ns) + CELL(0.746 ns) = 6.649 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 2; REG Node = 'out[3]~reg0'
        Info: Total cell delay = 1.811 ns ( 27.24 % )
        Info: Total interconnect delay = 4.838 ns ( 72.76 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 2; REG Node = 'out[3]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.16 % )
        Info: Total interconnect delay = 1.016 ns ( 40.84 % )
Info: tco from clock "clk" to destination pin "out[3]" through register "out[3]~reg0" is 7.793 ns
    Info: + Longest clock path from clock "clk" to source register is 2.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 2; REG Node = 'out[3]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.16 % )
        Info: Total interconnect delay = 1.016 ns ( 40.84 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.211 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 2; REG Node = 'out[3]~reg0'
        Info: 2: + IC(3.279 ns) + CELL(1.932 ns) = 5.211 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'out[3]'
        Info: Total cell delay = 1.932 ns ( 37.08 % )
        Info: Total interconnect delay = 3.279 ns ( 62.92 % )
Info: th for register "out[2]~reg0" (data pin = "Tx[1]", clock pin = "clk") is -2.212 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 4; REG Node = 'out[2]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.16 % )
        Info: Total interconnect delay = 1.016 ns ( 40.84 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.849 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 5; PIN Node = 'Tx[1]'
        Info: 2: + IC(3.741 ns) + CELL(0.154 ns) = 4.694 ns; Loc. = LCCOMB_X21_Y1_N16; Fanout = 1; COMB Node = 'Mux1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.849 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 4; REG Node = 'out[2]~reg0'
        Info: Total cell delay = 1.108 ns ( 22.85 % )
        Info: Total interconnect delay = 3.741 ns ( 77.15 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 288 megabytes
    Info: Processing ended: Thu Jun 27 13:41:18 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


