/*
 * clockconfig.h
 *
 *  Created on: Oct 1, 2026
 *      Author: asus
 */

#ifndef INC_CLOCKCONFIG_H_
#define INC_CLOCKCONFIG_H_


#include "stm32f4xx.h"
#include <stdint.h>

#define PLLM       8
#define PLLN       336
//#define PLLP       1


void SysClockConfig(void) {

	// Turns on the external high-speed oscillator, which provides my 8 MHz HSE clock.
	// ENABLE HSE and wait for the HSE to become Ready
	RCC->CR |= RCC_CR_HSEON;
	while(!(RCC->CR & RCC_CR_HSERDY));

	// ENABLE POWER CLOCK and VOLTAGE REGULATOR
	RCC->APB1ENR |= RCC_APB1ENR_PWREN; // give power to Clock Interface / Give the PWR peripheral a clock
    PWR->CR |= PWR_CR_VOS_1; // Scale 2: 10: Configure voltage scaling for the 84Mhz system clock frequency

	// Configure the FLASH PREFETCH and the LATENCY Related Settings
    FLASH->ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_2WS;

	// Configure the PRESCALARS HCLK, PCLK1, PCLK2
    RCC->CFGR |=  RCC_CFGR_HPRE_DIV1; // HPRE: AHB prescaler  AHB/1 => HCLk = 84mhz

    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2; // PPRE1: APB Low speed prescaler (APB1):  84/2 = 42Mhz
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV1; // PPRE2: APB high-speed prescaler (APB2): 84/1 = 84Mhz

	// Configure the MAIN PLL
    RCC->PLLCFGR &= ~(63U << 0);  // 000 000
    RCC->PLLCFGR |= (PLLM << 0);
    RCC->PLLCFGR &= ~(511U << 6); // 000 000 000
    RCC->PLLCFGR |= (PLLN << 6);
    RCC->PLLCFGR |= RCC_PLLCFGR_PLLP_0; // 01 : PLLP = 4, division factor for main system clock

    RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE; // 1: HSE oscillator clock selected as PLL input

	// Enable the PLL and wait for it to become ready
    RCC->CR |= RCC_CR_PLLON;
    while(!(RCC->CR & RCC_CR_PLLRDY));

	// Select the Clock Source and wait for it to be set
    RCC->CFGR |= RCC_CFGR_SW_PLL; // Tell the MCU to use PLL as SYSCLK
    while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL); // kinda flag
}



#endif /* INC_CLOCKCONFIG_H_ */
