#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 24 20:27:44 2023
# Process ID: 10200
# Current directory: C:/Users/admin/Desktop/uart_bridge_test/Parity_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14860 C:\Users\admin\Desktop\uart_bridge_test\Parity_Test\Parity_Test.xpr
# Log file: C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/vivado.log
# Journal file: C:/Users/admin/Desktop/uart_bridge_test/Parity_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.324 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.715 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
set_property PROGRAM.FILE {C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2701.125 ; gain = 24.477
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300AFF240B
close_hw_manager
set_property -dict [list CONFIG.Reset_Pin {false} CONFIG.Use_Dout_Reset {false} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.runs/fifo_generator_0_synth_1

launch_runs fifo_generator_0_synth_1 -jobs 8
[Wed May 24 20:30:46 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.cache/compile_simlib/questa} {riviera=C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 20:31:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 20:31:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2762.914 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2773.949 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
set_property PROGRAM.FILE {C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/uart_bridge_test/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2773.949 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300AFF240B
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 24 20:38:30 2023...
