[debug] [zinc] IncrementalCompile -----------
[debug] IncrementalCompile.incrementalCompile
[debug] previous = Stamps for: 170 products, 41 sources, 4 libraries
[debug] current source = Set(${BASE}/src/main/scala/Generate/Top.scala, ${BASE}/src/main/scala/core/config/SignalType.scala, ${BASE}/src/main/scala/configs/BoardConfig.scala, ${BASE}/src/main/scala/utils/ExtendEnum.scala, ${BASE}/src/main/scala/core/csr/FaultBundle.scala, ${BASE}/src/main/scala/utils/Utils.scala, ${BASE}/src/main/scala/Generate/ClockSeparator.scala, ${BASE}/src/main/scala/core/csr/CSR.scala, ${BASE}/src/main/scala/configs/GenConfig.scala, ${BASE}/src/main/scala/core/writeBack/AUSelector.scala, ${BASE}/src/main/scala/core/execute/NextPCGen.scala, ${BASE}/src/main/scala/core/CoreTop.scala, ${BASE}/src/main/scala/core/config/DebugIO.scala, ${BASE}/src/main/scala/core/memory/MemWriteSelector.scala, ${BASE}/src/main/scala/core/decode/InstructionDecoder.scala, ${BASE}/src/main/scala/core/CPUState.scala, ${BASE}/src/main/scala/core/csr/PLIC.scala, ${BASE}/src/main/scala/Generate/Debounce.scala, ${BASE}/src/main/scala/core/execute/ALU.scala, ${BASE}/src/main/scala/core/execute/OperandSelector.scala, ${BASE}/src/main/scala/device/Seg7.scala, ${BASE}/src/main/scala/device/Button.scala, ${BASE}/src/main/scala/core/memory/UARTLoader.scala, ${BASE}/src/main/scala/core/memory/InsRAM.scala, ${BASE}/src/main/scala/utils/MemoryPacket.scala, ${BASE}/src/main/scala/core/execute/Registers.scala, ${BASE}/src/main/scala/core/memory/MemoryDispatch.scala, ${BASE}/src/main/scala/configs/MMIOConfig.scala, ${BASE}/src/main/scala/core/decode/ControlUnit.scala, ${BASE}/src/main/scala/core/writeBack/WriteDataSelector.scala, ${BASE}/src/main/scala/core/memory/DataRAM.scala, ${BASE}/src/main/scala/utils/UARTModule.scala, ${BASE}/src/main/scala/device/DeviceTop.scala, ${BASE}/src/main/scala/core/execute/ImmGen.scala, ${BASE}/src/main/scala/core/config/CoreConfig.scala, ${BASE}/src/main/scala/core/insFetch/PC.scala, ${BASE}/src/main/scala/core/memory/OutRegisters.scala, ${BASE}/src/main/scala/device/Switches.scala, ${BASE}/src/main/scala/core/execute/CMP.scala, ${BASE}/src/main/scala/device/UARTWrapper.scala, ${BASE}/src/main/scala/device/Led.scala)
[debug] > initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(${BASE}/src/main/scala/core/insFetch/PC.scala, ${BASE}/src/main/scala/core/memory/MemoryDispatch.scala, ${BASE}/src/main/scala/core/CoreTop.scala, ${BASE}/src/main/scala/core/execute/Registers.scala), unmodified = ...),Set(${BASE}/target/scala-2.12/classes/core/memory/MemoryDispatch.class, ${BASE}/target/scala-2.12/classes/core/CoreTop.class, ${BASE}/target/scala-2.12/classes/core/execute/Registers$$anon$1.class, ${BASE}/target/scala-2.12/classes/core/insFetch/PC$$anon$1.class, ${BASE}/target/scala-2.12/classes/core/insFetch/PC.class, ${BASE}/target/scala-2.12/classes/core/memory/MemoryDispatch$$anon$1.class, ${BASE}/target/scala-2.12/classes/core/execute/Registers.class),Set(),API Changes: Set())
[debug] 
[debug] Initial source changes:
[debug] 	removed: Set()
[debug] 	added: Set()
[debug] 	modified: Set(${BASE}/src/main/scala/core/insFetch/PC.scala, ${BASE}/src/main/scala/core/memory/MemoryDispatch.scala, ${BASE}/src/main/scala/core/CoreTop.scala, ${BASE}/src/main/scala/core/execute/Registers.scala)
[debug] Invalidated products: Set(${BASE}/target/scala-2.12/classes/core/memory/MemoryDispatch.class, ${BASE}/target/scala-2.12/classes/core/CoreTop.class, ${BASE}/target/scala-2.12/classes/core/execute/Registers$$anon$1.class, ${BASE}/target/scala-2.12/classes/core/insFetch/PC$$anon$1.class, ${BASE}/target/scala-2.12/classes/core/insFetch/PC.class, ${BASE}/target/scala-2.12/classes/core/memory/MemoryDispatch$$anon$1.class, ${BASE}/target/scala-2.12/classes/core/execute/Registers.class)
[debug] External API changes: API Changes: Set()
[debug] Modified binary dependencies: Set()
[debug] Initial directly invalidated classes: Set(core.insFetch.PC, core.memory.MemoryDispatch, core.CoreTop, core.execute.Registers)
[debug] Sources indirectly invalidated by:
[debug] 	product: Set(${BASE}/src/main/scala/core/CoreTop.scala, ${BASE}/src/main/scala/core/execute/Registers.scala, ${BASE}/src/main/scala/core/memory/MemoryDispatch.scala, ${BASE}/src/main/scala/core/insFetch/PC.scala)
[debug] 	binary dep: Set()
[debug] 	external source: Set()
[debug] All initially invalidated classes: Set(core.insFetch.PC, core.memory.MemoryDispatch, core.CoreTop, core.execute.Registers)
[debug] All initially invalidated sources:Set(${BASE}/src/main/scala/core/insFetch/PC.scala, ${BASE}/src/main/scala/core/memory/MemoryDispatch.scala, ${BASE}/src/main/scala/core/CoreTop.scala, ${BASE}/src/main/scala/core/execute/Registers.scala)
[debug] Initial set of included nodes: core.insFetch.PC, core.memory.MemoryDispatch, core.CoreTop, core.execute.Registers
[debug] compilation cycle 1
[info] compiling 4 Scala sources to D:\ComputerScience\Projects\CPUdemo\hardware\target\scala-2.12\classes ...
[debug] Getting org.scala-sbt:compiler-bridge_2.12:1.9.5:compile for Scala 2.12.12
[debug] [zinc] Running cached compiler 4e79a6bf for Scala compiler version 2.12.12
[debug] [zinc] The Scala compiler is invoked with:
[debug] 	-Xplugin:C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3-plugin_2.12.12\3.5.4\chisel3-plugin_2.12.12-3.5.4.jar
[debug] 	-bootclasspath
[debug] 	C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-library\2.12.12\scala-library-2.12.12.jar
[debug] 	-classpath
[debug] 	D:\ComputerScience\Projects\CPUdemo\hardware\target\scala-2.12\classes;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3_2.12\3.5.4\chisel3_2.12-3.5.4.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3-macros_2.12\3.5.4\chisel3-macros_2.12-3.5.4.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\chisel3-core_2.12\3.5.4\chisel3-core_2.12-3.5.4.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\scala-lang\scala-reflect\2.12.12\scala-reflect-2.12.12.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\os-lib_2.12\0.8.0\os-lib_2.12-0.8.0.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\edu\berkeley\cs\firrtl_2.12\1.5.4\firrtl_2.12-1.5.4.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\lihaoyi\geny_2.12\0.7.0\geny_2.12-0.7.0.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\antlr\antlr4-runtime\4.9.3\antlr4-runtime-4.9.3.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\google\protobuf\protobuf-java\3.18.0\protobuf-java-3.18.0.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\scopt\scopt_2.12\3.7.1\scopt_2.12-3.7.1.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\net\jcazevedo\moultingyaml_2.12\0.4.2\moultingyaml_2.12-0.4.2.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-native_2.12\3.6.12\json4s-native_2.12-3.6.12.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\apache\commons\commons-text\1.9\commons-text-1.9.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\io\github\alexarchambault\data-class_2.12\0.2.5\data-class_2.12-0.2.5.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\github\nscala-time\nscala-time_2.12\2.22.0\nscala-time_2.12-2.22.0.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\yaml\snakeyaml\1.26\snakeyaml-1.26.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-core_2.12\3.6.12\json4s-core_2.12-3.6.12.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\apache\commons\commons-lang3\3.11\commons-lang3-3.11.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\joda-time\joda-time\2.10.1\joda-time-2.10.1.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\joda\joda-convert\2.2.0\joda-convert-2.2.0.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-ast_2.12\3.6.12\json4s-ast_2.12-3.6.12.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\org\json4s\json4s-scalap_2.12\3.6.12\json4s-scalap_2.12-3.6.12.jar;C:\Users\86136\AppData\Local\Coursier\Cache\v1\https\repo1.maven.org\maven2\com\thoughtworks\paranamer\paranamer\2.8\paranamer-2.8.jar
[debug] Invalidating (transitively) by inheritance from core.insFetch.PC...
[debug] Initial set of included nodes: core.insFetch.PC
[debug] Invalidated by transitive inheritance dependency: Set(core.insFetch.PC)
[debug] The following modified names cause invalidation of core.CoreTop: [UsedName(io,[Default]), UsedName(fault_occurs,[Default])]
[debug] Change NamesChange(core.insFetch.PC,ModifiedNames(changes = UsedName(io,[Default]), UsedName(fault_occurs,[Default]), UsedName(no_fault,[Default]))) invalidates 2 classes due to The core.insFetch.PC has the following regular definitions changed:
[debug] 	UsedName(io,[Default]), UsedName(fault_occurs,[Default]), UsedName(no_fault,[Default]).
[debug]   > by transitive inheritance: Set(core.insFetch.PC)
[debug]   > 
[debug]   > by member reference: Set(core.CoreTop)
[debug]         
[debug] Invalidating (transitively) by inheritance from core.memory.MemoryDispatch...
[debug] Initial set of included nodes: core.memory.MemoryDispatch
[debug] Invalidated by transitive inheritance dependency: Set(core.memory.MemoryDispatch)
[debug] The following modified names cause invalidation of core.CoreTop: [UsedName(io,[Default]), UsedName(fault_occurs,[Default])]
[debug] Change NamesChange(core.memory.MemoryDispatch,ModifiedNames(changes = UsedName(io,[Default]), UsedName(fault_occurs,[Default]), UsedName(no_fault,[Default]))) invalidates 2 classes due to The core.memory.MemoryDispatch has the following regular definitions changed:
[debug] 	UsedName(io,[Default]), UsedName(fault_occurs,[Default]), UsedName(no_fault,[Default]).
[debug]   > by transitive inheritance: Set(core.memory.MemoryDispatch)
[debug]   > 
[debug]   > by member reference: Set(core.CoreTop)
[debug]         
[debug] Invalidating (transitively) by inheritance from core.execute.Registers...
[debug] Initial set of included nodes: core.execute.Registers
[debug] Invalidated by transitive inheritance dependency: Set(core.execute.Registers)
[debug] The following modified names cause invalidation of core.CoreTop: [UsedName(io,[Default]), UsedName(fault_occurs,[Default])]
[debug] Change NamesChange(core.execute.Registers,ModifiedNames(changes = UsedName(no_fault,[Default]), UsedName(fault_occurs,[Default]), UsedName(io,[Default]))) invalidates 2 classes due to The core.execute.Registers has the following regular definitions changed:
[debug] 	UsedName(no_fault,[Default]), UsedName(fault_occurs,[Default]), UsedName(io,[Default]).
[debug]   > by transitive inheritance: Set(core.execute.Registers)
[debug]   > 
[debug]   > by member reference: Set(core.CoreTop)
[debug]         
[debug] New invalidations:
[debug] 	core.CoreTop
[debug] Initial set of included nodes: core.CoreTop
[debug] Including Generate.Top by core.CoreTop
[debug] Including device.MMIOSeg7Bundle by Generate.Top
[debug] Including device.MMIOOutBundle by device.MMIOSeg7Bundle
[debug] Including core.memory.MemoryDispatch by device.MMIOOutBundle
[debug] Including core.memory.OutRegisters by device.MMIOOutBundle
[debug] Previously invalidated, but (transitively) depend on new invalidations:
[debug] 	core.memory.MemoryDispatch
[debug] Final step, transitive dependencies:
[debug] 	Set(core.CoreTop, core.memory.MemoryDispatch)
[debug] No classes were invalidated.
[debug] Scala compilation took 4.450584299 s
[info] done compiling
