Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May  3 00:44:18 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.493        0.000                      0                 1697        0.058        0.000                      0                 1697        3.750        0.000                       0                   755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.493        0.000                      0                 1697        0.058        0.000                      0                 1697        3.750        0.000                       0                   755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 1.736ns (18.730%)  route 7.532ns (81.270%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X8Y16          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=105, routed)         1.084     6.684    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.146     6.830 r  U_Core/U_DataPath/U_PC/q[12]_i_3/O
                         net (fo=1, routed)           0.598     7.428    U_Core/U_DataPath/U_PC/q[12]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.328     7.756 r  U_Core/U_DataPath/U_PC/q[12]_i_2/O
                         net (fo=5, routed)           0.720     8.475    U_Core/U_DataPath/U_PC/q_reg[3]_1
    SLICE_X12Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.599 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.302     8.901    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.025 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.885     9.910    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_60/O
                         net (fo=39, routed)          0.639    10.673    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.797 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=27, routed)          1.562    12.358    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124    12.482 r  U_Core/U_ControlUnit/q[21]_i_1__0/O
                         net (fo=2, routed)           1.106    13.589    U_Core/U_ControlUnit/D[19]
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.713 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.638    14.351    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X6Y19          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.506    14.847    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y19          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.844    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.736ns (19.058%)  route 7.373ns (80.942%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X8Y16          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=105, routed)         1.084     6.684    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.146     6.830 r  U_Core/U_DataPath/U_PC/q[12]_i_3/O
                         net (fo=1, routed)           0.598     7.428    U_Core/U_DataPath/U_PC/q[12]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.328     7.756 r  U_Core/U_DataPath/U_PC/q[12]_i_2/O
                         net (fo=5, routed)           0.720     8.475    U_Core/U_DataPath/U_PC/q_reg[3]_1
    SLICE_X12Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.599 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.302     8.901    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.025 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.885     9.910    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_60/O
                         net (fo=39, routed)          0.639    10.673    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.797 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=27, routed)          1.545    12.342    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124    12.466 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.970    13.436    U_Core/U_ControlUnit/D[23]
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.124    13.560 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.632    14.192    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X2Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.508    14.849    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.816    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 1.736ns (18.926%)  route 7.437ns (81.074%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X8Y16          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=105, routed)         1.084     6.684    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.146     6.830 r  U_Core/U_DataPath/U_PC/q[12]_i_3/O
                         net (fo=1, routed)           0.598     7.428    U_Core/U_DataPath/U_PC/q[12]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.328     7.756 r  U_Core/U_DataPath/U_PC/q[12]_i_2/O
                         net (fo=5, routed)           0.720     8.475    U_Core/U_DataPath/U_PC/q_reg[3]_1
    SLICE_X12Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.599 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.302     8.901    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.025 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.885     9.910    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_60/O
                         net (fo=39, routed)          0.639    10.673    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.797 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=27, routed)          1.618    12.414    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I3_O)        0.124    12.538 r  U_Core/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           1.088    13.626    U_Core/U_ControlUnit/D[22]
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.124    13.750 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.505    14.255    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.508    14.849    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.913    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 3.518ns (38.818%)  route 5.545ns (61.182%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X11Y16         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_Core/U_DataPath/U_PC/q_reg[9]/Q
                         net (fo=106, routed)         1.409     6.947    U_Core/U_DataPath/U_PC/Q[9]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.000     7.071    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X4Y14          MUXF7 (Prop_muxf7_I1_O)      0.217     7.288 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     7.288    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X4Y14          MUXF8 (Prop_muxf8_I1_O)      0.094     7.382 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.306     8.688    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA2
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     9.028 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           1.092    10.120    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.328    10.448 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.448    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.980 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    10.980    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.094 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.094    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.208 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.208    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.322 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.322    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.436 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.436    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.550    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.664    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.977 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.656    12.634    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.306    12.940 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.403    13.343    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.124    13.467 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.678    14.145    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X2Y19          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.508    14.849    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X2Y19          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.816    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.966ns (21.649%)  route 7.115ns (78.351%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X8Y16          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=105, routed)         1.084     6.684    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.146     6.830 r  U_Core/U_DataPath/U_PC/q[12]_i_3/O
                         net (fo=1, routed)           0.598     7.428    U_Core/U_DataPath/U_PC/q[12]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.328     7.756 r  U_Core/U_DataPath/U_PC/q[12]_i_2/O
                         net (fo=5, routed)           0.719     8.475    U_Core/U_ControlUnit/instrCode[1]
    SLICE_X9Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.599 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=100, routed)         1.101     9.700    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_111/O
                         net (fo=3, routed)           0.826    10.649    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_111_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.773 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.946    11.719    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_109_n_0
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.152    11.871 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63/O
                         net (fo=1, routed)           0.474    12.345    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_63_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.326    12.671 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.865    13.536    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.503    14.163    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIA0
    SLICE_X10Y15         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y15         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X10Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.850    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 3.536ns (39.390%)  route 5.441ns (60.610%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X11Y16         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_Core/U_DataPath/U_PC/q_reg[9]/Q
                         net (fo=106, routed)         1.409     6.947    U_Core/U_DataPath/U_PC/Q[9]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.000     7.071    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X4Y14          MUXF7 (Prop_muxf7_I1_O)      0.217     7.288 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     7.288    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X4Y14          MUXF8 (Prop_muxf8_I1_O)      0.094     7.382 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.306     8.688    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA2
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     9.028 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           1.092    10.120    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.328    10.448 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.448    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.980 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    10.980    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.094 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.094    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.208 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.208    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.322 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.322    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.436 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.436    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.550    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.664    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.998 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.577    12.576    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.303    12.879 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.564    13.442    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.124    13.566 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.493    14.059    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.506    14.847    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.823    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 1.736ns (19.370%)  route 7.226ns (80.630%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X8Y16          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=105, routed)         1.084     6.684    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.146     6.830 r  U_Core/U_DataPath/U_PC/q[12]_i_3/O
                         net (fo=1, routed)           0.598     7.428    U_Core/U_DataPath/U_PC/q[12]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.328     7.756 r  U_Core/U_DataPath/U_PC/q[12]_i_2/O
                         net (fo=5, routed)           0.720     8.475    U_Core/U_DataPath/U_PC/q_reg[3]_1
    SLICE_X12Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.599 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.302     8.901    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.025 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.885     9.910    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_60/O
                         net (fo=39, routed)          0.639    10.673    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.797 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=27, routed)          1.545    12.342    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124    12.466 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.970    13.436    U_Core/U_ControlUnit/D[23]
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.124    13.560 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.485    14.044    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.506    14.847    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.814    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 1.736ns (19.335%)  route 7.242ns (80.665%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X8Y16          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=105, routed)         1.084     6.684    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.146     6.830 r  U_Core/U_DataPath/U_PC/q[12]_i_3/O
                         net (fo=1, routed)           0.598     7.428    U_Core/U_DataPath/U_PC/q[12]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.328     7.756 r  U_Core/U_DataPath/U_PC/q[12]_i_2/O
                         net (fo=5, routed)           0.720     8.475    U_Core/U_DataPath/U_PC/q_reg[3]_1
    SLICE_X12Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.599 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.302     8.901    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.025 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.885     9.910    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_60/O
                         net (fo=39, routed)          0.639    10.673    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.797 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=27, routed)          1.562    12.358    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124    12.482 r  U_Core/U_ControlUnit/q[21]_i_1__0/O
                         net (fo=2, routed)           1.106    13.589    U_Core/U_ControlUnit/D[19]
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    13.713 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.348    14.061    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIB1
    SLICE_X2Y18          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.509    14.850    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y18          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y18          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.847    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 1.736ns (19.245%)  route 7.285ns (80.755%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X8Y16          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=105, routed)         1.084     6.684    U_Core/U_DataPath/U_PC/Q[7]
    SLICE_X10Y16         LUT4 (Prop_lut4_I3_O)        0.146     6.830 r  U_Core/U_DataPath/U_PC/q[12]_i_3/O
                         net (fo=1, routed)           0.598     7.428    U_Core/U_DataPath/U_PC/q[12]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.328     7.756 r  U_Core/U_DataPath/U_PC/q[12]_i_2/O
                         net (fo=5, routed)           0.720     8.475    U_Core/U_DataPath/U_PC/q_reg[3]_1
    SLICE_X12Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.599 r  U_Core/U_DataPath/U_PC/q[31]_i_19/O
                         net (fo=1, routed)           0.302     8.901    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X12Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.025 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.885     9.910    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.124    10.034 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_60/O
                         net (fo=39, routed)          0.639    10.673    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.797 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=27, routed)          1.618    12.414    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I3_O)        0.124    12.538 r  U_Core/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           1.088    13.626    U_Core/U_ControlUnit/D[22]
    SLICE_X7Y20          LUT6 (Prop_lut6_I4_O)        0.124    13.750 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.353    14.103    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.506    14.847    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y20          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.911    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 3.518ns (39.427%)  route 5.405ns (60.573%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.561     5.082    U_Core/U_DataPath/U_PC/PCLK
    SLICE_X11Y16         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  U_Core/U_DataPath/U_PC/q_reg[9]/Q
                         net (fo=106, routed)         1.409     6.947    U_Core/U_DataPath/U_PC/Q[9]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71/O
                         net (fo=1, routed)           0.000     7.071    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X4Y14          MUXF7 (Prop_muxf7_I1_O)      0.217     7.288 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     7.288    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_35_n_0
    SLICE_X4Y14          MUXF8 (Prop_muxf8_I1_O)      0.094     7.382 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.306     8.688    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA2
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.340     9.028 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           1.092    10.120    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.328    10.448 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.448    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.980 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    10.980    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.094 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.094    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.208 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.208    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.322 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.322    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.436 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.436    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.550    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.664    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.977 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.656    12.634    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.306    12.940 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.403    13.343    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.124    13.467 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.538    14.005    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X2Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         1.507    14.848    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.815    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.563     1.446    U_APB_Master/PCLK
    SLICE_X9Y12          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_APB_Master/temp_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.156     1.743    U_RAM/Q[2]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.873     2.001    U_RAM/PCLK
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.686    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.563     1.446    U_APB_Master/PCLK
    SLICE_X9Y12          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_APB_Master/temp_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.158     1.745    U_RAM/Q[4]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.873     2.001    U_RAM/PCLK
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.686    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.695%)  route 0.277ns (66.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.560     1.443    U_APB_Master/PCLK
    SLICE_X9Y17          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_APB_Master/temp_wdata_reg_reg[17]/Q
                         net (fo=4, routed)           0.277     1.862    U_RAM/D[17]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.873     2.001    U_RAM/PCLK
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.799    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.311%)  route 0.258ns (64.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.594     1.477    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X3Y8           FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.258     1.876    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.865     1.992    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.802    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.311%)  route 0.258ns (64.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.594     1.477    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X3Y8           FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.258     1.876    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.865     1.992    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.802    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.311%)  route 0.258ns (64.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.594     1.477    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X3Y8           FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.258     1.876    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.865     1.992    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.802    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.311%)  route 0.258ns (64.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.594     1.477    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X3Y8           FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.258     1.876    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.865     1.992    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.802    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.311%)  route 0.258ns (64.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.594     1.477    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X3Y8           FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.258     1.876    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.865     1.992    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.802    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.311%)  route 0.258ns (64.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.594     1.477    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X3Y8           FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.258     1.876    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.865     1.992    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y9           RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.802    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.311%)  route 0.258ns (64.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.594     1.477    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X3Y8           FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.258     1.876    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y9           RAMS32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=754, routed)         0.865     1.992    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y9           RAMS32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.802    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X2Y10    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y10    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y10    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y12   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y19   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y19   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y15    U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y17    U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y14   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y18   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y18   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y18   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y16    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK



