INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem4/project_9/project_9.srcs/sources_1/new/full_adder1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder1
