<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml multiplier_wrapper.twx multiplier_wrapper.ncd -o
multiplier_wrapper.twr multiplier_wrapper.pcf -ucf multiplier_wrapper.ucf

</twCmdLine><twDesign>multiplier_wrapper.ncd</twDesign><twDesignPath>multiplier_wrapper.ncd</twDesignPath><twPCF>multiplier_wrapper.pcf</twPCF><twPcfPath>multiplier_wrapper.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff784"><twDevName>xc6vlx75t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 7.7 ns HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>223067447</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1441</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.691</twMinPer></twConstHead><twPathRptBanner iPaths="3897112" iCriticalPaths="0" sType="EndPoint">Paths for end point out_reg_126 (SLICE_X12Y72.CIN), 3897112 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">in0_reg_54</twSrc><twDest BELType="FF">out_reg_126</twDest><twTotPathDel>7.346</twTotPathDel><twClkSkew dest = "1.126" src = "1.436">0.310</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>in0_reg_54</twSrc><twDest BELType='FF'>out_reg_126</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X33Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>in0_reg&lt;54&gt;</twComp><twBEL>in0_reg_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">2.614</twDelInfo><twComp>in0_reg&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp45&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult45/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>mult_lut6_akak_inst/pp45&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp138&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_434/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_434&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_43&lt;1&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL1_43/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_43&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_76&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL2_76/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_76&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp29&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL3_7/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_7&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_102&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd42</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd42</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y56.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>out_reg&lt;64&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_lut&lt;0&gt;49</twBEL><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;68&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;55</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;72&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;59</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;76&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;63</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;80&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;84&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;71</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;88&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;75</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;92&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;96&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;100&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;87</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;104&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;108&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;95</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;112&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;99</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;116&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;120&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;124&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y72.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>out_reg&lt;127&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_xor&lt;0&gt;_113</twBEL><twBEL>out_reg_126</twBEL></twPathDel><twLogDel>1.837</twLogDel><twRouteDel>5.509</twRouteDel><twTotDel>7.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">in0_reg_48</twSrc><twDest BELType="FF">out_reg_126</twDest><twTotPathDel>7.326</twTotPathDel><twClkSkew dest = "1.126" src = "1.455">0.329</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>in0_reg_48</twSrc><twDest BELType='FF'>out_reg_126</twDest><twLogLvls>24</twLogLvls><twSrcSite>SLICE_X34Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X34Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>in0_reg&lt;51&gt;</twComp><twBEL>in0_reg_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.384</twDelInfo><twComp>in0_reg&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp28&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult28/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mult_lut6_akak_inst/pp28&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_402&lt;1&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_402/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_402&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp74&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL1_35/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_35&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp276&lt;4&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL2_109/gpc114_inst/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_109&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_1&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL3_29/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_29&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>out_reg&lt;56&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_lut&lt;0&gt;40</twBEL><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;43</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;60&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;64&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;68&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;55</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;72&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;59</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;76&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;63</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;80&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;84&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;71</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;88&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;75</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;92&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;96&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;100&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;87</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;104&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;108&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;95</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;112&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;99</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;116&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;120&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;124&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y72.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>out_reg&lt;127&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_xor&lt;0&gt;_113</twBEL><twBEL>out_reg_126</twBEL></twPathDel><twLogDel>1.906</twLogDel><twRouteDel>5.420</twRouteDel><twTotDel>7.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">in0_reg_60</twSrc><twDest BELType="FF">out_reg_126</twDest><twTotPathDel>7.327</twTotPathDel><twClkSkew dest = "1.126" src = "1.447">0.321</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>in0_reg_60</twSrc><twDest BELType='FF'>out_reg_126</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X35Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>in0_reg&lt;63&gt;</twComp><twBEL>in0_reg_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>in0_reg&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_61&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult95/LUT6_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mult_lut6_akak_inst/pp95&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>in0_reg&lt;36&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_482/gpc114_inst/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_482&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>in0_reg&lt;36&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL1_62/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_62&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_147&lt;1&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL2_96/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_96&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_60&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL3_22/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_22&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL4_12&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL4_12/gpc123_inst/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL4_12&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>out_reg&lt;80&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_lut&lt;0&gt;67</twBEL><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;84&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;71</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;88&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;75</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;92&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;96&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;100&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;87</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;104&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;108&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;95</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;112&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;99</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;116&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;120&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;124&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y72.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>out_reg&lt;127&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_xor&lt;0&gt;_113</twBEL><twBEL>out_reg_126</twBEL></twPathDel><twLogDel>1.530</twLogDel><twRouteDel>5.797</twRouteDel><twTotDel>7.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3897112" iCriticalPaths="0" sType="EndPoint">Paths for end point out_reg_127 (SLICE_X12Y72.CIN), 3897112 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">in0_reg_54</twSrc><twDest BELType="FF">out_reg_127</twDest><twTotPathDel>7.328</twTotPathDel><twClkSkew dest = "1.126" src = "1.436">0.310</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>in0_reg_54</twSrc><twDest BELType='FF'>out_reg_127</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X33Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>in0_reg&lt;54&gt;</twComp><twBEL>in0_reg_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">2.614</twDelInfo><twComp>in0_reg&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp45&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult45/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>mult_lut6_akak_inst/pp45&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp138&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_434/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_434&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_43&lt;1&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL1_43/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_43&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_76&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL2_76/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_76&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp29&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL3_7/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_7&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_102&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd42</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd42</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y56.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>out_reg&lt;64&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_lut&lt;0&gt;49</twBEL><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;68&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;55</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;72&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;59</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;76&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;63</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;80&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;84&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;71</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;88&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;75</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;92&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;96&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;100&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;87</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;104&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;108&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;95</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;112&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;99</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;116&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;120&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;124&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y72.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>out_reg&lt;127&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_xor&lt;0&gt;_113</twBEL><twBEL>out_reg_127</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>5.509</twRouteDel><twTotDel>7.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">in0_reg_48</twSrc><twDest BELType="FF">out_reg_127</twDest><twTotPathDel>7.308</twTotPathDel><twClkSkew dest = "1.126" src = "1.455">0.329</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>in0_reg_48</twSrc><twDest BELType='FF'>out_reg_127</twDest><twLogLvls>24</twLogLvls><twSrcSite>SLICE_X34Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X34Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>in0_reg&lt;51&gt;</twComp><twBEL>in0_reg_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.384</twDelInfo><twComp>in0_reg&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp28&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult28/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mult_lut6_akak_inst/pp28&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_402&lt;1&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_402/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_402&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp74&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL1_35/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_35&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp276&lt;4&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL2_109/gpc114_inst/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_109&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_1&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL3_29/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_29&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>out_reg&lt;56&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_lut&lt;0&gt;40</twBEL><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;43</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;60&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;64&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;68&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;55</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;72&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;59</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;76&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;63</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;80&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;84&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;71</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;88&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;75</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;92&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;96&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;100&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;87</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;104&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;108&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;95</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;112&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;99</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;116&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;120&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;124&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y72.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>out_reg&lt;127&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_xor&lt;0&gt;_113</twBEL><twBEL>out_reg_127</twBEL></twPathDel><twLogDel>1.888</twLogDel><twRouteDel>5.420</twRouteDel><twTotDel>7.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">in0_reg_60</twSrc><twDest BELType="FF">out_reg_127</twDest><twTotPathDel>7.309</twTotPathDel><twClkSkew dest = "1.126" src = "1.447">0.321</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>in0_reg_60</twSrc><twDest BELType='FF'>out_reg_127</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X35Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>in0_reg&lt;63&gt;</twComp><twBEL>in0_reg_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>in0_reg&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_61&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult95/LUT6_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mult_lut6_akak_inst/pp95&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>in0_reg&lt;36&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_482/gpc114_inst/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_482&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>in0_reg&lt;36&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL1_62/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_62&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_147&lt;1&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL2_96/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_96&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_60&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL3_22/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_22&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL4_12&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL4_12/gpc123_inst/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL4_12&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>out_reg&lt;80&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_lut&lt;0&gt;67</twBEL><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;84&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;71</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;88&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;75</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;92&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;96&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;100&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;87</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;104&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;108&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;95</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;112&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;99</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;116&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;120&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;124&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_110</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y72.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>out_reg&lt;127&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_xor&lt;0&gt;_113</twBEL><twBEL>out_reg_127</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>5.797</twRouteDel><twTotDel>7.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3892538" iCriticalPaths="0" sType="EndPoint">Paths for end point out_reg_124 (SLICE_X12Y71.CIN), 3892538 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">in0_reg_54</twSrc><twDest BELType="FF">out_reg_124</twDest><twTotPathDel>7.315</twTotPathDel><twClkSkew dest = "1.125" src = "1.436">0.311</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>in0_reg_54</twSrc><twDest BELType='FF'>out_reg_124</twDest><twLogLvls>22</twLogLvls><twSrcSite>SLICE_X33Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>in0_reg&lt;54&gt;</twComp><twBEL>in0_reg_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twRising">2.614</twDelInfo><twComp>in0_reg&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp45&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult45/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>mult_lut6_akak_inst/pp45&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp138&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_434/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_434&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_43&lt;1&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL1_43/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_43&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_76&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL2_76/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_76&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp29&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL3_7/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_7&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_102&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd42</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd42</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y56.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>out_reg&lt;64&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_lut&lt;0&gt;49</twBEL><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;68&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;55</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;72&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;59</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;76&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;63</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;80&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;84&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;71</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;88&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;75</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;92&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;96&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;100&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;87</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;104&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;108&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;95</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;112&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;99</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;116&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;120&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>out_reg&lt;124&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_110</twBEL><twBEL>out_reg_124</twBEL></twPathDel><twLogDel>1.806</twLogDel><twRouteDel>5.509</twRouteDel><twTotDel>7.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">in0_reg_48</twSrc><twDest BELType="FF">out_reg_124</twDest><twTotPathDel>7.295</twTotPathDel><twClkSkew dest = "1.125" src = "1.455">0.330</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>in0_reg_48</twSrc><twDest BELType='FF'>out_reg_124</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X34Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X34Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>in0_reg&lt;51&gt;</twComp><twBEL>in0_reg_48</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">2.384</twDelInfo><twComp>in0_reg&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp28&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult28/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mult_lut6_akak_inst/pp28&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_402&lt;1&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_402/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_402&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp74&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL1_35/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y45.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_35&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/pp276&lt;4&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL2_109/gpc114_inst/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_109&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_1&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL3_29/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_29&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y54.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>out_reg&lt;56&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_lut&lt;0&gt;40</twBEL><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;43</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;60&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_46</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;47</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;64&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_50</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;68&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_54</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;55</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;72&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;59</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;76&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_62</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;63</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;80&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;84&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;71</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;88&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;75</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;92&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;96&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;100&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;87</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;104&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;108&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;95</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;112&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;99</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;116&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;120&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>out_reg&lt;124&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_110</twBEL><twBEL>out_reg_124</twBEL></twPathDel><twLogDel>1.875</twLogDel><twRouteDel>5.420</twRouteDel><twTotDel>7.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">in0_reg_60</twSrc><twDest BELType="FF">out_reg_124</twDest><twTotPathDel>7.296</twTotPathDel><twClkSkew dest = "1.125" src = "1.447">0.322</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>in0_reg_60</twSrc><twDest BELType='FF'>out_reg_124</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X35Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>in0_reg&lt;63&gt;</twComp><twBEL>in0_reg_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>in0_reg&lt;60&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_61&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult95/LUT6_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mult_lut6_akak_inst/pp95&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>in0_reg&lt;36&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_482/gpc114_inst/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL0_482&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>in0_reg&lt;36&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL1_62/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_62&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_147&lt;1&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL2_96/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL2_96&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL1_60&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL3_22/LUT6_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y62.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL3_22&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL4_12&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL4_12/gpc123_inst/LUT6_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>mult_lut6_akak_inst/gpcOutL4_12&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>out_reg&lt;80&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_lut&lt;0&gt;67</twBEL><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_66</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;67</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;84&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_70</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;71</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;88&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_74</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;75</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;92&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;96&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;83</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;100&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_86</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;87</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;104&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;108&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_94</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;95</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;112&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;99</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;116&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;103</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>out_reg&lt;120&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_106</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;107</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y71.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>out_reg&lt;124&gt;</twComp><twBEL>mult_lut6_akak_inst/Madd_adderOut_Madd_cy&lt;0&gt;_110</twBEL><twBEL>out_reg_124</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>5.797</twRouteDel><twTotDel>7.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 7.7 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point out_reg_1 (SLICE_X6Y16.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.644</twSlack><twSrc BELType="FF">in1_reg_0</twSrc><twDest BELType="FF">out_reg_1</twDest><twTotPathDel>0.686</twTotPathDel><twClkSkew dest = "0.439" src = "0.397">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>in1_reg_0</twSrc><twDest BELType='FF'>out_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>in1_reg&lt;3&gt;</twComp><twBEL>in1_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twFalling">0.628</twDelInfo><twComp>in1_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>out_reg&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult0/LUT6_1</twBEL><twBEL>out_reg_1</twBEL></twPathDel><twLogDel>0.058</twLogDel><twRouteDel>0.628</twRouteDel><twTotDel>0.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point out_reg_0 (SLICE_X6Y12.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.701</twSlack><twSrc BELType="FF">in1_reg_0</twSrc><twDest BELType="FF">out_reg_0</twDest><twTotPathDel>0.748</twTotPathDel><twClkSkew dest = "0.444" src = "0.397">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>in1_reg_0</twSrc><twDest BELType='FF'>out_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>in1_reg&lt;3&gt;</twComp><twBEL>in1_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twFalling">0.688</twDelInfo><twComp>in1_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.055</twDelInfo><twComp>out_reg&lt;0&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult0/LUT6_0</twBEL><twBEL>out_reg_0</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.688</twRouteDel><twTotDel>0.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point out_reg_2 (SLICE_X6Y16.D3), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.776</twSlack><twSrc BELType="FF">in1_reg_2</twSrc><twDest BELType="FF">out_reg_2</twDest><twTotPathDel>0.818</twTotPathDel><twClkSkew dest = "0.439" src = "0.397">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>in1_reg_2</twSrc><twDest BELType='FF'>out_reg_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>in1_reg&lt;3&gt;</twComp><twBEL>in1_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.C6</twSite><twDelType>net</twDelType><twFanCnt>96</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>in1_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>out_reg&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult16/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>mult_lut6_akak_inst/pp16&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>out_reg&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_519/gpc222_inst/LUT6_0</twBEL><twBEL>out_reg_2</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>0.726</twRouteDel><twTotDel>0.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.084</twSlack><twSrc BELType="FF">in0_reg_0</twSrc><twDest BELType="FF">out_reg_2</twDest><twTotPathDel>1.170</twTotPathDel><twClkSkew dest = "0.650" src = "0.564">-0.086</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>in0_reg_0</twSrc><twDest BELType='FF'>out_reg_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>in0_reg&lt;3&gt;</twComp><twBEL>in0_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.C4</twSite><twDelType>net</twDelType><twFanCnt>192</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>in0_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>out_reg&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/lvl0_mult16/LUT6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>mult_lut6_akak_inst/pp16&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>out_reg&lt;2&gt;</twComp><twBEL>mult_lut6_akak_inst/gpcL0_519/gpc222_inst/LUT6_0</twBEL><twBEL>out_reg_2</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>1.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">clk_BUFGP</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 7.7 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Tbcper_I" slack="6.450" period="7.700" constraintValue="7.700" deviceLimit="1.250" freqLimit="800.000" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Trpw" slack="6.868" period="7.700" constraintValue="3.850" deviceLimit="0.416" physResource="in0_reg&lt;33&gt;/SR" logResource="in0_reg_34/SR" locationPin="SLICE_X35Y63.SR" clockNet="rst_IBUF"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Tcl" slack="6.972" period="7.700" constraintValue="3.850" deviceLimit="0.364" physResource="out_reg&lt;16&gt;/CLK" logResource="out_reg_13/CK" locationPin="SLICE_X12Y44.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="36">0</twUnmetConstCnt><twDataSheet anchorID="37" twNameLen="15"><twClk2SUList anchorID="38" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>7.691</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="39"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>223067447</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>32662</twConnCnt></twConstCov><twStats anchorID="40"><twMinPer>7.691</twMinPer><twFootnote number="1" /><twMaxFreq>130.022</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Sep 10 13:25:35 2020 </twTimestamp></twFoot><twClientInfo anchorID="41"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 496 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
