;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 16/08/2018 02:11:13 ã
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x38290000  	14377
0x0008	0x37F90000  	14329
0x000C	0x37F90000  	14329
0x0010	0x37F90000  	14329
0x0014	0x37F90000  	14329
0x0018	0x37F90000  	14329
0x001C	0x37F90000  	14329
0x0020	0x37F90000  	14329
0x0024	0x37F90000  	14329
0x0028	0x37F90000  	14329
0x002C	0x37F90000  	14329
0x0030	0x37F90000  	14329
0x0034	0x37F90000  	14329
0x0038	0x37F90000  	14329
0x003C	0x37F90000  	14329
0x0040	0x37F90000  	14329
0x0044	0x37F90000  	14329
0x0048	0x37F90000  	14329
0x004C	0x37F90000  	14329
0x0050	0x37F90000  	14329
0x0054	0x37F90000  	14329
0x0058	0x37F90000  	14329
0x005C	0x37F90000  	14329
0x0060	0x37F90000  	14329
0x0064	0x37F90000  	14329
0x0068	0x37F90000  	14329
0x006C	0x37F90000  	14329
0x0070	0x37F90000  	14329
0x0074	0x37F90000  	14329
0x0078	0x37F90000  	14329
0x007C	0x37F90000  	14329
0x0080	0x37F90000  	14329
0x0084	0x37F90000  	14329
0x0088	0x37F90000  	14329
0x008C	0x37F90000  	14329
0x0090	0x37F90000  	14329
0x0094	0x37F90000  	14329
0x0098	0x37F90000  	14329
0x009C	0x37F90000  	14329
0x00A0	0x37F90000  	14329
0x00A4	0x37F90000  	14329
0x00A8	0x37F90000  	14329
0x00AC	0x37F90000  	14329
0x00B0	0x37F90000  	14329
0x00B4	0x37F90000  	14329
0x00B8	0x37F90000  	14329
0x00BC	0x37F90000  	14329
0x00C0	0x37F90000  	14329
0x00C4	0x37F90000  	14329
0x00C8	0x37F90000  	14329
0x00CC	0x37F90000  	14329
0x00D0	0x37F90000  	14329
0x00D4	0x37F90000  	14329
0x00D8	0x37F90000  	14329
0x00DC	0x37F90000  	14329
0x00E0	0x37F90000  	14329
0x00E4	0x37F90000  	14329
0x00E8	0x37F90000  	14329
0x00EC	0x37F90000  	14329
0x00F0	0x37F90000  	14329
0x00F4	0x37F90000  	14329
0x00F8	0x37F90000  	14329
0x00FC	0x37F90000  	14329
0x0100	0x37F90000  	14329
0x0104	0x37F90000  	14329
0x0108	0x37F90000  	14329
0x010C	0x37F90000  	14329
0x0110	0x37F90000  	14329
0x0114	0x37F90000  	14329
0x0118	0x37F90000  	14329
0x011C	0x37F90000  	14329
0x0120	0x37F90000  	14329
0x0124	0x37F90000  	14329
0x0128	0x37F90000  	14329
0x012C	0x37F90000  	14329
0x0130	0x37F90000  	14329
0x0134	0x37F90000  	14329
0x0138	0x37F90000  	14329
0x013C	0x37F90000  	14329
0x0140	0x37F90000  	14329
0x0144	0x37F90000  	14329
0x0148	0x37F90000  	14329
0x014C	0x37F90000  	14329
0x0150	0x37F90000  	14329
0x0154	0x37F90000  	14329
0x0158	0x37F90000  	14329
0x015C	0x37F90000  	14329
0x0160	0x37F90000  	14329
0x0164	0x37F90000  	14329
0x0168	0x37F90000  	14329
0x016C	0x37F90000  	14329
0x0170	0x37F90000  	14329
0x0174	0x37F90000  	14329
0x0178	0x37F90000  	14329
0x017C	0x37F90000  	14329
0x0180	0x37F90000  	14329
0x0184	0x37F90000  	14329
; end of ____SysVT
_main:
;task1.c, 84 :: 		void main() {
0x3828	0xB081    SUB	SP, SP, #4
0x382A	0xF000F843  BL	14516
0x382E	0xF7FFFFCD  BL	14284
0x3832	0xF000FACB  BL	15820
0x3836	0xF7FFFFE3  BL	14336
0x383A	0xF000FA79  BL	15664
;task1.c, 87 :: 		Screen_init();
0x383E	0xF7FFFF4B  BL	_Screen_init+0
;task1.c, 88 :: 		UART3_Init_Advanced(115200, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x3842	0x481B    LDR	R0, [PC, #108]
0x3844	0xB401    PUSH	(R0)
0x3846	0xF2400300  MOVW	R3, #0
0x384A	0xF2400200  MOVW	R2, #0
0x384E	0xF2400100  MOVW	R1, #0
0x3852	0xF44F30E1  MOV	R0, #115200
0x3856	0xF7FFFE3B  BL	_UART3_Init_Advanced+0
0x385A	0xB001    ADD	SP, SP, #4
;task1.c, 89 :: 		Delay_ms(100);                // UART3 Init
0x385C	0xF2423753  MOVW	R7, #9043
0x3860	0xF2C00708  MOVT	R7, #8
0x3864	0xBF00    NOP
0x3866	0xBF00    NOP
L_main30:
0x3868	0x1E7F    SUBS	R7, R7, #1
0x386A	0xD1FD    BNE	L_main30
0x386C	0xBF00    NOP
0x386E	0xBF00    NOP
0x3870	0xBF00    NOP
0x3872	0xBF00    NOP
;task1.c, 92 :: 		BT_Configure();
0x3874	0xF7FFFE40  BL	_BT_Configure+0
;task1.c, 96 :: 		Delay_ms(4000);
0x3878	0xF2485753  MOVW	R7, #34131
0x387C	0xF2C01745  MOVT	R7, #325
L_main32:
0x3880	0x1E7F    SUBS	R7, R7, #1
0x3882	0xD1FD    BNE	L_main32
0x3884	0xBF00    NOP
0x3886	0xBF00    NOP
0x3888	0xBF00    NOP
0x388A	0xBF00    NOP
0x388C	0xBF00    NOP
0x388E	0xBF00    NOP
;task1.c, 100 :: 		Game_Init();
0x3890	0xF7FFFEFA  BL	_Game_Init+0
;task1.c, 101 :: 		while (1)
L_main34:
;task1.c, 104 :: 		if(UART3_Data_Ready())
0x3894	0xF7FFFF64  BL	_UART3_Data_Ready+0
0x3898	0xB118    CBZ	R0, L_main36
;task1.c, 107 :: 		i= UART3_Read();
0x389A	0xF7FFFF6D  BL	_UART3_Read+0
0x389E	0xF8AD0000  STRH	R0, [SP, #0]
;task1.c, 108 :: 		}
L_main36:
;task1.c, 110 :: 		Game(i);
0x38A2	0xF8BD0000  LDRH	R0, [SP, #0]
0x38A6	0xF7FFFCDD  BL	_Game+0
;task1.c, 111 :: 		}
0x38AA	0xE7F3    B	L_main34
;task1.c, 112 :: 		}
L_end_main:
L__main_end_loop:
0x38AC	0xE7FE    B	L__main_end_loop
0x38AE	0xBF00    NOP
0x38B0	0x3CAC0000  	__GPIO_MODULE_USART3_PD89+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x3250	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x3252	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x3256	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x325A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x325E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x3260	0xB001    ADD	SP, SP, #4
0x3262	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x3790	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x3792	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x3796	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x379A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x379E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x37A0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x37A4	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x37A6	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x37A8	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x37AA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x37AE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x37B2	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x37B4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x37B8	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x37BA	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x37BC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x37C0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x37C4	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x37C6	0xB001    ADD	SP, SP, #4
0x37C8	0x4770    BX	LR
; end of ___FillZeros
_Screen_init:
;task1.c, 22 :: 		void Screen_init(void)
0x36D8	0xB081    SUB	SP, SP, #4
0x36DA	0xF8CDE000  STR	LR, [SP, #0]
;task1.c, 24 :: 		PenColor=1;
0x36DE	0x2101    MOVS	R1, #1
0x36E0	0x481B    LDR	R0, [PC, #108]
0x36E2	0x6001    STR	R1, [R0, #0]
;task1.c, 25 :: 		shape=0;
0x36E4	0x2100    MOVS	R1, #0
0x36E6	0x481B    LDR	R0, [PC, #108]
0x36E8	0x7001    STRB	R1, [R0, #0]
;task1.c, 26 :: 		painted=0;
0x36EA	0x2100    MOVS	R1, #0
0x36EC	0x481A    LDR	R0, [PC, #104]
0x36EE	0x7001    STRB	R1, [R0, #0]
;task1.c, 27 :: 		TFT_Set_Default_Mode();
0x36F0	0xF7FFFA2C  BL	_TFT_Set_Default_Mode+0
;task1.c, 29 :: 		TFT_Init_ILI9341_8bit(320,240);
0x36F4	0x21F0    MOVS	R1, #240
0x36F6	0xF2401040  MOVW	R0, #320
0x36FA	0xF7FFF9B9  BL	_TFT_Init_ILI9341_8bit+0
;task1.c, 30 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x36FE	0xF2403000  MOVW	R0, #768
0x3702	0xF7FFFA5D  BL	_ADC_Set_Input_Channel+0
;task1.c, 31 :: 		ADC1_Init();
0x3706	0xF7FFFBAB  BL	_ADC1_Init+0
;task1.c, 32 :: 		TP_TFT_Init(320, 240, 8, 9);
0x370A	0x2309    MOVS	R3, #9
0x370C	0x2208    MOVS	R2, #8
0x370E	0x21F0    MOVS	R1, #240
0x3710	0xF2401040  MOVW	R0, #320
0x3714	0xF7FFFB2E  BL	_TP_TFT_Init+0
;task1.c, 33 :: 		TP_TFT_Set_ADC_Threshold(600);
0x3718	0xF2402058  MOVW	R0, #600
0x371C	0xB200    SXTH	R0, R0
0x371E	0xF7FFFB21  BL	_TP_TFT_Set_ADC_Threshold+0
;task1.c, 34 :: 		TFT_Fill_Screen(colors[14]);
0x3722	0x480E    LDR	R0, [PC, #56]
0x3724	0x6800    LDR	R0, [R0, #0]
0x3726	0xF7FFFBB5  BL	_TFT_Fill_Screen+0
;task1.c, 35 :: 		TP_TFT_Calibrate_Min();
0x372A	0xF7FFFC09  BL	_TP_TFT_Calibrate_Min+0
;task1.c, 36 :: 		Delay_ms(500);
0x372E	0xF24B07A9  MOVW	R7, #45225
0x3732	0xF2C00728  MOVT	R7, #40
0x3736	0xBF00    NOP
0x3738	0xBF00    NOP
L_Screen_init0:
0x373A	0x1E7F    SUBS	R7, R7, #1
0x373C	0xD1FD    BNE	L_Screen_init0
0x373E	0xBF00    NOP
0x3740	0xBF00    NOP
;task1.c, 37 :: 		TP_TFT_Calibrate_Max();
0x3742	0xF7FFFAF7  BL	_TP_TFT_Calibrate_Max+0
;task1.c, 38 :: 		}
L_end_Screen_init:
0x3746	0xF8DDE000  LDR	LR, [SP, #0]
0x374A	0xB001    ADD	SP, SP, #4
0x374C	0x4770    BX	LR
0x374E	0xBF00    NOP
0x3750	0x00002000  	_PenColor+0
0x3754	0x00042000  	_shape+0
0x3758	0x00052000  	_painted+0
0x375C	0x00402000  	_colors+56
; end of _Screen_init
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0x2B4C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0x2B4E	0x2100    MOVS	R1, #0
0x2B50	0x4804    LDR	R0, [PC, #16]
0x2B52	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0x2B54	0x2100    MOVS	R1, #0
0x2B56	0x4804    LDR	R0, [PC, #16]
0x2B58	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0x2B5A	0x2100    MOVS	R1, #0
0x2B5C	0x4803    LDR	R0, [PC, #12]
0x2B5E	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0x2B60	0xB001    ADD	SP, SP, #4
0x2B62	0x4770    BX	LR
0x2B64	0x00062000  	__Lib_TFT_Ptr_Set+0
0x2B68	0x008F2000  	__Lib_TFT___no_acceleration+0
0x2B6C	0x00902000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2A70	0xB081    SUB	SP, SP, #4
0x2A72	0xF8CDE000  STR	LR, [SP, #0]
0x2A76	0xB28C    UXTH	R4, R1
0x2A78	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x2A7A	0xF24003FF  MOVW	R3, #255
0x2A7E	0x4A24    LDR	R2, [PC, #144]
0x2A80	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x2A82	0xF7FFF801  BL	_Is_TFT_Set+0
0x2A86	0x2801    CMP	R0, #1
0x2A88	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x2A8A	0x4B22    LDR	R3, [PC, #136]
0x2A8C	0x4A22    LDR	R2, [PC, #136]
0x2A8E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x2A90	0x4B22    LDR	R3, [PC, #136]
0x2A92	0x4A23    LDR	R2, [PC, #140]
0x2A94	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x2A96	0x4B23    LDR	R3, [PC, #140]
0x2A98	0x4A23    LDR	R2, [PC, #140]
0x2A9A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x2A9C	0x4A23    LDR	R2, [PC, #140]
0x2A9E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x2AA0	0x4A23    LDR	R2, [PC, #140]
0x2AA2	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x2AA4	0x42A1    CMP	R1, R4
0x2AA6	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x2AA8	0x2300    MOVS	R3, #0
0x2AAA	0x4A22    LDR	R2, [PC, #136]
0x2AAC	0x7013    STRB	R3, [R2, #0]
0x2AAE	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x2AB0	0x235A    MOVS	R3, #90
0x2AB2	0x4A20    LDR	R2, [PC, #128]
0x2AB4	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x2AB6	0x2101    MOVS	R1, #1
0x2AB8	0xF2400000  MOVW	R0, #0
0x2ABC	0xF7FFFAAE  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x2AC0	0x2300    MOVS	R3, #0
0x2AC2	0x2200    MOVS	R2, #0
0x2AC4	0xB408    PUSH	(R3)
0x2AC6	0xB404    PUSH	(R2)
0x2AC8	0x2300    MOVS	R3, #0
0x2ACA	0x2200    MOVS	R2, #0
0x2ACC	0x2100    MOVS	R1, #0
0x2ACE	0x2000    MOVS	R0, #0
0x2AD0	0xF7FFFA60  BL	_TFT_Set_Brush+0
0x2AD4	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x2AD6	0x2100    MOVS	R1, #0
0x2AD8	0x2000    MOVS	R0, #0
0x2ADA	0xF7FFFA7B  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x2ADE	0x2300    MOVS	R3, #0
0x2AE0	0x4A15    LDR	R2, [PC, #84]
0x2AE2	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x2AE4	0xF7FFFA82  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x2AE8	0xF7FFFAA6  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x2AEC	0x4A13    LDR	R2, [PC, #76]
0x2AEE	0x4290    CMP	R0, R2
0x2AF0	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x2AF2	0xF7FEFE3F  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x2AF6	0x4B12    LDR	R3, [PC, #72]
0x2AF8	0x4A12    LDR	R2, [PC, #72]
0x2AFA	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x2AFC	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x2AFE	0xF7FEFFCB  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x2B02	0x4B11    LDR	R3, [PC, #68]
0x2B04	0x4A0F    LDR	R2, [PC, #60]
0x2B06	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x2B08	0xF8DDE000  LDR	LR, [SP, #0]
0x2B0C	0xB001    ADD	SP, SP, #4
0x2B0E	0x4770    BX	LR
0x2B10	0x00922000  	__Lib_TFT_Defs___controller+0
0x2B14	0x07F50000  	_TFT_Set_Index+0
0x2B18	0x00E02000  	_TFT_Set_Index_Ptr+0
0x2B1C	0x0DB10000  	_TFT_Write_Command+0
0x2B20	0x00E42000  	_TFT_Write_Command_Ptr+0
0x2B24	0x0EFD0000  	_TFT_Write_Data+0
0x2B28	0x00D02000  	_TFT_Write_Data_Ptr+0
0x2B2C	0x00C42000  	_TFT_DISP_WIDTH+0
0x2B30	0x00C02000  	_TFT_DISP_HEIGHT+0
0x2B34	0x00912000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2B38	0x00E82000  	_ExternalFontSet+0
0x2B3C	0x85005285  	#1384482048
0x2B40	0x22190000  	_TFT_Set_Address_SST7715R+0
0x2B44	0x00CC2000  	_TFT_Set_Address_Ptr+0
0x2B48	0x236D0000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x1A88	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x1A8A	0x4802    LDR	R0, [PC, #8]
0x1A8C	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x1A8E	0xB001    ADD	SP, SP, #4
0x1A90	0x4770    BX	LR
0x1A92	0xBF00    NOP
0x1A94	0x00062000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x201C	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x201E	0x4A03    LDR	R2, [PC, #12]
0x2020	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x2022	0x4A03    LDR	R2, [PC, #12]
0x2024	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x2026	0xB001    ADD	SP, SP, #4
0x2028	0x4770    BX	LR
0x202A	0xBF00    NOP
0x202C	0x00C62000  	__Lib_TFT_PenColor+0
0x2030	0x00C22000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x1F94	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x1F96	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x1F9A	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x1F9E	0x4C07    LDR	R4, [PC, #28]
0x1FA0	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x1FA2	0x4C07    LDR	R4, [PC, #28]
0x1FA4	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x1FA6	0x4C07    LDR	R4, [PC, #28]
0x1FA8	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x1FAA	0x4C07    LDR	R4, [PC, #28]
0x1FAC	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x1FAE	0x4C07    LDR	R4, [PC, #28]
0x1FB0	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x1FB2	0x4C07    LDR	R4, [PC, #28]
0x1FB4	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x1FB6	0xB001    ADD	SP, SP, #4
0x1FB8	0x4770    BX	LR
0x1FBA	0xBF00    NOP
0x1FBC	0x00C32000  	__Lib_TFT_BrushEnabled+0
0x1FC0	0x00D42000  	__Lib_TFT_BrushColor+0
0x1FC4	0x00D62000  	__Lib_TFT_GradientEnabled+0
0x1FC8	0x00D72000  	__Lib_TFT_GradientOrientation+0
0x1FCC	0x00D82000  	__Lib_TFT_GradColorFrom+0
0x1FD0	0x00DA2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x1FD4	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x1FD6	0x4A03    LDR	R2, [PC, #12]
0x1FD8	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x1FDA	0x4A03    LDR	R2, [PC, #12]
0x1FDC	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x1FDE	0xB001    ADD	SP, SP, #4
0x1FE0	0x4770    BX	LR
0x1FE2	0xBF00    NOP
0x1FE4	0x00DC2000  	__Lib_TFT_x_cord+0
0x1FE8	0x00DE2000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x1FEC	0xB082    SUB	SP, SP, #8
0x1FEE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x1FF2	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x1FF6	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x1FFA	0x4806    LDR	R0, [PC, #24]
0x1FFC	0x8800    LDRH	R0, [R0, #0]
0x1FFE	0x9101    STR	R1, [SP, #4]
0x2000	0x4A05    LDR	R2, [PC, #20]
0x2002	0xB281    UXTH	R1, R0
0x2004	0x9801    LDR	R0, [SP, #4]
0x2006	0xF7FEFC0F  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x200A	0xF8DDE000  LDR	LR, [SP, #0]
0x200E	0xB002    ADD	SP, SP, #8
0x2010	0x4770    BX	LR
0x2012	0xBF00    NOP
0x2014	0x00922000  	__Lib_TFT_Defs___controller+0
0x2018	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0828	0xB084    SUB	SP, SP, #16
0x082A	0xF8CDE000  STR	LR, [SP, #0]
0x082E	0xB28D    UXTH	R5, R1
0x0830	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0832	0x4B86    LDR	R3, [PC, #536]
0x0834	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0838	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x083A	0x4618    MOV	R0, R3
0x083C	0xF7FFFCB0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0840	0xF1B50FFF  CMP	R5, #255
0x0844	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x0846	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0848	0x4B81    LDR	R3, [PC, #516]
0x084A	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x084E	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0850	0x4B80    LDR	R3, [PC, #512]
0x0852	0x429E    CMP	R6, R3
0x0854	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0856	0xF2455355  MOVW	R3, #21845
0x085A	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x085E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0860	0x1D3D    ADDS	R5, R7, #4
0x0862	0x682C    LDR	R4, [R5, #0]
0x0864	0xF06F03FF  MVN	R3, #255
0x0868	0xEA040303  AND	R3, R4, R3, LSL #0
0x086C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x086E	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0872	0x682C    LDR	R4, [R5, #0]
0x0874	0xF64F73FF  MOVW	R3, #65535
0x0878	0xEA440303  ORR	R3, R4, R3, LSL #0
0x087C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x087E	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0880	0x2E42    CMP	R6, #66
0x0882	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0884	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0886	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0888	0xF64F73FF  MOVW	R3, #65535
0x088C	0x429D    CMP	R5, R3
0x088E	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0890	0x4B70    LDR	R3, [PC, #448]
0x0892	0x429E    CMP	R6, R3
0x0894	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0896	0xF04F3355  MOV	R3, #1431655765
0x089A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x089C	0x1D3C    ADDS	R4, R7, #4
0x089E	0x2300    MOVS	R3, #0
0x08A0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x08A2	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x08A6	0xF04F33FF  MOV	R3, #-1
0x08AA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x08AC	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x08AE	0x2E42    CMP	R6, #66
0x08B0	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x08B2	0x2300    MOVS	R3, #0
0x08B4	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x08B6	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x08B8	0xF0060301  AND	R3, R6, #1
0x08BC	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x08BE	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x08C0	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x08C2	0xF0060308  AND	R3, R6, #8
0x08C6	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x08C8	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x08CA	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x08CC	0xF0060304  AND	R3, R6, #4
0x08D0	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x08D2	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x08D4	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x08D6	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x08D8	0xF4062301  AND	R3, R6, #528384
0x08DC	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x08DE	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x08E0	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x08E2	0xF4066300  AND	R3, R6, #2048
0x08E6	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x08E8	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x08EA	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x08EC	0xF4066380  AND	R3, R6, #1024
0x08F0	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x08F2	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x08F4	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x08F6	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x08F8	0xF0060320  AND	R3, R6, #32
0x08FC	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x08FE	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0900	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0902	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0904	0xF4067380  AND	R3, R6, #256
0x0908	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x090A	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x090C	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x090E	0xF0060380  AND	R3, R6, #128
0x0912	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0914	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x0916	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0918	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x091A	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x091E	0x9201    STR	R2, [SP, #4]
0x0920	0xFA1FF985  UXTH	R9, R5
0x0924	0x46B0    MOV	R8, R6
0x0926	0x4606    MOV	R6, R0
0x0928	0x4618    MOV	R0, R3
0x092A	0x460A    MOV	R2, R1
0x092C	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x092E	0xF1BA0F10  CMP	R10, #16
0x0932	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0936	0xF04F0301  MOV	R3, #1
0x093A	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x093E	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0942	0x42A3    CMP	R3, R4
0x0944	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0948	0xEA4F044A  LSL	R4, R10, #1
0x094C	0xF04F0303  MOV	R3, #3
0x0950	0x40A3    LSLS	R3, R4
0x0952	0x43DC    MVN	R4, R3
0x0954	0x683B    LDR	R3, [R7, #0]
0x0956	0x4023    ANDS	R3, R4
0x0958	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x095A	0xEA4F034A  LSL	R3, R10, #1
0x095E	0xFA06F403  LSL	R4, R6, R3
0x0962	0x683B    LDR	R3, [R7, #0]
0x0964	0x4323    ORRS	R3, R4
0x0966	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0968	0xF008030C  AND	R3, R8, #12
0x096C	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x096E	0xF2070508  ADDW	R5, R7, #8
0x0972	0xEA4F044A  LSL	R4, R10, #1
0x0976	0xF04F0303  MOV	R3, #3
0x097A	0x40A3    LSLS	R3, R4
0x097C	0x43DC    MVN	R4, R3
0x097E	0x682B    LDR	R3, [R5, #0]
0x0980	0x4023    ANDS	R3, R4
0x0982	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0984	0xF2070508  ADDW	R5, R7, #8
0x0988	0xEA4F034A  LSL	R3, R10, #1
0x098C	0xFA02F403  LSL	R4, R2, R3
0x0990	0x682B    LDR	R3, [R5, #0]
0x0992	0x4323    ORRS	R3, R4
0x0994	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x0996	0x1D3D    ADDS	R5, R7, #4
0x0998	0xFA1FF48A  UXTH	R4, R10
0x099C	0xF04F0301  MOV	R3, #1
0x09A0	0x40A3    LSLS	R3, R4
0x09A2	0x43DC    MVN	R4, R3
0x09A4	0x682B    LDR	R3, [R5, #0]
0x09A6	0x4023    ANDS	R3, R4
0x09A8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x09AA	0x1D3D    ADDS	R5, R7, #4
0x09AC	0xFA1FF48A  UXTH	R4, R10
0x09B0	0xB28B    UXTH	R3, R1
0x09B2	0xFA03F404  LSL	R4, R3, R4
0x09B6	0xB2A4    UXTH	R4, R4
0x09B8	0x682B    LDR	R3, [R5, #0]
0x09BA	0x4323    ORRS	R3, R4
0x09BC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x09BE	0xF207050C  ADDW	R5, R7, #12
0x09C2	0xFA1FF38A  UXTH	R3, R10
0x09C6	0x005C    LSLS	R4, R3, #1
0x09C8	0xB2A4    UXTH	R4, R4
0x09CA	0xF04F0303  MOV	R3, #3
0x09CE	0x40A3    LSLS	R3, R4
0x09D0	0x43DC    MVN	R4, R3
0x09D2	0x682B    LDR	R3, [R5, #0]
0x09D4	0x4023    ANDS	R3, R4
0x09D6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x09D8	0xF207050C  ADDW	R5, R7, #12
0x09DC	0xEA4F034A  LSL	R3, R10, #1
0x09E0	0xFA00F403  LSL	R4, R0, R3
0x09E4	0x682B    LDR	R3, [R5, #0]
0x09E6	0x4323    ORRS	R3, R4
0x09E8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x09EA	0xF0080308  AND	R3, R8, #8
0x09EE	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x09F0	0xF4080370  AND	R3, R8, #15728640
0x09F4	0x0D1B    LSRS	R3, R3, #20
0x09F6	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x09FA	0xF1BA0F07  CMP	R10, #7
0x09FE	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0A00	0xF2070324  ADDW	R3, R7, #36
0x0A04	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x0A06	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0A0A	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0A0C	0xF2070320  ADDW	R3, R7, #32
0x0A10	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0A12	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0A14	0x00AC    LSLS	R4, R5, #2
0x0A16	0xF04F030F  MOV	R3, #15
0x0A1A	0x40A3    LSLS	R3, R4
0x0A1C	0x43DC    MVN	R4, R3
0x0A1E	0x9B02    LDR	R3, [SP, #8]
0x0A20	0x681B    LDR	R3, [R3, #0]
0x0A22	0xEA030404  AND	R4, R3, R4, LSL #0
0x0A26	0x9B02    LDR	R3, [SP, #8]
0x0A28	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0A2A	0xF89D400C  LDRB	R4, [SP, #12]
0x0A2E	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0A30	0x409C    LSLS	R4, R3
0x0A32	0x9B02    LDR	R3, [SP, #8]
0x0A34	0x681B    LDR	R3, [R3, #0]
0x0A36	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0A3A	0x9B02    LDR	R3, [SP, #8]
0x0A3C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0A3E	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0A42	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0A44	0xF8DDE000  LDR	LR, [SP, #0]
0x0A48	0xB004    ADD	SP, SP, #16
0x0A4A	0x4770    BX	LR
0x0A4C	0xFC00FFFF  	#-1024
0x0A50	0x0000FFFF  	#-65536
0x0A54	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x01A0	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x01A2	0x491E    LDR	R1, [PC, #120]
0x01A4	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01A8	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x01AA	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x01AC	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01AE	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x01B0	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01B2	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x01B4	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01B6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01B8	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01BA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01BC	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01BE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01C0	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01C2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01C4	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01C6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01C8	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01CA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01CC	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01CE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01D2	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01D4	0x4912    LDR	R1, [PC, #72]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01DA	0x4912    LDR	R1, [PC, #72]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01E0	0x4911    LDR	R1, [PC, #68]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01E6	0x4911    LDR	R1, [PC, #68]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01EC	0x4910    LDR	R1, [PC, #64]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01F2	0x4910    LDR	R1, [PC, #64]
0x01F4	0x4288    CMP	R0, R1
0x01F6	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01F8	0x490F    LDR	R1, [PC, #60]
0x01FA	0x4288    CMP	R0, R1
0x01FC	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01FE	0x490F    LDR	R1, [PC, #60]
0x0200	0x4288    CMP	R0, R1
0x0202	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0204	0x490E    LDR	R1, [PC, #56]
0x0206	0x4288    CMP	R0, R1
0x0208	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x020A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x020C	0x490D    LDR	R1, [PC, #52]
0x020E	0x6809    LDR	R1, [R1, #0]
0x0210	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0214	0x490B    LDR	R1, [PC, #44]
0x0216	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0218	0xB001    ADD	SP, SP, #4
0x021A	0x4770    BX	LR
0x021C	0xFC00FFFF  	#-1024
0x0220	0x00004002  	#1073872896
0x0224	0x04004002  	#1073873920
0x0228	0x08004002  	#1073874944
0x022C	0x0C004002  	#1073875968
0x0230	0x10004002  	#1073876992
0x0234	0x14004002  	#1073878016
0x0238	0x18004002  	#1073879040
0x023C	0x1C004002  	#1073880064
0x0240	0x20004002  	#1073881088
0x0244	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x2038	0xB082    SUB	SP, SP, #8
0x203A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x203E	0xF04F0000  MOV	R0, #0
0x2042	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x2044	0xF7FEFAAA  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x2048	0xF7FFFFD0  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x204C	0x2101    MOVS	R1, #1
0x204E	0xB249    SXTB	R1, R1
0x2050	0x481F    LDR	R0, [PC, #124]
0x2052	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x2054	0xF2423753  MOVW	R7, #9043
0x2058	0xF2C00708  MOVT	R7, #8
0x205C	0xBF00    NOP
0x205E	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x2060	0x1E7F    SUBS	R7, R7, #1
0x2062	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x2064	0xBF00    NOP
0x2066	0xBF00    NOP
0x2068	0xBF00    NOP
0x206A	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x206C	0x2100    MOVS	R1, #0
0x206E	0xB249    SXTB	R1, R1
0x2070	0x4818    LDR	R0, [PC, #96]
0x2072	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x2074	0x2004    MOVS	R0, #4
0x2076	0x4C18    LDR	R4, [PC, #96]
0x2078	0x6824    LDR	R4, [R4, #0]
0x207A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x207C	0xF7FEF9B4  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x2080	0xF7FEF9C8  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x2084	0xF7FEF9C6  BL	__Lib_TFT_Defs_Read_From_Port+0
0x2088	0xF00000FF  AND	R0, R0, #255
0x208C	0xB280    UXTH	R0, R0
0x208E	0x0201    LSLS	R1, R0, #8
0x2090	0x9801    LDR	R0, [SP, #4]
0x2092	0x4308    ORRS	R0, R1
0x2094	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x2096	0xF7FEF9BD  BL	__Lib_TFT_Defs_Read_From_Port+0
0x209A	0xF00000FF  AND	R0, R0, #255
0x209E	0xB280    UXTH	R0, R0
0x20A0	0x0401    LSLS	R1, R0, #16
0x20A2	0x9801    LDR	R0, [SP, #4]
0x20A4	0x4308    ORRS	R0, R1
0x20A6	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x20A8	0xF7FEF9B4  BL	__Lib_TFT_Defs_Read_From_Port+0
0x20AC	0xF00000FF  AND	R0, R0, #255
0x20B0	0xB280    UXTH	R0, R0
0x20B2	0x0601    LSLS	R1, R0, #24
0x20B4	0x9801    LDR	R0, [SP, #4]
0x20B6	0x4308    ORRS	R0, R1
0x20B8	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x20BA	0x2101    MOVS	R1, #1
0x20BC	0xB249    SXTB	R1, R1
0x20BE	0x4805    LDR	R0, [PC, #20]
0x20C0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x20C2	0xF7FFFF93  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x20C6	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x20C8	0xF8DDE000  LDR	LR, [SP, #0]
0x20CC	0xB002    ADD	SP, SP, #8
0x20CE	0x4770    BX	LR
0x20D0	0x02A04242  	TFT_RST+0
0x20D4	0x02BC4242  	TFT_CS+0
0x20D8	0x00E02000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x07F4	0xB081    SUB	SP, SP, #4
0x07F6	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x07FA	0x2200    MOVS	R2, #0
0x07FC	0xB252    SXTB	R2, R2
0x07FE	0x4908    LDR	R1, [PC, #32]
0x0800	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0802	0xF7FFFCC1  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x0806	0x2200    MOVS	R2, #0
0x0808	0xB252    SXTB	R2, R2
0x080A	0x4906    LDR	R1, [PC, #24]
0x080C	0x600A    STR	R2, [R1, #0]
0x080E	0xBF00    NOP
0x0810	0x2201    MOVS	R2, #1
0x0812	0xB252    SXTB	R2, R2
0x0814	0x4903    LDR	R1, [PC, #12]
0x0816	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x0818	0xF8DDE000  LDR	LR, [SP, #0]
0x081C	0xB001    ADD	SP, SP, #4
0x081E	0x4770    BX	LR
0x0820	0x02B04242  	TFT_RS+0
0x0824	0x02AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0188	0x4A04    LDR	R2, [PC, #16]
0x018A	0x8811    LDRH	R1, [R2, #0]
0x018C	0xF401417F  AND	R1, R1, #65280
0x0190	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x0192	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x0196	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0198	0x4770    BX	LR
0x019A	0xBF00    NOP
0x019C	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x0DB0	0xB081    SUB	SP, SP, #4
0x0DB2	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x0DB6	0x2201    MOVS	R2, #1
0x0DB8	0xB252    SXTB	R2, R2
0x0DBA	0x4908    LDR	R1, [PC, #32]
0x0DBC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x0DBE	0xF7FFF9E3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x0DC2	0x2200    MOVS	R2, #0
0x0DC4	0xB252    SXTB	R2, R2
0x0DC6	0x4906    LDR	R1, [PC, #24]
0x0DC8	0x600A    STR	R2, [R1, #0]
0x0DCA	0xBF00    NOP
0x0DCC	0x2201    MOVS	R2, #1
0x0DCE	0xB252    SXTB	R2, R2
0x0DD0	0x4903    LDR	R1, [PC, #12]
0x0DD2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x0DD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DD8	0xB001    ADD	SP, SP, #4
0x0DDA	0x4770    BX	LR
0x0DDC	0x02B04242  	TFT_RS+0
0x0DE0	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0C14	0xB082    SUB	SP, SP, #8
0x0C16	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x0C1A	0xF7FFFB6D  BL	_Delay_1us+0
0x0C1E	0xF7FFFB6B  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x0C22	0x2300    MOVS	R3, #0
0x0C24	0xB25B    SXTB	R3, R3
0x0C26	0x490C    LDR	R1, [PC, #48]
0x0C28	0x9101    STR	R1, [SP, #4]
0x0C2A	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x0C2C	0x2201    MOVS	R2, #1
0x0C2E	0xB252    SXTB	R2, R2
0x0C30	0x490A    LDR	R1, [PC, #40]
0x0C32	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x0C34	0x490A    LDR	R1, [PC, #40]
0x0C36	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0C38	0xF7FFFAA6  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x0C3C	0x2200    MOVS	R2, #0
0x0C3E	0xB252    SXTB	R2, R2
0x0C40	0x4908    LDR	R1, [PC, #32]
0x0C42	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x0C44	0x2201    MOVS	R2, #1
0x0C46	0xB252    SXTB	R2, R2
0x0C48	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x0C4A	0x9901    LDR	R1, [SP, #4]
0x0C4C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x0C4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C52	0xB002    ADD	SP, SP, #8
0x0C54	0x4770    BX	LR
0x0C56	0xBF00    NOP
0x0C58	0x02BC4242  	TFT_CS+0
0x0C5C	0x02A84242  	TFT_RD+0
0x0C60	0x02B04242  	TFT_RS+0
0x0C64	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x02F8	0xF2400703  MOVW	R7, #3
0x02FC	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0300	0x1E7F    SUBS	R7, R7, #1
0x0302	0xD1FD    BNE	L_Delay_1us0
0x0304	0xBF00    NOP
0x0306	0xBF00    NOP
0x0308	0xBF00    NOP
0x030A	0xBF00    NOP
0x030C	0xBF00    NOP
0x030E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0310	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x0D5C	0xB082    SUB	SP, SP, #8
0x0D5E	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x0D62	0x2200    MOVS	R2, #0
0x0D64	0xB252    SXTB	R2, R2
0x0D66	0x490E    LDR	R1, [PC, #56]
0x0D68	0x9101    STR	R1, [SP, #4]
0x0D6A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x0D6C	0x2201    MOVS	R2, #1
0x0D6E	0xB252    SXTB	R2, R2
0x0D70	0x490C    LDR	R1, [PC, #48]
0x0D72	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x0D74	0x490C    LDR	R1, [PC, #48]
0x0D76	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x0D78	0xF7FFFA06  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x0D7C	0x2200    MOVS	R2, #0
0x0D7E	0xB252    SXTB	R2, R2
0x0D80	0x490A    LDR	R1, [PC, #40]
0x0D82	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x0D84	0x2201    MOVS	R2, #1
0x0D86	0xB252    SXTB	R2, R2
0x0D88	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x0D8A	0x9901    LDR	R1, [SP, #4]
0x0D8C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x0D8E	0xF7FFFAB3  BL	_Delay_1us+0
0x0D92	0xF7FFFAB1  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x0D96	0xF8DDE000  LDR	LR, [SP, #0]
0x0D9A	0xB002    ADD	SP, SP, #8
0x0D9C	0x4770    BX	LR
0x0D9E	0xBF00    NOP
0x0DA0	0x02BC4242  	TFT_CS+0
0x0DA4	0x02A84242  	TFT_RD+0
0x0DA8	0x02B04242  	TFT_RS+0
0x0DAC	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x059C	0xB081    SUB	SP, SP, #4
0x059E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x05A2	0xF2410014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x05A6	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x05AA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x05AE	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x05B2	0x4A25    LDR	R2, [PC, #148]
0x05B4	0xB289    UXTH	R1, R1
0x05B6	0xF000F937  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x05BA	0x2100    MOVS	R1, #0
0x05BC	0xB249    SXTB	R1, R1
0x05BE	0x4823    LDR	R0, [PC, #140]
0x05C0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x05C2	0xF2410014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x05C6	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x05CA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x05CE	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x05D2	0x4A1D    LDR	R2, [PC, #116]
0x05D4	0xB289    UXTH	R1, R1
0x05D6	0xF000F927  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x05DA	0x2101    MOVS	R1, #1
0x05DC	0xB249    SXTB	R1, R1
0x05DE	0x481C    LDR	R0, [PC, #112]
0x05E0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x05E2	0xF2410014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x05E6	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x05EA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x05EE	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x05F2	0x4A15    LDR	R2, [PC, #84]
0x05F4	0xB289    UXTH	R1, R1
0x05F6	0xF000F917  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x05FA	0x2101    MOVS	R1, #1
0x05FC	0xB249    SXTB	R1, R1
0x05FE	0x4815    LDR	R0, [PC, #84]
0x0600	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x0602	0xF2410014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x0606	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x060A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x060E	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0612	0x4A0D    LDR	R2, [PC, #52]
0x0614	0xB289    UXTH	R1, R1
0x0616	0xF000F907  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x061A	0xF2410014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x061E	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x0622	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x0626	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x062A	0x4A07    LDR	R2, [PC, #28]
0x062C	0xB289    UXTH	R1, R1
0x062E	0xF000F8FB  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x0632	0x2101    MOVS	R1, #1
0x0634	0xB249    SXTB	R1, R1
0x0636	0x4808    LDR	R0, [PC, #32]
0x0638	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x063A	0x4808    LDR	R0, [PC, #32]
0x063C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x063E	0xF8DDE000  LDR	LR, [SP, #0]
0x0642	0xB001    ADD	SP, SP, #4
0x0644	0x4770    BX	LR
0x0646	0xBF00    NOP
0x0648	0x00140008  	#524308
0x064C	0x02A04242  	TFT_RST+0
0x0650	0x02B04242  	TFT_RS+0
0x0654	0x02BC4242  	TFT_CS+0
0x0658	0x02A84242  	TFT_RD+0
0x065C	0x02AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x03E8	0xB082    SUB	SP, SP, #8
0x03EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x03EE	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x03F2	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x03F6	0x4806    LDR	R0, [PC, #24]
0x03F8	0x8800    LDRH	R0, [R0, #0]
0x03FA	0x9101    STR	R1, [SP, #4]
0x03FC	0xF04F0242  MOV	R2, #66
0x0400	0xB281    UXTH	R1, R0
0x0402	0x9801    LDR	R0, [SP, #4]
0x0404	0xF000FA10  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x0408	0xF8DDE000  LDR	LR, [SP, #0]
0x040C	0xB002    ADD	SP, SP, #8
0x040E	0x4770    BX	LR
0x0410	0x00922000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
0x0414	0x2104    MOVS	R1, #4
0x0416	0x480B    LDR	R0, [PC, #44]
0x0418	0x1A40    SUB	R0, R0, R1
; dataPort start address is: 8 (R2)
0x041A	0x4602    MOV	R2, R0
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x041C	0x2101    MOVS	R1, #1
0x041E	0xB249    SXTB	R1, R1
0x0420	0x4809    LDR	R0, [PC, #36]
0x0422	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x0424	0x2100    MOVS	R1, #0
0x0426	0xB249    SXTB	R1, R1
0x0428	0x4808    LDR	R0, [PC, #32]
0x042A	0x6001    STR	R1, [R0, #0]
0x042C	0xBF00    NOP
0x042E	0xBF00    NOP
0x0430	0xBF00    NOP
0x0432	0xBF00    NOP
0x0434	0xBF00    NOP
0x0436	0x2101    MOVS	R1, #1
0x0438	0xB249    SXTB	R1, R1
0x043A	0x4804    LDR	R0, [PC, #16]
0x043C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x043E	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0440	0x4770    BX	LR
0x0442	0xBF00    NOP
0x0444	0x10144002  	TFT_DataPort+0
0x0448	0x02B04242  	TFT_RS+0
0x044C	0x02A84242  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x1774	0xB081    SUB	SP, SP, #4
0x1776	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x177A	0xF7FEFF0F  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x177E	0x2101    MOVS	R1, #1
0x1780	0xB249    SXTB	R1, R1
0x1782	0x4894    LDR	R0, [PC, #592]
0x1784	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x1786	0xF7FEFE63  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x178A	0x2100    MOVS	R1, #0
0x178C	0xB249    SXTB	R1, R1
0x178E	0x4891    LDR	R0, [PC, #580]
0x1790	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x1792	0xF7FEFE15  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x1796	0x2101    MOVS	R1, #1
0x1798	0xB249    SXTB	R1, R1
0x179A	0x488E    LDR	R0, [PC, #568]
0x179C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x179E	0xF7FEFE0F  BL	_Delay_100ms+0
0x17A2	0xF7FEFE55  BL	_Delay_10ms+0
0x17A6	0xF7FEFE53  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x17AA	0x2100    MOVS	R1, #0
0x17AC	0xB249    SXTB	R1, R1
0x17AE	0x488A    LDR	R0, [PC, #552]
0x17B0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x17B2	0x2011    MOVS	R0, #17
0x17B4	0x4C89    LDR	R4, [PC, #548]
0x17B6	0x6824    LDR	R4, [R4, #0]
0x17B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x17BA	0xF7FEFE01  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x17BE	0xF7FEFE47  BL	_Delay_10ms+0
0x17C2	0xF7FEFE45  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x17C6	0x2036    MOVS	R0, #54
0x17C8	0x4C84    LDR	R4, [PC, #528]
0x17CA	0x6824    LDR	R4, [R4, #0]
0x17CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x17CE	0x2000    MOVS	R0, #0
0x17D0	0x4C83    LDR	R4, [PC, #524]
0x17D2	0x6824    LDR	R4, [R4, #0]
0x17D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x17D6	0x203A    MOVS	R0, #58
0x17D8	0x4C80    LDR	R4, [PC, #512]
0x17DA	0x6824    LDR	R4, [R4, #0]
0x17DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x17DE	0x2005    MOVS	R0, #5
0x17E0	0x4C7F    LDR	R4, [PC, #508]
0x17E2	0x6824    LDR	R4, [R4, #0]
0x17E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x17E6	0x20B2    MOVS	R0, #178
0x17E8	0x4C7C    LDR	R4, [PC, #496]
0x17EA	0x6824    LDR	R4, [R4, #0]
0x17EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x17EE	0x200C    MOVS	R0, #12
0x17F0	0x4C7B    LDR	R4, [PC, #492]
0x17F2	0x6824    LDR	R4, [R4, #0]
0x17F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x17F6	0x200C    MOVS	R0, #12
0x17F8	0x4C79    LDR	R4, [PC, #484]
0x17FA	0x6824    LDR	R4, [R4, #0]
0x17FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x17FE	0x2000    MOVS	R0, #0
0x1800	0x4C77    LDR	R4, [PC, #476]
0x1802	0x6824    LDR	R4, [R4, #0]
0x1804	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x1806	0x2033    MOVS	R0, #51
0x1808	0x4C75    LDR	R4, [PC, #468]
0x180A	0x6824    LDR	R4, [R4, #0]
0x180C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x180E	0x2033    MOVS	R0, #51
0x1810	0x4C73    LDR	R4, [PC, #460]
0x1812	0x6824    LDR	R4, [R4, #0]
0x1814	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x1816	0x20B7    MOVS	R0, #183
0x1818	0x4C70    LDR	R4, [PC, #448]
0x181A	0x6824    LDR	R4, [R4, #0]
0x181C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x181E	0x2070    MOVS	R0, #112
0x1820	0x4C6F    LDR	R4, [PC, #444]
0x1822	0x6824    LDR	R4, [R4, #0]
0x1824	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x1826	0x20BB    MOVS	R0, #187
0x1828	0x4C6C    LDR	R4, [PC, #432]
0x182A	0x6824    LDR	R4, [R4, #0]
0x182C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x182E	0x201B    MOVS	R0, #27
0x1830	0x4C6B    LDR	R4, [PC, #428]
0x1832	0x6824    LDR	R4, [R4, #0]
0x1834	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x1836	0x20C0    MOVS	R0, #192
0x1838	0x4C68    LDR	R4, [PC, #416]
0x183A	0x6824    LDR	R4, [R4, #0]
0x183C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x183E	0x202C    MOVS	R0, #44
0x1840	0x4C67    LDR	R4, [PC, #412]
0x1842	0x6824    LDR	R4, [R4, #0]
0x1844	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x1846	0x20C2    MOVS	R0, #194
0x1848	0x4C64    LDR	R4, [PC, #400]
0x184A	0x6824    LDR	R4, [R4, #0]
0x184C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x184E	0x2001    MOVS	R0, #1
0x1850	0x4C63    LDR	R4, [PC, #396]
0x1852	0x6824    LDR	R4, [R4, #0]
0x1854	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x1856	0x20C3    MOVS	R0, #195
0x1858	0x4C60    LDR	R4, [PC, #384]
0x185A	0x6824    LDR	R4, [R4, #0]
0x185C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x185E	0x200B    MOVS	R0, #11
0x1860	0x4C5F    LDR	R4, [PC, #380]
0x1862	0x6824    LDR	R4, [R4, #0]
0x1864	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x1866	0x20C4    MOVS	R0, #196
0x1868	0x4C5C    LDR	R4, [PC, #368]
0x186A	0x6824    LDR	R4, [R4, #0]
0x186C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x186E	0x2027    MOVS	R0, #39
0x1870	0x4C5B    LDR	R4, [PC, #364]
0x1872	0x6824    LDR	R4, [R4, #0]
0x1874	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x1876	0x20C6    MOVS	R0, #198
0x1878	0x4C58    LDR	R4, [PC, #352]
0x187A	0x6824    LDR	R4, [R4, #0]
0x187C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x187E	0x200F    MOVS	R0, #15
0x1880	0x4C57    LDR	R4, [PC, #348]
0x1882	0x6824    LDR	R4, [R4, #0]
0x1884	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x1886	0x20D0    MOVS	R0, #208
0x1888	0x4C54    LDR	R4, [PC, #336]
0x188A	0x6824    LDR	R4, [R4, #0]
0x188C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x188E	0x20A4    MOVS	R0, #164
0x1890	0x4C53    LDR	R4, [PC, #332]
0x1892	0x6824    LDR	R4, [R4, #0]
0x1894	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x1896	0x20A1    MOVS	R0, #161
0x1898	0x4C51    LDR	R4, [PC, #324]
0x189A	0x6824    LDR	R4, [R4, #0]
0x189C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x189E	0x20E0    MOVS	R0, #224
0x18A0	0x4C4E    LDR	R4, [PC, #312]
0x18A2	0x6824    LDR	R4, [R4, #0]
0x18A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x18A6	0x20D0    MOVS	R0, #208
0x18A8	0x4C4D    LDR	R4, [PC, #308]
0x18AA	0x6824    LDR	R4, [R4, #0]
0x18AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x18AE	0x2006    MOVS	R0, #6
0x18B0	0x4C4B    LDR	R4, [PC, #300]
0x18B2	0x6824    LDR	R4, [R4, #0]
0x18B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x18B6	0x200B    MOVS	R0, #11
0x18B8	0x4C49    LDR	R4, [PC, #292]
0x18BA	0x6824    LDR	R4, [R4, #0]
0x18BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x18BE	0x2009    MOVS	R0, #9
0x18C0	0x4C47    LDR	R4, [PC, #284]
0x18C2	0x6824    LDR	R4, [R4, #0]
0x18C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x18C6	0x2008    MOVS	R0, #8
0x18C8	0x4C45    LDR	R4, [PC, #276]
0x18CA	0x6824    LDR	R4, [R4, #0]
0x18CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x18CE	0x2030    MOVS	R0, #48
0x18D0	0x4C43    LDR	R4, [PC, #268]
0x18D2	0x6824    LDR	R4, [R4, #0]
0x18D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x18D6	0x2030    MOVS	R0, #48
0x18D8	0x4C41    LDR	R4, [PC, #260]
0x18DA	0x6824    LDR	R4, [R4, #0]
0x18DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x18DE	0x205B    MOVS	R0, #91
0x18E0	0x4C3F    LDR	R4, [PC, #252]
0x18E2	0x6824    LDR	R4, [R4, #0]
0x18E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x18E6	0x204B    MOVS	R0, #75
0x18E8	0x4C3D    LDR	R4, [PC, #244]
0x18EA	0x6824    LDR	R4, [R4, #0]
0x18EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x18EE	0x2018    MOVS	R0, #24
0x18F0	0x4C3B    LDR	R4, [PC, #236]
0x18F2	0x6824    LDR	R4, [R4, #0]
0x18F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x18F6	0x2014    MOVS	R0, #20
0x18F8	0x4C39    LDR	R4, [PC, #228]
0x18FA	0x6824    LDR	R4, [R4, #0]
0x18FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x18FE	0x2014    MOVS	R0, #20
0x1900	0x4C37    LDR	R4, [PC, #220]
0x1902	0x6824    LDR	R4, [R4, #0]
0x1904	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x1906	0x202C    MOVS	R0, #44
0x1908	0x4C35    LDR	R4, [PC, #212]
0x190A	0x6824    LDR	R4, [R4, #0]
0x190C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x190E	0x2032    MOVS	R0, #50
0x1910	0x4C33    LDR	R4, [PC, #204]
0x1912	0x6824    LDR	R4, [R4, #0]
0x1914	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x1916	0x20E1    MOVS	R0, #225
0x1918	0x4C30    LDR	R4, [PC, #192]
0x191A	0x6824    LDR	R4, [R4, #0]
0x191C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x191E	0x20D0    MOVS	R0, #208
0x1920	0x4C2F    LDR	R4, [PC, #188]
0x1922	0x6824    LDR	R4, [R4, #0]
0x1924	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x1926	0x2005    MOVS	R0, #5
0x1928	0x4C2D    LDR	R4, [PC, #180]
0x192A	0x6824    LDR	R4, [R4, #0]
0x192C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x192E	0x200A    MOVS	R0, #10
0x1930	0x4C2B    LDR	R4, [PC, #172]
0x1932	0x6824    LDR	R4, [R4, #0]
0x1934	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x1936	0x200A    MOVS	R0, #10
0x1938	0x4C29    LDR	R4, [PC, #164]
0x193A	0x6824    LDR	R4, [R4, #0]
0x193C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x193E	0x2007    MOVS	R0, #7
0x1940	0x4C27    LDR	R4, [PC, #156]
0x1942	0x6824    LDR	R4, [R4, #0]
0x1944	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x1946	0x2028    MOVS	R0, #40
0x1948	0x4C25    LDR	R4, [PC, #148]
0x194A	0x6824    LDR	R4, [R4, #0]
0x194C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x194E	0x2032    MOVS	R0, #50
0x1950	0x4C23    LDR	R4, [PC, #140]
0x1952	0x6824    LDR	R4, [R4, #0]
0x1954	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x1956	0x202C    MOVS	R0, #44
0x1958	0x4C21    LDR	R4, [PC, #132]
0x195A	0x6824    LDR	R4, [R4, #0]
0x195C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x195E	0x2049    MOVS	R0, #73
0x1960	0x4C1F    LDR	R4, [PC, #124]
0x1962	0x6824    LDR	R4, [R4, #0]
0x1964	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x1966	0x2018    MOVS	R0, #24
0x1968	0x4C1D    LDR	R4, [PC, #116]
0x196A	0x6824    LDR	R4, [R4, #0]
0x196C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x196E	0x2013    MOVS	R0, #19
0x1970	0x4C1B    LDR	R4, [PC, #108]
0x1972	0x6824    LDR	R4, [R4, #0]
0x1974	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x1976	0x2013    MOVS	R0, #19
0x1978	0x4C19    LDR	R4, [PC, #100]
0x197A	0x6824    LDR	R4, [R4, #0]
0x197C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x197E	0x202C    MOVS	R0, #44
0x1980	0x4C17    LDR	R4, [PC, #92]
0x1982	0x6824    LDR	R4, [R4, #0]
0x1984	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x1986	0x2033    MOVS	R0, #51
0x1988	0x4C15    LDR	R4, [PC, #84]
0x198A	0x6824    LDR	R4, [R4, #0]
0x198C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //·´ÏÔ
0x198E	0x2021    MOVS	R0, #33
0x1990	0x4C12    LDR	R4, [PC, #72]
0x1992	0x6824    LDR	R4, [R4, #0]
0x1994	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x1996	0x202A    MOVS	R0, #42
0x1998	0x4C10    LDR	R4, [PC, #64]
0x199A	0x6824    LDR	R4, [R4, #0]
0x199C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x199E	0x2000    MOVS	R0, #0
0x19A0	0x4C0F    LDR	R4, [PC, #60]
0x19A2	0x6824    LDR	R4, [R4, #0]
0x19A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x19A6	0x2000    MOVS	R0, #0
0x19A8	0x4C0D    LDR	R4, [PC, #52]
0x19AA	0x6824    LDR	R4, [R4, #0]
0x19AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x19AE	0x480D    LDR	R0, [PC, #52]
0x19B0	0x8800    LDRH	R0, [R0, #0]
0x19B2	0x0A04    LSRS	R4, R0, #8
0x19B4	0xB2E0    UXTB	R0, R4
0x19B6	0x4C0A    LDR	R4, [PC, #40]
0x19B8	0x6824    LDR	R4, [R4, #0]
0x19BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x19BC	0x4809    LDR	R0, [PC, #36]
0x19BE	0x8804    LDRH	R4, [R0, #0]
0x19C0	0xB2E0    UXTB	R0, R4
0x19C2	0x4C07    LDR	R4, [PC, #28]
0x19C4	0x6824    LDR	R4, [R4, #0]
0x19C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x19C8	0x202B    MOVS	R0, #43
0x19CA	0x4C04    LDR	R4, [PC, #16]
0x19CC	0x6824    LDR	R4, [R4, #0]
0x19CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x19D0	0x2000    MOVS	R0, #0
0x19D2	0xE009    B	#18
0x19D4	0x02A04242  	TFT_RST+0
0x19D8	0x02BC4242  	TFT_CS+0
0x19DC	0x00E02000  	_TFT_Set_Index_Ptr+0
0x19E0	0x00E42000  	_TFT_Write_Command_Ptr+0
0x19E4	0x00C42000  	_TFT_DISP_WIDTH+0
0x19E8	0x4C22    LDR	R4, [PC, #136]
0x19EA	0x6824    LDR	R4, [R4, #0]
0x19EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x19EE	0x2000    MOVS	R0, #0
0x19F0	0x4C20    LDR	R4, [PC, #128]
0x19F2	0x6824    LDR	R4, [R4, #0]
0x19F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x19F6	0x4820    LDR	R0, [PC, #128]
0x19F8	0x8800    LDRH	R0, [R0, #0]
0x19FA	0x0A04    LSRS	R4, R0, #8
0x19FC	0xB2E0    UXTB	R0, R4
0x19FE	0x4C1D    LDR	R4, [PC, #116]
0x1A00	0x6824    LDR	R4, [R4, #0]
0x1A02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x1A04	0x481C    LDR	R0, [PC, #112]
0x1A06	0x8804    LDRH	R4, [R0, #0]
0x1A08	0xB2E0    UXTB	R0, R4
0x1A0A	0x4C1A    LDR	R4, [PC, #104]
0x1A0C	0x6824    LDR	R4, [R4, #0]
0x1A0E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x1A10	0x2036    MOVS	R0, #54
0x1A12	0x4C1A    LDR	R4, [PC, #104]
0x1A14	0x6824    LDR	R4, [R4, #0]
0x1A16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x1A18	0x4819    LDR	R0, [PC, #100]
0x1A1A	0x7800    LDRB	R0, [R0, #0]
0x1A1C	0x285A    CMP	R0, #90
0x1A1E	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x1A20	0xF7FEFCDC  BL	_Is_TFT_Rotated_180+0
0x1A24	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x1A26	0x20C0    MOVS	R0, #192
0x1A28	0x4C12    LDR	R4, [PC, #72]
0x1A2A	0x6824    LDR	R4, [R4, #0]
0x1A2C	0x47A0    BLX	R4
0x1A2E	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x1A30	0x2000    MOVS	R0, #0
0x1A32	0x4C10    LDR	R4, [PC, #64]
0x1A34	0x6824    LDR	R4, [R4, #0]
0x1A36	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x1A38	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x1A3A	0xF7FEFCCF  BL	_Is_TFT_Rotated_180+0
0x1A3E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x1A40	0x20A0    MOVS	R0, #160
0x1A42	0x4C0C    LDR	R4, [PC, #48]
0x1A44	0x6824    LDR	R4, [R4, #0]
0x1A46	0x47A0    BLX	R4
0x1A48	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x1A4A	0x2060    MOVS	R0, #96
0x1A4C	0x4C09    LDR	R4, [PC, #36]
0x1A4E	0x6824    LDR	R4, [R4, #0]
0x1A50	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x1A52	0x2029    MOVS	R0, #41
0x1A54	0x4C09    LDR	R4, [PC, #36]
0x1A56	0x6824    LDR	R4, [R4, #0]
0x1A58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x1A5A	0x202C    MOVS	R0, #44
0x1A5C	0x4C07    LDR	R4, [PC, #28]
0x1A5E	0x6824    LDR	R4, [R4, #0]
0x1A60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x1A62	0x2101    MOVS	R1, #1
0x1A64	0xB249    SXTB	R1, R1
0x1A66	0x4807    LDR	R0, [PC, #28]
0x1A68	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x1A6A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A6E	0xB001    ADD	SP, SP, #4
0x1A70	0x4770    BX	LR
0x1A72	0xBF00    NOP
0x1A74	0x00E42000  	_TFT_Write_Command_Ptr+0
0x1A78	0x00C02000  	_TFT_DISP_HEIGHT+0
0x1A7C	0x00E02000  	_TFT_Set_Index_Ptr+0
0x1A80	0x00912000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1A84	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0450	0xF24D0753  MOVW	R7, #53331
0x0454	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x0458	0x1E7F    SUBS	R7, R7, #1
0x045A	0xD1FD    BNE	L_Delay_10ms22
0x045C	0xBF00    NOP
0x045E	0xBF00    NOP
0x0460	0xBF00    NOP
0x0462	0xBF00    NOP
0x0464	0xBF00    NOP
0x0466	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0468	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x03C0	0xF2423753  MOVW	R7, #9043
0x03C4	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x03C8	0x1E7F    SUBS	R7, R7, #1
0x03CA	0xD1FD    BNE	L_Delay_100ms20
0x03CC	0xBF00    NOP
0x03CE	0xBF00    NOP
0x03D0	0xBF00    NOP
0x03D2	0xBF00    NOP
0x03D4	0xBF00    NOP
0x03D6	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x03D8	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x03DC	0x4801    LDR	R0, [PC, #4]
0x03DE	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x03E0	0x4770    BX	LR
0x03E2	0xBF00    NOP
0x03E4	0x00942000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x1A98	0xB081    SUB	SP, SP, #4
0x1A9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x1A9E	0xF7FEFD7D  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x1AA2	0xF7FEFC8D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x1AA6	0x2101    MOVS	R1, #1
0x1AA8	0xB249    SXTB	R1, R1
0x1AAA	0x4895    LDR	R0, [PC, #596]
0x1AAC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x1AAE	0xF7FEFC87  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x1AB2	0xF7FEFC85  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x1AB6	0x2100    MOVS	R1, #0
0x1AB8	0xB249    SXTB	R1, R1
0x1ABA	0x4892    LDR	R0, [PC, #584]
0x1ABC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x1ABE	0x2001    MOVS	R0, #1
0x1AC0	0x4C91    LDR	R4, [PC, #580]
0x1AC2	0x6824    LDR	R4, [R4, #0]
0x1AC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x1AC6	0xF7FEFCD3  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x1ACA	0x2028    MOVS	R0, #40
0x1ACC	0x4C8E    LDR	R4, [PC, #568]
0x1ACE	0x6824    LDR	R4, [R4, #0]
0x1AD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x1AD2	0x20CF    MOVS	R0, #207
0x1AD4	0x4C8C    LDR	R4, [PC, #560]
0x1AD6	0x6824    LDR	R4, [R4, #0]
0x1AD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x1ADA	0x2000    MOVS	R0, #0
0x1ADC	0x4C8B    LDR	R4, [PC, #556]
0x1ADE	0x6824    LDR	R4, [R4, #0]
0x1AE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x1AE2	0x2083    MOVS	R0, #131
0x1AE4	0x4C89    LDR	R4, [PC, #548]
0x1AE6	0x6824    LDR	R4, [R4, #0]
0x1AE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x1AEA	0x2030    MOVS	R0, #48
0x1AEC	0x4C87    LDR	R4, [PC, #540]
0x1AEE	0x6824    LDR	R4, [R4, #0]
0x1AF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x1AF2	0x20ED    MOVS	R0, #237
0x1AF4	0x4C84    LDR	R4, [PC, #528]
0x1AF6	0x6824    LDR	R4, [R4, #0]
0x1AF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x1AFA	0x2064    MOVS	R0, #100
0x1AFC	0x4C83    LDR	R4, [PC, #524]
0x1AFE	0x6824    LDR	R4, [R4, #0]
0x1B00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x1B02	0x2003    MOVS	R0, #3
0x1B04	0x4C81    LDR	R4, [PC, #516]
0x1B06	0x6824    LDR	R4, [R4, #0]
0x1B08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x1B0A	0x2012    MOVS	R0, #18
0x1B0C	0x4C7F    LDR	R4, [PC, #508]
0x1B0E	0x6824    LDR	R4, [R4, #0]
0x1B10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x1B12	0x2081    MOVS	R0, #129
0x1B14	0x4C7D    LDR	R4, [PC, #500]
0x1B16	0x6824    LDR	R4, [R4, #0]
0x1B18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x1B1A	0x20E8    MOVS	R0, #232
0x1B1C	0x4C7A    LDR	R4, [PC, #488]
0x1B1E	0x6824    LDR	R4, [R4, #0]
0x1B20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x1B22	0x2085    MOVS	R0, #133
0x1B24	0x4C79    LDR	R4, [PC, #484]
0x1B26	0x6824    LDR	R4, [R4, #0]
0x1B28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x1B2A	0x2001    MOVS	R0, #1
0x1B2C	0x4C77    LDR	R4, [PC, #476]
0x1B2E	0x6824    LDR	R4, [R4, #0]
0x1B30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x1B32	0x2079    MOVS	R0, #121
0x1B34	0x4C75    LDR	R4, [PC, #468]
0x1B36	0x6824    LDR	R4, [R4, #0]
0x1B38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x1B3A	0x20CB    MOVS	R0, #203
0x1B3C	0x4C72    LDR	R4, [PC, #456]
0x1B3E	0x6824    LDR	R4, [R4, #0]
0x1B40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x1B42	0x2039    MOVS	R0, #57
0x1B44	0x4C71    LDR	R4, [PC, #452]
0x1B46	0x6824    LDR	R4, [R4, #0]
0x1B48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x1B4A	0x202C    MOVS	R0, #44
0x1B4C	0x4C6F    LDR	R4, [PC, #444]
0x1B4E	0x6824    LDR	R4, [R4, #0]
0x1B50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x1B52	0x2000    MOVS	R0, #0
0x1B54	0x4C6D    LDR	R4, [PC, #436]
0x1B56	0x6824    LDR	R4, [R4, #0]
0x1B58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x1B5A	0x2034    MOVS	R0, #52
0x1B5C	0x4C6B    LDR	R4, [PC, #428]
0x1B5E	0x6824    LDR	R4, [R4, #0]
0x1B60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x1B62	0x2002    MOVS	R0, #2
0x1B64	0x4C69    LDR	R4, [PC, #420]
0x1B66	0x6824    LDR	R4, [R4, #0]
0x1B68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x1B6A	0x20F7    MOVS	R0, #247
0x1B6C	0x4C66    LDR	R4, [PC, #408]
0x1B6E	0x6824    LDR	R4, [R4, #0]
0x1B70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x1B72	0x2020    MOVS	R0, #32
0x1B74	0x4C65    LDR	R4, [PC, #404]
0x1B76	0x6824    LDR	R4, [R4, #0]
0x1B78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x1B7A	0x20EA    MOVS	R0, #234
0x1B7C	0x4C62    LDR	R4, [PC, #392]
0x1B7E	0x6824    LDR	R4, [R4, #0]
0x1B80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x1B82	0x2000    MOVS	R0, #0
0x1B84	0x4C61    LDR	R4, [PC, #388]
0x1B86	0x6824    LDR	R4, [R4, #0]
0x1B88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x1B8A	0x2000    MOVS	R0, #0
0x1B8C	0x4C5F    LDR	R4, [PC, #380]
0x1B8E	0x6824    LDR	R4, [R4, #0]
0x1B90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x1B92	0x20C0    MOVS	R0, #192
0x1B94	0x4C5C    LDR	R4, [PC, #368]
0x1B96	0x6824    LDR	R4, [R4, #0]
0x1B98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x1B9A	0x2026    MOVS	R0, #38
0x1B9C	0x4C5B    LDR	R4, [PC, #364]
0x1B9E	0x6824    LDR	R4, [R4, #0]
0x1BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x1BA2	0x20C1    MOVS	R0, #193
0x1BA4	0x4C58    LDR	R4, [PC, #352]
0x1BA6	0x6824    LDR	R4, [R4, #0]
0x1BA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x1BAA	0x2011    MOVS	R0, #17
0x1BAC	0x4C57    LDR	R4, [PC, #348]
0x1BAE	0x6824    LDR	R4, [R4, #0]
0x1BB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x1BB2	0x20C5    MOVS	R0, #197
0x1BB4	0x4C54    LDR	R4, [PC, #336]
0x1BB6	0x6824    LDR	R4, [R4, #0]
0x1BB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x1BBA	0x2035    MOVS	R0, #53
0x1BBC	0x4C53    LDR	R4, [PC, #332]
0x1BBE	0x6824    LDR	R4, [R4, #0]
0x1BC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x1BC2	0x203E    MOVS	R0, #62
0x1BC4	0x4C51    LDR	R4, [PC, #324]
0x1BC6	0x6824    LDR	R4, [R4, #0]
0x1BC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x1BCA	0x20C7    MOVS	R0, #199
0x1BCC	0x4C4E    LDR	R4, [PC, #312]
0x1BCE	0x6824    LDR	R4, [R4, #0]
0x1BD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x1BD2	0x20BE    MOVS	R0, #190
0x1BD4	0x4C4D    LDR	R4, [PC, #308]
0x1BD6	0x6824    LDR	R4, [R4, #0]
0x1BD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x1BDA	0x2036    MOVS	R0, #54
0x1BDC	0x4C4A    LDR	R4, [PC, #296]
0x1BDE	0x6824    LDR	R4, [R4, #0]
0x1BE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x1BE2	0x484B    LDR	R0, [PC, #300]
0x1BE4	0x7800    LDRB	R0, [R0, #0]
0x1BE6	0x285A    CMP	R0, #90
0x1BE8	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x1BEA	0xF7FEFBF7  BL	_Is_TFT_Rotated_180+0
0x1BEE	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x1BF0	0x2088    MOVS	R0, #136
0x1BF2	0x4C46    LDR	R4, [PC, #280]
0x1BF4	0x6824    LDR	R4, [R4, #0]
0x1BF6	0x47A0    BLX	R4
0x1BF8	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x1BFA	0x2048    MOVS	R0, #72
0x1BFC	0x4C43    LDR	R4, [PC, #268]
0x1BFE	0x6824    LDR	R4, [R4, #0]
0x1C00	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x1C02	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x1C04	0xF7FEFBEA  BL	_Is_TFT_Rotated_180+0
0x1C08	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x1C0A	0x20E8    MOVS	R0, #232
0x1C0C	0x4C3F    LDR	R4, [PC, #252]
0x1C0E	0x6824    LDR	R4, [R4, #0]
0x1C10	0x47A0    BLX	R4
0x1C12	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x1C14	0x2028    MOVS	R0, #40
0x1C16	0x4C3D    LDR	R4, [PC, #244]
0x1C18	0x6824    LDR	R4, [R4, #0]
0x1C1A	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x1C1C	0x203A    MOVS	R0, #58
0x1C1E	0x4C3A    LDR	R4, [PC, #232]
0x1C20	0x6824    LDR	R4, [R4, #0]
0x1C22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x1C24	0x2055    MOVS	R0, #85
0x1C26	0x4C39    LDR	R4, [PC, #228]
0x1C28	0x6824    LDR	R4, [R4, #0]
0x1C2A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x1C2C	0x20B1    MOVS	R0, #177
0x1C2E	0x4C36    LDR	R4, [PC, #216]
0x1C30	0x6824    LDR	R4, [R4, #0]
0x1C32	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x1C34	0x2000    MOVS	R0, #0
0x1C36	0x4C35    LDR	R4, [PC, #212]
0x1C38	0x6824    LDR	R4, [R4, #0]
0x1C3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x1C3C	0x201B    MOVS	R0, #27
0x1C3E	0x4C33    LDR	R4, [PC, #204]
0x1C40	0x6824    LDR	R4, [R4, #0]
0x1C42	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x1C44	0x20F2    MOVS	R0, #242
0x1C46	0x4C30    LDR	R4, [PC, #192]
0x1C48	0x6824    LDR	R4, [R4, #0]
0x1C4A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x1C4C	0x2008    MOVS	R0, #8
0x1C4E	0x4C2F    LDR	R4, [PC, #188]
0x1C50	0x6824    LDR	R4, [R4, #0]
0x1C52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x1C54	0x2026    MOVS	R0, #38
0x1C56	0x4C2C    LDR	R4, [PC, #176]
0x1C58	0x6824    LDR	R4, [R4, #0]
0x1C5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x1C5C	0x2001    MOVS	R0, #1
0x1C5E	0x4C2B    LDR	R4, [PC, #172]
0x1C60	0x6824    LDR	R4, [R4, #0]
0x1C62	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x1C64	0x20E0    MOVS	R0, #224
0x1C66	0x4C28    LDR	R4, [PC, #160]
0x1C68	0x6824    LDR	R4, [R4, #0]
0x1C6A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x1C6C	0x201F    MOVS	R0, #31
0x1C6E	0x4C27    LDR	R4, [PC, #156]
0x1C70	0x6824    LDR	R4, [R4, #0]
0x1C72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x1C74	0x201A    MOVS	R0, #26
0x1C76	0x4C25    LDR	R4, [PC, #148]
0x1C78	0x6824    LDR	R4, [R4, #0]
0x1C7A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x1C7C	0x2018    MOVS	R0, #24
0x1C7E	0x4C23    LDR	R4, [PC, #140]
0x1C80	0x6824    LDR	R4, [R4, #0]
0x1C82	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x1C84	0x200A    MOVS	R0, #10
0x1C86	0x4C21    LDR	R4, [PC, #132]
0x1C88	0x6824    LDR	R4, [R4, #0]
0x1C8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x1C8C	0x200F    MOVS	R0, #15
0x1C8E	0x4C1F    LDR	R4, [PC, #124]
0x1C90	0x6824    LDR	R4, [R4, #0]
0x1C92	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x1C94	0x2006    MOVS	R0, #6
0x1C96	0x4C1D    LDR	R4, [PC, #116]
0x1C98	0x6824    LDR	R4, [R4, #0]
0x1C9A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x1C9C	0x2045    MOVS	R0, #69
0x1C9E	0x4C1B    LDR	R4, [PC, #108]
0x1CA0	0x6824    LDR	R4, [R4, #0]
0x1CA2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x1CA4	0x2087    MOVS	R0, #135
0x1CA6	0x4C19    LDR	R4, [PC, #100]
0x1CA8	0x6824    LDR	R4, [R4, #0]
0x1CAA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x1CAC	0x2032    MOVS	R0, #50
0x1CAE	0x4C17    LDR	R4, [PC, #92]
0x1CB0	0x6824    LDR	R4, [R4, #0]
0x1CB2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x1CB4	0x200A    MOVS	R0, #10
0x1CB6	0x4C15    LDR	R4, [PC, #84]
0x1CB8	0x6824    LDR	R4, [R4, #0]
0x1CBA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x1CBC	0x2007    MOVS	R0, #7
0x1CBE	0x4C13    LDR	R4, [PC, #76]
0x1CC0	0x6824    LDR	R4, [R4, #0]
0x1CC2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x1CC4	0x2002    MOVS	R0, #2
0x1CC6	0x4C11    LDR	R4, [PC, #68]
0x1CC8	0x6824    LDR	R4, [R4, #0]
0x1CCA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x1CCC	0x2007    MOVS	R0, #7
0x1CCE	0x4C0F    LDR	R4, [PC, #60]
0x1CD0	0x6824    LDR	R4, [R4, #0]
0x1CD2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x1CD4	0x2005    MOVS	R0, #5
0x1CD6	0x4C0D    LDR	R4, [PC, #52]
0x1CD8	0x6824    LDR	R4, [R4, #0]
0x1CDA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x1CDC	0x2000    MOVS	R0, #0
0x1CDE	0x4C0B    LDR	R4, [PC, #44]
0x1CE0	0x6824    LDR	R4, [R4, #0]
0x1CE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x1CE4	0x20E1    MOVS	R0, #225
0x1CE6	0x4C08    LDR	R4, [PC, #32]
0x1CE8	0x6824    LDR	R4, [R4, #0]
0x1CEA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x1CEC	0x2000    MOVS	R0, #0
0x1CEE	0x4C07    LDR	R4, [PC, #28]
0x1CF0	0x6824    LDR	R4, [R4, #0]
0x1CF2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x1CF4	0x2025    MOVS	R0, #37
0x1CF6	0x4C05    LDR	R4, [PC, #20]
0x1CF8	0x6824    LDR	R4, [R4, #0]
0x1CFA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x1CFC	0x2027    MOVS	R0, #39
0x1CFE	0xE009    B	#18
0x1D00	0x02A04242  	TFT_RST+0
0x1D04	0x02BC4242  	TFT_CS+0
0x1D08	0x00E02000  	_TFT_Set_Index_Ptr+0
0x1D0C	0x00E42000  	_TFT_Write_Command_Ptr+0
0x1D10	0x00912000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1D14	0x4C4F    LDR	R4, [PC, #316]
0x1D16	0x6824    LDR	R4, [R4, #0]
0x1D18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x1D1A	0x2005    MOVS	R0, #5
0x1D1C	0x4C4D    LDR	R4, [PC, #308]
0x1D1E	0x6824    LDR	R4, [R4, #0]
0x1D20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x1D22	0x2010    MOVS	R0, #16
0x1D24	0x4C4B    LDR	R4, [PC, #300]
0x1D26	0x6824    LDR	R4, [R4, #0]
0x1D28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x1D2A	0x2009    MOVS	R0, #9
0x1D2C	0x4C49    LDR	R4, [PC, #292]
0x1D2E	0x6824    LDR	R4, [R4, #0]
0x1D30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x1D32	0x203A    MOVS	R0, #58
0x1D34	0x4C47    LDR	R4, [PC, #284]
0x1D36	0x6824    LDR	R4, [R4, #0]
0x1D38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x1D3A	0x2078    MOVS	R0, #120
0x1D3C	0x4C45    LDR	R4, [PC, #276]
0x1D3E	0x6824    LDR	R4, [R4, #0]
0x1D40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x1D42	0x204D    MOVS	R0, #77
0x1D44	0x4C43    LDR	R4, [PC, #268]
0x1D46	0x6824    LDR	R4, [R4, #0]
0x1D48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x1D4A	0x2005    MOVS	R0, #5
0x1D4C	0x4C41    LDR	R4, [PC, #260]
0x1D4E	0x6824    LDR	R4, [R4, #0]
0x1D50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x1D52	0x2018    MOVS	R0, #24
0x1D54	0x4C3F    LDR	R4, [PC, #252]
0x1D56	0x6824    LDR	R4, [R4, #0]
0x1D58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x1D5A	0x200D    MOVS	R0, #13
0x1D5C	0x4C3D    LDR	R4, [PC, #244]
0x1D5E	0x6824    LDR	R4, [R4, #0]
0x1D60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x1D62	0x2038    MOVS	R0, #56
0x1D64	0x4C3B    LDR	R4, [PC, #236]
0x1D66	0x6824    LDR	R4, [R4, #0]
0x1D68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x1D6A	0x203A    MOVS	R0, #58
0x1D6C	0x4C39    LDR	R4, [PC, #228]
0x1D6E	0x6824    LDR	R4, [R4, #0]
0x1D70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x1D72	0x201F    MOVS	R0, #31
0x1D74	0x4C37    LDR	R4, [PC, #220]
0x1D76	0x6824    LDR	R4, [R4, #0]
0x1D78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x1D7A	0x202A    MOVS	R0, #42
0x1D7C	0x4C36    LDR	R4, [PC, #216]
0x1D7E	0x6824    LDR	R4, [R4, #0]
0x1D80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x1D82	0x2000    MOVS	R0, #0
0x1D84	0x4C33    LDR	R4, [PC, #204]
0x1D86	0x6824    LDR	R4, [R4, #0]
0x1D88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x1D8A	0x2000    MOVS	R0, #0
0x1D8C	0x4C31    LDR	R4, [PC, #196]
0x1D8E	0x6824    LDR	R4, [R4, #0]
0x1D90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x1D92	0x4832    LDR	R0, [PC, #200]
0x1D94	0x8800    LDRH	R0, [R0, #0]
0x1D96	0x1E40    SUBS	R0, R0, #1
0x1D98	0xB280    UXTH	R0, R0
0x1D9A	0x0A04    LSRS	R4, R0, #8
0x1D9C	0xB2E0    UXTB	R0, R4
0x1D9E	0x4C2D    LDR	R4, [PC, #180]
0x1DA0	0x6824    LDR	R4, [R4, #0]
0x1DA2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x1DA4	0x482D    LDR	R0, [PC, #180]
0x1DA6	0x8800    LDRH	R0, [R0, #0]
0x1DA8	0x1E44    SUBS	R4, R0, #1
0x1DAA	0xB2E0    UXTB	R0, R4
0x1DAC	0x4C29    LDR	R4, [PC, #164]
0x1DAE	0x6824    LDR	R4, [R4, #0]
0x1DB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x1DB2	0x202B    MOVS	R0, #43
0x1DB4	0x4C28    LDR	R4, [PC, #160]
0x1DB6	0x6824    LDR	R4, [R4, #0]
0x1DB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x1DBA	0x2000    MOVS	R0, #0
0x1DBC	0x4C25    LDR	R4, [PC, #148]
0x1DBE	0x6824    LDR	R4, [R4, #0]
0x1DC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x1DC2	0x2000    MOVS	R0, #0
0x1DC4	0x4C23    LDR	R4, [PC, #140]
0x1DC6	0x6824    LDR	R4, [R4, #0]
0x1DC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x1DCA	0x4825    LDR	R0, [PC, #148]
0x1DCC	0x8800    LDRH	R0, [R0, #0]
0x1DCE	0x1E40    SUBS	R0, R0, #1
0x1DD0	0xB280    UXTH	R0, R0
0x1DD2	0x0A04    LSRS	R4, R0, #8
0x1DD4	0xB2E0    UXTB	R0, R4
0x1DD6	0x4C1F    LDR	R4, [PC, #124]
0x1DD8	0x6824    LDR	R4, [R4, #0]
0x1DDA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x1DDC	0x4820    LDR	R0, [PC, #128]
0x1DDE	0x8800    LDRH	R0, [R0, #0]
0x1DE0	0x1E44    SUBS	R4, R0, #1
0x1DE2	0xB2E0    UXTB	R0, R4
0x1DE4	0x4C1B    LDR	R4, [PC, #108]
0x1DE6	0x6824    LDR	R4, [R4, #0]
0x1DE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x1DEA	0x20B7    MOVS	R0, #183
0x1DEC	0x4C1A    LDR	R4, [PC, #104]
0x1DEE	0x6824    LDR	R4, [R4, #0]
0x1DF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x1DF2	0x2007    MOVS	R0, #7
0x1DF4	0x4C17    LDR	R4, [PC, #92]
0x1DF6	0x6824    LDR	R4, [R4, #0]
0x1DF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x1DFA	0x20B6    MOVS	R0, #182
0x1DFC	0x4C16    LDR	R4, [PC, #88]
0x1DFE	0x6824    LDR	R4, [R4, #0]
0x1E00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x1E02	0x200A    MOVS	R0, #10
0x1E04	0x4C13    LDR	R4, [PC, #76]
0x1E06	0x6824    LDR	R4, [R4, #0]
0x1E08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x1E0A	0x2082    MOVS	R0, #130
0x1E0C	0x4C11    LDR	R4, [PC, #68]
0x1E0E	0x6824    LDR	R4, [R4, #0]
0x1E10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x1E12	0x2027    MOVS	R0, #39
0x1E14	0x4C0F    LDR	R4, [PC, #60]
0x1E16	0x6824    LDR	R4, [R4, #0]
0x1E18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x1E1A	0x2000    MOVS	R0, #0
0x1E1C	0x4C0D    LDR	R4, [PC, #52]
0x1E1E	0x6824    LDR	R4, [R4, #0]
0x1E20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x1E22	0x2011    MOVS	R0, #17
0x1E24	0x4C0C    LDR	R4, [PC, #48]
0x1E26	0x6824    LDR	R4, [R4, #0]
0x1E28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x1E2A	0xF7FEFAC9  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x1E2E	0x2029    MOVS	R0, #41
0x1E30	0x4C09    LDR	R4, [PC, #36]
0x1E32	0x6824    LDR	R4, [R4, #0]
0x1E34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x1E36	0xF7FEFAC3  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x1E3A	0x202C    MOVS	R0, #44
0x1E3C	0x4C06    LDR	R4, [PC, #24]
0x1E3E	0x6824    LDR	R4, [R4, #0]
0x1E40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x1E42	0x2101    MOVS	R1, #1
0x1E44	0xB249    SXTB	R1, R1
0x1E46	0x4807    LDR	R0, [PC, #28]
0x1E48	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x1E4A	0xF8DDE000  LDR	LR, [SP, #0]
0x1E4E	0xB001    ADD	SP, SP, #4
0x1E50	0x4770    BX	LR
0x1E52	0xBF00    NOP
0x1E54	0x00E42000  	_TFT_Write_Command_Ptr+0
0x1E58	0x00E02000  	_TFT_Set_Index_Ptr+0
0x1E5C	0x00C42000  	_TFT_DISP_WIDTH+0
0x1E60	0x00C02000  	_TFT_DISP_HEIGHT+0
0x1E64	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x0470	0xF6460729  MOVW	R7, #26665
0x0474	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x0478	0x1E7F    SUBS	R7, R7, #1
0x047A	0xD1FD    BNE	L_Delay_5ms16
0x047C	0xBF00    NOP
0x047E	0xBF00    NOP
0x0480	0xBF00    NOP
0x0482	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0484	0x4770    BX	LR
; end of _Delay_5ms
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x2BC0	0xB081    SUB	SP, SP, #4
0x2BC2	0xF8CDE000  STR	LR, [SP, #0]
0x2BC6	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x2BCA	0xF3CB0100  UBFX	R1, R11, #0, #1
0x2BCE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x2BD0	0xF2400101  MOVW	R1, #1
0x2BD4	0x4853    LDR	R0, [PC, #332]
0x2BD6	0xF7FFF9D1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x2BDA	0xF3CB0140  UBFX	R1, R11, #1, #1
0x2BDE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x2BE0	0xF2400102  MOVW	R1, #2
0x2BE4	0x484F    LDR	R0, [PC, #316]
0x2BE6	0xF7FFF9C9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x2BEA	0xF3CB0180  UBFX	R1, R11, #2, #1
0x2BEE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x2BF0	0xF2400104  MOVW	R1, #4
0x2BF4	0x484B    LDR	R0, [PC, #300]
0x2BF6	0xF7FFF9C1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x2BFA	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x2BFE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x2C00	0xF2400108  MOVW	R1, #8
0x2C04	0x4847    LDR	R0, [PC, #284]
0x2C06	0xF7FFF9B9  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x2C0A	0xF3CB1100  UBFX	R1, R11, #4, #1
0x2C0E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x2C10	0xF2400110  MOVW	R1, #16
0x2C14	0x4843    LDR	R0, [PC, #268]
0x2C16	0xF7FFF9B1  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x2C1A	0xF2400140  MOVW	R1, #64
0x2C1E	0x4842    LDR	R0, [PC, #264]
0x2C20	0xF7FFF9AC  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x2C24	0xF3CB1140  UBFX	R1, R11, #5, #1
0x2C28	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x2C2A	0xF2400120  MOVW	R1, #32
0x2C2E	0x483D    LDR	R0, [PC, #244]
0x2C30	0xF7FFF9A4  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x2C34	0xF2400180  MOVW	R1, #128
0x2C38	0x483B    LDR	R0, [PC, #236]
0x2C3A	0xF7FFF99F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x2C3E	0xF3CB1180  UBFX	R1, R11, #6, #1
0x2C42	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x2C44	0xF2400140  MOVW	R1, #64
0x2C48	0x4836    LDR	R0, [PC, #216]
0x2C4A	0xF7FFF997  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x2C4E	0xF2401100  MOVW	R1, #256
0x2C52	0x4835    LDR	R0, [PC, #212]
0x2C54	0xF7FFF992  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x2C58	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x2C5C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x2C5E	0xF2400180  MOVW	R1, #128
0x2C62	0x4830    LDR	R0, [PC, #192]
0x2C64	0xF7FFF98A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x2C68	0xF2402100  MOVW	R1, #512
0x2C6C	0x482E    LDR	R0, [PC, #184]
0x2C6E	0xF7FFF985  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x2C72	0xF3CB2100  UBFX	R1, R11, #8, #1
0x2C76	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x2C78	0xF2400101  MOVW	R1, #1
0x2C7C	0x482B    LDR	R0, [PC, #172]
0x2C7E	0xF7FFF97D  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x2C82	0xF2404100  MOVW	R1, #1024
0x2C86	0x4828    LDR	R0, [PC, #160]
0x2C88	0xF7FFF978  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x2C8C	0xF3CB2140  UBFX	R1, R11, #9, #1
0x2C90	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x2C92	0xF2400102  MOVW	R1, #2
0x2C96	0x4825    LDR	R0, [PC, #148]
0x2C98	0xF7FFF970  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x2C9C	0xF2400108  MOVW	R1, #8
0x2CA0	0x4821    LDR	R0, [PC, #132]
0x2CA2	0xF7FFF96B  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x2CA6	0xF3CB2180  UBFX	R1, R11, #10, #1
0x2CAA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x2CAC	0xF2400101  MOVW	R1, #1
0x2CB0	0x481F    LDR	R0, [PC, #124]
0x2CB2	0xF7FFF963  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x2CB6	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x2CBA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x2CBC	0xF2400102  MOVW	R1, #2
0x2CC0	0x481B    LDR	R0, [PC, #108]
0x2CC2	0xF7FFF95B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x2CC6	0xF3CB3100  UBFX	R1, R11, #12, #1
0x2CCA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x2CCC	0xF2400104  MOVW	R1, #4
0x2CD0	0x4817    LDR	R0, [PC, #92]
0x2CD2	0xF7FFF953  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x2CD6	0xF3CB3140  UBFX	R1, R11, #13, #1
0x2CDA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x2CDC	0xF2400108  MOVW	R1, #8
0x2CE0	0x4813    LDR	R0, [PC, #76]
0x2CE2	0xF7FFF94B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x2CE6	0xF3CB3180  UBFX	R1, R11, #14, #1
0x2CEA	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x2CEC	0xF2400110  MOVW	R1, #16
0x2CF0	0x480F    LDR	R0, [PC, #60]
0x2CF2	0xF7FFF943  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x2CF6	0xF2400110  MOVW	R1, #16
0x2CFA	0x480B    LDR	R0, [PC, #44]
0x2CFC	0xF7FFF93E  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x2D00	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x2D04	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x2D06	0xF2400120  MOVW	R1, #32
0x2D0A	0x4809    LDR	R0, [PC, #36]
0x2D0C	0xF7FFF936  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x2D10	0xF2400120  MOVW	R1, #32
0x2D14	0x4804    LDR	R0, [PC, #16]
0x2D16	0xF7FFF931  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x2D1A	0xF8DDE000  LDR	LR, [SP, #0]
0x2D1E	0xB001    ADD	SP, SP, #4
0x2D20	0x4770    BX	LR
0x2D22	0xBF00    NOP
0x2D24	0x00004002  	GPIOA_BASE+0
0x2D28	0x14004002  	GPIOF_BASE+0
0x2D2C	0x04004002  	GPIOB_BASE+0
0x2D30	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1F7C	0xB081    SUB	SP, SP, #4
0x1F7E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x1F82	0xF04F0201  MOV	R2, #1
0x1F86	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1F88	0xF7FEFC4E  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x1F8C	0xF8DDE000  LDR	LR, [SP, #0]
0x1F90	0xB001    ADD	SP, SP, #4
0x1F92	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x2E60	0xB081    SUB	SP, SP, #4
0x2E62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x2E66	0x4907    LDR	R1, [PC, #28]
0x2E68	0x4807    LDR	R0, [PC, #28]
0x2E6A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x2E6C	0x2101    MOVS	R1, #1
0x2E6E	0xB249    SXTB	R1, R1
0x2E70	0x4806    LDR	R0, [PC, #24]
0x2E72	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x2E74	0x4806    LDR	R0, [PC, #24]
0x2E76	0xF7FEFFF7  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x2E7A	0xF8DDE000  LDR	LR, [SP, #0]
0x2E7E	0xB001    ADD	SP, SP, #4
0x2E80	0x4770    BX	LR
0x2E82	0xBF00    NOP
0x2E84	0x052D0000  	_ADC1_Get_Sample+0
0x2E88	0x00B02000  	_ADC_Get_Sample_Ptr+0
0x2E8C	0x08A04247  	RCC_APB2ENRbits+0
0x2E90	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x1E68	0xB086    SUB	SP, SP, #24
0x1E6A	0xF8CDE000  STR	LR, [SP, #0]
0x1E6E	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x1E70	0xA901    ADD	R1, SP, #4
0x1E72	0x4608    MOV	R0, R1
0x1E74	0xF7FEFB08  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x1E78	0x9A04    LDR	R2, [SP, #16]
0x1E7A	0x4939    LDR	R1, [PC, #228]
0x1E7C	0x428A    CMP	R2, R1
0x1E7E	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x1E80	0x2201    MOVS	R2, #1
0x1E82	0xB252    SXTB	R2, R2
0x1E84	0x4937    LDR	R1, [PC, #220]
0x1E86	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x1E88	0x4937    LDR	R1, [PC, #220]
0x1E8A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x1E8C	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x1E8E	0x9A04    LDR	R2, [SP, #16]
0x1E90	0x4936    LDR	R1, [PC, #216]
0x1E92	0x428A    CMP	R2, R1
0x1E94	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x1E96	0x2200    MOVS	R2, #0
0x1E98	0xB252    SXTB	R2, R2
0x1E9A	0x4932    LDR	R1, [PC, #200]
0x1E9C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x1E9E	0x2201    MOVS	R2, #1
0x1EA0	0xB252    SXTB	R2, R2
0x1EA2	0x4931    LDR	R1, [PC, #196]
0x1EA4	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x1EA6	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x1EA8	0x9A04    LDR	R2, [SP, #16]
0x1EAA	0x4931    LDR	R1, [PC, #196]
0x1EAC	0x428A    CMP	R2, R1
0x1EAE	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x1EB0	0x2201    MOVS	R2, #1
0x1EB2	0xB252    SXTB	R2, R2
0x1EB4	0x492B    LDR	R1, [PC, #172]
0x1EB6	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x1EB8	0x2200    MOVS	R2, #0
0x1EBA	0xB252    SXTB	R2, R2
0x1EBC	0x492A    LDR	R1, [PC, #168]
0x1EBE	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x1EC0	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x1EC2	0x2200    MOVS	R2, #0
0x1EC4	0xB252    SXTB	R2, R2
0x1EC6	0x4927    LDR	R1, [PC, #156]
0x1EC8	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x1ECA	0x4927    LDR	R1, [PC, #156]
0x1ECC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x1ECE	0x1D23    ADDS	R3, R4, #4
0x1ED0	0x681A    LDR	R2, [R3, #0]
0x1ED2	0x4928    LDR	R1, [PC, #160]
0x1ED4	0xEA020101  AND	R1, R2, R1, LSL #0
0x1ED8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x1EDA	0xF2040308  ADDW	R3, R4, #8
0x1EDE	0x681A    LDR	R2, [R3, #0]
0x1EE0	0x4925    LDR	R1, [PC, #148]
0x1EE2	0xEA020101  AND	R1, R2, R1, LSL #0
0x1EE6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x1EE8	0x1D23    ADDS	R3, R4, #4
0x1EEA	0x2200    MOVS	R2, #0
0x1EEC	0x6819    LDR	R1, [R3, #0]
0x1EEE	0xF3622108  BFI	R1, R2, #8, #1
0x1EF2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x1EF4	0xF2040308  ADDW	R3, R4, #8
0x1EF8	0x2200    MOVS	R2, #0
0x1EFA	0x6819    LDR	R1, [R3, #0]
0x1EFC	0xF3620141  BFI	R1, R2, #1, #1
0x1F00	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x1F02	0xF2040308  ADDW	R3, R4, #8
0x1F06	0x2200    MOVS	R2, #0
0x1F08	0x6819    LDR	R1, [R3, #0]
0x1F0A	0xF36221CB  BFI	R1, R2, #11, #1
0x1F0E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x1F10	0xF204032C  ADDW	R3, R4, #44
0x1F14	0x2200    MOVS	R2, #0
0x1F16	0x6819    LDR	R1, [R3, #0]
0x1F18	0xF3625114  BFI	R1, R2, #20, #1
0x1F1C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x1F1E	0xF204032C  ADDW	R3, R4, #44
0x1F22	0x2200    MOVS	R2, #0
0x1F24	0x6819    LDR	R1, [R3, #0]
0x1F26	0xF3625155  BFI	R1, R2, #21, #1
0x1F2A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x1F2C	0xF204032C  ADDW	R3, R4, #44
0x1F30	0x2200    MOVS	R2, #0
0x1F32	0x6819    LDR	R1, [R3, #0]
0x1F34	0xF3625196  BFI	R1, R2, #22, #1
0x1F38	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x1F3A	0xF204032C  ADDW	R3, R4, #44
0x1F3E	0x2200    MOVS	R2, #0
0x1F40	0x6819    LDR	R1, [R3, #0]
0x1F42	0xF36251D7  BFI	R1, R2, #23, #1
0x1F46	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x1F48	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x1F4C	0x2201    MOVS	R2, #1
0x1F4E	0x6819    LDR	R1, [R3, #0]
0x1F50	0xF3620100  BFI	R1, R2, #0, #1
0x1F54	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x1F56	0xF8DDE000  LDR	LR, [SP, #0]
0x1F5A	0xB006    ADD	SP, SP, #24
0x1F5C	0x4770    BX	LR
0x1F5E	0xBF00    NOP
0x1F60	0x95000ABA  	#180000000
0x1F64	0x60C04224  	ADC_CCR+0
0x1F68	0x60C44224  	ADC_CCR+0
0x1F6C	0x0E000727  	#120000000
0x1F70	0x87000393  	#60000000
0x1F74	0xFEFFFFF0  	#-983297
0x1F78	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0488	0xB082    SUB	SP, SP, #8
0x048A	0xF8CDE000  STR	LR, [SP, #0]
0x048E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0490	0x4619    MOV	R1, R3
0x0492	0x9101    STR	R1, [SP, #4]
0x0494	0xF7FFFEE6  BL	_Get_Fosc_kHz+0
0x0498	0xF24031E8  MOVW	R1, #1000
0x049C	0xFB00F201  MUL	R2, R0, R1
0x04A0	0x9901    LDR	R1, [SP, #4]
0x04A2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x04A4	0x4917    LDR	R1, [PC, #92]
0x04A6	0x6809    LDR	R1, [R1, #0]
0x04A8	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x04AC	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x04AE	0x4916    LDR	R1, [PC, #88]
0x04B0	0x1889    ADDS	R1, R1, R2
0x04B2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04B4	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x04B6	0x1D1A    ADDS	R2, R3, #4
0x04B8	0x6819    LDR	R1, [R3, #0]
0x04BA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04BC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x04BE	0x4911    LDR	R1, [PC, #68]
0x04C0	0x6809    LDR	R1, [R1, #0]
0x04C2	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x04C6	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x04C8	0x490F    LDR	R1, [PC, #60]
0x04CA	0x1889    ADDS	R1, R1, R2
0x04CC	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04CE	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x04D0	0xF2030208  ADDW	R2, R3, #8
0x04D4	0x1D19    ADDS	R1, R3, #4
0x04D6	0x6809    LDR	R1, [R1, #0]
0x04D8	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04DA	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x04DC	0x4909    LDR	R1, [PC, #36]
0x04DE	0x6809    LDR	R1, [R1, #0]
0x04E0	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x04E4	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x04E6	0x4908    LDR	R1, [PC, #32]
0x04E8	0x1889    ADDS	R1, R1, R2
0x04EA	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x04EC	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x04EE	0xF203020C  ADDW	R2, R3, #12
0x04F2	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x04F4	0x6809    LDR	R1, [R1, #0]
0x04F6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04F8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x04FA	0xF8DDE000  LDR	LR, [SP, #0]
0x04FE	0xB002    ADD	SP, SP, #8
0x0500	0x4770    BX	LR
0x0502	0xBF00    NOP
0x0504	0x38084002  	RCC_CFGR+0
0x0508	0x007E2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0264	0x4801    LDR	R0, [PC, #4]
0x0266	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0268	0x4770    BX	LR
0x026A	0xBF00    NOP
0x026C	0x00B82000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2D74	0xB083    SUB	SP, SP, #12
0x2D76	0xF8CDE000  STR	LR, [SP, #0]
0x2D7A	0xFA1FFB80  UXTH	R11, R0
0x2D7E	0xFA1FFC81  UXTH	R12, R1
0x2D82	0xF88D2004  STRB	R2, [SP, #4]
0x2D86	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x2D8A	0xF2404014  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x2D8E	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x2D92	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x2D96	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x2D9A	0x4A27    LDR	R2, [PC, #156]
0x2D9C	0xB289    UXTH	R1, R1
0x2D9E	0xF7FDFD43  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x2DA2	0x2500    MOVS	R5, #0
0x2DA4	0xB26D    SXTB	R5, R5
0x2DA6	0x4C25    LDR	R4, [PC, #148]
0x2DA8	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x2DAA	0xF2404014  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x2DAE	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x2DB2	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x2DB6	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x2DBA	0x4A1F    LDR	R2, [PC, #124]
0x2DBC	0xB289    UXTH	R1, R1
0x2DBE	0xF7FDFD33  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x2DC2	0x2500    MOVS	R5, #0
0x2DC4	0xB26D    SXTB	R5, R5
0x2DC6	0x4C1E    LDR	R4, [PC, #120]
0x2DC8	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x2DCA	0xF2404014  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x2DCE	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x2DD2	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x2DD6	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x2DDA	0xF04F0241  MOV	R2, #65
0x2DDE	0xB289    UXTH	R1, R1
0x2DE0	0xF7FDFD22  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x2DE4	0xF2404014  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x2DE8	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x2DEC	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x2DF0	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x2DF4	0xF04F0241  MOV	R2, #65
0x2DF8	0xB289    UXTH	R1, R1
0x2DFA	0xF7FDFD15  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x2DFE	0xF2403584  MOVW	R5, #900
0x2E02	0xB22D    SXTH	R5, R5
0x2E04	0x4C0F    LDR	R4, [PC, #60]
0x2E06	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x2E08	0x4C0F    LDR	R4, [PC, #60]
0x2E0A	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x2E0E	0x4C0F    LDR	R4, [PC, #60]
0x2E10	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x2E14	0xF89D5004  LDRB	R5, [SP, #4]
0x2E18	0x4C0D    LDR	R4, [PC, #52]
0x2E1A	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x2E1C	0xF89D5008  LDRB	R5, [SP, #8]
0x2E20	0x4C0C    LDR	R4, [PC, #48]
0x2E22	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x2E24	0x2500    MOVS	R5, #0
0x2E26	0x4C0C    LDR	R4, [PC, #48]
0x2E28	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x2E2A	0x2500    MOVS	R5, #0
0x2E2C	0x4C0B    LDR	R4, [PC, #44]
0x2E2E	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x2E30	0xF8DDE000  LDR	LR, [SP, #0]
0x2E34	0xB003    ADD	SP, SP, #12
0x2E36	0x4770    BX	LR
0x2E38	0x00140008  	#524308
0x2E3C	0x82A04240  	DriveX_Right+0
0x2E40	0x82A44240  	DriveY_Up+0
0x2E44	0x00EE2000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x2E48	0x00F02000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x2E4C	0x00F22000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x2E50	0x00E92000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x2E54	0x00F42000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x2E58	0x00F62000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x2E5C	0x00F82000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x2D64	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x2D66	0x4902    LDR	R1, [PC, #8]
0x2D68	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x2D6A	0xB001    ADD	SP, SP, #4
0x2D6C	0x4770    BX	LR
0x2D6E	0xBF00    NOP
0x2D70	0x00EE2000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x2E94	0xB084    SUB	SP, SP, #16
0x2E96	0xF8CDE000  STR	LR, [SP, #0]
0x2E9A	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x2E9E	0x2200    MOVS	R2, #0
0x2EA0	0xB252    SXTB	R2, R2
0x2EA2	0x491A    LDR	R1, [PC, #104]
0x2EA4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x2EA6	0xF7FEFC1D  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2EAA	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x2EAC	0x4918    LDR	R1, [PC, #96]
0x2EAE	0x8809    LDRH	R1, [R1, #0]
0x2EB0	0x1E4C    SUBS	R4, R1, #1
0x2EB2	0x4918    LDR	R1, [PC, #96]
0x2EB4	0x8809    LDRH	R1, [R1, #0]
0x2EB6	0x1E49    SUBS	R1, R1, #1
0x2EB8	0xB2A3    UXTH	R3, R4
0x2EBA	0xB28A    UXTH	R2, R1
0x2EBC	0x2100    MOVS	R1, #0
0x2EBE	0x2000    MOVS	R0, #0
0x2EC0	0x4C15    LDR	R4, [PC, #84]
0x2EC2	0x6824    LDR	R4, [R4, #0]
0x2EC4	0x47A0    BLX	R4
0x2EC6	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x2EC8	0x2100    MOVS	R1, #0
0x2ECA	0x2000    MOVS	R0, #0
0x2ECC	0x4C13    LDR	R4, [PC, #76]
0x2ECE	0x6824    LDR	R4, [R4, #0]
0x2ED0	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x2ED2	0x4910    LDR	R1, [PC, #64]
0x2ED4	0x880A    LDRH	R2, [R1, #0]
0x2ED6	0x490E    LDR	R1, [PC, #56]
0x2ED8	0x8809    LDRH	R1, [R1, #0]
0x2EDA	0x4351    MULS	R1, R2, R1
0x2EDC	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x2EDE	0x2100    MOVS	R1, #0
0x2EE0	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x2EE2	0x9A02    LDR	R2, [SP, #8]
0x2EE4	0x9901    LDR	R1, [SP, #4]
0x2EE6	0x4291    CMP	R1, R2
0x2EE8	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x2EEA	0xF8BD000C  LDRH	R0, [SP, #12]
0x2EEE	0x4C0C    LDR	R4, [PC, #48]
0x2EF0	0x6824    LDR	R4, [R4, #0]
0x2EF2	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x2EF4	0x9901    LDR	R1, [SP, #4]
0x2EF6	0x1C49    ADDS	R1, R1, #1
0x2EF8	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x2EFA	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x2EFC	0x2201    MOVS	R2, #1
0x2EFE	0xB252    SXTB	R2, R2
0x2F00	0x4902    LDR	R1, [PC, #8]
0x2F02	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x2F04	0xF8DDE000  LDR	LR, [SP, #0]
0x2F08	0xB004    ADD	SP, SP, #16
0x2F0A	0x4770    BX	LR
0x2F0C	0x02BC4242  	TFT_CS+0
0x2F10	0x00C02000  	_TFT_DISP_HEIGHT+0
0x2F14	0x00C42000  	_TFT_DISP_WIDTH+0
0x2F18	0x00C82000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2F1C	0x00CC2000  	_TFT_Set_Address_Ptr+0
0x2F20	0x00D02000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x244C	0xB083    SUB	SP, SP, #12
0x244E	0xF8CDE000  STR	LR, [SP, #0]
0x2452	0xB29E    UXTH	R6, R3
0x2454	0xB293    UXTH	R3, R2
0x2456	0xB28A    UXTH	R2, R1
0x2458	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x245A	0x4C49    LDR	R4, [PC, #292]
0x245C	0x8824    LDRH	R4, [R4, #0]
0x245E	0xF5B47FF0  CMP	R4, #480
0x2462	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x2464	0x4C47    LDR	R4, [PC, #284]
0x2466	0x8824    LDRH	R4, [R4, #0]
0x2468	0xF5B47FF0  CMP	R4, #480
0x246C	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x246E	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x2470	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x2474	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x2478	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x247A	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x247E	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x2482	0x4C41    LDR	R4, [PC, #260]
0x2484	0x7824    LDRB	R4, [R4, #0]
0x2486	0x2C5A    CMP	R4, #90
0x2488	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x248A	0xF7FDFFA7  BL	_Is_TFT_Rotated_180+0
0x248E	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x2490	0xF1A80501  SUB	R5, R8, #1
0x2494	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x2496	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2498	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x249C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x249E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x24A2	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x24A6	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x24AA	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x24AC	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x24B0	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x24B4	0x1E7D    SUBS	R5, R7, #1
0x24B6	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x24B8	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x24BA	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x24BE	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x24C0	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x24C4	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x24C6	0xF7FDFF89  BL	_Is_TFT_Rotated_180+0
0x24CA	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x24CC	0xF1A80501  SUB	R5, R8, #1
0x24D0	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x24D2	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x24D4	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x24D8	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x24DA	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x24DE	0x1E7D    SUBS	R5, R7, #1
0x24E0	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x24E2	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x24E4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x24E8	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x24EA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x24EE	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x24F0	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x24F4	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x24F8	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x24FC	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x2500	0x202A    MOVS	R0, #42
0x2502	0x4C22    LDR	R4, [PC, #136]
0x2504	0x6824    LDR	R4, [R4, #0]
0x2506	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x2508	0xF8BD4004  LDRH	R4, [SP, #4]
0x250C	0x0A24    LSRS	R4, R4, #8
0x250E	0xB2E0    UXTB	R0, R4
0x2510	0x4C1F    LDR	R4, [PC, #124]
0x2512	0x6824    LDR	R4, [R4, #0]
0x2514	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x2516	0xF8BD0004  LDRH	R0, [SP, #4]
0x251A	0x4C1D    LDR	R4, [PC, #116]
0x251C	0x6824    LDR	R4, [R4, #0]
0x251E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x2520	0xF8BD4006  LDRH	R4, [SP, #6]
0x2524	0x0A24    LSRS	R4, R4, #8
0x2526	0xB2E0    UXTB	R0, R4
0x2528	0x4C19    LDR	R4, [PC, #100]
0x252A	0x6824    LDR	R4, [R4, #0]
0x252C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x252E	0xF8BD0006  LDRH	R0, [SP, #6]
0x2532	0x4C17    LDR	R4, [PC, #92]
0x2534	0x6824    LDR	R4, [R4, #0]
0x2536	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x2538	0x202B    MOVS	R0, #43
0x253A	0x4C14    LDR	R4, [PC, #80]
0x253C	0x6824    LDR	R4, [R4, #0]
0x253E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x2540	0xF8BD4008  LDRH	R4, [SP, #8]
0x2544	0x0A24    LSRS	R4, R4, #8
0x2546	0xB2E0    UXTB	R0, R4
0x2548	0x4C11    LDR	R4, [PC, #68]
0x254A	0x6824    LDR	R4, [R4, #0]
0x254C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x254E	0xF8BD0008  LDRH	R0, [SP, #8]
0x2552	0x4C0F    LDR	R4, [PC, #60]
0x2554	0x6824    LDR	R4, [R4, #0]
0x2556	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x2558	0xF8BD400A  LDRH	R4, [SP, #10]
0x255C	0x0A24    LSRS	R4, R4, #8
0x255E	0xB2E0    UXTB	R0, R4
0x2560	0x4C0B    LDR	R4, [PC, #44]
0x2562	0x6824    LDR	R4, [R4, #0]
0x2564	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x2566	0xF8BD000A  LDRH	R0, [SP, #10]
0x256A	0x4C09    LDR	R4, [PC, #36]
0x256C	0x6824    LDR	R4, [R4, #0]
0x256E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x2570	0x202C    MOVS	R0, #44
0x2572	0x4C06    LDR	R4, [PC, #24]
0x2574	0x6824    LDR	R4, [R4, #0]
0x2576	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x2578	0xF8DDE000  LDR	LR, [SP, #0]
0x257C	0xB003    ADD	SP, SP, #12
0x257E	0x4770    BX	LR
0x2580	0x00C42000  	_TFT_DISP_WIDTH+0
0x2584	0x00C02000  	_TFT_DISP_HEIGHT+0
0x2588	0x00912000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x258C	0x00E02000  	_TFT_Set_Index_Ptr+0
0x2590	0x00E42000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x23D4	0xB083    SUB	SP, SP, #12
0x23D6	0xF8CDE000  STR	LR, [SP, #0]
0x23DA	0xF8AD0004  STRH	R0, [SP, #4]
0x23DE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x23E2	0x2002    MOVS	R0, #2
0x23E4	0x4C17    LDR	R4, [PC, #92]
0x23E6	0x6824    LDR	R4, [R4, #0]
0x23E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x23EA	0xF8BD2004  LDRH	R2, [SP, #4]
0x23EE	0x0A14    LSRS	R4, R2, #8
0x23F0	0xB2E0    UXTB	R0, R4
0x23F2	0x4C15    LDR	R4, [PC, #84]
0x23F4	0x6824    LDR	R4, [R4, #0]
0x23F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x23F8	0x2003    MOVS	R0, #3
0x23FA	0x4C12    LDR	R4, [PC, #72]
0x23FC	0x6824    LDR	R4, [R4, #0]
0x23FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x2400	0xF8BD0004  LDRH	R0, [SP, #4]
0x2404	0x4C10    LDR	R4, [PC, #64]
0x2406	0x6824    LDR	R4, [R4, #0]
0x2408	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x240A	0x2006    MOVS	R0, #6
0x240C	0x4C0D    LDR	R4, [PC, #52]
0x240E	0x6824    LDR	R4, [R4, #0]
0x2410	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x2412	0xF8BD2008  LDRH	R2, [SP, #8]
0x2416	0x0A14    LSRS	R4, R2, #8
0x2418	0xB2E0    UXTB	R0, R4
0x241A	0x4C0B    LDR	R4, [PC, #44]
0x241C	0x6824    LDR	R4, [R4, #0]
0x241E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x2420	0x2007    MOVS	R0, #7
0x2422	0x4C08    LDR	R4, [PC, #32]
0x2424	0x6824    LDR	R4, [R4, #0]
0x2426	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x2428	0xF8BD0008  LDRH	R0, [SP, #8]
0x242C	0x4C06    LDR	R4, [PC, #24]
0x242E	0x6824    LDR	R4, [R4, #0]
0x2430	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x2432	0x2022    MOVS	R0, #34
0x2434	0x4C03    LDR	R4, [PC, #12]
0x2436	0x6824    LDR	R4, [R4, #0]
0x2438	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x243A	0xF8DDE000  LDR	LR, [SP, #0]
0x243E	0xB003    ADD	SP, SP, #12
0x2440	0x4770    BX	LR
0x2442	0xBF00    NOP
0x2444	0x00E02000  	_TFT_Set_Index_Ptr+0
0x2448	0x00E42000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x2218	0xB083    SUB	SP, SP, #12
0x221A	0xF8CDE000  STR	LR, [SP, #0]
0x221E	0xF8AD0004  STRH	R0, [SP, #4]
0x2222	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x2226	0x202A    MOVS	R0, #42
0x2228	0x4C13    LDR	R4, [PC, #76]
0x222A	0x6824    LDR	R4, [R4, #0]
0x222C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x222E	0xF8BD2004  LDRH	R2, [SP, #4]
0x2232	0x0A14    LSRS	R4, R2, #8
0x2234	0xB2E0    UXTB	R0, R4
0x2236	0x4C11    LDR	R4, [PC, #68]
0x2238	0x6824    LDR	R4, [R4, #0]
0x223A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x223C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2240	0x4C0E    LDR	R4, [PC, #56]
0x2242	0x6824    LDR	R4, [R4, #0]
0x2244	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x2246	0x202B    MOVS	R0, #43
0x2248	0x4C0B    LDR	R4, [PC, #44]
0x224A	0x6824    LDR	R4, [R4, #0]
0x224C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x224E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2252	0x0A14    LSRS	R4, R2, #8
0x2254	0xB2E0    UXTB	R0, R4
0x2256	0x4C09    LDR	R4, [PC, #36]
0x2258	0x6824    LDR	R4, [R4, #0]
0x225A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x225C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2260	0x4C06    LDR	R4, [PC, #24]
0x2262	0x6824    LDR	R4, [R4, #0]
0x2264	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x2266	0x202C    MOVS	R0, #44
0x2268	0x4C03    LDR	R4, [PC, #12]
0x226A	0x6824    LDR	R4, [R4, #0]
0x226C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x226E	0xF8DDE000  LDR	LR, [SP, #0]
0x2272	0xB003    ADD	SP, SP, #12
0x2274	0x4770    BX	LR
0x2276	0xBF00    NOP
0x2278	0x00E02000  	_TFT_Set_Index_Ptr+0
0x227C	0x00E42000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x2144	0xB083    SUB	SP, SP, #12
0x2146	0xF8CDE000  STR	LR, [SP, #0]
0x214A	0xF8AD0004  STRH	R0, [SP, #4]
0x214E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x2152	0x4A2E    LDR	R2, [PC, #184]
0x2154	0x7812    LDRB	R2, [R2, #0]
0x2156	0x2A5A    CMP	R2, #90
0x2158	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x215A	0x2002    MOVS	R0, #2
0x215C	0x4C2C    LDR	R4, [PC, #176]
0x215E	0x6824    LDR	R4, [R4, #0]
0x2160	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x2162	0xF8BD2004  LDRH	R2, [SP, #4]
0x2166	0x0A14    LSRS	R4, R2, #8
0x2168	0xB2E0    UXTB	R0, R4
0x216A	0x4C2A    LDR	R4, [PC, #168]
0x216C	0x6824    LDR	R4, [R4, #0]
0x216E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x2170	0x2003    MOVS	R0, #3
0x2172	0x4C27    LDR	R4, [PC, #156]
0x2174	0x6824    LDR	R4, [R4, #0]
0x2176	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x2178	0xF8BD0004  LDRH	R0, [SP, #4]
0x217C	0x4C25    LDR	R4, [PC, #148]
0x217E	0x6824    LDR	R4, [R4, #0]
0x2180	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x2182	0x2006    MOVS	R0, #6
0x2184	0x4C22    LDR	R4, [PC, #136]
0x2186	0x6824    LDR	R4, [R4, #0]
0x2188	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x218A	0xF8BD2008  LDRH	R2, [SP, #8]
0x218E	0x0A14    LSRS	R4, R2, #8
0x2190	0xB2E0    UXTB	R0, R4
0x2192	0x4C20    LDR	R4, [PC, #128]
0x2194	0x6824    LDR	R4, [R4, #0]
0x2196	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x2198	0x2007    MOVS	R0, #7
0x219A	0x4C1D    LDR	R4, [PC, #116]
0x219C	0x6824    LDR	R4, [R4, #0]
0x219E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x21A0	0xF8BD0008  LDRH	R0, [SP, #8]
0x21A4	0x4C1B    LDR	R4, [PC, #108]
0x21A6	0x6824    LDR	R4, [R4, #0]
0x21A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x21AA	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x21AC	0x2002    MOVS	R0, #2
0x21AE	0x4C18    LDR	R4, [PC, #96]
0x21B0	0x6824    LDR	R4, [R4, #0]
0x21B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x21B4	0xF8BD2008  LDRH	R2, [SP, #8]
0x21B8	0x0A14    LSRS	R4, R2, #8
0x21BA	0xB2E0    UXTB	R0, R4
0x21BC	0x4C15    LDR	R4, [PC, #84]
0x21BE	0x6824    LDR	R4, [R4, #0]
0x21C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x21C2	0x2003    MOVS	R0, #3
0x21C4	0x4C12    LDR	R4, [PC, #72]
0x21C6	0x6824    LDR	R4, [R4, #0]
0x21C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x21CA	0xF8BD0008  LDRH	R0, [SP, #8]
0x21CE	0x4C11    LDR	R4, [PC, #68]
0x21D0	0x6824    LDR	R4, [R4, #0]
0x21D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x21D4	0x2006    MOVS	R0, #6
0x21D6	0x4C0E    LDR	R4, [PC, #56]
0x21D8	0x6824    LDR	R4, [R4, #0]
0x21DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x21DC	0xF8BD2004  LDRH	R2, [SP, #4]
0x21E0	0x0A14    LSRS	R4, R2, #8
0x21E2	0xB2E0    UXTB	R0, R4
0x21E4	0x4C0B    LDR	R4, [PC, #44]
0x21E6	0x6824    LDR	R4, [R4, #0]
0x21E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x21EA	0x2007    MOVS	R0, #7
0x21EC	0x4C08    LDR	R4, [PC, #32]
0x21EE	0x6824    LDR	R4, [R4, #0]
0x21F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x21F2	0xF8BD0004  LDRH	R0, [SP, #4]
0x21F6	0x4C07    LDR	R4, [PC, #28]
0x21F8	0x6824    LDR	R4, [R4, #0]
0x21FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x21FC	0x2022    MOVS	R0, #34
0x21FE	0x4C04    LDR	R4, [PC, #16]
0x2200	0x6824    LDR	R4, [R4, #0]
0x2202	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x2204	0xF8DDE000  LDR	LR, [SP, #0]
0x2208	0xB003    ADD	SP, SP, #12
0x220A	0x4770    BX	LR
0x220C	0x00912000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2210	0x00E02000  	_TFT_Set_Index_Ptr+0
0x2214	0x00E42000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x20DC	0xB083    SUB	SP, SP, #12
0x20DE	0xF8CDE000  STR	LR, [SP, #0]
0x20E2	0xF8AD0004  STRH	R0, [SP, #4]
0x20E6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x20EA	0x202A    MOVS	R0, #42
0x20EC	0x4C13    LDR	R4, [PC, #76]
0x20EE	0x6824    LDR	R4, [R4, #0]
0x20F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x20F2	0xF8BD2004  LDRH	R2, [SP, #4]
0x20F6	0x0A14    LSRS	R4, R2, #8
0x20F8	0xB2E0    UXTB	R0, R4
0x20FA	0x4C11    LDR	R4, [PC, #68]
0x20FC	0x6824    LDR	R4, [R4, #0]
0x20FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x2100	0xF8BD0004  LDRH	R0, [SP, #4]
0x2104	0x4C0E    LDR	R4, [PC, #56]
0x2106	0x6824    LDR	R4, [R4, #0]
0x2108	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x210A	0x202B    MOVS	R0, #43
0x210C	0x4C0B    LDR	R4, [PC, #44]
0x210E	0x6824    LDR	R4, [R4, #0]
0x2110	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x2112	0xF8BD2008  LDRH	R2, [SP, #8]
0x2116	0x0A14    LSRS	R4, R2, #8
0x2118	0xB2E0    UXTB	R0, R4
0x211A	0x4C09    LDR	R4, [PC, #36]
0x211C	0x6824    LDR	R4, [R4, #0]
0x211E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x2120	0xF8BD0008  LDRH	R0, [SP, #8]
0x2124	0x4C06    LDR	R4, [PC, #24]
0x2126	0x6824    LDR	R4, [R4, #0]
0x2128	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x212A	0x202C    MOVS	R0, #44
0x212C	0x4C03    LDR	R4, [PC, #12]
0x212E	0x6824    LDR	R4, [R4, #0]
0x2130	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x2132	0xF8DDE000  LDR	LR, [SP, #0]
0x2136	0xB003    ADD	SP, SP, #12
0x2138	0x4770    BX	LR
0x213A	0xBF00    NOP
0x213C	0x00E02000  	_TFT_Set_Index_Ptr+0
0x2140	0x00E42000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x2280	0xB083    SUB	SP, SP, #12
0x2282	0xF8CDE000  STR	LR, [SP, #0]
0x2286	0xF8AD0004  STRH	R0, [SP, #4]
0x228A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x228E	0x202A    MOVS	R0, #42
0x2290	0x4C13    LDR	R4, [PC, #76]
0x2292	0x6824    LDR	R4, [R4, #0]
0x2294	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x2296	0xF8BD2004  LDRH	R2, [SP, #4]
0x229A	0x0A14    LSRS	R4, R2, #8
0x229C	0xB2E0    UXTB	R0, R4
0x229E	0x4C11    LDR	R4, [PC, #68]
0x22A0	0x6824    LDR	R4, [R4, #0]
0x22A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x22A4	0xF8BD0004  LDRH	R0, [SP, #4]
0x22A8	0x4C0E    LDR	R4, [PC, #56]
0x22AA	0x6824    LDR	R4, [R4, #0]
0x22AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x22AE	0x202B    MOVS	R0, #43
0x22B0	0x4C0B    LDR	R4, [PC, #44]
0x22B2	0x6824    LDR	R4, [R4, #0]
0x22B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x22B6	0xF8BD2008  LDRH	R2, [SP, #8]
0x22BA	0x0A14    LSRS	R4, R2, #8
0x22BC	0xB2E0    UXTB	R0, R4
0x22BE	0x4C09    LDR	R4, [PC, #36]
0x22C0	0x6824    LDR	R4, [R4, #0]
0x22C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x22C4	0xF8BD0008  LDRH	R0, [SP, #8]
0x22C8	0x4C06    LDR	R4, [PC, #24]
0x22CA	0x6824    LDR	R4, [R4, #0]
0x22CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x22CE	0x202C    MOVS	R0, #44
0x22D0	0x4C03    LDR	R4, [PC, #12]
0x22D2	0x6824    LDR	R4, [R4, #0]
0x22D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x22D6	0xF8DDE000  LDR	LR, [SP, #0]
0x22DA	0xB003    ADD	SP, SP, #12
0x22DC	0x4770    BX	LR
0x22DE	0xBF00    NOP
0x22E0	0x00E02000  	_TFT_Set_Index_Ptr+0
0x22E4	0x00E42000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x236C	0xB083    SUB	SP, SP, #12
0x236E	0xF8CDE000  STR	LR, [SP, #0]
0x2372	0xF8AD0004  STRH	R0, [SP, #4]
0x2376	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x237A	0x202A    MOVS	R0, #42
0x237C	0x4C13    LDR	R4, [PC, #76]
0x237E	0x6824    LDR	R4, [R4, #0]
0x2380	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x2382	0xF8BD2004  LDRH	R2, [SP, #4]
0x2386	0x0A14    LSRS	R4, R2, #8
0x2388	0xB2E0    UXTB	R0, R4
0x238A	0x4C11    LDR	R4, [PC, #68]
0x238C	0x6824    LDR	R4, [R4, #0]
0x238E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x2390	0xF8BD0004  LDRH	R0, [SP, #4]
0x2394	0x4C0E    LDR	R4, [PC, #56]
0x2396	0x6824    LDR	R4, [R4, #0]
0x2398	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x239A	0x202B    MOVS	R0, #43
0x239C	0x4C0B    LDR	R4, [PC, #44]
0x239E	0x6824    LDR	R4, [R4, #0]
0x23A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x23A2	0xF8BD2008  LDRH	R2, [SP, #8]
0x23A6	0x0A14    LSRS	R4, R2, #8
0x23A8	0xB2E0    UXTB	R0, R4
0x23AA	0x4C09    LDR	R4, [PC, #36]
0x23AC	0x6824    LDR	R4, [R4, #0]
0x23AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x23B0	0xF8BD0008  LDRH	R0, [SP, #8]
0x23B4	0x4C06    LDR	R4, [PC, #24]
0x23B6	0x6824    LDR	R4, [R4, #0]
0x23B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x23BA	0x202C    MOVS	R0, #44
0x23BC	0x4C03    LDR	R4, [PC, #12]
0x23BE	0x6824    LDR	R4, [R4, #0]
0x23C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x23C2	0xF8DDE000  LDR	LR, [SP, #0]
0x23C6	0xB003    ADD	SP, SP, #12
0x23C8	0x4770    BX	LR
0x23CA	0xBF00    NOP
0x23CC	0x00E02000  	_TFT_Set_Index_Ptr+0
0x23D0	0x00E42000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x2304	0xB083    SUB	SP, SP, #12
0x2306	0xF8CDE000  STR	LR, [SP, #0]
0x230A	0xF8AD0004  STRH	R0, [SP, #4]
0x230E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x2312	0x202A    MOVS	R0, #42
0x2314	0x4C13    LDR	R4, [PC, #76]
0x2316	0x6824    LDR	R4, [R4, #0]
0x2318	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x231A	0xF8BD2004  LDRH	R2, [SP, #4]
0x231E	0x0A14    LSRS	R4, R2, #8
0x2320	0xB2E0    UXTB	R0, R4
0x2322	0x4C11    LDR	R4, [PC, #68]
0x2324	0x6824    LDR	R4, [R4, #0]
0x2326	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x2328	0xF8BD0004  LDRH	R0, [SP, #4]
0x232C	0x4C0E    LDR	R4, [PC, #56]
0x232E	0x6824    LDR	R4, [R4, #0]
0x2330	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x2332	0x202B    MOVS	R0, #43
0x2334	0x4C0B    LDR	R4, [PC, #44]
0x2336	0x6824    LDR	R4, [R4, #0]
0x2338	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x233A	0xF8BD2008  LDRH	R2, [SP, #8]
0x233E	0x0A14    LSRS	R4, R2, #8
0x2340	0xB2E0    UXTB	R0, R4
0x2342	0x4C09    LDR	R4, [PC, #36]
0x2344	0x6824    LDR	R4, [R4, #0]
0x2346	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x2348	0xF8BD0008  LDRH	R0, [SP, #8]
0x234C	0x4C06    LDR	R4, [PC, #24]
0x234E	0x6824    LDR	R4, [R4, #0]
0x2350	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x2352	0x202C    MOVS	R0, #44
0x2354	0x4C03    LDR	R4, [PC, #12]
0x2356	0x6824    LDR	R4, [R4, #0]
0x2358	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x235A	0xF8DDE000  LDR	LR, [SP, #0]
0x235E	0xB003    ADD	SP, SP, #12
0x2360	0x4770    BX	LR
0x2362	0xBF00    NOP
0x2364	0x00E02000  	_TFT_Set_Index_Ptr+0
0x2368	0x00E42000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x22E8	0xB081    SUB	SP, SP, #4
0x22EA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x22EE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x22F0	0x4803    LDR	R0, [PC, #12]
0x22F2	0xF7FEF90B  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x22F6	0xF8DDE000  LDR	LR, [SP, #0]
0x22FA	0xB001    ADD	SP, SP, #4
0x22FC	0x4770    BX	LR
0x22FE	0xBF00    NOP
0x2300	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x050C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x050E	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0512	0x4601    MOV	R1, R0
0x0514	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0518	0x680B    LDR	R3, [R1, #0]
0x051A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x051E	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0520	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x0522	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0524	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x0526	0xB001    ADD	SP, SP, #4
0x0528	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x0EE0	0xB081    SUB	SP, SP, #4
0x0EE2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x0EE6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0EE8	0x4803    LDR	R0, [PC, #12]
0x0EEA	0xF7FFFB0F  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x0EEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0EF2	0xB001    ADD	SP, SP, #4
0x0EF4	0x4770    BX	LR
0x0EF6	0xBF00    NOP
0x0EF8	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x0DE4	0xB081    SUB	SP, SP, #4
0x0DE6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x0DEA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0DEC	0x4803    LDR	R0, [PC, #12]
0x0DEE	0xF7FFFB8D  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x0DF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DF6	0xB001    ADD	SP, SP, #4
0x0DF8	0x4770    BX	LR
0x0DFA	0xBF00    NOP
0x0DFC	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x0E8C	0xB081    SUB	SP, SP, #4
0x0E8E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x0E92	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0E94	0x4803    LDR	R0, [PC, #12]
0x0E96	0xF7FFFB39  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x0E9A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E9E	0xB001    ADD	SP, SP, #4
0x0EA0	0x4770    BX	LR
0x0EA2	0xBF00    NOP
0x0EA4	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x0EC4	0xB081    SUB	SP, SP, #4
0x0EC6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x0ECA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0ECC	0x4803    LDR	R0, [PC, #12]
0x0ECE	0xF7FFFB1D  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x0ED2	0xF8DDE000  LDR	LR, [SP, #0]
0x0ED6	0xB001    ADD	SP, SP, #4
0x0ED8	0x4770    BX	LR
0x0EDA	0xBF00    NOP
0x0EDC	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x0EA8	0xB081    SUB	SP, SP, #4
0x0EAA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x0EAE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0EB0	0x4803    LDR	R0, [PC, #12]
0x0EB2	0xF7FFFB2B  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x0EB6	0xF8DDE000  LDR	LR, [SP, #0]
0x0EBA	0xB001    ADD	SP, SP, #4
0x0EBC	0x4770    BX	LR
0x0EBE	0xBF00    NOP
0x0EC0	0x14004001  	USART6_SR+0
; end of _UART6_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x0EFC	0xB083    SUB	SP, SP, #12
0x0EFE	0xF8CDE000  STR	LR, [SP, #0]
0x0F02	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x0F06	0x2201    MOVS	R2, #1
0x0F08	0xB252    SXTB	R2, R2
0x0F0A	0x4912    LDR	R1, [PC, #72]
0x0F0C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x0F0E	0xA901    ADD	R1, SP, #4
0x0F10	0x9102    STR	R1, [SP, #8]
0x0F12	0x1C49    ADDS	R1, R1, #1
0x0F14	0x7809    LDRB	R1, [R1, #0]
0x0F16	0xB2C8    UXTB	R0, R1
0x0F18	0xF7FFF936  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x0F1C	0x2200    MOVS	R2, #0
0x0F1E	0xB252    SXTB	R2, R2
0x0F20	0x490D    LDR	R1, [PC, #52]
0x0F22	0x600A    STR	R2, [R1, #0]
0x0F24	0xBF00    NOP
0x0F26	0x2201    MOVS	R2, #1
0x0F28	0xB252    SXTB	R2, R2
0x0F2A	0x490B    LDR	R1, [PC, #44]
0x0F2C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x0F2E	0x9902    LDR	R1, [SP, #8]
0x0F30	0x7809    LDRB	R1, [R1, #0]
0x0F32	0xB2C8    UXTB	R0, R1
0x0F34	0xF7FFF928  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x0F38	0x2200    MOVS	R2, #0
0x0F3A	0xB252    SXTB	R2, R2
0x0F3C	0x4906    LDR	R1, [PC, #24]
0x0F3E	0x600A    STR	R2, [R1, #0]
0x0F40	0xBF00    NOP
0x0F42	0x2201    MOVS	R2, #1
0x0F44	0xB252    SXTB	R2, R2
0x0F46	0x4904    LDR	R1, [PC, #16]
0x0F48	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x0F4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0F4E	0xB003    ADD	SP, SP, #12
0x0F50	0x4770    BX	LR
0x0F52	0xBF00    NOP
0x0F54	0x02B04242  	TFT_RS+0
0x0F58	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x0E60	0x2201    MOVS	R2, #1
0x0E62	0xB252    SXTB	R2, R2
0x0E64	0x4906    LDR	R1, [PC, #24]
0x0E66	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x0E68	0x4906    LDR	R1, [PC, #24]
0x0E6A	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x0E6C	0x2200    MOVS	R2, #0
0x0E6E	0xB252    SXTB	R2, R2
0x0E70	0x4905    LDR	R1, [PC, #20]
0x0E72	0x600A    STR	R2, [R1, #0]
0x0E74	0xBF00    NOP
0x0E76	0x2201    MOVS	R2, #1
0x0E78	0xB252    SXTB	R2, R2
0x0E7A	0x4903    LDR	R1, [PC, #12]
0x0E7C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x0E7E	0x4770    BX	LR
0x0E80	0x02B04242  	TFT_RS+0
0x0E84	0x10144002  	TFT_DataPort+0
0x0E88	0x02AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x0E00	0xB081    SUB	SP, SP, #4
0x0E02	0xF8CDE000  STR	LR, [SP, #0]
0x0E06	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x0E08	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x0E0A	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x0E0C	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0E0E	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x0E10	0x09E1    LSRS	R1, R4, #7
0x0E12	0xB2C9    UXTB	R1, R1
0x0E14	0x2901    CMP	R1, #1
0x0E16	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x0E18	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0E1A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x0E1C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x0E1E	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0E20	0xF7FFFF9C  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x0E24	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x0E26	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x0E28	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0E2A	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x0E2C	0x09E1    LSRS	R1, R4, #7
0x0E2E	0xB2C9    UXTB	R1, R1
0x0E30	0x2901    CMP	R1, #1
0x0E32	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x0E34	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0E36	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x0E38	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x0E3A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0E3C	0xF7FFFF8E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x0E40	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x0E42	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x0E44	0x09D9    LSRS	R1, R3, #7
0x0E46	0xB2C9    UXTB	R1, R1
0x0E48	0x2901    CMP	R1, #1
0x0E4A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x0E4C	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x0E4E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x0E50	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x0E52	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0E54	0xF7FFFF82  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x0E58	0xF8DDE000  LDR	LR, [SP, #0]
0x0E5C	0xB001    ADD	SP, SP, #4
0x0E5E	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x16E4	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x16E6	0x4802    LDR	R0, [PC, #8]
0x16E8	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x16EA	0xB001    ADD	SP, SP, #4
0x16EC	0x4770    BX	LR
0x16EE	0xBF00    NOP
0x16F0	0x008E2000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TP_TFT_Calibrate_Min:
;__Lib_TouchPanel_TFT.c, 238 :: 		
0x2F40	0xB081    SUB	SP, SP, #4
0x2F42	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 239 :: 		
L_TP_TFT_Calibrate_Min17:
0x2F46	0xF7FEFB89  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x2F4A	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Min18
;__Lib_TouchPanel_TFT.c, 240 :: 		
0x2F4C	0xE7FB    B	L_TP_TFT_Calibrate_Min17
L_TP_TFT_Calibrate_Min18:
;__Lib_TouchPanel_TFT.c, 241 :: 		
0x2F4E	0xF7FEFBF1  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x2F52	0x4905    LDR	R1, [PC, #20]
0x2F54	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 242 :: 		
0x2F56	0xF7FEFBCD  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x2F5A	0x4904    LDR	R1, [PC, #16]
0x2F5C	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 243 :: 		
L_end_TP_TFT_Calibrate_Min:
0x2F5E	0xF8DDE000  LDR	LR, [SP, #0]
0x2F62	0xB001    ADD	SP, SP, #4
0x2F64	0x4770    BX	LR
0x2F66	0xBF00    NOP
0x2F68	0x00FA2000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x2F6C	0x00FC2000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
; end of _TP_TFT_Calibrate_Min
__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal:
;__Lib_TouchPanel_TFT.c, 216 :: 		
0x165C	0xB082    SUB	SP, SP, #8
0x165E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 221 :: 		
0x1662	0x2100    MOVS	R1, #0
0x1664	0xB249    SXTB	R1, R1
0x1666	0x481A    LDR	R0, [PC, #104]
0x1668	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 222 :: 		
0x166A	0x481A    LDR	R0, [PC, #104]
0x166C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 224 :: 		
0x166E	0xF7FEFEFF  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 226 :: 		
0x1672	0x4819    LDR	R0, [PC, #100]
0x1674	0x7804    LDRB	R4, [R0, #0]
0x1676	0xB2A0    UXTH	R0, R4
0x1678	0x4C18    LDR	R4, [PC, #96]
0x167A	0x6824    LDR	R4, [R4, #0]
0x167C	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 227 :: 		
0x167E	0x4918    LDR	R1, [PC, #96]
0x1680	0xF9B11000  LDRSH	R1, [R1, #0]
0x1684	0xB200    SXTH	R0, R0
0x1686	0x4288    CMP	R0, R1
0x1688	0xF2400000  MOVW	R0, #0
0x168C	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48
0x168E	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48:
; result start address is: 8 (R2)
0x1690	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 230 :: 		
0x1692	0xF7FEFF59  BL	_Delay_1ms+0
0x1696	0xF7FEFF57  BL	_Delay_1ms+0
;__Lib_TouchPanel_TFT.c, 232 :: 		
0x169A	0x480F    LDR	R0, [PC, #60]
0x169C	0x7804    LDRB	R4, [R0, #0]
0x169E	0xF88D2004  STRB	R2, [SP, #4]
0x16A2	0xB2A0    UXTH	R0, R4
0x16A4	0x4C0D    LDR	R4, [PC, #52]
0x16A6	0x6824    LDR	R4, [R4, #0]
0x16A8	0x47A0    BLX	R4
0x16AA	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 233 :: 		
0x16AE	0x490C    LDR	R1, [PC, #48]
0x16B0	0xF9B11000  LDRSH	R1, [R1, #0]
0x16B4	0xB200    SXTH	R0, R0
0x16B6	0x4288    CMP	R0, R1
0x16B8	0xF2400000  MOVW	R0, #0
0x16BC	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49
0x16BE	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49:
0x16C0	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 234 :: 		
0x16C4	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 235 :: 		
L_end_TP_TFT_Press_Detect_Cal:
0x16C6	0xF8DDE000  LDR	LR, [SP, #0]
0x16CA	0xB002    ADD	SP, SP, #8
0x16CC	0x4770    BX	LR
0x16CE	0xBF00    NOP
0x16D0	0x82A04240  	DriveX_Right+0
0x16D4	0x82A44240  	DriveY_Up+0
0x16D8	0x00F42000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x16DC	0x00B02000  	_ADC_Get_Sample_Ptr+0
0x16E0	0x00EE2000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x052C	0xB081    SUB	SP, SP, #4
0x052E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x0532	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0534	0x4803    LDR	R0, [PC, #12]
0x0536	0xF7FFFE9B  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x053A	0xF8DDE000  LDR	LR, [SP, #0]
0x053E	0xB001    ADD	SP, SP, #4
0x0540	0x4770    BX	LR
0x0542	0xBF00    NOP
0x0544	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x0270	0xB081    SUB	SP, SP, #4
0x0272	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x0276	0xF2000434  ADDW	R4, R0, #52
0x027A	0x090A    LSRS	R2, R1, #4
0x027C	0xB292    UXTH	R2, R2
0x027E	0xB293    UXTH	R3, R2
0x0280	0x6822    LDR	R2, [R4, #0]
0x0282	0xF3631204  BFI	R2, R3, #4, #1
0x0286	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x0288	0xF2000434  ADDW	R4, R0, #52
0x028C	0x08CA    LSRS	R2, R1, #3
0x028E	0xB292    UXTH	R2, R2
0x0290	0xB293    UXTH	R3, R2
0x0292	0x6822    LDR	R2, [R4, #0]
0x0294	0xF36302C3  BFI	R2, R3, #3, #1
0x0298	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x029A	0xF2000434  ADDW	R4, R0, #52
0x029E	0x088A    LSRS	R2, R1, #2
0x02A0	0xB292    UXTH	R2, R2
0x02A2	0xB293    UXTH	R3, R2
0x02A4	0x6822    LDR	R2, [R4, #0]
0x02A6	0xF3630282  BFI	R2, R3, #2, #1
0x02AA	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x02AC	0xF2000434  ADDW	R4, R0, #52
0x02B0	0x084A    LSRS	R2, R1, #1
0x02B2	0xB292    UXTH	R2, R2
0x02B4	0xB293    UXTH	R3, R2
0x02B6	0x6822    LDR	R2, [R4, #0]
0x02B8	0xF3630241  BFI	R2, R3, #1, #1
0x02BC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x02BE	0xF2000434  ADDW	R4, R0, #52
0x02C2	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x02C4	0x6822    LDR	R2, [R4, #0]
0x02C6	0xF3630200  BFI	R2, R3, #0, #1
0x02CA	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x02CC	0xF2000408  ADDW	R4, R0, #8
0x02D0	0x2301    MOVS	R3, #1
0x02D2	0x6822    LDR	R2, [R4, #0]
0x02D4	0xF363729E  BFI	R2, R3, #30, #1
0x02D8	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x02DA	0xF000F80D  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x02DE	0x6803    LDR	R3, [R0, #0]
0x02E0	0xF3C30240  UBFX	R2, R3, #1, #1
0x02E4	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x02E6	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x02E8	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x02EC	0x6812    LDR	R2, [R2, #0]
0x02EE	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x02F0	0xF8DDE000  LDR	LR, [SP, #0]
0x02F4	0xB001    ADD	SP, SP, #4
0x02F6	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_ADC2_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 262 :: 		
; channel start address is: 0 (R0)
0x0580	0xB081    SUB	SP, SP, #4
0x0582	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 263 :: 		
0x0586	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0588	0x4803    LDR	R0, [PC, #12]
0x058A	0xF7FFFE71  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 270 :: 		
L_end_ADC2_Get_Sample:
0x058E	0xF8DDE000  LDR	LR, [SP, #0]
0x0592	0xB001    ADD	SP, SP, #4
0x0594	0x4770    BX	LR
0x0596	0xBF00    NOP
0x0598	0x21004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_ADC3_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 345 :: 		
; channel start address is: 0 (R0)
0x0564	0xB081    SUB	SP, SP, #4
0x0566	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 346 :: 		
0x056A	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x056C	0x4803    LDR	R0, [PC, #12]
0x056E	0xF7FFFE7F  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 353 :: 		
L_end_ADC3_Get_Sample:
0x0572	0xF8DDE000  LDR	LR, [SP, #0]
0x0576	0xB001    ADD	SP, SP, #4
0x0578	0x4770    BX	LR
0x057A	0xBF00    NOP
0x057C	0x22004001  	ADC3_SR+0
; end of _ADC3_Get_Sample
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0548	0xF24147D3  MOVW	R7, #5331
0x054C	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x0550	0x1E7F    SUBS	R7, R7, #1
0x0552	0xD1FD    BNE	L_Delay_1ms14
0x0554	0xBF00    NOP
0x0556	0xBF00    NOP
0x0558	0xBF00    NOP
0x055A	0xBF00    NOP
0x055C	0xBF00    NOP
0x055E	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0560	0x4770    BX	LR
; end of _Delay_1ms
__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal:
;__Lib_TouchPanel_TFT.c, 193 :: 		
0x1734	0xB081    SUB	SP, SP, #4
0x1736	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 196 :: 		
0x173A	0x2101    MOVS	R1, #1
0x173C	0xB249    SXTB	R1, R1
0x173E	0x4809    LDR	R0, [PC, #36]
0x1740	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 197 :: 		
0x1742	0x2100    MOVS	R1, #0
0x1744	0xB249    SXTB	R1, R1
0x1746	0x4808    LDR	R0, [PC, #32]
0x1748	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 199 :: 		
0x174A	0xF7FEFE91  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 201 :: 		
0x174E	0x4807    LDR	R0, [PC, #28]
0x1750	0x7804    LDRB	R4, [R0, #0]
0x1752	0xB2A0    UXTH	R0, R4
0x1754	0x4C06    LDR	R4, [PC, #24]
0x1756	0x6824    LDR	R4, [R4, #0]
0x1758	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 202 :: 		
;__Lib_TouchPanel_TFT.c, 203 :: 		
L_end_TP_TFT_GetX_Cal:
0x175A	0xF8DDE000  LDR	LR, [SP, #0]
0x175E	0xB001    ADD	SP, SP, #4
0x1760	0x4770    BX	LR
0x1762	0xBF00    NOP
0x1764	0x82A04240  	DriveX_Right+0
0x1768	0x82A44240  	DriveY_Up+0
0x176C	0x00E92000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x1770	0x00B02000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal:
;__Lib_TouchPanel_TFT.c, 205 :: 		
0x16F4	0xB081    SUB	SP, SP, #4
0x16F6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 208 :: 		
0x16FA	0x2100    MOVS	R1, #0
0x16FC	0xB249    SXTB	R1, R1
0x16FE	0x4809    LDR	R0, [PC, #36]
0x1700	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 209 :: 		
0x1702	0x2101    MOVS	R1, #1
0x1704	0xB249    SXTB	R1, R1
0x1706	0x4808    LDR	R0, [PC, #32]
0x1708	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 210 :: 		
0x170A	0xF7FEFEB1  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 212 :: 		
0x170E	0x4807    LDR	R0, [PC, #28]
0x1710	0x7804    LDRB	R4, [R0, #0]
0x1712	0xB2A0    UXTH	R0, R4
0x1714	0x4C06    LDR	R4, [PC, #24]
0x1716	0x6824    LDR	R4, [R4, #0]
0x1718	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 213 :: 		
;__Lib_TouchPanel_TFT.c, 214 :: 		
L_end_TP_TFT_GetY_Cal:
0x171A	0xF8DDE000  LDR	LR, [SP, #0]
0x171E	0xB001    ADD	SP, SP, #4
0x1720	0x4770    BX	LR
0x1722	0xBF00    NOP
0x1724	0x82A04240  	DriveX_Right+0
0x1728	0x82A44240  	DriveY_Up+0
0x172C	0x00F42000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x1730	0x00B02000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
_TP_TFT_Calibrate_Max:
;__Lib_TouchPanel_TFT.c, 246 :: 		
0x2D34	0xB081    SUB	SP, SP, #4
0x2D36	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 247 :: 		
L_TP_TFT_Calibrate_Max19:
0x2D3A	0xF7FEFC8F  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x2D3E	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Max20
;__Lib_TouchPanel_TFT.c, 248 :: 		
0x2D40	0xE7FB    B	L_TP_TFT_Calibrate_Max19
L_TP_TFT_Calibrate_Max20:
;__Lib_TouchPanel_TFT.c, 249 :: 		
0x2D42	0xF7FEFCF7  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x2D46	0x4905    LDR	R1, [PC, #20]
0x2D48	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 250 :: 		
0x2D4A	0xF7FEFCD3  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x2D4E	0x4904    LDR	R1, [PC, #16]
0x2D50	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 251 :: 		
L_end_TP_TFT_Calibrate_Max:
0x2D52	0xF8DDE000  LDR	LR, [SP, #0]
0x2D56	0xB001    ADD	SP, SP, #4
0x2D58	0x4770    BX	LR
0x2D5A	0xBF00    NOP
0x2D5C	0x00EA2000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x2D60	0x00EC2000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
; end of _TP_TFT_Calibrate_Max
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x34D0	0xB081    SUB	SP, SP, #4
0x34D2	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x34D6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x34D8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x34DA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x34DC	0xB408    PUSH	(R3)
0x34DE	0xB293    UXTH	R3, R2
0x34E0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x34E2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x34E4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x34E6	0xF7FFFD43  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x34EA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x34EC	0xF8DDE000  LDR	LR, [SP, #0]
0x34F0	0xB001    ADD	SP, SP, #4
0x34F2	0x4770    BX	LR
0x34F4	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x2F70	0xB08B    SUB	SP, SP, #44
0x2F72	0xF8CDE000  STR	LR, [SP, #0]
0x2F76	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x2F78	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x2F7C	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x2F7E	0xAC06    ADD	R4, SP, #24
0x2F80	0xF8AD3004  STRH	R3, [SP, #4]
0x2F84	0xF8AD2008  STRH	R2, [SP, #8]
0x2F88	0x9103    STR	R1, [SP, #12]
0x2F8A	0x9004    STR	R0, [SP, #16]
0x2F8C	0x4620    MOV	R0, R4
0x2F8E	0xF7FDFA7B  BL	_RCC_GetClocksFrequency+0
0x2F92	0x9804    LDR	R0, [SP, #16]
0x2F94	0x9903    LDR	R1, [SP, #12]
0x2F96	0xF8BD2008  LDRH	R2, [SP, #8]
0x2F9A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x2F9E	0x4C71    LDR	R4, [PC, #452]
0x2FA0	0x42A0    CMP	R0, R4
0x2FA2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x2FA4	0x2501    MOVS	R5, #1
0x2FA6	0xB26D    SXTB	R5, R5
0x2FA8	0x4C6F    LDR	R4, [PC, #444]
0x2FAA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x2FAC	0x4D6F    LDR	R5, [PC, #444]
0x2FAE	0x4C70    LDR	R4, [PC, #448]
0x2FB0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x2FB2	0x4D70    LDR	R5, [PC, #448]
0x2FB4	0x4C70    LDR	R4, [PC, #448]
0x2FB6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x2FB8	0x4D70    LDR	R5, [PC, #448]
0x2FBA	0x4C71    LDR	R4, [PC, #452]
0x2FBC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x2FBE	0x4D71    LDR	R5, [PC, #452]
0x2FC0	0x4C71    LDR	R4, [PC, #452]
0x2FC2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x2FC4	0x9C09    LDR	R4, [SP, #36]
0x2FC6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x2FC8	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x2FCA	0x4C70    LDR	R4, [PC, #448]
0x2FCC	0x42A0    CMP	R0, R4
0x2FCE	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x2FD0	0x2501    MOVS	R5, #1
0x2FD2	0xB26D    SXTB	R5, R5
0x2FD4	0x4C6E    LDR	R4, [PC, #440]
0x2FD6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x2FD8	0x4D6E    LDR	R5, [PC, #440]
0x2FDA	0x4C65    LDR	R4, [PC, #404]
0x2FDC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x2FDE	0x4D6E    LDR	R5, [PC, #440]
0x2FE0	0x4C65    LDR	R4, [PC, #404]
0x2FE2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x2FE4	0x4D6D    LDR	R5, [PC, #436]
0x2FE6	0x4C66    LDR	R4, [PC, #408]
0x2FE8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x2FEA	0x4D6D    LDR	R5, [PC, #436]
0x2FEC	0x4C66    LDR	R4, [PC, #408]
0x2FEE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x2FF0	0x9C08    LDR	R4, [SP, #32]
0x2FF2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x2FF4	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x2FF6	0x4C6B    LDR	R4, [PC, #428]
0x2FF8	0x42A0    CMP	R0, R4
0x2FFA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x2FFC	0x2501    MOVS	R5, #1
0x2FFE	0xB26D    SXTB	R5, R5
0x3000	0x4C69    LDR	R4, [PC, #420]
0x3002	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x3004	0x4D69    LDR	R5, [PC, #420]
0x3006	0x4C5A    LDR	R4, [PC, #360]
0x3008	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x300A	0x4D69    LDR	R5, [PC, #420]
0x300C	0x4C5A    LDR	R4, [PC, #360]
0x300E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x3010	0x4D68    LDR	R5, [PC, #416]
0x3012	0x4C5B    LDR	R4, [PC, #364]
0x3014	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x3016	0x4D68    LDR	R5, [PC, #416]
0x3018	0x4C5B    LDR	R4, [PC, #364]
0x301A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x301C	0x9C08    LDR	R4, [SP, #32]
0x301E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x3020	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x3022	0x4C66    LDR	R4, [PC, #408]
0x3024	0x42A0    CMP	R0, R4
0x3026	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x3028	0x2501    MOVS	R5, #1
0x302A	0xB26D    SXTB	R5, R5
0x302C	0x4C64    LDR	R4, [PC, #400]
0x302E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x3030	0x4D64    LDR	R5, [PC, #400]
0x3032	0x4C4F    LDR	R4, [PC, #316]
0x3034	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x3036	0x4D64    LDR	R5, [PC, #400]
0x3038	0x4C4F    LDR	R4, [PC, #316]
0x303A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x303C	0x4D63    LDR	R5, [PC, #396]
0x303E	0x4C50    LDR	R4, [PC, #320]
0x3040	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x3042	0x4D63    LDR	R5, [PC, #396]
0x3044	0x4C50    LDR	R4, [PC, #320]
0x3046	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x3048	0x9C08    LDR	R4, [SP, #32]
0x304A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x304C	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x304E	0x4C61    LDR	R4, [PC, #388]
0x3050	0x42A0    CMP	R0, R4
0x3052	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x3054	0x2501    MOVS	R5, #1
0x3056	0xB26D    SXTB	R5, R5
0x3058	0x4C5F    LDR	R4, [PC, #380]
0x305A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x305C	0x4D5F    LDR	R5, [PC, #380]
0x305E	0x4C44    LDR	R4, [PC, #272]
0x3060	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x3062	0x4D5F    LDR	R5, [PC, #380]
0x3064	0x4C44    LDR	R4, [PC, #272]
0x3066	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x3068	0x4D5E    LDR	R5, [PC, #376]
0x306A	0x4C45    LDR	R4, [PC, #276]
0x306C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x306E	0x4D5E    LDR	R5, [PC, #376]
0x3070	0x4C45    LDR	R4, [PC, #276]
0x3072	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x3074	0x9C08    LDR	R4, [SP, #32]
0x3076	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x3078	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x307A	0x4C5C    LDR	R4, [PC, #368]
0x307C	0x42A0    CMP	R0, R4
0x307E	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x3080	0x2501    MOVS	R5, #1
0x3082	0xB26D    SXTB	R5, R5
0x3084	0x4C5A    LDR	R4, [PC, #360]
0x3086	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x3088	0x4D5A    LDR	R5, [PC, #360]
0x308A	0x4C39    LDR	R4, [PC, #228]
0x308C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x308E	0x4D5A    LDR	R5, [PC, #360]
0x3090	0x4C39    LDR	R4, [PC, #228]
0x3092	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x3094	0x4D59    LDR	R5, [PC, #356]
0x3096	0x4C3A    LDR	R4, [PC, #232]
0x3098	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x309A	0x4D59    LDR	R5, [PC, #356]
0x309C	0x4C3A    LDR	R4, [PC, #232]
0x309E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x30A0	0x9C09    LDR	R4, [SP, #36]
0x30A2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x30A4	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x30A8	0xF8AD2008  STRH	R2, [SP, #8]
0x30AC	0x9103    STR	R1, [SP, #12]
0x30AE	0x9004    STR	R0, [SP, #16]
0x30B0	0x4630    MOV	R0, R6
0x30B2	0xF7FEFAAF  BL	_GPIO_Alternate_Function_Enable+0
0x30B6	0x9804    LDR	R0, [SP, #16]
0x30B8	0x9903    LDR	R1, [SP, #12]
0x30BA	0xF8BD2008  LDRH	R2, [SP, #8]
0x30BE	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x30C2	0xF2000510  ADDW	R5, R0, #16
0x30C6	0x2400    MOVS	R4, #0
0x30C8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x30CA	0xF2000510  ADDW	R5, R0, #16
0x30CE	0x682C    LDR	R4, [R5, #0]
0x30D0	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x30D2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x30D4	0xF200050C  ADDW	R5, R0, #12
0x30D8	0x2400    MOVS	R4, #0
0x30DA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x30DC	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x30DE	0xF4426280  ORR	R2, R2, #1024
0x30E2	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x30E4	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x30E6	0xF200050C  ADDW	R5, R0, #12
0x30EA	0x682C    LDR	R4, [R5, #0]
0x30EC	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x30EE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x30F0	0xF200060C  ADDW	R6, R0, #12
0x30F4	0x2501    MOVS	R5, #1
0x30F6	0x6834    LDR	R4, [R6, #0]
0x30F8	0xF365344D  BFI	R4, R5, #13, #1
0x30FC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x30FE	0xF200060C  ADDW	R6, R0, #12
0x3102	0x2501    MOVS	R5, #1
0x3104	0x6834    LDR	R4, [R6, #0]
0x3106	0xF36504C3  BFI	R4, R5, #3, #1
0x310A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x310C	0xF200060C  ADDW	R6, R0, #12
0x3110	0x2501    MOVS	R5, #1
0x3112	0x6834    LDR	R4, [R6, #0]
0x3114	0xF3650482  BFI	R4, R5, #2, #1
0x3118	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x311A	0xF2000514  ADDW	R5, R0, #20
0x311E	0x2400    MOVS	R4, #0
0x3120	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x3122	0x9D05    LDR	R5, [SP, #20]
0x3124	0x2419    MOVS	R4, #25
0x3126	0x4365    MULS	R5, R4, R5
0x3128	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x312A	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x312E	0x2464    MOVS	R4, #100
0x3130	0xFBB7F4F4  UDIV	R4, R7, R4
0x3134	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x3136	0x0935    LSRS	R5, R6, #4
0x3138	0x2464    MOVS	R4, #100
0x313A	0x436C    MULS	R4, R5, R4
0x313C	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x313E	0x0124    LSLS	R4, R4, #4
0x3140	0xF2040532  ADDW	R5, R4, #50
0x3144	0x2464    MOVS	R4, #100
0x3146	0xFBB5F4F4  UDIV	R4, R5, R4
0x314A	0xF004040F  AND	R4, R4, #15
0x314E	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x3152	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x3156	0xB2A4    UXTH	R4, R4
0x3158	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x315A	0xF8DDE000  LDR	LR, [SP, #0]
0x315E	0xB00B    ADD	SP, SP, #44
0x3160	0x4770    BX	LR
0x3162	0xBF00    NOP
0x3164	0x10004001  	USART1_SR+0
0x3168	0x08904247  	RCC_APB2ENR+0
0x316C	0x22E90000  	_UART1_Write+0
0x3170	0x01002000  	_UART_Wr_Ptr+0
0x3174	0xFFFFFFFF  	_UART1_Read+0
0x3178	0x01042000  	_UART_Rd_Ptr+0
0x317C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x3180	0x01082000  	_UART_Rdy_Ptr+0
0x3184	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x3188	0x010C2000  	_UART_Tx_Idle_Ptr+0
0x318C	0x44004000  	USART2_SR+0
0x3190	0x08444247  	RCC_APB1ENR+0
0x3194	0x0EE10000  	_UART2_Write+0
0x3198	0xFFFFFFFF  	_UART2_Read+0
0x319C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x31A0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x31A4	0x48004000  	USART3_SR+0
0x31A8	0x08484247  	RCC_APB1ENR+0
0x31AC	0x0DE50000  	_UART3_Write+0
0x31B0	0x37790000  	_UART3_Read+0
0x31B4	0x37610000  	_UART3_Data_Ready+0
0x31B8	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x31BC	0x4C004000  	UART4_SR+0
0x31C0	0x084C4247  	RCC_APB1ENR+0
0x31C4	0x0E8D0000  	_UART4_Write+0
0x31C8	0xFFFFFFFF  	_UART4_Read+0
0x31CC	0xFFFFFFFF  	_UART4_Data_Ready+0
0x31D0	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x31D4	0x50004000  	UART5_SR+0
0x31D8	0x08504247  	RCC_APB1ENR+0
0x31DC	0x0EC50000  	_UART5_Write+0
0x31E0	0xFFFFFFFF  	_UART5_Read+0
0x31E4	0xFFFFFFFF  	_UART5_Data_Ready+0
0x31E8	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x31EC	0x14004001  	USART6_SR+0
0x31F0	0x08944247  	RCC_APB2ENR+0
0x31F4	0x0EA90000  	_UART6_Write+0
0x31F8	0xFFFFFFFF  	_UART6_Read+0
0x31FC	0xFFFFFFFF  	_UART6_Data_Ready+0
0x3200	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x1614	0xB083    SUB	SP, SP, #12
0x1616	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x161A	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x161C	0x00A1    LSLS	R1, R4, #2
0x161E	0x1841    ADDS	R1, R0, R1
0x1620	0x6809    LDR	R1, [R1, #0]
0x1622	0xF1B13FFF  CMP	R1, #-1
0x1626	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x1628	0xF2000134  ADDW	R1, R0, #52
0x162C	0x00A3    LSLS	R3, R4, #2
0x162E	0x18C9    ADDS	R1, R1, R3
0x1630	0x6809    LDR	R1, [R1, #0]
0x1632	0x460A    MOV	R2, R1
0x1634	0x18C1    ADDS	R1, R0, R3
0x1636	0x6809    LDR	R1, [R1, #0]
0x1638	0x9001    STR	R0, [SP, #4]
0x163A	0xF8AD4008  STRH	R4, [SP, #8]
0x163E	0x4608    MOV	R0, R1
0x1640	0x4611    MOV	R1, R2
0x1642	0xF7FFFA69  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x1646	0xF8BD4008  LDRH	R4, [SP, #8]
0x164A	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x164C	0x1C64    ADDS	R4, R4, #1
0x164E	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x1650	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x1652	0xF8DDE000  LDR	LR, [SP, #0]
0x1656	0xB003    ADD	SP, SP, #12
0x1658	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0B18	0xB083    SUB	SP, SP, #12
0x0B1A	0xF8CDE000  STR	LR, [SP, #0]
0x0B1E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0B20	0xF00403FF  AND	R3, R4, #255
0x0B24	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0B26	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0B28	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0B2C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0B2E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0B30	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0B34	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x0B36	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0B38	0x4A2D    LDR	R2, [PC, #180]
0x0B3A	0x9202    STR	R2, [SP, #8]
0x0B3C	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x0B3E	0x4A2D    LDR	R2, [PC, #180]
0x0B40	0x9202    STR	R2, [SP, #8]
0x0B42	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0B44	0x4A2C    LDR	R2, [PC, #176]
0x0B46	0x9202    STR	R2, [SP, #8]
0x0B48	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x0B4A	0x4A2C    LDR	R2, [PC, #176]
0x0B4C	0x9202    STR	R2, [SP, #8]
0x0B4E	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x0B50	0x4A2B    LDR	R2, [PC, #172]
0x0B52	0x9202    STR	R2, [SP, #8]
0x0B54	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x0B56	0x4A2B    LDR	R2, [PC, #172]
0x0B58	0x9202    STR	R2, [SP, #8]
0x0B5A	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x0B5C	0x4A2A    LDR	R2, [PC, #168]
0x0B5E	0x9202    STR	R2, [SP, #8]
0x0B60	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x0B62	0x4A2A    LDR	R2, [PC, #168]
0x0B64	0x9202    STR	R2, [SP, #8]
0x0B66	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x0B68	0x4A29    LDR	R2, [PC, #164]
0x0B6A	0x9202    STR	R2, [SP, #8]
0x0B6C	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x0B6E	0x2800    CMP	R0, #0
0x0B70	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x0B72	0x2801    CMP	R0, #1
0x0B74	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x0B76	0x2802    CMP	R0, #2
0x0B78	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x0B7A	0x2803    CMP	R0, #3
0x0B7C	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x0B7E	0x2804    CMP	R0, #4
0x0B80	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x0B82	0x2805    CMP	R0, #5
0x0B84	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x0B86	0x2806    CMP	R0, #6
0x0B88	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x0B8A	0x2807    CMP	R0, #7
0x0B8C	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x0B8E	0x2808    CMP	R0, #8
0x0B90	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0B92	0x2201    MOVS	R2, #1
0x0B94	0xB212    SXTH	R2, R2
0x0B96	0xFA02F20C  LSL	R2, R2, R12
0x0B9A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x0B9E	0x9802    LDR	R0, [SP, #8]
0x0BA0	0x460A    MOV	R2, R1
0x0BA2	0xF8BD1004  LDRH	R1, [SP, #4]
0x0BA6	0xF7FFFE3F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x0BAA	0x9A02    LDR	R2, [SP, #8]
0x0BAC	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0BB0	0xF1BC0F07  CMP	R12, #7
0x0BB4	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0BB6	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0BB8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0BBA	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0BBE	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0BC0	0x9101    STR	R1, [SP, #4]
0x0BC2	0x4601    MOV	R1, R0
0x0BC4	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0BC6	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0BC8	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0BCA	0x0083    LSLS	R3, R0, #2
0x0BCC	0xF04F020F  MOV	R2, #15
0x0BD0	0x409A    LSLS	R2, R3
0x0BD2	0x43D3    MVN	R3, R2
0x0BD4	0x680A    LDR	R2, [R1, #0]
0x0BD6	0x401A    ANDS	R2, R3
0x0BD8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0BDA	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0BDC	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0BE0	0x680A    LDR	R2, [R1, #0]
0x0BE2	0x431A    ORRS	R2, R3
0x0BE4	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0BE6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BEA	0xB003    ADD	SP, SP, #12
0x0BEC	0x4770    BX	LR
0x0BEE	0xBF00    NOP
0x0BF0	0x00004002  	#1073872896
0x0BF4	0x04004002  	#1073873920
0x0BF8	0x08004002  	#1073874944
0x0BFC	0x0C004002  	#1073875968
0x0C00	0x10004002  	#1073876992
0x0C04	0x14004002  	#1073878016
0x0C08	0x18004002  	#1073879040
0x0C0C	0x1C004002  	#1073880064
0x0C10	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_BT_Configure:
;task1.c, 42 :: 		void  BT_Configure() {
0x34F8	0xB081    SUB	SP, SP, #4
0x34FA	0xF8CDE000  STR	LR, [SP, #0]
;task1.c, 45 :: 		UART3_Write_Text("$$$");                  // Enter command mode
0x34FE	0x485B    LDR	R0, [PC, #364]
0x3500	0xF7FFFD10  BL	_UART3_Write_Text+0
;task1.c, 46 :: 		Delay_ms(500);
0x3504	0xF24B07A9  MOVW	R7, #45225
0x3508	0xF2C00728  MOVT	R7, #40
0x350C	0xBF00    NOP
0x350E	0xBF00    NOP
L_BT_Configure2:
0x3510	0x1E7F    SUBS	R7, R7, #1
0x3512	0xD1FD    BNE	L_BT_Configure2
0x3514	0xBF00    NOP
0x3516	0xBF00    NOP
;task1.c, 47 :: 		Delay_ms(500);
0x3518	0xF24B07A9  MOVW	R7, #45225
0x351C	0xF2C00728  MOVT	R7, #40
L_BT_Configure4:
0x3520	0x1E7F    SUBS	R7, R7, #1
0x3522	0xD1FD    BNE	L_BT_Configure4
0x3524	0xBF00    NOP
0x3526	0xBF00    NOP
0x3528	0xBF00    NOP
0x352A	0xBF00    NOP
;task1.c, 48 :: 		UART3_Write_Text("SN,BlueTooth-Eslam");   // Name of device
0x352C	0x4850    LDR	R0, [PC, #320]
0x352E	0xF7FFFCF9  BL	_UART3_Write_Text+0
;task1.c, 49 :: 		UART3_Write(13);                          // CR
0x3532	0x200D    MOVS	R0, #13
0x3534	0xF7FDFC56  BL	_UART3_Write+0
;task1.c, 50 :: 		Delay_ms(500);
0x3538	0xF24B07A9  MOVW	R7, #45225
0x353C	0xF2C00728  MOVT	R7, #40
L_BT_Configure6:
0x3540	0x1E7F    SUBS	R7, R7, #1
0x3542	0xD1FD    BNE	L_BT_Configure6
0x3544	0xBF00    NOP
0x3546	0xBF00    NOP
0x3548	0xBF00    NOP
0x354A	0xBF00    NOP
;task1.c, 51 :: 		Delay_ms(500);
0x354C	0xF24B07A9  MOVW	R7, #45225
0x3550	0xF2C00728  MOVT	R7, #40
0x3554	0xBF00    NOP
0x3556	0xBF00    NOP
L_BT_Configure8:
0x3558	0x1E7F    SUBS	R7, R7, #1
0x355A	0xD1FD    BNE	L_BT_Configure8
0x355C	0xBF00    NOP
0x355E	0xBF00    NOP
;task1.c, 53 :: 		UART3_Write_Text("SO,Slave");             // Extended status string
0x3560	0x4844    LDR	R0, [PC, #272]
0x3562	0xF7FFFCDF  BL	_UART3_Write_Text+0
;task1.c, 54 :: 		UART3_Write(13);                          // CR
0x3566	0x200D    MOVS	R0, #13
0x3568	0xF7FDFC3C  BL	_UART3_Write+0
;task1.c, 55 :: 		Delay_ms(500);
0x356C	0xF24B07A9  MOVW	R7, #45225
0x3570	0xF2C00728  MOVT	R7, #40
0x3574	0xBF00    NOP
0x3576	0xBF00    NOP
L_BT_Configure10:
0x3578	0x1E7F    SUBS	R7, R7, #1
0x357A	0xD1FD    BNE	L_BT_Configure10
0x357C	0xBF00    NOP
0x357E	0xBF00    NOP
;task1.c, 56 :: 		Delay_ms(500);
0x3580	0xF24B07A9  MOVW	R7, #45225
0x3584	0xF2C00728  MOVT	R7, #40
L_BT_Configure12:
0x3588	0x1E7F    SUBS	R7, R7, #1
0x358A	0xD1FD    BNE	L_BT_Configure12
0x358C	0xBF00    NOP
0x358E	0xBF00    NOP
0x3590	0xBF00    NOP
0x3592	0xBF00    NOP
;task1.c, 58 :: 		UART3_Write_Text("SM,0");                 // Set mode (0 = slave, 1 = master, 2 = trigger, 3 = auto, 4 = DTR, 5 = ANY)
0x3594	0x4838    LDR	R0, [PC, #224]
0x3596	0xF7FFFCC5  BL	_UART3_Write_Text+0
;task1.c, 59 :: 		UART3_Write(13);                          // CR
0x359A	0x200D    MOVS	R0, #13
0x359C	0xF7FDFC22  BL	_UART3_Write+0
;task1.c, 60 :: 		Delay_ms(500);
0x35A0	0xF24B07A9  MOVW	R7, #45225
0x35A4	0xF2C00728  MOVT	R7, #40
L_BT_Configure14:
0x35A8	0x1E7F    SUBS	R7, R7, #1
0x35AA	0xD1FD    BNE	L_BT_Configure14
0x35AC	0xBF00    NOP
0x35AE	0xBF00    NOP
0x35B0	0xBF00    NOP
0x35B2	0xBF00    NOP
;task1.c, 61 :: 		Delay_ms(500);
0x35B4	0xF24B07A9  MOVW	R7, #45225
0x35B8	0xF2C00728  MOVT	R7, #40
0x35BC	0xBF00    NOP
0x35BE	0xBF00    NOP
L_BT_Configure16:
0x35C0	0x1E7F    SUBS	R7, R7, #1
0x35C2	0xD1FD    BNE	L_BT_Configure16
0x35C4	0xBF00    NOP
0x35C6	0xBF00    NOP
;task1.c, 63 :: 		UART3_Write_Text("SA,1");                 // Authentication (1 to enable, 0 to disable)
0x35C8	0x482C    LDR	R0, [PC, #176]
0x35CA	0xF7FFFCAB  BL	_UART3_Write_Text+0
;task1.c, 64 :: 		UART3_Write(13);                          // CR
0x35CE	0x200D    MOVS	R0, #13
0x35D0	0xF7FDFC08  BL	_UART3_Write+0
;task1.c, 65 :: 		Delay_ms(500);
0x35D4	0xF24B07A9  MOVW	R7, #45225
0x35D8	0xF2C00728  MOVT	R7, #40
0x35DC	0xBF00    NOP
0x35DE	0xBF00    NOP
L_BT_Configure18:
0x35E0	0x1E7F    SUBS	R7, R7, #1
0x35E2	0xD1FD    BNE	L_BT_Configure18
0x35E4	0xBF00    NOP
0x35E6	0xBF00    NOP
;task1.c, 66 :: 		Delay_ms(500);
0x35E8	0xF24B07A9  MOVW	R7, #45225
0x35EC	0xF2C00728  MOVT	R7, #40
L_BT_Configure20:
0x35F0	0x1E7F    SUBS	R7, R7, #1
0x35F2	0xD1FD    BNE	L_BT_Configure20
0x35F4	0xBF00    NOP
0x35F6	0xBF00    NOP
0x35F8	0xBF00    NOP
0x35FA	0xBF00    NOP
;task1.c, 69 :: 		UART3_Write_Text("SP,1234");              // Security pin code (mikroe)
0x35FC	0x4820    LDR	R0, [PC, #128]
0x35FE	0xF7FFFC91  BL	_UART3_Write_Text+0
;task1.c, 70 :: 		UART3_Write(13);                          // CR
0x3602	0x200D    MOVS	R0, #13
0x3604	0xF7FDFBEE  BL	_UART3_Write+0
;task1.c, 71 :: 		Delay_ms(500);
0x3608	0xF24B07A9  MOVW	R7, #45225
0x360C	0xF2C00728  MOVT	R7, #40
L_BT_Configure22:
0x3610	0x1E7F    SUBS	R7, R7, #1
0x3612	0xD1FD    BNE	L_BT_Configure22
0x3614	0xBF00    NOP
0x3616	0xBF00    NOP
0x3618	0xBF00    NOP
0x361A	0xBF00    NOP
;task1.c, 72 :: 		Delay_ms(500);
0x361C	0xF24B07A9  MOVW	R7, #45225
0x3620	0xF2C00728  MOVT	R7, #40
0x3624	0xBF00    NOP
0x3626	0xBF00    NOP
L_BT_Configure24:
0x3628	0x1E7F    SUBS	R7, R7, #1
0x362A	0xD1FD    BNE	L_BT_Configure24
0x362C	0xBF00    NOP
0x362E	0xBF00    NOP
;task1.c, 75 :: 		UART3_Write_Text("---");                  // Security pin code (mikroe)
0x3630	0x4814    LDR	R0, [PC, #80]
0x3632	0xF7FFFC77  BL	_UART3_Write_Text+0
;task1.c, 76 :: 		UART3_Write(13);                          // CR
0x3636	0x200D    MOVS	R0, #13
0x3638	0xF7FDFBD4  BL	_UART3_Write+0
;task1.c, 77 :: 		Delay_ms(500);
0x363C	0xF24B07A9  MOVW	R7, #45225
0x3640	0xF2C00728  MOVT	R7, #40
0x3644	0xBF00    NOP
0x3646	0xBF00    NOP
L_BT_Configure26:
0x3648	0x1E7F    SUBS	R7, R7, #1
0x364A	0xD1FD    BNE	L_BT_Configure26
0x364C	0xBF00    NOP
0x364E	0xBF00    NOP
;task1.c, 78 :: 		Delay_ms(500);
0x3650	0xF24B07A9  MOVW	R7, #45225
0x3654	0xF2C00728  MOVT	R7, #40
L_BT_Configure28:
0x3658	0x1E7F    SUBS	R7, R7, #1
0x365A	0xD1FD    BNE	L_BT_Configure28
0x365C	0xBF00    NOP
0x365E	0xBF00    NOP
0x3660	0xBF00    NOP
0x3662	0xBF00    NOP
;task1.c, 79 :: 		}
L_end_BT_Configure:
0x3664	0xF8DDE000  LDR	LR, [SP, #0]
0x3668	0xB001    ADD	SP, SP, #4
0x366A	0x4770    BX	LR
0x366C	0x00482000  	?lstr1_task1+0
0x3670	0x004C2000  	?lstr2_task1+0
0x3674	0x005F2000  	?lstr3_task1+0
0x3678	0x00682000  	?lstr4_task1+0
0x367C	0x006D2000  	?lstr5_task1+0
0x3680	0x00722000  	?lstr6_task1+0
0x3684	0x007A2000  	?lstr7_task1+0
; end of _BT_Configure
_UART3_Write_Text:
;__Lib_UART_123_45_6.c, 86 :: 		
; uart_text start address is: 0 (R0)
0x2F24	0xB081    SUB	SP, SP, #4
0x2F26	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 87 :: 		
0x2F2A	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x2F2C	0x4803    LDR	R0, [PC, #12]
0x2F2E	0xF7FEFB11  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 88 :: 		
L_end_UART3_Write_Text:
0x2F32	0xF8DDE000  LDR	LR, [SP, #0]
0x2F36	0xB001    ADD	SP, SP, #4
0x2F38	0x4770    BX	LR
0x2F3A	0xBF00    NOP
0x2F3C	0x48004000  	USART3_SR+0
; end of _UART3_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1554	0xB081    SUB	SP, SP, #4
0x1556	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x155A	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x155C	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x155E	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x1560	0x4605    MOV	R5, R0
0x1562	0xB2D8    UXTB	R0, R3
0x1564	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x1566	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x1568	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x156A	0x4628    MOV	R0, R5
0x156C	0xF7FEFFCE  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x1570	0x1C72    ADDS	R2, R6, #1
0x1572	0xB2D2    UXTB	R2, R2
0x1574	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x1576	0x18A2    ADDS	R2, R4, R2
0x1578	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x157A	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x157C	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x157E	0xF8DDE000  LDR	LR, [SP, #0]
0x1582	0xB001    ADD	SP, SP, #4
0x1584	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
_Game_Init:
;Game.c, 3 :: 		void Game_Init(void)
0x3688	0xB081    SUB	SP, SP, #4
0x368A	0xF8CDE000  STR	LR, [SP, #0]
;Game.c, 6 :: 		TFT_Fill_Screen(CL_BLACK);
0x368E	0xF2400000  MOVW	R0, #0
0x3692	0xF7FFFBFF  BL	_TFT_Fill_Screen+0
;Game.c, 7 :: 		TFT_Set_Pen(CL_RED,10);
0x3696	0x210A    MOVS	R1, #10
0x3698	0xF64F0000  MOVW	R0, #63488
0x369C	0xF7FEFCBE  BL	_TFT_Set_Pen+0
;Game.c, 8 :: 		TFT_Circle(150,150,1);
0x36A0	0x2201    MOVS	R2, #1
0x36A2	0xB212    SXTH	R2, R2
0x36A4	0x2196    MOVS	R1, #150
0x36A6	0xB209    SXTH	R1, R1
0x36A8	0x2096    MOVS	R0, #150
0x36AA	0xB200    SXTH	R0, R0
0x36AC	0xF7FEFFE4  BL	_TFT_Circle+0
;Game.c, 9 :: 		TFT_Set_Pen(CL_SILVER,10);
0x36B0	0x210A    MOVS	R1, #10
0x36B2	0xF24C6018  MOVW	R0, #50712
0x36B6	0xF7FEFCB1  BL	_TFT_Set_Pen+0
;Game.c, 10 :: 		TFT_Circle(25,120,1);
0x36BA	0x2201    MOVS	R2, #1
0x36BC	0xB212    SXTH	R2, R2
0x36BE	0x2178    MOVS	R1, #120
0x36C0	0xB209    SXTH	R1, R1
0x36C2	0x2019    MOVS	R0, #25
0x36C4	0xB200    SXTH	R0, R0
0x36C6	0xF7FEFFD7  BL	_TFT_Circle+0
;Game.c, 12 :: 		}
L_end_Game_Init:
0x36CA	0xF8DDE000  LDR	LR, [SP, #0]
0x36CE	0xB001    ADD	SP, SP, #4
0x36D0	0x4770    BX	LR
; end of _Game_Init
_TFT_Circle:
;__Lib_TFT.c, 858 :: 		
; radius start address is: 8 (R2)
0x2678	0xB087    SUB	SP, SP, #28
0x267A	0xF8CDE000  STR	LR, [SP, #0]
0x267E	0xF8AD0014  STRH	R0, [SP, #20]
0x2682	0xB210    SXTH	R0, R2
0x2684	0xF8AD1018  STRH	R1, [SP, #24]
; radius end address is: 8 (R2)
; radius start address is: 0 (R0)
;__Lib_TFT.c, 864 :: 		
0x2688	0x4BDC    LDR	R3, [PC, #880]
0x268A	0x781B    LDRB	R3, [R3, #0]
0x268C	0xB15B    CBZ	R3, L_TFT_Circle93
;__Lib_TFT.c, 865 :: 		
0x268E	0xF8AD0004  STRH	R0, [SP, #4]
0x2692	0x2301    MOVS	R3, #1
0x2694	0xB202    SXTH	R2, R0
0x2696	0xF9BD1018  LDRSH	R1, [SP, #24]
0x269A	0xF9BD0014  LDRSH	R0, [SP, #20]
0x269E	0xF7FEFC5D  BL	__Lib_TFT__TFT_Circle_Fill+0
0x26A2	0xF9BD0004  LDRSH	R0, [SP, #4]
;__Lib_TFT.c, 866 :: 		
L_TFT_Circle93:
;__Lib_TFT.c, 869 :: 		
0x26A6	0x4DD6    LDR	R5, [PC, #856]
0x26A8	0x882B    LDRH	R3, [R5, #0]
0x26AA	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_TFT.c, 870 :: 		
0x26AE	0x4CD5    LDR	R4, [PC, #852]
0x26B0	0x7823    LDRB	R3, [R4, #0]
0x26B2	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_TFT.c, 871 :: 		
0x26B6	0x4BD4    LDR	R3, [PC, #848]
0x26B8	0x881B    LDRH	R3, [R3, #0]
0x26BA	0x802B    STRH	R3, [R5, #0]
;__Lib_TFT.c, 872 :: 		
0x26BC	0x2300    MOVS	R3, #0
0x26BE	0x7023    STRB	R3, [R4, #0]
;__Lib_TFT.c, 874 :: 		
0x26C0	0x0044    LSLS	R4, R0, #1
0x26C2	0xB224    SXTH	R4, R4
0x26C4	0x4BD1    LDR	R3, [PC, #836]
0x26C6	0x781B    LDRB	R3, [R3, #0]
0x26C8	0x42A3    CMP	R3, R4
0x26CA	0xDD0D    BLE	L_TFT_Circle94
;__Lib_TFT.c, 875 :: 		
0x26CC	0x4BCF    LDR	R3, [PC, #828]
0x26CE	0x781B    LDRB	R3, [R3, #0]
0x26D0	0x18C3    ADDS	R3, R0, R3
0x26D2	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
0x26D4	0x105B    ASRS	R3, R3, #1
0x26D6	0xB21A    SXTH	R2, R3
0x26D8	0x2301    MOVS	R3, #1
0x26DA	0xF9BD1018  LDRSH	R1, [SP, #24]
0x26DE	0xF9BD0014  LDRSH	R0, [SP, #20]
0x26E2	0xF7FEFC3B  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 876 :: 		
0x26E6	0xE1A4    B	L_TFT_Circle95
L_TFT_Circle94:
;__Lib_TFT.c, 880 :: 		
; radius start address is: 0 (R0)
0x26E8	0x2300    MOVS	R3, #0
0x26EA	0xB21B    SXTH	R3, R3
0x26EC	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 881 :: 		
0x26F0	0xF9BD4014  LDRSH	R4, [SP, #20]
0x26F4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x26F8	0x1B1B    SUB	R3, R3, R4
0x26FA	0xF8AD300E  STRH	R3, [SP, #14]
;__Lib_TFT.c, 882 :: 		
0x26FE	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 883 :: 		
0x2702	0x0043    LSLS	R3, R0, #1
0x2704	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
;__Lib_TFT.c, 884 :: 		
0x2706	0xF1C30303  RSB	R3, R3, #3
0x270A	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 885 :: 		
L_TFT_Circle96:
0x270E	0xF9BD300A  LDRSH	R3, [SP, #10]
0x2712	0x1C5C    ADDS	R4, R3, #1
0x2714	0xB224    SXTH	R4, R4
0x2716	0xF9BD300C  LDRSH	R3, [SP, #12]
0x271A	0x42A3    CMP	R3, R4
0x271C	0xF2808189  BGE	L_TFT_Circle97
;__Lib_TFT.c, 887 :: 		
0x2720	0x4BBA    LDR	R3, [PC, #744]
0x2722	0x781B    LDRB	R3, [R3, #0]
0x2724	0xB903    CBNZ	R3, L_TFT_Circle98
;__Lib_TFT.c, 888 :: 		
0x2726	0xE184    B	L_TFT_Circle97
L_TFT_Circle98:
;__Lib_TFT.c, 889 :: 		
0x2728	0x4BB8    LDR	R3, [PC, #736]
0x272A	0x781B    LDRB	R3, [R3, #0]
0x272C	0x2B01    CMP	R3, #1
0x272E	0xF0408099  BNE	L_TFT_Circle99
;__Lib_TFT.c, 890 :: 		
0x2732	0x4BB5    LDR	R3, [PC, #724]
0x2734	0x881E    LDRH	R6, [R3, #0]
0x2736	0xF9BD400A  LDRSH	R4, [SP, #10]
0x273A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x273E	0x191D    ADDS	R5, R3, R4
0x2740	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2744	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2748	0x191B    ADDS	R3, R3, R4
0x274A	0xB2B2    UXTH	R2, R6
0x274C	0xB229    SXTH	R1, R5
0x274E	0xB218    SXTH	R0, R3
0x2750	0xF7FDFDE0  BL	_TFT_Dot+0
;__Lib_TFT.c, 891 :: 		
0x2754	0x4BAC    LDR	R3, [PC, #688]
0x2756	0x881E    LDRH	R6, [R3, #0]
0x2758	0xF9BD400A  LDRSH	R4, [SP, #10]
0x275C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2760	0x1B1D    SUB	R5, R3, R4
0x2762	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2766	0xF9BD3014  LDRSH	R3, [SP, #20]
0x276A	0x191B    ADDS	R3, R3, R4
0x276C	0xB2B2    UXTH	R2, R6
0x276E	0xB229    SXTH	R1, R5
0x2770	0xB218    SXTH	R0, R3
0x2772	0xF7FDFDCF  BL	_TFT_Dot+0
;__Lib_TFT.c, 892 :: 		
0x2776	0x4BA4    LDR	R3, [PC, #656]
0x2778	0x881E    LDRH	R6, [R3, #0]
0x277A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x277E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2782	0x191D    ADDS	R5, R3, R4
0x2784	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2788	0xF9BD3014  LDRSH	R3, [SP, #20]
0x278C	0x1B1B    SUB	R3, R3, R4
0x278E	0xB2B2    UXTH	R2, R6
0x2790	0xB229    SXTH	R1, R5
0x2792	0xB218    SXTH	R0, R3
0x2794	0xF7FDFDBE  BL	_TFT_Dot+0
;__Lib_TFT.c, 893 :: 		
0x2798	0x4B9B    LDR	R3, [PC, #620]
0x279A	0x881E    LDRH	R6, [R3, #0]
0x279C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x27A0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x27A4	0x1B1D    SUB	R5, R3, R4
0x27A6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x27AA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x27AE	0x1B1B    SUB	R3, R3, R4
0x27B0	0xB2B2    UXTH	R2, R6
0x27B2	0xB229    SXTH	R1, R5
0x27B4	0xB218    SXTH	R0, R3
0x27B6	0xF7FDFDAD  BL	_TFT_Dot+0
;__Lib_TFT.c, 894 :: 		
0x27BA	0x4B93    LDR	R3, [PC, #588]
0x27BC	0x881E    LDRH	R6, [R3, #0]
0x27BE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x27C2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x27C6	0x191D    ADDS	R5, R3, R4
0x27C8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x27CC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x27D0	0x191C    ADDS	R4, R3, R4
0x27D2	0xB224    SXTH	R4, R4
0x27D4	0xF9BD300E  LDRSH	R3, [SP, #14]
0x27D8	0x1AE3    SUB	R3, R4, R3
0x27DA	0xB2B2    UXTH	R2, R6
0x27DC	0xB229    SXTH	R1, R5
0x27DE	0xB218    SXTH	R0, R3
0x27E0	0xF7FDFD98  BL	_TFT_Dot+0
;__Lib_TFT.c, 895 :: 		
0x27E4	0x4B88    LDR	R3, [PC, #544]
0x27E6	0x881E    LDRH	R6, [R3, #0]
0x27E8	0xF9BD400C  LDRSH	R4, [SP, #12]
0x27EC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x27F0	0x1B1D    SUB	R5, R3, R4
0x27F2	0xF9BD400A  LDRSH	R4, [SP, #10]
0x27F6	0xF9BD3018  LDRSH	R3, [SP, #24]
0x27FA	0x191C    ADDS	R4, R3, R4
0x27FC	0xB224    SXTH	R4, R4
0x27FE	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2802	0x1AE3    SUB	R3, R4, R3
0x2804	0xB2B2    UXTH	R2, R6
0x2806	0xB229    SXTH	R1, R5
0x2808	0xB218    SXTH	R0, R3
0x280A	0xF7FDFD83  BL	_TFT_Dot+0
;__Lib_TFT.c, 896 :: 		
0x280E	0x4B7E    LDR	R3, [PC, #504]
0x2810	0x881E    LDRH	R6, [R3, #0]
0x2812	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2816	0xF9BD3018  LDRSH	R3, [SP, #24]
0x281A	0x191D    ADDS	R5, R3, R4
0x281C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2820	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2824	0x1B1C    SUB	R4, R3, R4
0x2826	0xB224    SXTH	R4, R4
0x2828	0xF9BD300E  LDRSH	R3, [SP, #14]
0x282C	0x1AE3    SUB	R3, R4, R3
0x282E	0xB2B2    UXTH	R2, R6
0x2830	0xB229    SXTH	R1, R5
0x2832	0xB218    SXTH	R0, R3
0x2834	0xF7FDFD6E  BL	_TFT_Dot+0
;__Lib_TFT.c, 897 :: 		
0x2838	0x4B73    LDR	R3, [PC, #460]
0x283A	0x881E    LDRH	R6, [R3, #0]
0x283C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2840	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2844	0x1B1D    SUB	R5, R3, R4
0x2846	0xF9BD400A  LDRSH	R4, [SP, #10]
0x284A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x284E	0x1B1C    SUB	R4, R3, R4
0x2850	0xB224    SXTH	R4, R4
0x2852	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2856	0x1AE3    SUB	R3, R4, R3
0x2858	0xB2B2    UXTH	R2, R6
0x285A	0xB229    SXTH	R1, R5
0x285C	0xB218    SXTH	R0, R3
0x285E	0xF7FDFD59  BL	_TFT_Dot+0
;__Lib_TFT.c, 898 :: 		
0x2862	0xE0AF    B	L_TFT_Circle100
L_TFT_Circle99:
;__Lib_TFT.c, 899 :: 		
0x2864	0x4B69    LDR	R3, [PC, #420]
0x2866	0x781B    LDRB	R3, [R3, #0]
0x2868	0x085E    LSRS	R6, R3, #1
0x286A	0xB2F6    UXTB	R6, R6
0x286C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2870	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2874	0x191D    ADDS	R5, R3, R4
0x2876	0xF9BD400C  LDRSH	R4, [SP, #12]
0x287A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x287E	0x191B    ADDS	R3, R3, R4
0x2880	0xB2F2    UXTB	R2, R6
0x2882	0xB229    SXTH	R1, R5
0x2884	0xB218    SXTH	R0, R3
0x2886	0x2301    MOVS	R3, #1
0x2888	0xF7FEFB68  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 900 :: 		
0x288C	0x4B5F    LDR	R3, [PC, #380]
0x288E	0x781B    LDRB	R3, [R3, #0]
0x2890	0x085E    LSRS	R6, R3, #1
0x2892	0xB2F6    UXTB	R6, R6
0x2894	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2898	0xF9BD3018  LDRSH	R3, [SP, #24]
0x289C	0x1B1D    SUB	R5, R3, R4
0x289E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x28A2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x28A6	0x191B    ADDS	R3, R3, R4
0x28A8	0xB2F2    UXTB	R2, R6
0x28AA	0xB229    SXTH	R1, R5
0x28AC	0xB218    SXTH	R0, R3
0x28AE	0x2301    MOVS	R3, #1
0x28B0	0xF7FEFB54  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 901 :: 		
0x28B4	0x4B55    LDR	R3, [PC, #340]
0x28B6	0x781B    LDRB	R3, [R3, #0]
0x28B8	0x085E    LSRS	R6, R3, #1
0x28BA	0xB2F6    UXTB	R6, R6
0x28BC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x28C0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x28C4	0x191D    ADDS	R5, R3, R4
0x28C6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x28CA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x28CE	0x1B1B    SUB	R3, R3, R4
0x28D0	0xB2F2    UXTB	R2, R6
0x28D2	0xB229    SXTH	R1, R5
0x28D4	0xB218    SXTH	R0, R3
0x28D6	0x2301    MOVS	R3, #1
0x28D8	0xF7FEFB40  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 902 :: 		
0x28DC	0x4B4B    LDR	R3, [PC, #300]
0x28DE	0x781B    LDRB	R3, [R3, #0]
0x28E0	0x085E    LSRS	R6, R3, #1
0x28E2	0xB2F6    UXTB	R6, R6
0x28E4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x28E8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x28EC	0x1B1D    SUB	R5, R3, R4
0x28EE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x28F2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x28F6	0x1B1B    SUB	R3, R3, R4
0x28F8	0xB2F2    UXTB	R2, R6
0x28FA	0xB229    SXTH	R1, R5
0x28FC	0xB218    SXTH	R0, R3
0x28FE	0x2301    MOVS	R3, #1
0x2900	0xF7FEFB2C  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 903 :: 		
0x2904	0x4B41    LDR	R3, [PC, #260]
0x2906	0x781B    LDRB	R3, [R3, #0]
0x2908	0x085E    LSRS	R6, R3, #1
0x290A	0xB2F6    UXTB	R6, R6
0x290C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2910	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2914	0x191D    ADDS	R5, R3, R4
0x2916	0xF9BD400A  LDRSH	R4, [SP, #10]
0x291A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x291E	0x191C    ADDS	R4, R3, R4
0x2920	0xB224    SXTH	R4, R4
0x2922	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2926	0x1AE3    SUB	R3, R4, R3
0x2928	0xB2F2    UXTB	R2, R6
0x292A	0xB229    SXTH	R1, R5
0x292C	0xB218    SXTH	R0, R3
0x292E	0x2301    MOVS	R3, #1
0x2930	0xF7FEFB14  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 904 :: 		
0x2934	0x4B35    LDR	R3, [PC, #212]
0x2936	0x781B    LDRB	R3, [R3, #0]
0x2938	0x085E    LSRS	R6, R3, #1
0x293A	0xB2F6    UXTB	R6, R6
0x293C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2940	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2944	0x1B1D    SUB	R5, R3, R4
0x2946	0xF9BD400A  LDRSH	R4, [SP, #10]
0x294A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x294E	0x191C    ADDS	R4, R3, R4
0x2950	0xB224    SXTH	R4, R4
0x2952	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2956	0x1AE3    SUB	R3, R4, R3
0x2958	0xB2F2    UXTB	R2, R6
0x295A	0xB229    SXTH	R1, R5
0x295C	0xB218    SXTH	R0, R3
0x295E	0x2301    MOVS	R3, #1
0x2960	0xF7FEFAFC  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 905 :: 		
0x2964	0x4B29    LDR	R3, [PC, #164]
0x2966	0x781B    LDRB	R3, [R3, #0]
0x2968	0x085E    LSRS	R6, R3, #1
0x296A	0xB2F6    UXTB	R6, R6
0x296C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2970	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2974	0x191D    ADDS	R5, R3, R4
0x2976	0xF9BD400A  LDRSH	R4, [SP, #10]
0x297A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x297E	0x1B1C    SUB	R4, R3, R4
0x2980	0xB224    SXTH	R4, R4
0x2982	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2986	0x1AE3    SUB	R3, R4, R3
0x2988	0xB2F2    UXTB	R2, R6
0x298A	0xB229    SXTH	R1, R5
0x298C	0xB218    SXTH	R0, R3
0x298E	0x2301    MOVS	R3, #1
0x2990	0xF7FEFAE4  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 906 :: 		
0x2994	0x4B1D    LDR	R3, [PC, #116]
0x2996	0x781B    LDRB	R3, [R3, #0]
0x2998	0x085E    LSRS	R6, R3, #1
0x299A	0xB2F6    UXTB	R6, R6
0x299C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x29A0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x29A4	0x1B1D    SUB	R5, R3, R4
0x29A6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x29AA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x29AE	0x1B1C    SUB	R4, R3, R4
0x29B0	0xB224    SXTH	R4, R4
0x29B2	0xF9BD300E  LDRSH	R3, [SP, #14]
0x29B6	0x1AE3    SUB	R3, R4, R3
0x29B8	0xB2F2    UXTB	R2, R6
0x29BA	0xB229    SXTH	R1, R5
0x29BC	0xB218    SXTH	R0, R3
0x29BE	0x2301    MOVS	R3, #1
0x29C0	0xF7FEFACC  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 907 :: 		
L_TFT_Circle100:
;__Lib_TFT.c, 909 :: 		
0x29C4	0xF9BD3008  LDRSH	R3, [SP, #8]
0x29C8	0x2B00    CMP	R3, #0
0x29CA	0xDA0B    BGE	L_TFT_Circle101
;__Lib_TFT.c, 910 :: 		
0x29CC	0xF9BD300C  LDRSH	R3, [SP, #12]
0x29D0	0x009B    LSLS	R3, R3, #2
0x29D2	0xB21B    SXTH	R3, R3
0x29D4	0x1D9C    ADDS	R4, R3, #6
0x29D6	0xB224    SXTH	R4, R4
0x29D8	0xF9BD3008  LDRSH	R3, [SP, #8]
0x29DC	0x191B    ADDS	R3, R3, R4
0x29DE	0xF8AD3008  STRH	R3, [SP, #8]
0x29E2	0xE020    B	L_TFT_Circle102
L_TFT_Circle101:
;__Lib_TFT.c, 912 :: 		
0x29E4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x29E8	0xF9BD300C  LDRSH	R3, [SP, #12]
0x29EC	0x1B1B    SUB	R3, R3, R4
0x29EE	0xB21B    SXTH	R3, R3
0x29F0	0x009B    LSLS	R3, R3, #2
0x29F2	0xB21B    SXTH	R3, R3
0x29F4	0xF203040A  ADDW	R4, R3, #10
0x29F8	0xF000B80A  B	#20
0x29FC	0x00C32000  	__Lib_TFT_BrushEnabled+0
0x2A00	0x00D42000  	__Lib_TFT_BrushColor+0
0x2A04	0x00D62000  	__Lib_TFT_GradientEnabled+0
0x2A08	0x00C62000  	__Lib_TFT_PenColor+0
0x2A0C	0x00C22000  	__Lib_TFT_PenWidth+0
0x2A10	0xB224    SXTH	R4, R4
0x2A12	0xF9BD3008  LDRSH	R3, [SP, #8]
0x2A16	0x191B    ADDS	R3, R3, R4
0x2A18	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 913 :: 		
0x2A1C	0xF9BD300A  LDRSH	R3, [SP, #10]
0x2A20	0x1E5B    SUBS	R3, R3, #1
0x2A22	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_TFT.c, 914 :: 		
L_TFT_Circle102:
;__Lib_TFT.c, 915 :: 		
0x2A26	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2A2A	0x1C5B    ADDS	R3, R3, #1
0x2A2C	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 916 :: 		
0x2A30	0xE66D    B	L_TFT_Circle96
L_TFT_Circle97:
;__Lib_TFT.c, 917 :: 		
L_TFT_Circle95:
;__Lib_TFT.c, 919 :: 		
0x2A32	0xF8BD4010  LDRH	R4, [SP, #16]
0x2A36	0x4B05    LDR	R3, [PC, #20]
0x2A38	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 920 :: 		
0x2A3A	0xF89D4012  LDRB	R4, [SP, #18]
0x2A3E	0x4B04    LDR	R3, [PC, #16]
0x2A40	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 921 :: 		
L_end_TFT_Circle:
0x2A42	0xF8DDE000  LDR	LR, [SP, #0]
0x2A46	0xB007    ADD	SP, SP, #28
0x2A48	0x4770    BX	LR
0x2A4A	0xBF00    NOP
0x2A4C	0x00D42000  	__Lib_TFT_BrushColor+0
0x2A50	0x00D62000  	__Lib_TFT_GradientEnabled+0
; end of _TFT_Circle
__Lib_TFT__TFT_Circle_Fill:
;__Lib_TFT.c, 779 :: 		
; radius start address is: 8 (R2)
0x0F5C	0xB089    SUB	SP, SP, #36
0x0F5E	0xF8CDE000  STR	LR, [SP, #0]
0x0F62	0xF8AD0018  STRH	R0, [SP, #24]
0x0F66	0xF8AD101C  STRH	R1, [SP, #28]
0x0F6A	0xF88D3020  STRB	R3, [SP, #32]
; radius end address is: 8 (R2)
; radius start address is: 8 (R2)
;__Lib_TFT.c, 784 :: 		
0x0F6E	0x4EE2    LDR	R6, [PC, #904]
0x0F70	0x7834    LDRB	R4, [R6, #0]
0x0F72	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 785 :: 		
0x0F76	0x4DE1    LDR	R5, [PC, #900]
0x0F78	0x882C    LDRH	R4, [R5, #0]
0x0F7A	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 786 :: 		
0x0F7E	0x2401    MOVS	R4, #1
0x0F80	0x7034    STRB	R4, [R6, #0]
;__Lib_TFT.c, 787 :: 		
0x0F82	0x4CDF    LDR	R4, [PC, #892]
0x0F84	0x8824    LDRH	R4, [R4, #0]
0x0F86	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 789 :: 		
0x0F88	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0F8C	0x1AA4    SUB	R4, R4, R2
0x0F8E	0xB224    SXTH	R4, R4
0x0F90	0x1C64    ADDS	R4, R4, #1
0x0F92	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 790 :: 		
0x0F96	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0F9A	0x18A4    ADDS	R4, R4, R2
0x0F9C	0xB224    SXTH	R4, R4
0x0F9E	0x1E64    SUBS	R4, R4, #1
0x0FA0	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 791 :: 		
0x0FA4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0FA8	0x1AA4    SUB	R4, R4, R2
0x0FAA	0xB224    SXTH	R4, R4
0x0FAC	0x1C64    ADDS	R4, R4, #1
0x0FAE	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 792 :: 		
0x0FB2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0FB6	0x18A4    ADDS	R4, R4, R2
0x0FB8	0xB224    SXTH	R4, R4
0x0FBA	0x1E64    SUBS	R4, R4, #1
0x0FBC	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 795 :: 		
0x0FC0	0x2400    MOVS	R4, #0
0x0FC2	0xB224    SXTH	R4, R4
0x0FC4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 796 :: 		
0x0FC8	0xF9BD5018  LDRSH	R5, [SP, #24]
0x0FCC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0FD0	0x1B64    SUB	R4, R4, R5
0x0FD2	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 797 :: 		
0x0FD6	0xF8AD2006  STRH	R2, [SP, #6]
;__Lib_TFT.c, 798 :: 		
0x0FDA	0x0054    LSLS	R4, R2, #1
0x0FDC	0xB224    SXTH	R4, R4
; radius end address is: 8 (R2)
;__Lib_TFT.c, 799 :: 		
0x0FDE	0xF1C40403  RSB	R4, R4, #3
0x0FE2	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 800 :: 		
L___Lib_TFT__TFT_Circle_Fill83:
0x0FE6	0xF9BD4006  LDRSH	R4, [SP, #6]
0x0FEA	0x1C65    ADDS	R5, R4, #1
0x0FEC	0xB22D    SXTH	R5, R5
0x0FEE	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0FF2	0x42AC    CMP	R4, R5
0x0FF4	0xF280829B  BGE	L___Lib_TFT__TFT_Circle_Fill84
;__Lib_TFT.c, 801 :: 		
0x0FF8	0x4CC2    LDR	R4, [PC, #776]
0x0FFA	0x7824    LDRB	R4, [R4, #0]
0x0FFC	0x2C00    CMP	R4, #0
0x0FFE	0xF00081AE  BEQ	L___Lib_TFT__TFT_Circle_Fill85
;__Lib_TFT.c, 802 :: 		
0x1002	0x4CC1    LDR	R4, [PC, #772]
0x1004	0x7824    LDRB	R4, [R4, #0]
0x1006	0x2C00    CMP	R4, #0
0x1008	0xF04080CD  BNE	L___Lib_TFT__TFT_Circle_Fill86
;__Lib_TFT.c, 804 :: 		
0x100C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1010	0xF9BD4012  LDRSH	R4, [SP, #18]
0x1014	0x1B67    SUB	R7, R4, R5
0x1016	0xF9BD5006  LDRSH	R5, [SP, #6]
0x101A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x101E	0x1965    ADDS	R5, R4, R5
0x1020	0xB22D    SXTH	R5, R5
0x1022	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1026	0x1B2E    SUB	R6, R5, R4
0x1028	0x4CB8    LDR	R4, [PC, #736]
0x102A	0x8825    LDRH	R5, [R4, #0]
0x102C	0x4CB8    LDR	R4, [PC, #736]
0x102E	0x8824    LDRH	R4, [R4, #0]
0x1030	0xB2BB    UXTH	R3, R7
0x1032	0xB2B2    UXTH	R2, R6
0x1034	0xB2A9    UXTH	R1, R5
0x1036	0xB2A0    UXTH	R0, R4
0x1038	0xF7FFFD0E  BL	_TFT_GetCurrentColor+0
0x103C	0x2101    MOVS	R1, #1
0x103E	0xF000FFED  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 805 :: 		
0x1042	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1046	0xF9BD401C  LDRSH	R4, [SP, #28]
0x104A	0x1967    ADDS	R7, R4, R5
0x104C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1050	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1054	0x1B66    SUB	R6, R4, R5
0x1056	0xF9BD5008  LDRSH	R5, [SP, #8]
0x105A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x105E	0x1964    ADDS	R4, R4, R5
0x1060	0xB23A    SXTH	R2, R7
0x1062	0xB231    SXTH	R1, R6
0x1064	0xB220    SXTH	R0, R4
0x1066	0xF7FFFAFB  BL	_TFT_H_Line+0
;__Lib_TFT.c, 807 :: 		
0x106A	0xF9BD5010  LDRSH	R5, [SP, #16]
0x106E	0xF9BD4012  LDRSH	R4, [SP, #18]
0x1072	0x1B67    SUB	R7, R4, R5
0x1074	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1078	0xF9BD401C  LDRSH	R4, [SP, #28]
0x107C	0x1B65    SUB	R5, R4, R5
0x107E	0xB22D    SXTH	R5, R5
0x1080	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1084	0x1B2E    SUB	R6, R5, R4
0x1086	0x4CA1    LDR	R4, [PC, #644]
0x1088	0x8825    LDRH	R5, [R4, #0]
0x108A	0x4CA1    LDR	R4, [PC, #644]
0x108C	0x8824    LDRH	R4, [R4, #0]
0x108E	0xB2BB    UXTH	R3, R7
0x1090	0xB2B2    UXTH	R2, R6
0x1092	0xB2A9    UXTH	R1, R5
0x1094	0xB2A0    UXTH	R0, R4
0x1096	0xF7FFFCDF  BL	_TFT_GetCurrentColor+0
0x109A	0x2101    MOVS	R1, #1
0x109C	0xF000FFBE  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 808 :: 		
0x10A0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x10A4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10A8	0x1B67    SUB	R7, R4, R5
0x10AA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x10AE	0xF9BD4018  LDRSH	R4, [SP, #24]
0x10B2	0x1B66    SUB	R6, R4, R5
0x10B4	0xF9BD5008  LDRSH	R5, [SP, #8]
0x10B8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x10BC	0x1964    ADDS	R4, R4, R5
0x10BE	0xB23A    SXTH	R2, R7
0x10C0	0xB231    SXTH	R1, R6
0x10C2	0xB220    SXTH	R0, R4
0x10C4	0xF7FFFACC  BL	_TFT_H_Line+0
;__Lib_TFT.c, 810 :: 		
0x10C8	0xF9BD5010  LDRSH	R5, [SP, #16]
0x10CC	0xF9BD4012  LDRSH	R4, [SP, #18]
0x10D0	0x1B67    SUB	R7, R4, R5
0x10D2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x10D6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10DA	0x1965    ADDS	R5, R4, R5
0x10DC	0xB22D    SXTH	R5, R5
0x10DE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x10E2	0x1B2E    SUB	R6, R5, R4
0x10E4	0x4C89    LDR	R4, [PC, #548]
0x10E6	0x8825    LDRH	R5, [R4, #0]
0x10E8	0x4C89    LDR	R4, [PC, #548]
0x10EA	0x8824    LDRH	R4, [R4, #0]
0x10EC	0xB2BB    UXTH	R3, R7
0x10EE	0xB2B2    UXTH	R2, R6
0x10F0	0xB2A9    UXTH	R1, R5
0x10F2	0xB2A0    UXTH	R0, R4
0x10F4	0xF7FFFCB0  BL	_TFT_GetCurrentColor+0
0x10F8	0x2101    MOVS	R1, #1
0x10FA	0xF000FF8F  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 811 :: 		
0x10FE	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1102	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1106	0x1967    ADDS	R7, R4, R5
0x1108	0xF9BD5006  LDRSH	R5, [SP, #6]
0x110C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1110	0x1B65    SUB	R5, R4, R5
0x1112	0xB22D    SXTH	R5, R5
0x1114	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1118	0x1B2E    SUB	R6, R5, R4
0x111A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x111E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1122	0x1965    ADDS	R5, R4, R5
0x1124	0xB22D    SXTH	R5, R5
0x1126	0xF9BD400A  LDRSH	R4, [SP, #10]
0x112A	0x1B2C    SUB	R4, R5, R4
0x112C	0xB23A    SXTH	R2, R7
0x112E	0xB231    SXTH	R1, R6
0x1130	0xB220    SXTH	R0, R4
0x1132	0xF7FFFA95  BL	_TFT_H_Line+0
;__Lib_TFT.c, 813 :: 		
0x1136	0xF9BD5010  LDRSH	R5, [SP, #16]
0x113A	0xF9BD4012  LDRSH	R4, [SP, #18]
0x113E	0x1B67    SUB	R7, R4, R5
0x1140	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1144	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1148	0x1B65    SUB	R5, R4, R5
0x114A	0xB22D    SXTH	R5, R5
0x114C	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1150	0x1B2E    SUB	R6, R5, R4
0x1152	0x4C6E    LDR	R4, [PC, #440]
0x1154	0x8825    LDRH	R5, [R4, #0]
0x1156	0x4C6E    LDR	R4, [PC, #440]
0x1158	0x8824    LDRH	R4, [R4, #0]
0x115A	0xB2BB    UXTH	R3, R7
0x115C	0xB2B2    UXTH	R2, R6
0x115E	0xB2A9    UXTH	R1, R5
0x1160	0xB2A0    UXTH	R0, R4
0x1162	0xF7FFFC79  BL	_TFT_GetCurrentColor+0
0x1166	0x2101    MOVS	R1, #1
0x1168	0xF000FF58  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 814 :: 		
0x116C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1170	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1174	0x1B67    SUB	R7, R4, R5
0x1176	0xF9BD5006  LDRSH	R5, [SP, #6]
0x117A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x117E	0x1B65    SUB	R5, R4, R5
0x1180	0xB22D    SXTH	R5, R5
0x1182	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1186	0x1B2E    SUB	R6, R5, R4
0x1188	0xF9BD5006  LDRSH	R5, [SP, #6]
0x118C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1190	0x1965    ADDS	R5, R4, R5
0x1192	0xB22D    SXTH	R5, R5
0x1194	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1198	0x1B2C    SUB	R4, R5, R4
0x119A	0xB23A    SXTH	R2, R7
0x119C	0xB231    SXTH	R1, R6
0x119E	0xB220    SXTH	R0, R4
0x11A0	0xF7FFFA5E  BL	_TFT_H_Line+0
;__Lib_TFT.c, 815 :: 		
0x11A4	0xE0DA    B	L___Lib_TFT__TFT_Circle_Fill87
L___Lib_TFT__TFT_Circle_Fill86:
;__Lib_TFT.c, 817 :: 		
0x11A6	0xF9BD500C  LDRSH	R5, [SP, #12]
0x11AA	0xF9BD400E  LDRSH	R4, [SP, #14]
0x11AE	0x1B67    SUB	R7, R4, R5
0x11B0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x11B4	0xF9BD4018  LDRSH	R4, [SP, #24]
0x11B8	0x1965    ADDS	R5, R4, R5
0x11BA	0xB22D    SXTH	R5, R5
0x11BC	0xF9BD400C  LDRSH	R4, [SP, #12]
0x11C0	0x1B2E    SUB	R6, R5, R4
0x11C2	0x4C52    LDR	R4, [PC, #328]
0x11C4	0x8825    LDRH	R5, [R4, #0]
0x11C6	0x4C52    LDR	R4, [PC, #328]
0x11C8	0x8824    LDRH	R4, [R4, #0]
0x11CA	0xB2BB    UXTH	R3, R7
0x11CC	0xB2B2    UXTH	R2, R6
0x11CE	0xB2A9    UXTH	R1, R5
0x11D0	0xB2A0    UXTH	R0, R4
0x11D2	0xF7FFFC41  BL	_TFT_GetCurrentColor+0
0x11D6	0x2101    MOVS	R1, #1
0x11D8	0xF000FF20  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 818 :: 		
0x11DC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x11E0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x11E4	0x1967    ADDS	R7, R4, R5
0x11E6	0xF9BD5006  LDRSH	R5, [SP, #6]
0x11EA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x11EE	0x1B66    SUB	R6, R4, R5
0x11F0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x11F4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x11F8	0x1964    ADDS	R4, R4, R5
0x11FA	0xB23A    SXTH	R2, R7
0x11FC	0xB231    SXTH	R1, R6
0x11FE	0xB220    SXTH	R0, R4
0x1200	0xF7FFFD32  BL	_TFT_V_Line+0
;__Lib_TFT.c, 820 :: 		
0x1204	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1208	0xF9BD400E  LDRSH	R4, [SP, #14]
0x120C	0x1B67    SUB	R7, R4, R5
0x120E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1212	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1216	0x1B65    SUB	R5, R4, R5
0x1218	0xB22D    SXTH	R5, R5
0x121A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x121E	0x1B2E    SUB	R6, R5, R4
0x1220	0x4C3A    LDR	R4, [PC, #232]
0x1222	0x8825    LDRH	R5, [R4, #0]
0x1224	0x4C3A    LDR	R4, [PC, #232]
0x1226	0x8824    LDRH	R4, [R4, #0]
0x1228	0xB2BB    UXTH	R3, R7
0x122A	0xB2B2    UXTH	R2, R6
0x122C	0xB2A9    UXTH	R1, R5
0x122E	0xB2A0    UXTH	R0, R4
0x1230	0xF7FFFC12  BL	_TFT_GetCurrentColor+0
0x1234	0x2101    MOVS	R1, #1
0x1236	0xF000FEF1  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 821 :: 		
0x123A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x123E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1242	0x1B67    SUB	R7, R4, R5
0x1244	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1248	0xF9BD401C  LDRSH	R4, [SP, #28]
0x124C	0x1B66    SUB	R6, R4, R5
0x124E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1252	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1256	0x1964    ADDS	R4, R4, R5
0x1258	0xB23A    SXTH	R2, R7
0x125A	0xB231    SXTH	R1, R6
0x125C	0xB220    SXTH	R0, R4
0x125E	0xF7FFFD03  BL	_TFT_V_Line+0
;__Lib_TFT.c, 823 :: 		
0x1262	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1266	0xF9BD400E  LDRSH	R4, [SP, #14]
0x126A	0x1B67    SUB	R7, R4, R5
0x126C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1270	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1274	0x1965    ADDS	R5, R4, R5
0x1276	0xB22D    SXTH	R5, R5
0x1278	0xF9BD400A  LDRSH	R4, [SP, #10]
0x127C	0x1B2D    SUB	R5, R5, R4
0x127E	0xB22D    SXTH	R5, R5
0x1280	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1284	0x1B2E    SUB	R6, R5, R4
0x1286	0x4C21    LDR	R4, [PC, #132]
0x1288	0x8825    LDRH	R5, [R4, #0]
0x128A	0x4C21    LDR	R4, [PC, #132]
0x128C	0x8824    LDRH	R4, [R4, #0]
0x128E	0xB2BB    UXTH	R3, R7
0x1290	0xB2B2    UXTH	R2, R6
0x1292	0xB2A9    UXTH	R1, R5
0x1294	0xB2A0    UXTH	R0, R4
0x1296	0xF7FFFBDF  BL	_TFT_GetCurrentColor+0
0x129A	0x2101    MOVS	R1, #1
0x129C	0xF000FEBE  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 824 :: 		
0x12A0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x12A4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x12A8	0x1965    ADDS	R5, R4, R5
0x12AA	0xB22D    SXTH	R5, R5
0x12AC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x12B0	0x1B2F    SUB	R7, R5, R4
0x12B2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x12B6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x12BA	0x1B66    SUB	R6, R4, R5
0x12BC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x12C0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x12C4	0x1964    ADDS	R4, R4, R5
0x12C6	0xB23A    SXTH	R2, R7
0x12C8	0xB231    SXTH	R1, R6
0x12CA	0xB220    SXTH	R0, R4
0x12CC	0xF7FFFCCC  BL	_TFT_V_Line+0
;__Lib_TFT.c, 826 :: 		
0x12D0	0xF9BD500C  LDRSH	R5, [SP, #12]
0x12D4	0xF9BD400E  LDRSH	R4, [SP, #14]
0x12D8	0x1B67    SUB	R7, R4, R5
0x12DA	0xF9BD5006  LDRSH	R5, [SP, #6]
0x12DE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x12E2	0x1B65    SUB	R5, R4, R5
0x12E4	0xB22D    SXTH	R5, R5
0x12E6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x12EA	0x1B2D    SUB	R5, R5, R4
0x12EC	0xB22D    SXTH	R5, R5
0x12EE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x12F2	0x1B2E    SUB	R6, R5, R4
0x12F4	0x4C05    LDR	R4, [PC, #20]
0x12F6	0xE00D    B	#26
0x12F8	0x00C22000  	__Lib_TFT_PenWidth+0
0x12FC	0x00C62000  	__Lib_TFT_PenColor+0
0x1300	0x00D42000  	__Lib_TFT_BrushColor+0
0x1304	0x00D62000  	__Lib_TFT_GradientEnabled+0
0x1308	0x00D72000  	__Lib_TFT_GradientOrientation+0
0x130C	0x00DA2000  	__Lib_TFT_GradColorTo+0
0x1310	0x00D82000  	__Lib_TFT_GradColorFrom+0
0x1314	0x8825    LDRH	R5, [R4, #0]
0x1316	0x4C8C    LDR	R4, [PC, #560]
0x1318	0x8824    LDRH	R4, [R4, #0]
0x131A	0xB2BB    UXTH	R3, R7
0x131C	0xB2B2    UXTH	R2, R6
0x131E	0xB2A9    UXTH	R1, R5
0x1320	0xB2A0    UXTH	R0, R4
0x1322	0xF7FFFB99  BL	_TFT_GetCurrentColor+0
0x1326	0x2101    MOVS	R1, #1
0x1328	0xF000FE78  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 827 :: 		
0x132C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1330	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1334	0x1B65    SUB	R5, R4, R5
0x1336	0xB22D    SXTH	R5, R5
0x1338	0xF9BD400A  LDRSH	R4, [SP, #10]
0x133C	0x1B2F    SUB	R7, R5, R4
0x133E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1342	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1346	0x1B66    SUB	R6, R4, R5
0x1348	0xF9BD5008  LDRSH	R5, [SP, #8]
0x134C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1350	0x1964    ADDS	R4, R4, R5
0x1352	0xB23A    SXTH	R2, R7
0x1354	0xB231    SXTH	R1, R6
0x1356	0xB220    SXTH	R0, R4
0x1358	0xF7FFFC86  BL	_TFT_V_Line+0
;__Lib_TFT.c, 828 :: 		
L___Lib_TFT__TFT_Circle_Fill87:
;__Lib_TFT.c, 829 :: 		
0x135C	0xE0BC    B	L___Lib_TFT__TFT_Circle_Fill88
L___Lib_TFT__TFT_Circle_Fill85:
;__Lib_TFT.c, 830 :: 		
0x135E	0xF89D4020  LDRB	R4, [SP, #32]
0x1362	0x2C00    CMP	R4, #0
0x1364	0xD158    BNE	L___Lib_TFT__TFT_Circle_Fill89
;__Lib_TFT.c, 832 :: 		
0x1366	0xF9BD5008  LDRSH	R5, [SP, #8]
0x136A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x136E	0x1967    ADDS	R7, R4, R5
0x1370	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1374	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1378	0x1B66    SUB	R6, R4, R5
0x137A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x137E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1382	0x1964    ADDS	R4, R4, R5
0x1384	0xB23A    SXTH	R2, R7
0x1386	0xB231    SXTH	R1, R6
0x1388	0xB220    SXTH	R0, R4
0x138A	0xF7FFFC6D  BL	_TFT_V_Line+0
;__Lib_TFT.c, 833 :: 		
0x138E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1392	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1396	0x1B67    SUB	R7, R4, R5
0x1398	0xF9BD5006  LDRSH	R5, [SP, #6]
0x139C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x13A0	0x1B66    SUB	R6, R4, R5
0x13A2	0xF9BD5006  LDRSH	R5, [SP, #6]
0x13A6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x13AA	0x1964    ADDS	R4, R4, R5
0x13AC	0xB23A    SXTH	R2, R7
0x13AE	0xB231    SXTH	R1, R6
0x13B0	0xB220    SXTH	R0, R4
0x13B2	0xF7FFFC59  BL	_TFT_V_Line+0
;__Lib_TFT.c, 834 :: 		
0x13B6	0xF9BD5006  LDRSH	R5, [SP, #6]
0x13BA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x13BE	0x1965    ADDS	R5, R4, R5
0x13C0	0xB22D    SXTH	R5, R5
0x13C2	0xF9BD400A  LDRSH	R4, [SP, #10]
0x13C6	0x1B2F    SUB	R7, R5, R4
0x13C8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x13CC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x13D0	0x1B66    SUB	R6, R4, R5
0x13D2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x13D6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x13DA	0x1964    ADDS	R4, R4, R5
0x13DC	0xB23A    SXTH	R2, R7
0x13DE	0xB231    SXTH	R1, R6
0x13E0	0xB220    SXTH	R0, R4
0x13E2	0xF7FFFC41  BL	_TFT_V_Line+0
;__Lib_TFT.c, 835 :: 		
0x13E6	0xF9BD5006  LDRSH	R5, [SP, #6]
0x13EA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x13EE	0x1B65    SUB	R5, R4, R5
0x13F0	0xB22D    SXTH	R5, R5
0x13F2	0xF9BD400A  LDRSH	R4, [SP, #10]
0x13F6	0x1B2F    SUB	R7, R5, R4
0x13F8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x13FC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1400	0x1B66    SUB	R6, R4, R5
0x1402	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1406	0xF9BD401C  LDRSH	R4, [SP, #28]
0x140A	0x1964    ADDS	R4, R4, R5
0x140C	0xB23A    SXTH	R2, R7
0x140E	0xB231    SXTH	R1, R6
0x1410	0xB220    SXTH	R0, R4
0x1412	0xF7FFFC29  BL	_TFT_V_Line+0
;__Lib_TFT.c, 836 :: 		
0x1416	0xE05F    B	L___Lib_TFT__TFT_Circle_Fill90
L___Lib_TFT__TFT_Circle_Fill89:
;__Lib_TFT.c, 838 :: 		
0x1418	0xF9BD5006  LDRSH	R5, [SP, #6]
0x141C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1420	0x1967    ADDS	R7, R4, R5
0x1422	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1426	0xF9BD4018  LDRSH	R4, [SP, #24]
0x142A	0x1B66    SUB	R6, R4, R5
0x142C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1430	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1434	0x1964    ADDS	R4, R4, R5
0x1436	0xB23A    SXTH	R2, R7
0x1438	0xB231    SXTH	R1, R6
0x143A	0xB220    SXTH	R0, R4
0x143C	0xF7FFF910  BL	_TFT_H_Line+0
;__Lib_TFT.c, 839 :: 		
0x1440	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1444	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1448	0x1B67    SUB	R7, R4, R5
0x144A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x144E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1452	0x1B66    SUB	R6, R4, R5
0x1454	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1458	0xF9BD4018  LDRSH	R4, [SP, #24]
0x145C	0x1964    ADDS	R4, R4, R5
0x145E	0xB23A    SXTH	R2, R7
0x1460	0xB231    SXTH	R1, R6
0x1462	0xB220    SXTH	R0, R4
0x1464	0xF7FFF8FC  BL	_TFT_H_Line+0
;__Lib_TFT.c, 840 :: 		
0x1468	0xF9BD5008  LDRSH	R5, [SP, #8]
0x146C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1470	0x1967    ADDS	R7, R4, R5
0x1472	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1476	0xF9BD401C  LDRSH	R4, [SP, #28]
0x147A	0x1B65    SUB	R5, R4, R5
0x147C	0xB22D    SXTH	R5, R5
0x147E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1482	0x1B2E    SUB	R6, R5, R4
0x1484	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1488	0xF9BD401C  LDRSH	R4, [SP, #28]
0x148C	0x1965    ADDS	R5, R4, R5
0x148E	0xB22D    SXTH	R5, R5
0x1490	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1494	0x1B2C    SUB	R4, R5, R4
0x1496	0xB23A    SXTH	R2, R7
0x1498	0xB231    SXTH	R1, R6
0x149A	0xB220    SXTH	R0, R4
0x149C	0xF7FFF8E0  BL	_TFT_H_Line+0
;__Lib_TFT.c, 841 :: 		
0x14A0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x14A4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x14A8	0x1B67    SUB	R7, R4, R5
0x14AA	0xF9BD5006  LDRSH	R5, [SP, #6]
0x14AE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x14B2	0x1B65    SUB	R5, R4, R5
0x14B4	0xB22D    SXTH	R5, R5
0x14B6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x14BA	0x1B2E    SUB	R6, R5, R4
0x14BC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x14C0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x14C4	0x1965    ADDS	R5, R4, R5
0x14C6	0xB22D    SXTH	R5, R5
0x14C8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x14CC	0x1B2C    SUB	R4, R5, R4
0x14CE	0xB23A    SXTH	R2, R7
0x14D0	0xB231    SXTH	R1, R6
0x14D2	0xB220    SXTH	R0, R4
0x14D4	0xF7FFF8C4  BL	_TFT_H_Line+0
;__Lib_TFT.c, 842 :: 		
L___Lib_TFT__TFT_Circle_Fill90:
;__Lib_TFT.c, 843 :: 		
L___Lib_TFT__TFT_Circle_Fill88:
;__Lib_TFT.c, 845 :: 		
0x14D8	0xF9BD4004  LDRSH	R4, [SP, #4]
0x14DC	0x2C00    CMP	R4, #0
0x14DE	0xDA0B    BGE	L___Lib_TFT__TFT_Circle_Fill91
;__Lib_TFT.c, 846 :: 		
0x14E0	0xF9BD4008  LDRSH	R4, [SP, #8]
0x14E4	0x00A4    LSLS	R4, R4, #2
0x14E6	0xB224    SXTH	R4, R4
0x14E8	0x1DA5    ADDS	R5, R4, #6
0x14EA	0xB22D    SXTH	R5, R5
0x14EC	0xF9BD4004  LDRSH	R4, [SP, #4]
0x14F0	0x1964    ADDS	R4, R4, R5
0x14F2	0xF8AD4004  STRH	R4, [SP, #4]
0x14F6	0xE014    B	L___Lib_TFT__TFT_Circle_Fill92
L___Lib_TFT__TFT_Circle_Fill91:
;__Lib_TFT.c, 848 :: 		
0x14F8	0xF9BD5006  LDRSH	R5, [SP, #6]
0x14FC	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1500	0x1B64    SUB	R4, R4, R5
0x1502	0xB224    SXTH	R4, R4
0x1504	0x00A4    LSLS	R4, R4, #2
0x1506	0xB224    SXTH	R4, R4
0x1508	0xF204050A  ADDW	R5, R4, #10
0x150C	0xB22D    SXTH	R5, R5
0x150E	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1512	0x1964    ADDS	R4, R4, R5
0x1514	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 849 :: 		
0x1518	0xF9BD4006  LDRSH	R4, [SP, #6]
0x151C	0x1E64    SUBS	R4, R4, #1
0x151E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 850 :: 		
L___Lib_TFT__TFT_Circle_Fill92:
;__Lib_TFT.c, 851 :: 		
0x1522	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1526	0x1C64    ADDS	R4, R4, #1
0x1528	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 852 :: 		
0x152C	0xE55B    B	L___Lib_TFT__TFT_Circle_Fill83
L___Lib_TFT__TFT_Circle_Fill84:
;__Lib_TFT.c, 854 :: 		
0x152E	0xF89D5014  LDRB	R5, [SP, #20]
0x1532	0x4C06    LDR	R4, [PC, #24]
0x1534	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 855 :: 		
0x1536	0xF8BD5016  LDRH	R5, [SP, #22]
0x153A	0x4C05    LDR	R4, [PC, #20]
0x153C	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 856 :: 		
L_end__TFT_Circle_Fill:
0x153E	0xF8DDE000  LDR	LR, [SP, #0]
0x1542	0xB009    ADD	SP, SP, #36
0x1544	0x4770    BX	LR
0x1546	0xBF00    NOP
0x1548	0x00D82000  	__Lib_TFT_GradColorFrom+0
0x154C	0x00C22000  	__Lib_TFT_PenWidth+0
0x1550	0x00C62000  	__Lib_TFT_PenColor+0
; end of __Lib_TFT__TFT_Circle_Fill
_TFT_GetCurrentColor:
;__Lib_TFT.c, 231 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x0A58	0xB083    SUB	SP, SP, #12
0x0A5A	0xF8CDE000  STR	LR, [SP, #0]
0x0A5E	0xB287    UXTH	R7, R0
0x0A60	0xFA1FF881  UXTH	R8, R1
0x0A64	0xFA1FF982  UXTH	R9, R2
0x0A68	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 237 :: 		
0x0A6C	0xF1B90F00  CMP	R9, #0
0x0A70	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 238 :: 		
0x0A72	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x0A74	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 239 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x0A76	0x45D1    CMP	R9, R10
0x0A78	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 240 :: 		
0x0A7A	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x0A7E	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 242 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x0A80	0xAE02    ADD	R6, SP, #8
0x0A82	0xF10D0506  ADD	R5, SP, #6
0x0A86	0xAC01    ADD	R4, SP, #4
0x0A88	0x4633    MOV	R3, R6
0x0A8A	0x462A    MOV	R2, R5
0x0A8C	0x4621    MOV	R1, R4
0x0A8E	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x0A90	0xF7FFFBDA  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 243 :: 		
0x0A94	0xF10D0609  ADD	R6, SP, #9
0x0A98	0xF10D0507  ADD	R5, SP, #7
0x0A9C	0xF10D0405  ADD	R4, SP, #5
0x0AA0	0x4633    MOV	R3, R6
0x0AA2	0x462A    MOV	R2, R5
0x0AA4	0x4621    MOV	R1, R4
0x0AA6	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x0AAA	0xF7FFFBCD  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 245 :: 		
0x0AAE	0xFA1FF689  UXTH	R6, R9
0x0AB2	0xF89D5005  LDRB	R5, [SP, #5]
0x0AB6	0xF89D4004  LDRB	R4, [SP, #4]
0x0ABA	0x1B2C    SUB	R4, R5, R4
0x0ABC	0xB224    SXTH	R4, R4
0x0ABE	0x4374    MULS	R4, R6, R4
0x0AC0	0xFB94F5FA  SDIV	R5, R4, R10
0x0AC4	0xF89D4004  LDRB	R4, [SP, #4]
0x0AC8	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 246 :: 		
0x0ACC	0xFA1FF689  UXTH	R6, R9
0x0AD0	0xF89D5007  LDRB	R5, [SP, #7]
0x0AD4	0xF89D4006  LDRB	R4, [SP, #6]
0x0AD8	0x1B2C    SUB	R4, R5, R4
0x0ADA	0xB224    SXTH	R4, R4
0x0ADC	0x4374    MULS	R4, R6, R4
0x0ADE	0xFB94F5FA  SDIV	R5, R4, R10
0x0AE2	0xF89D4006  LDRB	R4, [SP, #6]
0x0AE6	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 247 :: 		
0x0AE8	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x0AEC	0xF89D5009  LDRB	R5, [SP, #9]
0x0AF0	0xF89D4008  LDRB	R4, [SP, #8]
0x0AF4	0x1B2C    SUB	R4, R5, R4
0x0AF6	0xB224    SXTH	R4, R4
0x0AF8	0x4374    MULS	R4, R6, R4
0x0AFA	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x0AFE	0xF89D4008  LDRB	R4, [SP, #8]
0x0B02	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 248 :: 		
0x0B04	0xB2E2    UXTB	R2, R4
0x0B06	0xB2F9    UXTB	R1, R7
0x0B08	0xFA5FF088  UXTB	R0, R8
0x0B0C	0xF7FFFC46  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 250 :: 		
L_end_TFT_GetCurrentColor:
0x0B10	0xF8DDE000  LDR	LR, [SP, #0]
0x0B14	0xB003    ADD	SP, SP, #12
0x0B16	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 224 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0248	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 225 :: 		
0x024A	0x0AC4    LSRS	R4, R0, #11
0x024C	0xB2A4    UXTH	R4, R4
0x024E	0x00E4    LSLS	R4, R4, #3
0x0250	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 226 :: 		
0x0252	0x0944    LSRS	R4, R0, #5
0x0254	0xB2A4    UXTH	R4, R4
0x0256	0x00A4    LSLS	R4, R4, #2
0x0258	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 227 :: 		
0x025A	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x025C	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 228 :: 		
L_end_TFT_Color16bitToRGB:
0x025E	0xB001    ADD	SP, SP, #4
0x0260	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 208 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x039C	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x039E	0x08C3    LSRS	R3, R0, #3
0x03A0	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 212 :: 		
0x03A2	0x02DC    LSLS	R4, R3, #11
0x03A4	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 214 :: 		
0x03A6	0x088B    LSRS	R3, R1, #2
0x03A8	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 215 :: 		
0x03AA	0x015B    LSLS	R3, R3, #5
0x03AC	0xB29B    UXTH	R3, R3
0x03AE	0x431C    ORRS	R4, R3
0x03B0	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 218 :: 		
0x03B2	0x08D3    LSRS	R3, R2, #3
0x03B4	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 220 :: 		
0x03B6	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 221 :: 		
0x03BA	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 222 :: 		
L_end_TFT_RGBToColor16bit:
0x03BC	0xB001    ADD	SP, SP, #4
0x03BE	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_TFT_H_Line:
;__Lib_TFT.c, 571 :: 		
0x0660	0xB086    SUB	SP, SP, #24
0x0662	0xF8CDE000  STR	LR, [SP, #0]
0x0666	0xF8AD000C  STRH	R0, [SP, #12]
0x066A	0xF8AD1010  STRH	R1, [SP, #16]
0x066E	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 576 :: 		
0x0672	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0676	0xF9BD300C  LDRSH	R3, [SP, #12]
0x067A	0x42A3    CMP	R3, R4
0x067C	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 577 :: 		
; loc start address is: 0 (R0)
0x067E	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 578 :: 		
0x0682	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0686	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 579 :: 		
0x068A	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 580 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 582 :: 		
0x068E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0692	0x2B00    CMP	R3, #0
0x0694	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 583 :: 		
0x0696	0x2300    MOVS	R3, #0
0x0698	0xB21B    SXTH	R3, R3
0x069A	0xF8AD300C  STRH	R3, [SP, #12]
0x069E	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 584 :: 		
0x06A0	0x4B4B    LDR	R3, [PC, #300]
0x06A2	0x881C    LDRH	R4, [R3, #0]
0x06A4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x06A8	0x42A3    CMP	R3, R4
0x06AA	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 585 :: 		
0x06AC	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 587 :: 		
0x06AE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x06B2	0x2B00    CMP	R3, #0
0x06B4	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 588 :: 		
0x06B6	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 589 :: 		
0x06B8	0x4B45    LDR	R3, [PC, #276]
0x06BA	0x881C    LDRH	R4, [R3, #0]
0x06BC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x06C0	0x42A3    CMP	R3, R4
0x06C2	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 590 :: 		
0x06C4	0x4B42    LDR	R3, [PC, #264]
0x06C6	0x881B    LDRH	R3, [R3, #0]
0x06C8	0x1E5B    SUBS	R3, R3, #1
0x06CA	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 592 :: 		
0x06CE	0x2301    MOVS	R3, #1
0x06D0	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x06D4	0x4B3F    LDR	R3, [PC, #252]
0x06D6	0x781C    LDRB	R4, [R3, #0]
0x06D8	0xF89D3008  LDRB	R3, [SP, #8]
0x06DC	0x42A3    CMP	R3, R4
0x06DE	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 593 :: 		
; offset start address is: 0 (R0)
0x06E2	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 594 :: 		
0x06E6	0xF0000301  AND	R3, R0, #1
0x06EA	0xB21B    SXTH	R3, R3
0x06EC	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 595 :: 		
0x06EE	0x4241    RSBS	R1, R0, #0
0x06F0	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x06F2	0xB208    SXTH	R0, R1
0x06F4	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 594 :: 		
;__Lib_TFT.c, 595 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 596 :: 		
; offset start address is: 0 (R0)
0x06F6	0x1044    ASRS	R4, R0, #1
0x06F8	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x06FA	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 598 :: 		
0x06FC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0700	0x191B    ADDS	R3, R3, R4
0x0702	0xB21B    SXTH	R3, R3
0x0704	0x2B00    CMP	R3, #0
0x0706	0xDB08    BLT	L__TFT_H_Line954
0x0708	0xF9BD3014  LDRSH	R3, [SP, #20]
0x070C	0x185C    ADDS	R4, R3, R1
0x070E	0xB224    SXTH	R4, R4
0x0710	0x4B31    LDR	R3, [PC, #196]
0x0712	0x881B    LDRH	R3, [R3, #0]
0x0714	0x429C    CMP	R4, R3
0x0716	0xD200    BCS	L__TFT_H_Line953
0x0718	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 599 :: 		
0x071A	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 601 :: 		
; offset start address is: 4 (R1)
0x071C	0x4B2F    LDR	R3, [PC, #188]
0x071E	0x781B    LDRB	R3, [R3, #0]
0x0720	0x2B00    CMP	R3, #0
0x0722	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 602 :: 		
0x0724	0x2400    MOVS	R4, #0
0x0726	0xB264    SXTB	R4, R4
0x0728	0x4B2D    LDR	R3, [PC, #180]
0x072A	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 603 :: 		
0x072C	0xF000FFDA  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0730	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 604 :: 		
0x0732	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0736	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x0738	0xB2A3    UXTH	R3, R4
0x073A	0xF9BD2010  LDRSH	R2, [SP, #16]
0x073E	0xB2A1    UXTH	R1, R4
0x0740	0xF9BD000C  LDRSH	R0, [SP, #12]
0x0744	0x4C27    LDR	R4, [PC, #156]
0x0746	0x6824    LDR	R4, [R4, #0]
0x0748	0x47A0    BLX	R4
0x074A	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 606 :: 		
; offset start address is: 4 (R1)
0x074C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0750	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x0752	0xB2A1    UXTH	R1, R4
0x0754	0xF9BD000C  LDRSH	R0, [SP, #12]
0x0758	0x4C23    LDR	R4, [PC, #140]
0x075A	0x6824    LDR	R4, [R4, #0]
0x075C	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 607 :: 		
; loc start address is: 0 (R0)
0x075E	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x0762	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0766	0x4298    CMP	R0, R3
0x0768	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 608 :: 		
0x076A	0x4B20    LDR	R3, [PC, #128]
0x076C	0x881C    LDRH	R4, [R3, #0]
0x076E	0xF8AD0004  STRH	R0, [SP, #4]
0x0772	0xB2A0    UXTH	R0, R4
0x0774	0x4C1E    LDR	R4, [PC, #120]
0x0776	0x6824    LDR	R4, [R4, #0]
0x0778	0x47A0    BLX	R4
0x077A	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 607 :: 		
0x077E	0x1C41    ADDS	R1, R0, #1
0x0780	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 609 :: 		
0x0782	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0784	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 610 :: 		
0x0786	0x2401    MOVS	R4, #1
0x0788	0xB264    SXTB	R4, R4
0x078A	0x4B15    LDR	R3, [PC, #84]
0x078C	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 611 :: 		
0x078E	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 612 :: 		
; loc start address is: 0 (R0)
0x0790	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x0794	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0798	0x4298    CMP	R0, R3
0x079A	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 613 :: 		
0x079C	0x4B13    LDR	R3, [PC, #76]
0x079E	0x881B    LDRH	R3, [R3, #0]
0x07A0	0xF8AD0004  STRH	R0, [SP, #4]
0x07A4	0xB29A    UXTH	R2, R3
0x07A6	0xF9BD1014  LDRSH	R1, [SP, #20]
0x07AA	0xB200    SXTH	R0, R0
0x07AC	0xF7FFFDB2  BL	_TFT_Dot+0
0x07B0	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 612 :: 		
0x07B4	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x07B6	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 614 :: 		
0x07B8	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x07BA	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 615 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 616 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 592 :: 		
0x07BC	0xF89D3008  LDRB	R3, [SP, #8]
0x07C0	0x1C5B    ADDS	R3, R3, #1
0x07C2	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 616 :: 		
0x07C6	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 617 :: 		
L_end_TFT_H_Line:
0x07C8	0xF8DDE000  LDR	LR, [SP, #0]
0x07CC	0xB006    ADD	SP, SP, #24
0x07CE	0x4770    BX	LR
0x07D0	0x00C42000  	_TFT_DISP_WIDTH+0
0x07D4	0x00C22000  	__Lib_TFT_PenWidth+0
0x07D8	0x00C02000  	_TFT_DISP_HEIGHT+0
0x07DC	0x008F2000  	__Lib_TFT___no_acceleration+0
0x07E0	0x02BC4242  	TFT_CS+0
0x07E4	0x00C82000  	_TFT_SSD1963_Set_Address_Ptr+0
0x07E8	0x00CC2000  	_TFT_Set_Address_Ptr+0
0x07EC	0x00C62000  	__Lib_TFT_PenColor+0
0x07F0	0x00D02000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0314	0xB082    SUB	SP, SP, #8
0x0316	0xF8CDE000  STR	LR, [SP, #0]
0x031A	0xF8AD2004  STRH	R2, [SP, #4]
0x031E	0xB20A    SXTH	R2, R1
0x0320	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x0322	0x2900    CMP	R1, #0
0x0324	0xDB04    BLT	L__TFT_Dot949
0x0326	0x4B17    LDR	R3, [PC, #92]
0x0328	0x881B    LDRH	R3, [R3, #0]
0x032A	0x4299    CMP	R1, R3
0x032C	0xD200    BCS	L__TFT_Dot948
0x032E	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x0330	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0332	0x2A00    CMP	R2, #0
0x0334	0xDB04    BLT	L__TFT_Dot951
0x0336	0x4B14    LDR	R3, [PC, #80]
0x0338	0x881B    LDRH	R3, [R3, #0]
0x033A	0x429A    CMP	R2, R3
0x033C	0xD200    BCS	L__TFT_Dot950
0x033E	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x0340	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0342	0x2400    MOVS	R4, #0
0x0344	0xB264    SXTB	R4, R4
0x0346	0x4B11    LDR	R3, [PC, #68]
0x0348	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x034A	0xF001F9CB  BL	__Lib_TFT_Is_SSD1963_Set+0
0x034E	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x0350	0xB293    UXTH	R3, R2
0x0352	0xB28A    UXTH	R2, R1
0x0354	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0356	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0358	0x4C0D    LDR	R4, [PC, #52]
0x035A	0x6824    LDR	R4, [R4, #0]
0x035C	0x47A0    BLX	R4
0x035E	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0360	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0362	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0364	0x4C0B    LDR	R4, [PC, #44]
0x0366	0x6824    LDR	R4, [R4, #0]
0x0368	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x036A	0xF8BD0004  LDRH	R0, [SP, #4]
0x036E	0x4C0A    LDR	R4, [PC, #40]
0x0370	0x6824    LDR	R4, [R4, #0]
0x0372	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x0374	0x2401    MOVS	R4, #1
0x0376	0xB264    SXTB	R4, R4
0x0378	0x4B04    LDR	R3, [PC, #16]
0x037A	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x037C	0xF8DDE000  LDR	LR, [SP, #0]
0x0380	0xB002    ADD	SP, SP, #8
0x0382	0x4770    BX	LR
0x0384	0x00C42000  	_TFT_DISP_WIDTH+0
0x0388	0x00C02000  	_TFT_DISP_HEIGHT+0
0x038C	0x02BC4242  	TFT_CS+0
0x0390	0x00C82000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0394	0x00CC2000  	_TFT_Set_Address_Ptr+0
0x0398	0x00D02000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_V_Line:
;__Lib_TFT.c, 621 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x0C68	0xB086    SUB	SP, SP, #24
0x0C6A	0xF8CDE000  STR	LR, [SP, #0]
0x0C6E	0xF8AD1004  STRH	R1, [SP, #4]
0x0C72	0xB201    SXTH	R1, R0
0x0C74	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 626 :: 		
0x0C78	0x4281    CMP	R1, R0
0x0C7A	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 627 :: 		
; loc start address is: 12 (R3)
0x0C7C	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 628 :: 		
0x0C7E	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 629 :: 		
0x0C80	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 630 :: 		
0x0C82	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 626 :: 		
;__Lib_TFT.c, 630 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 632 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x0C84	0x2900    CMP	R1, #0
0x0C86	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 633 :: 		
0x0C88	0x2100    MOVS	R1, #0
0x0C8A	0xB209    SXTH	R1, R1
0x0C8C	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 634 :: 		
0x0C8E	0x4B2F    LDR	R3, [PC, #188]
0x0C90	0x881B    LDRH	R3, [R3, #0]
0x0C92	0x4299    CMP	R1, R3
0x0C94	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 635 :: 		
0x0C96	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 637 :: 		
; y_start start address is: 4 (R1)
0x0C98	0x2800    CMP	R0, #0
0x0C9A	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 638 :: 		
0x0C9C	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 639 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x0C9E	0x4B2B    LDR	R3, [PC, #172]
0x0CA0	0x881B    LDRH	R3, [R3, #0]
0x0CA2	0x4298    CMP	R0, R3
0x0CA4	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 640 :: 		
0x0CA6	0x4B29    LDR	R3, [PC, #164]
0x0CA8	0x881B    LDRH	R3, [R3, #0]
0x0CAA	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0CAC	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x0CAE	0xB203    SXTH	R3, R0
0x0CB0	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 639 :: 		
0x0CB2	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 640 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 642 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x0CB4	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x0CB6	0xB215    SXTH	R5, R2
0x0CB8	0xB20A    SXTH	R2, R1
0x0CBA	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0CBC	0x4B24    LDR	R3, [PC, #144]
0x0CBE	0x781B    LDRB	R3, [R3, #0]
0x0CC0	0x4298    CMP	R0, R3
0x0CC2	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 643 :: 		
; offset start address is: 16 (R4)
0x0CC4	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 644 :: 		
0x0CC6	0xF0040301  AND	R3, R4, #1
0x0CCA	0xB21B    SXTH	R3, R3
0x0CCC	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 645 :: 		
0x0CCE	0x4264    RSBS	R4, R4, #0
0x0CD0	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x0CD2	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 644 :: 		
;__Lib_TFT.c, 645 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 646 :: 		
; offset start address is: 16 (R4)
0x0CD4	0x1063    ASRS	R3, R4, #1
0x0CD6	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x0CD8	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 648 :: 		
0x0CDA	0x18EB    ADDS	R3, R5, R3
0x0CDC	0xB21B    SXTH	R3, R3
0x0CDE	0x2B00    CMP	R3, #0
0x0CE0	0xDB06    BLT	L__TFT_V_Line958
0x0CE2	0x19AC    ADDS	R4, R5, R6
0x0CE4	0xB224    SXTH	R4, R4
0x0CE6	0x4B1B    LDR	R3, [PC, #108]
0x0CE8	0x881B    LDRH	R3, [R3, #0]
0x0CEA	0x429C    CMP	R4, R3
0x0CEC	0xD200    BCS	L__TFT_V_Line957
0x0CEE	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 649 :: 		
0x0CF0	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 651 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x0CF2	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0CF4	0x428F    CMP	R7, R1
0x0CF6	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 652 :: 		
; offset start address is: 24 (R6)
0x0CF8	0x4B17    LDR	R3, [PC, #92]
0x0CFA	0x881C    LDRH	R4, [R3, #0]
0x0CFC	0x19AB    ADDS	R3, R5, R6
0x0CFE	0xF88D0004  STRB	R0, [SP, #4]
0x0D02	0xF8AD1008  STRH	R1, [SP, #8]
0x0D06	0xF8AD200C  STRH	R2, [SP, #12]
0x0D0A	0xF8AD5010  STRH	R5, [SP, #16]
0x0D0E	0xF8AD6012  STRH	R6, [SP, #18]
0x0D12	0xF8AD7014  STRH	R7, [SP, #20]
0x0D16	0xB2A2    UXTH	R2, R4
0x0D18	0xB239    SXTH	R1, R7
0x0D1A	0xB218    SXTH	R0, R3
0x0D1C	0xF7FFFAFA  BL	_TFT_Dot+0
0x0D20	0xF8BD7014  LDRH	R7, [SP, #20]
0x0D24	0xF9BD6012  LDRSH	R6, [SP, #18]
0x0D28	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0D2C	0xF9BD200C  LDRSH	R2, [SP, #12]
0x0D30	0xF9BD1008  LDRSH	R1, [SP, #8]
0x0D34	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 651 :: 		
0x0D38	0x1C7F    ADDS	R7, R7, #1
0x0D3A	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 653 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0D3C	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 654 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 642 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0D3E	0x1C40    ADDS	R0, R0, #1
0x0D40	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 654 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x0D42	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 655 :: 		
L_end_TFT_V_Line:
0x0D44	0xF8DDE000  LDR	LR, [SP, #0]
0x0D48	0xB006    ADD	SP, SP, #24
0x0D4A	0x4770    BX	LR
0x0D4C	0x00C02000  	_TFT_DISP_HEIGHT+0
0x0D50	0x00C22000  	__Lib_TFT_PenWidth+0
0x0D54	0x00C42000  	_TFT_DISP_WIDTH+0
0x0D58	0x00C62000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_UART3_Data_Ready:
;__Lib_UART_123_45_6.c, 148 :: 		
0x3760	0xB081    SUB	SP, SP, #4
0x3762	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 149 :: 		
0x3766	0x4803    LDR	R0, [PC, #12]
0x3768	0xF7FFFA24  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 150 :: 		
L_end_UART3_Data_Ready:
0x376C	0xF8DDE000  LDR	LR, [SP, #0]
0x3770	0xB001    ADD	SP, SP, #4
0x3772	0x4770    BX	LR
0x3774	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
__Lib_UART_123_45_6_UARTx_Data_Ready:
;__Lib_UART_123_45_6.c, 135 :: 		
; UART_Base start address is: 0 (R0)
0x2BB4	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 137 :: 		
0x2BB6	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x2BB8	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45_6.c, 138 :: 		
L_end_UARTx_Data_Ready:
0x2BBC	0xB001    ADD	SP, SP, #4
0x2BBE	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Data_Ready
_UART3_Read:
;__Lib_UART_123_45_6.c, 118 :: 		
0x3778	0xB081    SUB	SP, SP, #4
0x377A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 119 :: 		
0x377E	0x4803    LDR	R0, [PC, #12]
0x3780	0xF7FEFF6E  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 120 :: 		
L_end_UART3_Read:
0x3784	0xF8DDE000  LDR	LR, [SP, #0]
0x3788	0xB001    ADD	SP, SP, #4
0x378A	0x4770    BX	LR
0x378C	0x48004000  	USART3_SR+0
; end of _UART3_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x2660	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x2662	0x6802    LDR	R2, [R0, #0]
0x2664	0xF3C21140  UBFX	R1, R2, #5, #1
0x2668	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x266A	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x266C	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x266E	0x6809    LDR	R1, [R1, #0]
0x2670	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x2672	0xB001    ADD	SP, SP, #4
0x2674	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
_Game:
;Game.c, 13 :: 		void Game(u8 ch)
; ch start address is: 0 (R0)
0x3264	0xB083    SUB	SP, SP, #12
0x3266	0xF8CDE000  STR	LR, [SP, #0]
0x326A	0xB2C4    UXTB	R4, R0
; ch end address is: 0 (R0)
; ch start address is: 16 (R4)
;Game.c, 17 :: 		s32 r =(X-Xtarget)*(X-Xtarget)+(Y-Ytarget)*(Y-Ytarget);
0x326C	0x4990    LDR	R1, [PC, #576]
0x326E	0x680A    LDR	R2, [R1, #0]
0x3270	0x4990    LDR	R1, [PC, #576]
0x3272	0x6809    LDR	R1, [R1, #0]
0x3274	0x1A89    SUB	R1, R1, R2
0x3276	0xFB01F301  MUL	R3, R1, R1
0x327A	0x498F    LDR	R1, [PC, #572]
0x327C	0x680A    LDR	R2, [R1, #0]
0x327E	0x498F    LDR	R1, [PC, #572]
0x3280	0x6809    LDR	R1, [R1, #0]
0x3282	0x1A89    SUB	R1, R1, R2
0x3284	0x4349    MULS	R1, R1, R1
0x3286	0x185B    ADDS	R3, R3, R1
;Game.c, 18 :: 		GPIOD_ODR^=1<<14;
0x3288	0x498D    LDR	R1, [PC, #564]
0x328A	0x6809    LDR	R1, [R1, #0]
0x328C	0xF4814280  EOR	R2, R1, #16384
0x3290	0x498B    LDR	R1, [PC, #556]
0x3292	0x600A    STR	R2, [R1, #0]
;Game.c, 19 :: 		r=sqrt(r);
0x3294	0xEE003A10  VMOV	S0, R3
0x3298	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x329C	0xF7FFF97A  BL	_sqrt+0
0x32A0	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x32A4	0xEE103A10  VMOV	R3, S0
;Game.c, 20 :: 		if(r<=((raduis+10)/2))
0x32A8	0x4986    LDR	R1, [PC, #536]
0x32AA	0x6809    LDR	R1, [R1, #0]
0x32AC	0xF201020A  ADDW	R2, R1, #10
0x32B0	0x2102    MOVS	R1, #2
0x32B2	0xFB92F1F1  SDIV	R1, R2, R1
0x32B6	0x428B    CMP	R3, R1
0x32B8	0xDC4F    BGT	L_Game0
;Game.c, 22 :: 		raduis+=2;
0x32BA	0x4A82    LDR	R2, [PC, #520]
0x32BC	0x6811    LDR	R1, [R2, #0]
0x32BE	0x1C89    ADDS	R1, R1, #2
0x32C0	0x6011    STR	R1, [R2, #0]
;Game.c, 23 :: 		step++;
0x32C2	0x4A81    LDR	R2, [PC, #516]
0x32C4	0x6811    LDR	R1, [R2, #0]
0x32C6	0x1C49    ADDS	R1, R1, #1
0x32C8	0x6011    STR	R1, [R2, #0]
;Game.c, 24 :: 		TFT_Set_Pen(CL_BLACK,10);
0x32CA	0x210A    MOVS	R1, #10
0x32CC	0xF2400000  MOVW	R0, #0
0x32D0	0xF7FEFEA4  BL	_TFT_Set_Pen+0
;Game.c, 25 :: 		TFT_Circle(Xtarget,Ytarget,1);
0x32D4	0x4978    LDR	R1, [PC, #480]
0x32D6	0x9102    STR	R1, [SP, #8]
0x32D8	0x680A    LDR	R2, [R1, #0]
0x32DA	0x4975    LDR	R1, [PC, #468]
0x32DC	0x6809    LDR	R1, [R1, #0]
0x32DE	0xF88D4004  STRB	R4, [SP, #4]
0x32E2	0xB208    SXTH	R0, R1
0x32E4	0xB211    SXTH	R1, R2
0x32E6	0x2201    MOVS	R2, #1
0x32E8	0xB212    SXTH	R2, R2
0x32EA	0xF7FFF9C5  BL	_TFT_Circle+0
0x32EE	0xF89D4004  LDRB	R4, [SP, #4]
;Game.c, 26 :: 		srand(Xtarget);
0x32F2	0x496F    LDR	R1, [PC, #444]
0x32F4	0x6809    LDR	R1, [R1, #0]
0x32F6	0xB288    UXTH	R0, R1
0x32F8	0xF7FFFBAC  BL	_srand+0
;Game.c, 27 :: 		Xtarget=rand()%320;
0x32FC	0xF7FFFC38  BL	_rand+0
0x3300	0xF2401140  MOVW	R1, #320
0x3304	0xB209    SXTH	R1, R1
0x3306	0xFB90F2F1  SDIV	R2, R0, R1
0x330A	0xFB010212  MLS	R2, R1, R2, R0
0x330E	0xB212    SXTH	R2, R2
0x3310	0x4967    LDR	R1, [PC, #412]
0x3312	0x600A    STR	R2, [R1, #0]
;Game.c, 28 :: 		srand(Ytarget);
0x3314	0x9902    LDR	R1, [SP, #8]
0x3316	0x6809    LDR	R1, [R1, #0]
0x3318	0xB288    UXTH	R0, R1
0x331A	0xF7FFFB9B  BL	_srand+0
;Game.c, 29 :: 		Ytarget=rand()%240;
0x331E	0xF7FFFC27  BL	_rand+0
0x3322	0x21F0    MOVS	R1, #240
0x3324	0xB209    SXTH	R1, R1
0x3326	0xFB90F2F1  SDIV	R2, R0, R1
0x332A	0xFB010212  MLS	R2, R1, R2, R0
0x332E	0xB212    SXTH	R2, R2
0x3330	0x4961    LDR	R1, [PC, #388]
0x3332	0x600A    STR	R2, [R1, #0]
;Game.c, 30 :: 		TFT_Set_Pen(CL_SILVER,10);
0x3334	0x210A    MOVS	R1, #10
0x3336	0xF24C6018  MOVW	R0, #50712
0x333A	0xF7FEFE6F  BL	_TFT_Set_Pen+0
;Game.c, 31 :: 		TFT_Circle(Xtarget,Ytarget,1);
0x333E	0x495E    LDR	R1, [PC, #376]
0x3340	0x680A    LDR	R2, [R1, #0]
0x3342	0x495B    LDR	R1, [PC, #364]
0x3344	0x6809    LDR	R1, [R1, #0]
0x3346	0xF88D4004  STRB	R4, [SP, #4]
0x334A	0xB208    SXTH	R0, R1
0x334C	0xB211    SXTH	R1, R2
0x334E	0x2201    MOVS	R2, #1
0x3350	0xB212    SXTH	R2, R2
0x3352	0xF7FFF991  BL	_TFT_Circle+0
0x3356	0xF89D4004  LDRB	R4, [SP, #4]
;Game.c, 32 :: 		}
L_Game0:
;Game.c, 33 :: 		if(ch=='F') flag=0;
0x335A	0x2C46    CMP	R4, #70
0x335C	0xD103    BNE	L_Game1
; ch end address is: 16 (R4)
0x335E	0x2200    MOVS	R2, #0
0x3360	0x495A    LDR	R1, [PC, #360]
0x3362	0x700A    STRB	R2, [R1, #0]
0x3364	0xE010    B	L_Game2
L_Game1:
;Game.c, 34 :: 		else if(ch=='L') flag=1;
; ch start address is: 16 (R4)
0x3366	0x2C4C    CMP	R4, #76
0x3368	0xD103    BNE	L_Game3
; ch end address is: 16 (R4)
0x336A	0x2201    MOVS	R2, #1
0x336C	0x4957    LDR	R1, [PC, #348]
0x336E	0x700A    STRB	R2, [R1, #0]
0x3370	0xE00A    B	L_Game4
L_Game3:
;Game.c, 35 :: 		else if(ch=='B') flag=2;
; ch start address is: 16 (R4)
0x3372	0x2C42    CMP	R4, #66
0x3374	0xD103    BNE	L_Game5
; ch end address is: 16 (R4)
0x3376	0x2202    MOVS	R2, #2
0x3378	0x4954    LDR	R1, [PC, #336]
0x337A	0x700A    STRB	R2, [R1, #0]
0x337C	0xE004    B	L_Game6
L_Game5:
;Game.c, 36 :: 		else if(ch=='R') flag=3;
; ch start address is: 16 (R4)
0x337E	0x2C52    CMP	R4, #82
0x3380	0xD102    BNE	L_Game7
; ch end address is: 16 (R4)
0x3382	0x2203    MOVS	R2, #3
0x3384	0x4951    LDR	R1, [PC, #324]
0x3386	0x700A    STRB	R2, [R1, #0]
L_Game7:
L_Game6:
L_Game4:
L_Game2:
;Game.c, 37 :: 		TFT_Set_Pen(CL_BLACK,raduis);
0x3388	0x494E    LDR	R1, [PC, #312]
0x338A	0x6809    LDR	R1, [R1, #0]
0x338C	0xF2400000  MOVW	R0, #0
0x3390	0xF7FEFE44  BL	_TFT_Set_Pen+0
;Game.c, 38 :: 		TFT_Circle(X,Y,1);
0x3394	0x4949    LDR	R1, [PC, #292]
0x3396	0x680A    LDR	R2, [R1, #0]
0x3398	0x4946    LDR	R1, [PC, #280]
0x339A	0x6809    LDR	R1, [R1, #0]
0x339C	0xB208    SXTH	R0, R1
0x339E	0xB211    SXTH	R1, R2
0x33A0	0x2201    MOVS	R2, #1
0x33A2	0xB212    SXTH	R2, R2
0x33A4	0xF7FFF968  BL	_TFT_Circle+0
;Game.c, 39 :: 		if(flag==0)
0x33A8	0x4948    LDR	R1, [PC, #288]
0x33AA	0x7809    LDRB	R1, [R1, #0]
0x33AC	0xB9D9    CBNZ	R1, L_Game8
;Game.c, 41 :: 		Y=Y-step;
0x33AE	0x4946    LDR	R1, [PC, #280]
0x33B0	0x680B    LDR	R3, [R1, #0]
0x33B2	0x4A42    LDR	R2, [PC, #264]
0x33B4	0x6811    LDR	R1, [R2, #0]
0x33B6	0x1AC9    SUB	R1, R1, R3
0x33B8	0x6011    STR	R1, [R2, #0]
;Game.c, 42 :: 		if(Y<0)Y=240;
0x33BA	0x2900    CMP	R1, #0
0x33BC	0xDA02    BGE	L_Game9
0x33BE	0x22F0    MOVS	R2, #240
0x33C0	0x493E    LDR	R1, [PC, #248]
0x33C2	0x600A    STR	R2, [R1, #0]
L_Game9:
;Game.c, 43 :: 		TFT_Set_Pen(CL_RED,raduis);
0x33C4	0x493F    LDR	R1, [PC, #252]
0x33C6	0x6809    LDR	R1, [R1, #0]
0x33C8	0xF64F0000  MOVW	R0, #63488
0x33CC	0xF7FEFE26  BL	_TFT_Set_Pen+0
;Game.c, 44 :: 		TFT_Circle(X,Y,1);
0x33D0	0x493A    LDR	R1, [PC, #232]
0x33D2	0x680A    LDR	R2, [R1, #0]
0x33D4	0x4937    LDR	R1, [PC, #220]
0x33D6	0x6809    LDR	R1, [R1, #0]
0x33D8	0xB208    SXTH	R0, R1
0x33DA	0xB211    SXTH	R1, R2
0x33DC	0x2201    MOVS	R2, #1
0x33DE	0xB212    SXTH	R2, R2
0x33E0	0xF7FFF94A  BL	_TFT_Circle+0
;Game.c, 45 :: 		}
0x33E4	0xE060    B	L_Game10
L_Game8:
;Game.c, 46 :: 		else if(flag==1)
0x33E6	0x4939    LDR	R1, [PC, #228]
0x33E8	0x7809    LDRB	R1, [R1, #0]
0x33EA	0x2901    CMP	R1, #1
0x33EC	0xD11C    BNE	L_Game11
;Game.c, 48 :: 		X=X-step;
0x33EE	0x4936    LDR	R1, [PC, #216]
0x33F0	0x680B    LDR	R3, [R1, #0]
0x33F2	0x4A30    LDR	R2, [PC, #192]
0x33F4	0x6811    LDR	R1, [R2, #0]
0x33F6	0x1AC9    SUB	R1, R1, R3
0x33F8	0x6011    STR	R1, [R2, #0]
;Game.c, 49 :: 		if(X<0)X=320;
0x33FA	0x2900    CMP	R1, #0
0x33FC	0xDA03    BGE	L_Game12
0x33FE	0xF2401240  MOVW	R2, #320
0x3402	0x492C    LDR	R1, [PC, #176]
0x3404	0x600A    STR	R2, [R1, #0]
L_Game12:
;Game.c, 50 :: 		TFT_Set_Pen(CL_RED,raduis);
0x3406	0x492F    LDR	R1, [PC, #188]
0x3408	0x6809    LDR	R1, [R1, #0]
0x340A	0xF64F0000  MOVW	R0, #63488
0x340E	0xF7FEFE05  BL	_TFT_Set_Pen+0
;Game.c, 51 :: 		TFT_Circle(X,Y,1);
0x3412	0x492A    LDR	R1, [PC, #168]
0x3414	0x680A    LDR	R2, [R1, #0]
0x3416	0x4927    LDR	R1, [PC, #156]
0x3418	0x6809    LDR	R1, [R1, #0]
0x341A	0xB208    SXTH	R0, R1
0x341C	0xB211    SXTH	R1, R2
0x341E	0x2201    MOVS	R2, #1
0x3420	0xB212    SXTH	R2, R2
0x3422	0xF7FFF929  BL	_TFT_Circle+0
;Game.c, 52 :: 		}
0x3426	0xE03F    B	L_Game13
L_Game11:
;Game.c, 53 :: 		else if(flag==2)
0x3428	0x4928    LDR	R1, [PC, #160]
0x342A	0x7809    LDRB	R1, [R1, #0]
0x342C	0x2902    CMP	R1, #2
0x342E	0xD11B    BNE	L_Game14
;Game.c, 55 :: 		Y=Y+step;
0x3430	0x4925    LDR	R1, [PC, #148]
0x3432	0x680B    LDR	R3, [R1, #0]
0x3434	0x4A21    LDR	R2, [PC, #132]
0x3436	0x6811    LDR	R1, [R2, #0]
0x3438	0x18C9    ADDS	R1, R1, R3
0x343A	0x6011    STR	R1, [R2, #0]
;Game.c, 56 :: 		if(Y>240)Y=0;
0x343C	0x29F0    CMP	R1, #240
0x343E	0xDD02    BLE	L_Game15
0x3440	0x2200    MOVS	R2, #0
0x3442	0x491E    LDR	R1, [PC, #120]
0x3444	0x600A    STR	R2, [R1, #0]
L_Game15:
;Game.c, 57 :: 		TFT_Set_Pen(CL_RED,raduis);
0x3446	0x491F    LDR	R1, [PC, #124]
0x3448	0x6809    LDR	R1, [R1, #0]
0x344A	0xF64F0000  MOVW	R0, #63488
0x344E	0xF7FEFDE5  BL	_TFT_Set_Pen+0
;Game.c, 58 :: 		TFT_Circle(X,Y,1);
0x3452	0x491A    LDR	R1, [PC, #104]
0x3454	0x680A    LDR	R2, [R1, #0]
0x3456	0x4917    LDR	R1, [PC, #92]
0x3458	0x6809    LDR	R1, [R1, #0]
0x345A	0xB208    SXTH	R0, R1
0x345C	0xB211    SXTH	R1, R2
0x345E	0x2201    MOVS	R2, #1
0x3460	0xB212    SXTH	R2, R2
0x3462	0xF7FFF909  BL	_TFT_Circle+0
;Game.c, 59 :: 		}
0x3466	0xE01F    B	L_Game16
L_Game14:
;Game.c, 60 :: 		else if(flag==3)
0x3468	0x4918    LDR	R1, [PC, #96]
0x346A	0x7809    LDRB	R1, [R1, #0]
0x346C	0x2903    CMP	R1, #3
0x346E	0xD11B    BNE	L_Game17
;Game.c, 62 :: 		X=X+step;
0x3470	0x4915    LDR	R1, [PC, #84]
0x3472	0x680B    LDR	R3, [R1, #0]
0x3474	0x4A0F    LDR	R2, [PC, #60]
0x3476	0x6811    LDR	R1, [R2, #0]
0x3478	0x18C9    ADDS	R1, R1, R3
0x347A	0x6011    STR	R1, [R2, #0]
;Game.c, 63 :: 		if(X>320)X=0;
0x347C	0xF5B17FA0  CMP	R1, #320
0x3480	0xDD02    BLE	L_Game18
0x3482	0x2200    MOVS	R2, #0
0x3484	0x490B    LDR	R1, [PC, #44]
0x3486	0x600A    STR	R2, [R1, #0]
L_Game18:
;Game.c, 64 :: 		TFT_Set_Pen(CL_RED,raduis);
0x3488	0x490E    LDR	R1, [PC, #56]
0x348A	0x6809    LDR	R1, [R1, #0]
0x348C	0xF64F0000  MOVW	R0, #63488
0x3490	0xF7FEFDC4  BL	_TFT_Set_Pen+0
;Game.c, 65 :: 		TFT_Circle(X,Y,1);
0x3494	0x4909    LDR	R1, [PC, #36]
0x3496	0x680A    LDR	R2, [R1, #0]
0x3498	0x4906    LDR	R1, [PC, #24]
0x349A	0x6809    LDR	R1, [R1, #0]
0x349C	0xB208    SXTH	R0, R1
0x349E	0xB211    SXTH	R1, R2
0x34A0	0x2201    MOVS	R2, #1
0x34A2	0xB212    SXTH	R2, R2
0x34A4	0xF7FFF8E8  BL	_TFT_Circle+0
;Game.c, 66 :: 		}
L_Game17:
L_Game16:
L_Game13:
L_Game10:
;Game.c, 69 :: 		}
L_end_Game:
0x34A8	0xF8DDE000  LDR	LR, [SP, #0]
0x34AC	0xB003    ADD	SP, SP, #12
0x34AE	0x4770    BX	LR
0x34B0	0x00A02000  	Game_Xtarget_L0+0
0x34B4	0x00982000  	Game_X_L0+0
0x34B8	0x00A42000  	Game_Ytarget_L0+0
0x34BC	0x009C2000  	Game_Y_L0+0
0x34C0	0x0C144002  	GPIOD_ODR+0
0x34C4	0x00A82000  	Game_raduis_L0+0
0x34C8	0x00AC2000  	Game_step_L0+0
0x34CC	0x00952000  	Game_flag_L0+0
; end of _Game
_sqrt:
;__Lib_CMath.c, 152 :: 		
0x2594	0xB082    SUB	SP, SP, #8
0x2596	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 0 (S0)
0x259A	0xEEF00A40  VMOV.F32	S1, S0
; x end address is: 0 (S0)
; x start address is: 4 (S1)
;__Lib_CMath.c, 157 :: 		
0x259E	0xEEF50AC0  VCMPE.F32	S1, #0.0
0x25A2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x25A6	0xDC04    BGT	L_sqrt27
; x end address is: 4 (S1)
;__Lib_CMath.c, 158 :: 		
0x25A8	0xF04F0100  MOV	R1, #0
0x25AC	0xEE001A10  VMOV	S0, R1
0x25B0	0xE051    B	L_end_sqrt
L_sqrt27:
;__Lib_CMath.c, 159 :: 		
; og start address is: 8 (S2)
; x start address is: 4 (S1)
0x25B2	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 160 :: 		
0x25B6	0xEEB70A00  VMOV.F32	S0, #1
0x25BA	0xEEF40AC0  VCMPE.F32	S1, S0
0x25BE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x25C2	0xDA06    BGE	L__sqrt70
;__Lib_CMath.c, 161 :: 		
0x25C4	0xEEB70A00  VMOV.F32	S0, #1
0x25C8	0xEE801A01  VDIV.F32	S2, S0, S2
; og end address is: 8 (S2)
0x25CC	0xEEB00A41  VMOV.F32	S0, S2
0x25D0	0xE001    B	L_sqrt28
L__sqrt70:
;__Lib_CMath.c, 160 :: 		
0x25D2	0xEEB00A41  VMOV.F32	S0, S2
;__Lib_CMath.c, 161 :: 		
L_sqrt28:
;__Lib_CMath.c, 162 :: 		
; og start address is: 0 (S0)
0x25D6	0xA901    ADD	R1, SP, #4
0x25D8	0x4608    MOV	R0, R1
; og end address is: 0 (S0)
0x25DA	0xF7FFF805  BL	_frexp+0
;__Lib_CMath.c, 163 :: 		
0x25DE	0xF9BD2004  LDRSH	R2, [SP, #4]
0x25E2	0x2102    MOVS	R1, #2
0x25E4	0xB209    SXTH	R1, R1
0x25E6	0xFB92F1F1  SDIV	R1, R2, R1
0x25EA	0xB208    SXTH	R0, R1
0x25EC	0xF7FEFFCC  BL	_ldexp+0
; og start address is: 8 (S2)
0x25F0	0xEEB01A40  VMOV.F32	S2, S0
;__Lib_CMath.c, 164 :: 		
0x25F4	0xEEB70A00  VMOV.F32	S0, #1
0x25F8	0xEEF40AC0  VCMPE.F32	S1, S0
0x25FC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2600	0xDA08    BGE	L__sqrt71
;__Lib_CMath.c, 165 :: 		
0x2602	0xEEB70A00  VMOV.F32	S0, #1
0x2606	0xEE800A01  VDIV.F32	S0, S0, S2
0x260A	0xEEB01A40  VMOV.F32	S2, S0
; og end address is: 8 (S2)
0x260E	0xEEF01A41  VMOV.F32	S3, S2
0x2612	0xE001    B	L_sqrt29
L__sqrt71:
;__Lib_CMath.c, 164 :: 		
0x2614	0xEEF01A41  VMOV.F32	S3, S2
;__Lib_CMath.c, 165 :: 		
L_sqrt29:
;__Lib_CMath.c, 166 :: 		
; og start address is: 12 (S3)
; niter start address is: 0 (R0)
0x2618	0x2014    MOVS	R0, #20
; x end address is: 4 (S1)
; og end address is: 12 (S3)
; niter end address is: 0 (R0)
0x261A	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 167 :: 		
0x261E	0xE7FF    B	L_sqrt30
L__sqrt72:
;__Lib_CMath.c, 172 :: 		
;__Lib_CMath.c, 167 :: 		
L_sqrt30:
;__Lib_CMath.c, 168 :: 		
; niter start address is: 0 (R0)
; og start address is: 12 (S3)
; x start address is: 8 (S2)
0x2620	0xEE810A21  VDIV.F32	S0, S2, S3
0x2624	0xEE700A21  VADD.F32	S1, S0, S3
0x2628	0xEEB00A00  VMOV.F32	S0, #2
0x262C	0xEE800A80  VDIV.F32	S0, S1, S0
; ng start address is: 4 (S1)
0x2630	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 169 :: 		
0x2634	0xEEB40AE1  VCMPE.F32	S0, S3
0x2638	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x263C	0xD102    BNE	L_sqrt33
; x end address is: 8 (S2)
; ng end address is: 4 (S1)
; niter end address is: 0 (R0)
;__Lib_CMath.c, 170 :: 		
0x263E	0xEEB00A61  VMOV.F32	S0, S3
; og end address is: 12 (S3)
0x2642	0xE008    B	L_sqrt31
L_sqrt33:
;__Lib_CMath.c, 171 :: 		
; niter start address is: 0 (R0)
; og start address is: 12 (S3)
; ng start address is: 4 (S1)
; x start address is: 8 (S2)
0x2644	0xEEF01A60  VMOV.F32	S3, S1
; ng end address is: 4 (S1)
;__Lib_CMath.c, 172 :: 		
0x2648	0x1E41    SUBS	R1, R0, #1
0x264A	0xB289    UXTH	R1, R1
0x264C	0xB288    UXTH	R0, R1
0x264E	0x2900    CMP	R1, #0
0x2650	0xD1E6    BNE	L__sqrt72
; x end address is: 8 (S2)
; og end address is: 12 (S3)
; niter end address is: 0 (R0)
0x2652	0xEEB00A61  VMOV.F32	S0, S3
L_sqrt31:
;__Lib_CMath.c, 174 :: 		
; og start address is: 0 (S0)
; og end address is: 0 (S0)
;__Lib_CMath.c, 175 :: 		
L_end_sqrt:
0x2656	0xF8DDE000  LDR	LR, [SP, #0]
0x265A	0xB002    ADD	SP, SP, #8
0x265C	0x4770    BX	LR
; end of _sqrt
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 0 (R0)
0x15E8	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; eptr end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; eptr start address is: 0 (R0)
;__Lib_CMath.c, 83 :: 		
0x15EA	0xED8D0A01  VSTR.32	S0, [SP, #4]
; value end address is: 0 (S0)
;__Lib_CMath.c, 84 :: 		
0x15EE	0xF8BD1006  LDRH	R1, [SP, #6]
0x15F2	0xF3C111C7  UBFX	R1, R1, #7, #8
0x15F6	0x397E    SUBS	R1, #126
; bb start address is: 4 (R1)
0x15F8	0xB209    SXTH	R1, R1
;__Lib_CMath.c, 85 :: 		
0x15FA	0x8001    STRH	R1, [R0, #0]
; eptr end address is: 0 (R0)
; bb end address is: 4 (R1)
;__Lib_CMath.c, 86 :: 		
0x15FC	0x227E    MOVS	R2, #126
0x15FE	0xF8BD1006  LDRH	R1, [SP, #6]
0x1602	0xF36211CE  BFI	R1, R2, #7, #8
0x1606	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0x160A	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0x160E	0xB002    ADD	SP, SP, #8
0x1610	0x4770    BX	LR
; end of _frexp
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 0 (R0)
0x1588	0xB082    SUB	SP, SP, #8
; value start address is: 0 (S0)
; newexp end address is: 0 (R0)
; value end address is: 0 (S0)
; value start address is: 0 (S0)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0x158A	0xED8D0A01  VSTR.32	S0, [SP, #4]
;__Lib_CMath.c, 101 :: 		
0x158E	0xF8BD1006  LDRH	R1, [SP, #6]
0x1592	0xF3C111C7  UBFX	R1, R1, #7, #8
0x1596	0x1841    ADDS	R1, R0, R1
0x1598	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 102 :: 		
0x159A	0xB209    SXTH	R1, R1
0x159C	0x2900    CMP	R1, #0
0x159E	0xDA04    BGE	L_ldexp11
; value end address is: 0 (S0)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0x15A0	0xF04F0100  MOV	R1, #0
0x15A4	0xEE001A10  VMOV	S0, R1
0x15A8	0xE019    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 0 (S0)
0x15AA	0xF1B00FFF  CMP	R0, #255
0x15AE	0xDD0D    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0x15B0	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x15B4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x15B8	0xDA04    BGE	L_ldexp14
; value end address is: 0 (S0)
;__Lib_CMath.c, 107 :: 		
0x15BA	0xF46F0100  MVN	R1, #8388608
0x15BE	0xEE001A10  VMOV	S0, R1
0x15C2	0xE00C    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0x15C4	0x4907    LDR	R1, [PC, #28]
0x15C6	0xEE001A10  VMOV	S0, R1
0x15CA	0xE008    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0x15CC	0xB282    UXTH	R2, R0
; newexp end address is: 0 (R0)
0x15CE	0xF8BD1006  LDRH	R1, [SP, #6]
0x15D2	0xF36211CE  BFI	R1, R2, #7, #8
0x15D6	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_CMath.c, 112 :: 		
0x15DA	0xED9D0A01  VLDR.32	S0, [SP, #4]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0x15DE	0xB002    ADD	SP, SP, #8
0x15E0	0x4770    BX	LR
0x15E2	0xBF00    NOP
0x15E4	0xFFFF7F7F  	#2139095039
; end of _ldexp
_srand:
;__Lib_CStdlib.c, 301 :: 		
; x start address is: 0 (R0)
0x2A54	0xB081    SUB	SP, SP, #4
; x end address is: 0 (R0)
; x start address is: 0 (R0)
;__Lib_CStdlib.c, 302 :: 		
0x2A56	0x4904    LDR	R1, [PC, #16]
0x2A58	0x6008    STR	R0, [R1, #0]
; x end address is: 0 (R0)
;__Lib_CStdlib.c, 303 :: 		
0x2A5A	0x2201    MOVS	R2, #1
0x2A5C	0xB212    SXTH	R2, R2
0x2A5E	0x4903    LDR	R1, [PC, #12]
0x2A60	0x800A    STRH	R2, [R1, #0]
;__Lib_CStdlib.c, 304 :: 		
L_end_srand:
0x2A62	0xB001    ADD	SP, SP, #4
0x2A64	0x4770    BX	LR
0x2A66	0xBF00    NOP
0x2A68	0x00B42000  	__Lib_CStdlib_randx+0
0x2A6C	0x00962000  	__Lib_CStdlib_randf+0
; end of _srand
_rand:
;__Lib_CStdlib.c, 307 :: 		
0x2B70	0xB081    SUB	SP, SP, #4
0x2B72	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_CStdlib.c, 308 :: 		
0x2B76	0x480C    LDR	R0, [PC, #48]
0x2B78	0xF9B00000  LDRSH	R0, [R0, #0]
0x2B7C	0xB910    CBNZ	R0, L_rand75
;__Lib_CStdlib.c, 309 :: 		
0x2B7E	0x2001    MOVS	R0, #1
0x2B80	0xF7FFFF68  BL	_srand+0
L_rand75:
;__Lib_CStdlib.c, 310 :: 		
0x2B84	0x4A09    LDR	R2, [PC, #36]
0x2B86	0x6811    LDR	R1, [R2, #0]
0x2B88	0x4809    LDR	R0, [PC, #36]
0x2B8A	0x4341    MULS	R1, R0, R1
0x2B8C	0xF2430039  MOVW	R0, #12345
0x2B90	0x1808    ADDS	R0, R1, R0
0x2B92	0x1401    ASRS	R1, R0, #16
0x2B94	0xF64770FF  MOVW	R0, #32767
0x2B98	0xEA010000  AND	R0, R1, R0, LSL #0
0x2B9C	0x6010    STR	R0, [R2, #0]
;__Lib_CStdlib.c, 311 :: 		
0x2B9E	0xB200    SXTH	R0, R0
;__Lib_CStdlib.c, 312 :: 		
L_end_rand:
0x2BA0	0xF8DDE000  LDR	LR, [SP, #0]
0x2BA4	0xB001    ADD	SP, SP, #4
0x2BA6	0x4770    BX	LR
0x2BA8	0x00962000  	__Lib_CStdlib_randf+0
0x2BAC	0x00B42000  	__Lib_CStdlib_randx+0
0x2BB0	0x4E6D41C6  	#1103515245
; end of _rand
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x38B4	0xB082    SUB	SP, SP, #8
0x38B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x38BA	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x38BC	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x38BE	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x38C0	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x38C2	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x38C4	0x2803    CMP	R0, #3
0x38C6	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x38CA	0x4893    LDR	R0, [PC, #588]
0x38CC	0x4281    CMP	R1, R0
0x38CE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x38D0	0x4892    LDR	R0, [PC, #584]
0x38D2	0x6800    LDR	R0, [R0, #0]
0x38D4	0xF0400105  ORR	R1, R0, #5
0x38D8	0x4890    LDR	R0, [PC, #576]
0x38DA	0x6001    STR	R1, [R0, #0]
0x38DC	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x38DE	0x4890    LDR	R0, [PC, #576]
0x38E0	0x4281    CMP	R1, R0
0x38E2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x38E4	0x488D    LDR	R0, [PC, #564]
0x38E6	0x6800    LDR	R0, [R0, #0]
0x38E8	0xF0400104  ORR	R1, R0, #4
0x38EC	0x488B    LDR	R0, [PC, #556]
0x38EE	0x6001    STR	R1, [R0, #0]
0x38F0	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x38F2	0x488C    LDR	R0, [PC, #560]
0x38F4	0x4281    CMP	R1, R0
0x38F6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x38F8	0x4888    LDR	R0, [PC, #544]
0x38FA	0x6800    LDR	R0, [R0, #0]
0x38FC	0xF0400103  ORR	R1, R0, #3
0x3900	0x4886    LDR	R0, [PC, #536]
0x3902	0x6001    STR	R1, [R0, #0]
0x3904	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3906	0xF64E2060  MOVW	R0, #60000
0x390A	0x4281    CMP	R1, R0
0x390C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x390E	0x4883    LDR	R0, [PC, #524]
0x3910	0x6800    LDR	R0, [R0, #0]
0x3912	0xF0400102  ORR	R1, R0, #2
0x3916	0x4881    LDR	R0, [PC, #516]
0x3918	0x6001    STR	R1, [R0, #0]
0x391A	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x391C	0xF2475030  MOVW	R0, #30000
0x3920	0x4281    CMP	R1, R0
0x3922	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x3924	0x487D    LDR	R0, [PC, #500]
0x3926	0x6800    LDR	R0, [R0, #0]
0x3928	0xF0400101  ORR	R1, R0, #1
0x392C	0x487B    LDR	R0, [PC, #492]
0x392E	0x6001    STR	R1, [R0, #0]
0x3930	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x3932	0x487A    LDR	R0, [PC, #488]
0x3934	0x6801    LDR	R1, [R0, #0]
0x3936	0xF06F0007  MVN	R0, #7
0x393A	0x4001    ANDS	R1, R0
0x393C	0x4877    LDR	R0, [PC, #476]
0x393E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x3940	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3942	0x2802    CMP	R0, #2
0x3944	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x3948	0x4877    LDR	R0, [PC, #476]
0x394A	0x4281    CMP	R1, R0
0x394C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x394E	0x4873    LDR	R0, [PC, #460]
0x3950	0x6800    LDR	R0, [R0, #0]
0x3952	0xF0400106  ORR	R1, R0, #6
0x3956	0x4871    LDR	R0, [PC, #452]
0x3958	0x6001    STR	R1, [R0, #0]
0x395A	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x395C	0x4870    LDR	R0, [PC, #448]
0x395E	0x4281    CMP	R1, R0
0x3960	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x3962	0x486E    LDR	R0, [PC, #440]
0x3964	0x6800    LDR	R0, [R0, #0]
0x3966	0xF0400105  ORR	R1, R0, #5
0x396A	0x486C    LDR	R0, [PC, #432]
0x396C	0x6001    STR	R1, [R0, #0]
0x396E	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3970	0x486E    LDR	R0, [PC, #440]
0x3972	0x4281    CMP	R1, R0
0x3974	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x3976	0x4869    LDR	R0, [PC, #420]
0x3978	0x6800    LDR	R0, [R0, #0]
0x397A	0xF0400104  ORR	R1, R0, #4
0x397E	0x4867    LDR	R0, [PC, #412]
0x3980	0x6001    STR	R1, [R0, #0]
0x3982	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3984	0x486A    LDR	R0, [PC, #424]
0x3986	0x4281    CMP	R1, R0
0x3988	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x398A	0x4864    LDR	R0, [PC, #400]
0x398C	0x6800    LDR	R0, [R0, #0]
0x398E	0xF0400103  ORR	R1, R0, #3
0x3992	0x4862    LDR	R0, [PC, #392]
0x3994	0x6001    STR	R1, [R0, #0]
0x3996	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3998	0xF64B3080  MOVW	R0, #48000
0x399C	0x4281    CMP	R1, R0
0x399E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x39A0	0x485E    LDR	R0, [PC, #376]
0x39A2	0x6800    LDR	R0, [R0, #0]
0x39A4	0xF0400102  ORR	R1, R0, #2
0x39A8	0x485C    LDR	R0, [PC, #368]
0x39AA	0x6001    STR	R1, [R0, #0]
0x39AC	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x39AE	0xF64550C0  MOVW	R0, #24000
0x39B2	0x4281    CMP	R1, R0
0x39B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x39B6	0x4859    LDR	R0, [PC, #356]
0x39B8	0x6800    LDR	R0, [R0, #0]
0x39BA	0xF0400101  ORR	R1, R0, #1
0x39BE	0x4857    LDR	R0, [PC, #348]
0x39C0	0x6001    STR	R1, [R0, #0]
0x39C2	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x39C4	0x4855    LDR	R0, [PC, #340]
0x39C6	0x6801    LDR	R1, [R0, #0]
0x39C8	0xF06F0007  MVN	R0, #7
0x39CC	0x4001    ANDS	R1, R0
0x39CE	0x4853    LDR	R0, [PC, #332]
0x39D0	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x39D2	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x39D4	0x2801    CMP	R0, #1
0x39D6	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x39DA	0x4851    LDR	R0, [PC, #324]
0x39DC	0x4281    CMP	R1, R0
0x39DE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x39E0	0x484E    LDR	R0, [PC, #312]
0x39E2	0x6800    LDR	R0, [R0, #0]
0x39E4	0xF0400107  ORR	R1, R0, #7
0x39E8	0x484C    LDR	R0, [PC, #304]
0x39EA	0x6001    STR	R1, [R0, #0]
0x39EC	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x39EE	0x4851    LDR	R0, [PC, #324]
0x39F0	0x4281    CMP	R1, R0
0x39F2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x39F4	0x4849    LDR	R0, [PC, #292]
0x39F6	0x6800    LDR	R0, [R0, #0]
0x39F8	0xF0400106  ORR	R1, R0, #6
0x39FC	0x4847    LDR	R0, [PC, #284]
0x39FE	0x6001    STR	R1, [R0, #0]
0x3A00	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A02	0x4848    LDR	R0, [PC, #288]
0x3A04	0x4281    CMP	R1, R0
0x3A06	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x3A08	0x4844    LDR	R0, [PC, #272]
0x3A0A	0x6800    LDR	R0, [R0, #0]
0x3A0C	0xF0400105  ORR	R1, R0, #5
0x3A10	0x4842    LDR	R0, [PC, #264]
0x3A12	0x6001    STR	R1, [R0, #0]
0x3A14	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A16	0x4846    LDR	R0, [PC, #280]
0x3A18	0x4281    CMP	R1, R0
0x3A1A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x3A1C	0x483F    LDR	R0, [PC, #252]
0x3A1E	0x6800    LDR	R0, [R0, #0]
0x3A20	0xF0400104  ORR	R1, R0, #4
0x3A24	0x483D    LDR	R0, [PC, #244]
0x3A26	0x6001    STR	R1, [R0, #0]
0x3A28	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A2A	0xF24D20F0  MOVW	R0, #54000
0x3A2E	0x4281    CMP	R1, R0
0x3A30	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x3A32	0x483A    LDR	R0, [PC, #232]
0x3A34	0x6800    LDR	R0, [R0, #0]
0x3A36	0xF0400103  ORR	R1, R0, #3
0x3A3A	0x4838    LDR	R0, [PC, #224]
0x3A3C	0x6001    STR	R1, [R0, #0]
0x3A3E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A40	0xF64840A0  MOVW	R0, #36000
0x3A44	0x4281    CMP	R1, R0
0x3A46	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x3A48	0x4834    LDR	R0, [PC, #208]
0x3A4A	0x6800    LDR	R0, [R0, #0]
0x3A4C	0xF0400102  ORR	R1, R0, #2
0x3A50	0x4832    LDR	R0, [PC, #200]
0x3A52	0x6001    STR	R1, [R0, #0]
0x3A54	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A56	0xF2446050  MOVW	R0, #18000
0x3A5A	0x4281    CMP	R1, R0
0x3A5C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x3A5E	0x482F    LDR	R0, [PC, #188]
0x3A60	0x6800    LDR	R0, [R0, #0]
0x3A62	0xF0400101  ORR	R1, R0, #1
0x3A66	0x482D    LDR	R0, [PC, #180]
0x3A68	0x6001    STR	R1, [R0, #0]
0x3A6A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x3A6C	0x482B    LDR	R0, [PC, #172]
0x3A6E	0x6801    LDR	R1, [R0, #0]
0x3A70	0xF06F0007  MVN	R0, #7
0x3A74	0x4001    ANDS	R1, R0
0x3A76	0x4829    LDR	R0, [PC, #164]
0x3A78	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x3A7A	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3A7C	0x2800    CMP	R0, #0
0x3A7E	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x3A82	0x482D    LDR	R0, [PC, #180]
0x3A84	0x4281    CMP	R1, R0
0x3A86	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x3A88	0x4824    LDR	R0, [PC, #144]
0x3A8A	0x6800    LDR	R0, [R0, #0]
0x3A8C	0xF0400107  ORR	R1, R0, #7
0x3A90	0x4822    LDR	R0, [PC, #136]
0x3A92	0x6001    STR	R1, [R0, #0]
0x3A94	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3A96	0x4825    LDR	R0, [PC, #148]
0x3A98	0x4281    CMP	R1, R0
0x3A9A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x3A9C	0x481F    LDR	R0, [PC, #124]
0x3A9E	0x6800    LDR	R0, [R0, #0]
0x3AA0	0xF0400106  ORR	R1, R0, #6
0x3AA4	0x481D    LDR	R0, [PC, #116]
0x3AA6	0x6001    STR	R1, [R0, #0]
0x3AA8	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AAA	0x4824    LDR	R0, [PC, #144]
0x3AAC	0x4281    CMP	R1, R0
0x3AAE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x3AB0	0x481A    LDR	R0, [PC, #104]
0x3AB2	0x6800    LDR	R0, [R0, #0]
0x3AB4	0xF0400105  ORR	R1, R0, #5
0x3AB8	0x4818    LDR	R0, [PC, #96]
0x3ABA	0x6001    STR	R1, [R0, #0]
0x3ABC	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3ABE	0xF5B14F7A  CMP	R1, #64000
0x3AC2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x3AC4	0x4815    LDR	R0, [PC, #84]
0x3AC6	0x6800    LDR	R0, [R0, #0]
0x3AC8	0xF0400104  ORR	R1, R0, #4
0x3ACC	0x4813    LDR	R0, [PC, #76]
0x3ACE	0x6001    STR	R1, [R0, #0]
0x3AD0	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AD2	0xF64B3080  MOVW	R0, #48000
0x3AD6	0x4281    CMP	R1, R0
0x3AD8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x3ADA	0x4810    LDR	R0, [PC, #64]
0x3ADC	0x6800    LDR	R0, [R0, #0]
0x3ADE	0xF0400103  ORR	R1, R0, #3
0x3AE2	0x480E    LDR	R0, [PC, #56]
0x3AE4	0x6001    STR	R1, [R0, #0]
0x3AE6	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AE8	0xF5B14FFA  CMP	R1, #32000
0x3AEC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x3AEE	0x480B    LDR	R0, [PC, #44]
0x3AF0	0x6800    LDR	R0, [R0, #0]
0x3AF2	0xF0400102  ORR	R1, R0, #2
0x3AF6	0x4809    LDR	R0, [PC, #36]
0x3AF8	0x6001    STR	R1, [R0, #0]
0x3AFA	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3AFC	0xF5B15F7A  CMP	R1, #16000
0x3B00	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x3B02	0xE01D    B	#58
0x3B04	0x00810000  	#129
0x3B08	0x00100400  	#67108880
0x3B0C	0x00000000  	#0
0x3B10	0x00030000  	#3
0x3B14	0x3E800000  	#16000
0x3B18	0x49F00002  	#150000
0x3B1C	0x3C004002  	FLASH_ACR+0
0x3B20	0xD4C00001  	#120000
0x3B24	0x5F900001  	#90000
0x3B28	0x32800002  	#144000
0x3B2C	0x77000001  	#96000
0x3B30	0x19400001  	#72000
0x3B34	0xA5E00001  	#108000
0x3B38	0xB5800001  	#112000
0x3B3C	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x3B40	0x482D    LDR	R0, [PC, #180]
0x3B42	0x6800    LDR	R0, [R0, #0]
0x3B44	0xF0400101  ORR	R1, R0, #1
0x3B48	0x482B    LDR	R0, [PC, #172]
0x3B4A	0x6001    STR	R1, [R0, #0]
0x3B4C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x3B4E	0x482A    LDR	R0, [PC, #168]
0x3B50	0x6801    LDR	R1, [R0, #0]
0x3B52	0xF06F0007  MVN	R0, #7
0x3B56	0x4001    ANDS	R1, R0
0x3B58	0x4827    LDR	R0, [PC, #156]
0x3B5A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x3B5C	0x2101    MOVS	R1, #1
0x3B5E	0xB249    SXTB	R1, R1
0x3B60	0x4826    LDR	R0, [PC, #152]
0x3B62	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x3B64	0x4826    LDR	R0, [PC, #152]
0x3B66	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x3B68	0xF7FFFB4C  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x3B6C	0x4825    LDR	R0, [PC, #148]
0x3B6E	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x3B70	0x4825    LDR	R0, [PC, #148]
0x3B72	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x3B74	0x4825    LDR	R0, [PC, #148]
0x3B76	0xEA020100  AND	R1, R2, R0, LSL #0
0x3B7A	0x4825    LDR	R0, [PC, #148]
0x3B7C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x3B7E	0xF0020001  AND	R0, R2, #1
0x3B82	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x3B84	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3B86	0x4822    LDR	R0, [PC, #136]
0x3B88	0x6800    LDR	R0, [R0, #0]
0x3B8A	0xF0000002  AND	R0, R0, #2
0x3B8E	0x2800    CMP	R0, #0
0x3B90	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x3B92	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3B94	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x3B96	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3B98	0xF4023080  AND	R0, R2, #65536
0x3B9C	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x3B9E	0x481C    LDR	R0, [PC, #112]
0x3BA0	0x6800    LDR	R0, [R0, #0]
0x3BA2	0xF4003000  AND	R0, R0, #131072
0x3BA6	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x3BA8	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x3BAA	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x3BAC	0x460A    MOV	R2, R1
0x3BAE	0x9901    LDR	R1, [SP, #4]
0x3BB0	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x3BB2	0x9101    STR	R1, [SP, #4]
0x3BB4	0x4611    MOV	R1, R2
0x3BB6	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3BB8	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x3BBC	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x3BBE	0x4814    LDR	R0, [PC, #80]
0x3BC0	0x6800    LDR	R0, [R0, #0]
0x3BC2	0xF0407180  ORR	R1, R0, #16777216
0x3BC6	0x4812    LDR	R0, [PC, #72]
0x3BC8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x3BCA	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x3BCC	0x4810    LDR	R0, [PC, #64]
0x3BCE	0x6800    LDR	R0, [R0, #0]
0x3BD0	0xF0007000  AND	R0, R0, #33554432
0x3BD4	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x3BD6	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x3BD8	0x460A    MOV	R2, R1
0x3BDA	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x3BDC	0x480A    LDR	R0, [PC, #40]
0x3BDE	0x6800    LDR	R0, [R0, #0]
0x3BE0	0xF000010C  AND	R1, R0, #12
0x3BE4	0x0090    LSLS	R0, R2, #2
0x3BE6	0xF000000C  AND	R0, R0, #12
0x3BEA	0x4281    CMP	R1, R0
0x3BEC	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3BEE	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x3BF0	0xF8DDE000  LDR	LR, [SP, #0]
0x3BF4	0xB002    ADD	SP, SP, #8
0x3BF6	0x4770    BX	LR
0x3BF8	0x3C004002  	FLASH_ACR+0
0x3BFC	0x80204247  	FLASH_ACR+0
0x3C00	0x80244247  	FLASH_ACR+0
0x3C04	0x38044002  	RCC_PLLCFGR+0
0x3C08	0x38084002  	RCC_CFGR+0
0x3C0C	0xFFFF000F  	#1048575
0x3C10	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x3204	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x3206	0x480D    LDR	R0, [PC, #52]
0x3208	0x6800    LDR	R0, [R0, #0]
0x320A	0xF0400101  ORR	R1, R0, #1
0x320E	0x480B    LDR	R0, [PC, #44]
0x3210	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x3212	0x2100    MOVS	R1, #0
0x3214	0x480A    LDR	R0, [PC, #40]
0x3216	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x3218	0x4808    LDR	R0, [PC, #32]
0x321A	0x6801    LDR	R1, [R0, #0]
0x321C	0x4809    LDR	R0, [PC, #36]
0x321E	0x4001    ANDS	R1, R0
0x3220	0x4806    LDR	R0, [PC, #24]
0x3222	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x3224	0x4908    LDR	R1, [PC, #32]
0x3226	0x4809    LDR	R0, [PC, #36]
0x3228	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x322A	0x4804    LDR	R0, [PC, #16]
0x322C	0x6801    LDR	R1, [R0, #0]
0x322E	0xF46F2080  MVN	R0, #262144
0x3232	0x4001    ANDS	R1, R0
0x3234	0x4801    LDR	R0, [PC, #4]
0x3236	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x3238	0xB001    ADD	SP, SP, #4
0x323A	0x4770    BX	LR
0x323C	0x38004002  	RCC_CR+0
0x3240	0x38084002  	RCC_CFGR+0
0x3244	0xFFFFFEF6  	#-17367041
0x3248	0x30102400  	#603992080
0x324C	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x3800	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x3802	0x4904    LDR	R1, [PC, #16]
0x3804	0x4804    LDR	R0, [PC, #16]
0x3806	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x3808	0x4904    LDR	R1, [PC, #16]
0x380A	0x4805    LDR	R0, [PC, #20]
0x380C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x380E	0xB001    ADD	SP, SP, #4
0x3810	0x4770    BX	LR
0x3812	0xBF00    NOP
0x3814	0x3E800000  	#16000
0x3818	0x00B82000  	___System_CLOCK_IN_KHZ+0
0x381C	0x00030000  	#3
0x3820	0x00BC2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x37F8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x37FA	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x37FC	0xB001    ADD	SP, SP, #4
0x37FE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x37CC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x37CE	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x37D2	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x37D6	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x37D8	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x37DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x37DE	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x37E0	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x37E2	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x37E4	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x37E6	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x37EA	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x37EE	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x37F2	0xB001    ADD	SP, SP, #4
0x37F4	0x4770    BX	LR
; end of ___EnableFPU
0x3D30	0xB500    PUSH	(R14)
0x3D32	0xF8DFB024  LDR	R11, [PC, #36]
0x3D36	0xF8DFA024  LDR	R10, [PC, #36]
0x3D3A	0xF8DFC024  LDR	R12, [PC, #36]
0x3D3E	0xF7FFFA87  BL	12880
0x3D42	0xF8DFB020  LDR	R11, [PC, #32]
0x3D46	0xF8DFA020  LDR	R10, [PC, #32]
0x3D4A	0xF8DFC020  LDR	R12, [PC, #32]
0x3D4E	0xF7FFFA7F  BL	12880
0x3D52	0xBD00    POP	(R15)
0x3D54	0x4770    BX	LR
0x3D56	0xBF00    NOP
0x3D58	0x00002000  	#536870912
0x3D5C	0x00962000  	#536871062
0x3D60	0x3C140000  	#15380
0x3D64	0x00982000  	#536871064
0x3D68	0x00B02000  	#536871088
0x3D6C	0x3D180000  	#15640
0x3DCC	0xB500    PUSH	(R14)
0x3DCE	0xF8DFB010  LDR	R11, [PC, #16]
0x3DD2	0xF8DFA010  LDR	R10, [PC, #16]
0x3DD6	0xF7FFFCDB  BL	14224
0x3DDA	0xBD00    POP	(R15)
0x3DDC	0x4770    BX	LR
0x3DDE	0xBF00    NOP
0x3DE0	0x00002000  	#536870912
0x3DE4	0x01102000  	#536871184
;task1.c,0 :: ?ICS_PenColor [4]
0x3C14	0x00000001 ;?ICS_PenColor+0
; end of ?ICS_PenColor
;,0 :: _initBlock_1 [2]
; Containing: ?ICS_shape [1]
;             ?ICS_painted [1]
0x3C18	0x0000 ;_initBlock_1+0 : ?ICS_shape at 0x3C18 : ?ICS_painted at 0x3C19
; end of _initBlock_1
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x3C1A	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;task1.c,0 :: ?ICS_colors [64]
0x3C1C	0x00000FFF ;?ICS_colors+0
0x3C20	0x00000000 ;?ICS_colors+4
0x3C24	0x0000001F ;?ICS_colors+8
0x3C28	0x0000F81F ;?ICS_colors+12
0x3C2C	0x00008410 ;?ICS_colors+16
0x3C30	0x00000400 ;?ICS_colors+20
0x3C34	0x000007E0 ;?ICS_colors+24
0x3C38	0x00008000 ;?ICS_colors+28
0x3C3C	0x00000010 ;?ICS_colors+32
0x3C40	0x00008400 ;?ICS_colors+36
0x3C44	0x00008010 ;?ICS_colors+40
0x3C48	0x0000F800 ;?ICS_colors+44
0x3C4C	0x0000C618 ;?ICS_colors+48
0x3C50	0x00000410 ;?ICS_colors+52
0x3C54	0x0000FFFF ;?ICS_colors+56
0x3C58	0x0000FFE0 ;?ICS_colors+60
; end of ?ICS_colors
;task1.c,0 :: ?ICS?lstr1_task1 [4]
0x3C5C	0x00242424 ;?ICS?lstr1_task1+0
; end of ?ICS?lstr1_task1
;,0 :: _initBlock_5 [28]
; Containing: ?ICS?lstr2_task1 [19]
;             ?ICS?lstr3_task1 [9]
0x3C60	0x422C4E53 ;_initBlock_5+0 : ?ICS?lstr2_task1 at 0x3C60
0x3C64	0x5465756C ;_initBlock_5+4
0x3C68	0x68746F6F ;_initBlock_5+8
0x3C6C	0x6C73452D ;_initBlock_5+12
0x3C70	0x53006D61 ;_initBlock_5+16 : ?ICS?lstr3_task1 at 0x3C73
0x3C74	0x6C532C4F ;_initBlock_5+20
0x3C78	0x00657661 ;_initBlock_5+24
; end of _initBlock_5
;,0 :: _initBlock_6 [10]
; Containing: ?ICS?lstr4_task1 [5]
;             ?ICS?lstr5_task1 [5]
0x3C7C	0x302C4D53 ;_initBlock_6+0 : ?ICS?lstr4_task1 at 0x3C7C
0x3C80	0x2C415300 ;_initBlock_6+4 : ?ICS?lstr5_task1 at 0x3C81
0x3C84	0x0031 ;_initBlock_6+8
; end of _initBlock_6
;task1.c,0 :: ?ICS?lstr6_task1 [8]
0x3C86	0x312C5053 ;?ICS?lstr6_task1+0
0x3C8A	0x00343332 ;?ICS?lstr6_task1+4
; end of ?ICS?lstr6_task1
;task1.c,0 :: ?ICS?lstr7_task1 [4]
0x3C8E	0x002D2D2D ;?ICS?lstr7_task1+0
; end of ?ICS?lstr7_task1
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x3C92	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x3C96	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x3C9A	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x3C9E	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;,0 :: _initBlock_10 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x3CA2	0x0000 ;_initBlock_10+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x3CA2 : ?ICS__Lib_TFT___no_acceleration at 0x3CA3
; end of _initBlock_10
;,0 :: _initBlock_11 [2]
; Containing: ?ICS__Lib_TFT___MM_plus [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x3CA4	0x0000 ;_initBlock_11+0 : ?ICS__Lib_TFT___MM_plus at 0x3CA4 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x3CA5
; end of _initBlock_11
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x3CA6	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_13 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
;             ?ICSGame_flag_L0 [1]
0x3CA8	0x0000 ;_initBlock_13+0 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x3CA8 : ?ICSGame_flag_L0 at 0x3CA9
; end of _initBlock_13
;__Lib_GPIO_32F4xx_Defs.c,817 :: __GPIO_MODULE_USART3_PD89 [108]
0x3CAC	0x00000738 ;__GPIO_MODULE_USART3_PD89+0
0x3CB0	0x00000739 ;__GPIO_MODULE_USART3_PD89+4
0x3CB4	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x3CB8	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x3CBC	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x3CC0	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x3CC4	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x3CC8	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x3CCC	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x3CD0	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x3CD4	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x3CD8	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x3CDC	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x3CE0	0x00001018 ;__GPIO_MODULE_USART3_PD89+52
0x3CE4	0x00001018 ;__GPIO_MODULE_USART3_PD89+56
0x3CE8	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x3CEC	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x3CF0	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x3CF4	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x3CF8	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x3CFC	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x3D00	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x3D04	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x3D08	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x3D0C	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x3D10	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x3D14	0x00000000 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;Game.c,0 :: ?ICSGame_X_L0 [4]
0x3D18	0x00000096 ;?ICSGame_X_L0+0
; end of ?ICSGame_X_L0
;Game.c,0 :: ?ICSGame_Y_L0 [4]
0x3D1C	0x00000096 ;?ICSGame_Y_L0+0
; end of ?ICSGame_Y_L0
;Game.c,0 :: ?ICSGame_Xtarget_L0 [4]
0x3D20	0x00000019 ;?ICSGame_Xtarget_L0+0
; end of ?ICSGame_Xtarget_L0
;Game.c,0 :: ?ICSGame_Ytarget_L0 [4]
0x3D24	0x00000078 ;?ICSGame_Ytarget_L0+0
; end of ?ICSGame_Ytarget_L0
;Game.c,0 :: ?ICSGame_raduis_L0 [4]
0x3D28	0x0000000A ;?ICSGame_raduis_L0+0
; end of ?ICSGame_raduis_L0
;Game.c,0 :: ?ICSGame_step_L0 [4]
0x3D2C	0x00000001 ;?ICSGame_step_L0+0
; end of ?ICSGame_step_L0
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [24]    __Lib_TFT_Defs_Write_to_Port
0x01A0     [168]    _GPIO_Clk_Enable
0x0248      [26]    _TFT_Color16bitToRGB
0x0264      [12]    _Get_Fosc_kHz
0x0270     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x02F8      [26]    _Delay_1us
0x0314     [136]    _TFT_Dot
0x039C      [36]    _TFT_RGBToColor16bit
0x03C0      [26]    _Delay_100ms
0x03DC      [12]    _Is_TFT_Rotated_180
0x03E8      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0414      [60]    __Lib_TFT_Defs_Read_From_Port
0x0450      [26]    _Delay_10ms
0x0470      [22]    _Delay_5ms
0x0488     [132]    _RCC_GetClocksFrequency
0x050C      [30]    __Lib_UART_123_45_6_UARTx_Write
0x052C      [28]    _ADC1_Get_Sample
0x0548      [26]    _Delay_1ms
0x0564      [28]    _ADC3_Get_Sample
0x0580      [28]    _ADC2_Get_Sample
0x059C     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0660     [404]    _TFT_H_Line
0x07F4      [52]    _TFT_Set_Index
0x0828     [560]    _GPIO_Config
0x0A58     [192]    _TFT_GetCurrentColor
0x0B18     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0C14      [84]    _TFT_SSD1963_8bit_Set_Index
0x0C68     [244]    _TFT_V_Line
0x0D5C      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x0DB0      [52]    _TFT_Write_Command
0x0DE4      [28]    _UART3_Write
0x0E00      [96]    _TFT_SSD1963_8bit_Write_Data
0x0E60      [44]    _TFT_16bit_Write_Data
0x0E8C      [28]    _UART4_Write
0x0EA8      [28]    _UART6_Write
0x0EC4      [28]    _UART5_Write
0x0EE0      [28]    _UART2_Write
0x0EFC      [96]    _TFT_Write_Data
0x0F5C    [1528]    __Lib_TFT__TFT_Circle_Fill
0x1554      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x1588      [96]    _ldexp
0x15E8      [42]    _frexp
0x1614      [70]    _GPIO_Alternate_Function_Enable
0x165C     [136]    __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
0x16E4      [16]    __Lib_TFT_Is_SSD1963_Set
0x16F4      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
0x1734      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
0x1774     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x1A88      [16]    _Is_TFT_Set
0x1A98     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x1E68     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x1F7C      [24]    _GPIO_Analog_Input
0x1F94      [64]    _TFT_Set_Brush
0x1FD4      [24]    _TFT_Move_Cursor
0x1FEC      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x201C      [24]    _TFT_Set_Pen
0x2038     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x20DC     [104]    _TFT_Set_Address_R61526
0x2144     [212]    _TFT_Set_Address_HX8352A
0x2218     [104]    _TFT_Set_Address_SST7715R
0x2280     [104]    _TFT_Set_Address_ILI9481
0x22E8      [28]    _UART1_Write
0x2304     [104]    _TFT_Set_Address_ILI9340
0x236C     [104]    _TFT_Set_Address_ILI9342
0x23D4     [120]    _TFT_Set_Address
0x244C     [328]    _TFT_Set_Address_SSD1963II
0x2594     [202]    _sqrt
0x2660      [22]    __Lib_UART_123_45_6_UARTx_Read
0x2678     [988]    _TFT_Circle
0x2A54      [28]    _srand
0x2A70     [220]    _TFT_Init_ILI9341_8bit
0x2B4C      [36]    _TFT_Set_Default_Mode
0x2B70      [68]    _rand
0x2BB4      [12]    __Lib_UART_123_45_6_UARTx_Data_Ready
0x2BC0     [372]    _ADC_Set_Input_Channel
0x2D34      [48]    _TP_TFT_Calibrate_Max
0x2D64      [16]    _TP_TFT_Set_ADC_Threshold
0x2D74     [236]    _TP_TFT_Init
0x2E60      [52]    _ADC1_Init
0x2E94     [144]    _TFT_Fill_Screen
0x2F24      [28]    _UART3_Write_Text
0x2F40      [48]    _TP_TFT_Calibrate_Min
0x2F70     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x3204      [76]    __Lib_System_4XX_SystemClockSetDefault
0x3250      [20]    ___CC2DW
0x3264     [620]    _Game
0x34D0      [40]    _UART3_Init_Advanced
0x34F8     [400]    _BT_Configure
0x3688      [74]    _Game_Init
0x36D8     [136]    _Screen_init
0x3760      [24]    _UART3_Data_Ready
0x3778      [24]    _UART3_Read
0x3790      [58]    ___FillZeros
0x37CC      [42]    ___EnableFPU
0x37F8       [8]    ___GenExcept
0x3800      [36]    __Lib_System_4XX_InitialSetUpFosc
0x3828     [140]    _main
0x38B4     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_pow_x
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x20000000       [4]    _PenColor
0x20000004       [1]    _shape
0x20000005       [1]    _painted
0x20000006       [2]    __Lib_TFT_Ptr_Set
0x20000008      [64]    _colors
0x20000048       [4]    ?lstr1_task1
0x2000004C      [19]    ?lstr2_task1
0x2000005F       [9]    ?lstr3_task1
0x20000068       [5]    ?lstr4_task1
0x2000006D       [5]    ?lstr5_task1
0x20000072       [8]    ?lstr6_task1
0x2000007A       [4]    ?lstr7_task1
0x2000007E      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000008E       [1]    __Lib_TFT___SSD1963_controller
0x2000008F       [1]    __Lib_TFT___no_acceleration
0x20000090       [1]    __Lib_TFT___MM_plus
0x20000091       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000092       [2]    __Lib_TFT_Defs___controller
0x20000094       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000095       [1]    Game_flag_L0
0x20000096       [2]    __Lib_CStdlib_randf
0x20000098       [4]    Game_X_L0
0x2000009C       [4]    Game_Y_L0
0x200000A0       [4]    Game_Xtarget_L0
0x200000A4       [4]    Game_Ytarget_L0
0x200000A8       [4]    Game_raduis_L0
0x200000AC       [4]    Game_step_L0
0x200000B0       [4]    _ADC_Get_Sample_Ptr
0x200000B4       [4]    __Lib_CStdlib_randx
0x200000B8       [4]    ___System_CLOCK_IN_KHZ
0x200000BC       [4]    __VOLTAGE_RANGE
0x200000C0       [2]    _TFT_DISP_HEIGHT
0x200000C2       [1]    __Lib_TFT_PenWidth
0x200000C3       [1]    __Lib_TFT_BrushEnabled
0x200000C4       [2]    _TFT_DISP_WIDTH
0x200000C6       [2]    __Lib_TFT_PenColor
0x200000C8       [4]    _TFT_SSD1963_Set_Address_Ptr
0x200000CC       [4]    _TFT_Set_Address_Ptr
0x200000D0       [4]    _TFT_Write_Data_Ptr
0x200000D4       [2]    __Lib_TFT_BrushColor
0x200000D6       [1]    __Lib_TFT_GradientEnabled
0x200000D7       [1]    __Lib_TFT_GradientOrientation
0x200000D8       [2]    __Lib_TFT_GradColorFrom
0x200000DA       [2]    __Lib_TFT_GradColorTo
0x200000DC       [2]    __Lib_TFT_x_cord
0x200000DE       [2]    __Lib_TFT_y_cord
0x200000E0       [4]    _TFT_Set_Index_Ptr
0x200000E4       [4]    _TFT_Write_Command_Ptr
0x200000E8       [1]    _ExternalFontSet
0x200000E9       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x200000EA       [2]    __Lib_TouchPanel_TFT_CAL_X_MAX
0x200000EC       [2]    __Lib_TouchPanel_TFT_CAL_Y_MAX
0x200000EE       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x200000F0       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x200000F2       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x200000F4       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x200000F6       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x200000F8       [2]    __Lib_TouchPanel_TFT_y_coord_old
0x200000FA       [2]    __Lib_TouchPanel_TFT_CAL_X_MIN
0x200000FC       [2]    __Lib_TouchPanel_TFT_CAL_Y_MIN
0x20000100       [4]    _UART_Wr_Ptr
0x20000104       [4]    _UART_Rd_Ptr
0x20000108       [4]    _UART_Rdy_Ptr
0x2000010C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x3C14       [4]    ?ICS_PenColor
0x3C18       [1]    ?ICS_shape
0x3C19       [1]    ?ICS_painted
0x3C1A       [2]    ?ICS__Lib_TFT_Ptr_Set
0x3C1C      [64]    ?ICS_colors
0x3C5C       [4]    ?ICS?lstr1_task1
0x3C60      [19]    ?ICS?lstr2_task1
0x3C73       [9]    ?ICS?lstr3_task1
0x3C7C       [5]    ?ICS?lstr4_task1
0x3C81       [5]    ?ICS?lstr5_task1
0x3C86       [8]    ?ICS?lstr6_task1
0x3C8E       [4]    ?ICS?lstr7_task1
0x3C92      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x3CA2       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x3CA3       [1]    ?ICS__Lib_TFT___no_acceleration
0x3CA4       [1]    ?ICS__Lib_TFT___MM_plus
0x3CA5       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x3CA6       [2]    ?ICS__Lib_TFT_Defs___controller
0x3CA8       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x3CA9       [1]    ?ICSGame_flag_L0
0x3CAC     [108]    __GPIO_MODULE_USART3_PD89
0x3D18       [4]    ?ICSGame_X_L0
0x3D1C       [4]    ?ICSGame_Y_L0
0x3D20       [4]    ?ICSGame_Xtarget_L0
0x3D24       [4]    ?ICSGame_Ytarget_L0
0x3D28       [4]    ?ICSGame_raduis_L0
0x3D2C       [4]    ?ICSGame_step_L0
