
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Fri Jun 10 03:19:13 2022
Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD> set init_layout_view {}
<CMD> set init_verilog {../INPUT_DATA/TOP_netlist.v ../INPUT_DATA/top_io.v}
<CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
<CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
<CMD> set init_top_cell top_io
<CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
<CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
<CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
<CMD> init_design
#% Begin Load MMMC data ... (date=06/10 03:19:55, mem=451.4M)
#% End Load MMMC data ... (date=06/10 03:19:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=451.6M, current mem=451.6M)
rc_typ rc_best rc_worst

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
**WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
causes a mismatch between process antenna violations found in Innovus
(during routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in LEF
5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
mismatch between process antenna violations found in Innovus (during
routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in
LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
avoid a mismatch in violations.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
Set DBUPerIGU to M2 pitch 1400.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Fri Jun 10 03:19:55 2022
viaInitial ends at Fri Jun 10 03:19:55 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 248 cells in library 'c35_CORELIB_WC' 
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
Read 181 cells in library 'c35_IOLIB_WC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
Read 248 cells in library 'c35_CORELIB_BC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
Read 181 cells in library 'c35_IOLIB_BC' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=31.0M, fe_cpu=0.23min, fe_real=0.72min, fe_mem=544.5M) ***
#% Begin Load netlist data ... (date=06/10 03:19:56, mem=541.6M)
*** Begin netlist parsing (mem=544.5M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 429 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
**WARN: (IMPVL-324):	Module TOP in ../INPUT_DATA/TOP_netlist.v will overwrite the previous definition in another file.
Reading verilog netlist '../INPUT_DATA/TOP_netlist.v'
Reading verilog netlist '../INPUT_DATA/top_io.v'

*** Memory Usage v#1 (Current mem = 544.480M, initial mem = 192.402M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=544.5M) ***
#% End Load netlist data ... (date=06/10 03:19:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=541.6M, current mem=485.4M)
Set top cell to top_io.
Hooked 858 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top_io ...
*** Netlist is unique.
** info: there are 888 modules.
** info: there are 9614 stdCell insts.
** info: there are 44 Pad insts.

*** Memory Usage v#1 (Current mem = 589.652M, initial mem = 192.402M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
**WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
*Info: initialize multi-corner CTS.
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:14.4, real=0:00:43.0, peak res=632.3M, current mem=632.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=640.4M, current mem=640.4M)
Current (total cpu=0:00:14.4, real=0:00:43.0, peak res=640.4M, current mem=640.4M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=640.4M, current mem=640.4M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

INFO (CTE): Reading of timing constraints file ../INPUT_DATA/clock_uncertainty_prects.sdc completed, with 1 Warnings and 2 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=640.9M, current mem=640.9M)
Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=640.9M, current mem=640.9M)
Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=640.9M, current mem=640.9M)
setup_func_mode hold_func_mode
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=648.4M, current mem=648.4M)
Current (total cpu=0:00:14.5, real=0:00:44.0, peak res=648.4M, current mem=648.4M)
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:14.5, real=0:00:44.0, peak res=648.4M, current mem=648.4M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=648.8M, current mem=648.8M)
Current (total cpu=0:00:14.6, real=0:00:44.0, peak res=648.8M, current mem=648.8M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:14.6, real=0:00:44.0, peak res=648.8M, current mem=648.8M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File ../INPUT_DATA/clock_uncertainty_prects.sdc, Line 4).

INFO (CTE): Reading of timing constraints file ../INPUT_DATA/clock_uncertainty_prects.sdc completed, with 1 Warnings and 2 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=649.2M, current mem=649.2M)
Current (total cpu=0:00:14.6, real=0:00:44.0, peak res=649.2M, current mem=649.2M)
Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
Current (total cpu=0:00:14.6, real=0:00:44.0, peak res=649.2M, current mem=649.2M)
setup_func_mode hold_func_mode
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=649.5M, current mem=649.5M)
Current (total cpu=0:00:14.6, real=0:00:44.0, peak res=649.5M, current mem=649.5M)
Total number of combinational cells: 145
Total number of sequential cells: 89
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
Total number of usable buffers: 12
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
Total number of usable inverters: 20
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-worst.
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [2].
Allocated an empty WireEdgeEnlargement table in rc_worst [3].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-best.
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [2].
Allocated an empty WireEdgeEnlargement table in rc_best [3].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: setup_func_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
 
 Analysis View: hold_func_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : -25 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-513           2  The software could not find a matching o...
ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
*** Message Summary: 2171 warning(s), 24 error(s)

<CMD> loadIoFile ../CONSTRAINTS/top_pads.io
Reading IO assignment file "../CONSTRAINTS/top_pads.io" ...
**WARN: (IMPFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
<CMD> floorPlan -site standard -r 1 0.7 80 80 80 80
Adjusting Core to Left to: 82.4000. Core to Bottom to: 80.8000.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 20 bottom 20 left 20 right 20} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 0.7 bottom 0.7 left 0.7 right 0.7} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=06/10 03:19:57, mem=655.4M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |        4       |       NA       |
|  VIA1  |        8       |        0       |
|  MET2  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=06/10 03:19:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=657.5M, current mem=657.5M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {gnd! vdd!} -layer MET2 -direction vertical -width 5 -spacing 0.5 -number_of_sets 12 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit MET4 -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit MET4 -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
#% Begin addStripe (date=06/10 03:19:57, mem=657.6M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 24 wires.
ViaGen created 48 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       48       |        0       |
|  MET2  |       24       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/10 03:19:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=658.4M, current mem=658.4M)
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR1 -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR2 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND1 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND2 -module {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) MET4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) MET4(4) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) MET4(4) }
#% Begin sroute (date=06/10 03:19:57, mem=659.1M)
*** Begin SPECIAL ROUTE on Fri Jun 10 03:19:57 2022 ***
SPECIAL ROUTE ran on directory: /tp/xph2app/xph2app102/projet_Numerique/git/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO/WORK
SPECIAL ROUTE ran on machine: cimeld105 (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1496.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 4 routing layers, 1 overlap layer
Read in 518 macros, 65 used
Read in 102 components
  50 core components: 50 unplaced, 0 placed, 0 fixed
  48 pad components: 0 unplaced, 0 placed, 48 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 44 logical pins
Read in 44 nets
Read in 7 special nets, 2 routed
Read in 104 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd!. Use 'CLASS CORE' pad pins of net gnd! to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 4
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 208
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 2
  Number of Followpin connections: 104
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1510.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 318 wires.
ViaGen created 212 vias, deleted 2 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |       312      |       NA       |
|  VIA1  |       212      |        2       |
|  MET2  |        4       |       NA       |
|  MET4  |        2       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=06/10 03:19:57, total cpu=0:00:00.3, real=0:00:00.0, peak res=675.8M, current mem=675.8M)
<CMD> editPowerVia -add_vias 1
#% Begin editPowerVia (date=06/10 03:19:57, mem=675.8M)

ViaGen created 1248 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |      1248      |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=06/10 03:19:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=675.9M, current mem=675.9M)
<CMD> setDesignMode -process 250
Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 250nm process node.
<CMD> addEndCap -preCap ENDCAPL -postCap ENDCAPR -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Estimated cell power/ground rail width = 1.625 um
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 103 pre-endcap <ENDCAPL> cells (prefix ENDCAP).
Inserted 103 post-endcap <ENDCAPR> cells (prefix ENDCAP).
For 206 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=799.848 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 519 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 206 physical insts as they were marked preplaced.
No user setting net weight.
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=9304 (206 fixed + 9098 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=52 #net=9956 #term=32567 #term/net=3.27, #fixedIo=52, #floatIo=0, #fixedPin=40, #floatPin=0
stdCell: 9304 single + 0 double + 0 multi
Total standard cell length = 95.4338 (mm), area = 1.2406 (mm^2)
Average module density = 0.687.
Density for the design = 0.687.
       = stdcell_area 67755 sites (1233141 um^2) / alloc_area 98571 sites (1793992 um^2).
Pin Density = 0.3290.
            = total # of pins 32567 / total area 98983.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 7.442e+04 (3.88e+04 3.57e+04)
              Est.  stn bbox = 8.900e+04 (4.53e+04 4.37e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 992.6M
Iteration  2: Total net bbox = 7.442e+04 (3.88e+04 3.57e+04)
              Est.  stn bbox = 8.900e+04 (4.53e+04 4.37e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 992.6M
Iteration  3: Total net bbox = 8.322e+04 (4.76e+04 3.56e+04)
              Est.  stn bbox = 1.112e+05 (6.17e+04 4.95e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1012.6M
Iteration  4: Total net bbox = 1.724e+05 (7.87e+04 9.37e+04)
              Est.  stn bbox = 2.227e+05 (1.02e+05 1.21e+05)
              cpu = 0:00:03.4 real = 0:00:04.0 mem = 1012.6M
Iteration  5: Total net bbox = 2.950e+05 (1.36e+05 1.59e+05)
              Est.  stn bbox = 3.873e+05 (1.79e+05 2.08e+05)
              cpu = 0:00:02.8 real = 0:00:02.0 mem = 1012.6M
Iteration  6: Total net bbox = 3.470e+05 (1.63e+05 1.84e+05)
              Est.  stn bbox = 4.558e+05 (2.15e+05 2.41e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 1014.6M
Iteration  7: Total net bbox = 3.741e+05 (1.86e+05 1.88e+05)
              Est.  stn bbox = 4.831e+05 (2.38e+05 2.46e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1059.0M
Iteration  8: Total net bbox = 3.741e+05 (1.86e+05 1.88e+05)
              Est.  stn bbox = 4.831e+05 (2.38e+05 2.46e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1059.0M
Iteration  9: Total net bbox = 4.055e+05 (2.02e+05 2.04e+05)
              Est.  stn bbox = 5.215e+05 (2.57e+05 2.64e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 1059.0M
Iteration 10: Total net bbox = 4.055e+05 (2.02e+05 2.04e+05)
              Est.  stn bbox = 5.215e+05 (2.57e+05 2.64e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1059.0M
Iteration 11: Total net bbox = 4.911e+05 (2.40e+05 2.52e+05)
              Est.  stn bbox = 6.095e+05 (2.96e+05 3.14e+05)
              cpu = 0:00:08.6 real = 0:00:09.0 mem = 1059.0M
Iteration 12: Total net bbox = 4.911e+05 (2.40e+05 2.52e+05)
              Est.  stn bbox = 6.095e+05 (2.96e+05 3.14e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1059.0M
Finished Global Placement (cpu=0:00:22.7, real=0:00:24.0, mem=1059.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:38.9 mem=1015.9M) ***
Total net bbox length = 4.911e+05 (2.395e+05 2.516e+05) (ext = 2.640e+04)
Move report: Detail placement moves 9098 insts, mean move: 9.62 um, max move: 171.05 um
	Max move on inst (t_op/U1715): (1435.12, 997.07) --> (1299.20, 1032.20)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1021.0MB
Summary Report:
Instances move: 9098 (out of 9098 movable)
Instances flipped: 0
Mean displacement: 9.62 um
Max displacement: 171.05 um (Instance: t_op/U1715) (1435.12, 997.074) -> (1299.2, 1032.2)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
Total net bbox length = 4.965e+05 (2.288e+05 2.677e+05) (ext = 2.645e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1021.0MB
*** Finished refinePlace (0:00:40.9 mem=1021.0M) ***
*** Finished Initial Placement (cpu=0:00:24.8, real=0:00:26.0, mem=1021.0M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=62782 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9956  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9916 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9916 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.650150e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2      33( 0.22%)       0( 0.00%)   ( 0.22%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       34( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.044833e+04um, number of vias: 31982
[NR-eGR] Layer2(MET2)(V) length: 3.367985e+05um, number of vias: 20147
[NR-eGR] Layer3(MET3)(H) length: 2.612345e+05um, number of vias: 855
[NR-eGR] Layer4(MET4)(V) length: 2.660710e+04um, number of vias: 0
[NR-eGR] Total length: 6.950884e+05um, number of vias: 52984
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.742433e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
**placeDesign ... cpu = 0: 0:26, real = 0: 0:27, mem = 1019.1M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 724.1M, totSessionCpu=0:00:44 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1025.1M)
Extraction called for design 'top_io' of instances=9356 and nets=10410 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1019.086M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1055.98)
Total number of fetched objects 11790
End delay calculation. (MEM=1060.28 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=962.91 CPU=0:00:01.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:46.2 mem=962.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|-100.806 |
|           TNS (ns):|-96452.7 |
|    Violating Paths:|  2061   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     44 (44)      |   -8.519   |     45 (45)      |
|   max_tran     |   1529 (7083)    |  -126.509  |   2072 (7626)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.737%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 756.3M, totSessionCpu=0:00:46 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 905.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 905.4M) ***
The useful skew maximum allowed delay is: 0.3
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 12 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: in_MUX_inSEL15_P[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_MUX_inSEL15_P[1] is an undriven net with 3 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_MUX_inSEL15_P[0] is an undriven net with 5 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_DEMUX_inSEL15[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_DEMUX_inSEL15[1] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_DEMUX_inSEL15[0] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 981.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=62782 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=9956  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 9916 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9916 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.768710e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2      26( 0.17%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] Layer3       1( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       28( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.025692e+04um, number of vias: 31965
[NR-eGR] Layer2(MET2)(V) length: 3.418243e+05um, number of vias: 20124
[NR-eGR] Layer3(MET3)(H) length: 2.652228e+05um, number of vias: 1013
[NR-eGR] Layer4(MET4)(V) length: 2.986099e+04um, number of vias: 0
[NR-eGR] Total length: 7.071650e+05um, number of vias: 53102
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.066893e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 953.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
Extraction called for design 'top_io' of instances=9356 and nets=10410 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 953.629M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=985.504)
Total number of fetched objects 11790
End delay calculation. (MEM=1013.61 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1013.61 CPU=0:00:01.2 REAL=0:00:01.0)
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.74%|        -|-101.682|-94277.959|   0:00:00.0| 1105.9M|
|    68.74%|        -|-101.682|-94277.959|   0:00:00.0| 1105.9M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1105.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2416|  8192|  -127.31|    62|    62|    -8.90|     0|     0|     0|     0|  -101.68|-94277.96|       0|       0|       0|  68.74|          |         |
|     6|    39|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|    -0.76|    -2.49|     124|      28|     112|  69.68| 0:00:03.0|  1118.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.76|    -2.49|       1|       0|       5|  69.69| 0:00:00.0|  1118.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=1118.9M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 839.3M, totSessionCpu=0:01:03 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 40 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 444 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.757  TNS Slack -2.485 
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.757|  -2.485|    69.69%|   0:00:00.0| 1137.9M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|   0.000|   0.000|    69.70%|   0:00:00.0| 1143.7M|            NA|       NA| NA                                                 |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1143.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1143.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.70%|        -|   0.000|   0.000|   0:00:00.0| 1141.6M|
|    69.70%|        0|   0.000|   0.000|   0:00:00.0| 1141.6M|
|    69.64%|        9|   0.000|   0.000|   0:00:00.0| 1143.8M|
|    69.63%|        1|   0.000|   0.000|   0:00:00.0| 1143.8M|
|    69.61%|       22|   0.000|   0.000|   0:00:01.0| 1143.8M|
|    69.61%|        0|   0.000|   0.000|   0:00:00.0| 1143.8M|
|    69.61%|        0|   0.000|   0.000|   0:00:00.0| 1143.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.61
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1010.29M, totSessionCpu=0:01:12).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1417
real setup target slack: 0.1417
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1010.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63488 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10097  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10030 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10030 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.737770e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2      32( 0.21%)       0( 0.00%)   ( 0.21%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       33( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1057.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:12 mem=1057.7M) ***
incr SKP is on..., with optDC mode
total jobs 2830
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.2 mem=1057.7M) ***
total jobs 0 -> 1740
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1057.7M) ***
Move report: Timing Driven Placement moves 9188 insts, mean move: 44.62 um, max move: 706.00 um
	Max move on inst (t_op/FE_OFC7_inReset_P): (511.00, 1344.20) --> (840.00, 967.20)
	Runtime: CPU: 0:00:44.7 REAL: 0:00:45.0 MEM: 1057.7MB
Move report: Detail placement moves 5126 insts, mean move: 10.87 um, max move: 95.60 um
	Max move on inst (t_op/u_inFIFO/U709): (1313.20, 811.20) --> (1395.80, 824.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1057.7MB
Summary Report:
Instances move: 9125 (out of 9241 movable)
Instances flipped: 20
Mean displacement: 45.48 um
Max displacement: 739.60 um (Instance: t_op/FE_OFC7_inReset_P) (511, 1344.2) -> (873.6, 967.2)
	Length: 5 sites, height: 1 rows, site name: standard, cell type: BUF8
Runtime: CPU: 0:00:46.2 REAL: 0:00:46.0 MEM: 1057.7MB
*** Finished refinePlace (0:01:59 mem=1057.7M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63488 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10097  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10057 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10057 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.882330e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2      26( 0.17%)       0( 0.00%)   ( 0.17%) 
[NR-eGR] Layer3       6( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       33( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.075162e+04um, number of vias: 32448
[NR-eGR] Layer2(MET2)(V) length: 3.435214e+05um, number of vias: 21092
[NR-eGR] Layer3(MET3)(H) length: 2.752249e+05um, number of vias: 980
[NR-eGR] Layer4(MET4)(V) length: 3.093739e+04um, number of vias: 0
[NR-eGR] Total length: 7.204353e+05um, number of vias: 54520
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.741933e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=989.1M)
Extraction called for design 'top_io' of instances=9499 and nets=10551 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 989.098M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:15, real = 0:01:15, mem = 816.8M, totSessionCpu=0:01:59 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1014.47)
Total number of fetched objects 11931
End delay calculation. (MEM=1041.83 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1041.83 CPU=0:00:01.2 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    29|   263|    -1.29|     0|     0|     0.00|     0|     0|     0|     0|     0.18|     0.00|       0|       0|       0|  69.61|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.18|     0.00|       5|       0|      24|  69.66| 0:00:01.0|  1174.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.18|     0.00|       0|       0|       0|  69.66| 0:00:00.0|  1174.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1174.3M) ***

*** Starting refinePlace (0:02:05 mem=1190.3M) ***
Total net bbox length = 5.298e+05 (2.488e+05 2.809e+05) (ext = 2.613e+04)
Move report: Detail placement moves 45 insts, mean move: 11.14 um, max move: 40.00 um
	Max move on inst (t_op/U417): (1034.60, 668.20) --> (1020.60, 642.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1190.3MB
Summary Report:
Instances move: 45 (out of 9246 movable)
Instances flipped: 0
Mean displacement: 11.14 um
Max displacement: 40.00 um (Instance: t_op/U417) (1034.6, 668.2) -> (1020.6, 642.2)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: INV6
Total net bbox length = 5.302e+05 (2.492e+05 2.810e+05) (ext = 2.613e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1190.3MB
*** Finished refinePlace (0:02:06 mem=1190.3M) ***
*** maximum move = 40.00 um ***
*** Finished re-routing un-routed nets (1190.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1190.3M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.08min real=0.07min mem=1022.1M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.183  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.662%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:22, real = 0:01:22, mem = 863.1M, totSessionCpu=0:02:06 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.66
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.66%|        -|   0.000|   0.000|   0:00:00.0| 1155.7M|
|    69.66%|        0|   0.000|   0.000|   0:00:00.0| 1155.7M|
|    69.66%|        1|   0.000|   0.000|   0:00:00.0| 1158.0M|
|    69.66%|        0|   0.000|   0.000|   0:00:00.0| 1158.0M|
|    69.64%|       13|   0.000|   0.000|   0:00:00.0| 1158.0M|
|    69.64%|        0|   0.000|   0.000|   0:00:00.0| 1158.0M|
|    69.64%|        0|   0.000|   0.000|   0:00:00.0| 1158.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.64
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:00.0) **
*** Starting refinePlace (0:02:07 mem=1158.0M) ***
Total net bbox length = 5.303e+05 (2.493e+05 2.810e+05) (ext = 2.613e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1158.0MB
Summary Report:
Instances move: 0 (out of 9245 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.303e+05 (2.493e+05 2.810e+05) (ext = 2.613e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1158.0MB
*** Finished refinePlace (0:02:07 mem=1158.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1158.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1158.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1024.43M, totSessionCpu=0:02:07).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63508 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10101  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10061 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10061 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.892600e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2      21( 0.14%)       0( 0.00%)   ( 0.14%) 
[NR-eGR] Layer3       6( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       28( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.093002e+04um, number of vias: 32438
[NR-eGR] Layer2(MET2)(V) length: 3.438321e+05um, number of vias: 21072
[NR-eGR] Layer3(MET3)(H) length: 2.758900e+05um, number of vias: 998
[NR-eGR] Layer4(MET4)(V) length: 3.100889e+04um, number of vias: 0
[NR-eGR] Total length: 7.216610e+05um, number of vias: 54508
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.745833e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 998.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
Extraction called for design 'top_io' of instances=9503 and nets=10555 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 998.441M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1067.81)
Total number of fetched objects 11935
End delay calculation. (MEM=1055.01 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1055.01 CPU=0:00:01.2 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    11|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     0.18|     0.00|       0|       0|       0|  69.64|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.18|     0.00|       1|       0|       3|  69.65| 0:00:00.0|  1150.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.18|     0.00|       0|       0|       0|  69.65| 0:00:00.0|  1150.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1150.3M) ***

*** Starting refinePlace (0:02:11 mem=1166.3M) ***
Total net bbox length = 5.304e+05 (2.494e+05 2.811e+05) (ext = 2.613e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1166.3MB
Summary Report:
Instances move: 0 (out of 9246 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.304e+05 (2.494e+05 2.811e+05) (ext = 2.613e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1166.3MB
*** Finished refinePlace (0:02:11 mem=1166.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1166.3M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1166.3M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.445%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1147.3M)

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=9504 and nets=10556 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 994.254M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63513 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10102  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10062 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10062 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.893640e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2      22( 0.15%)       0( 0.00%)   ( 0.15%) 
[NR-eGR] Layer3       6( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       29( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1055.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1069.58)
Total number of fetched objects 11936
End delay calculation. (MEM=1076.61 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1076.61 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:02:13 mem=1076.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:29, real = 0:01:29, mem = 879.1M, totSessionCpu=0:02:13 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.182  |  0.182  |  3.398  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.647%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:29, real = 0:01:29, mem = 879.4M, totSessionCpu=0:02:13 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
*** Free Virtual Timing Model ...(mem=992.8M)
**place_opt_design ... cpu = 0:01:58, real = 0:01:59, mem = 950.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098          8  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
*** Message Summary: 24 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 834.5M, totSessionCpu=0:02:16 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=972.9M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=972.742)
Total number of fetched objects 11936
End delay calculation. (MEM=1014.11 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1014.11 CPU=0:00:01.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:02:18 mem=1014.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.182  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.647%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 831.1M, totSessionCpu=0:02:18 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 951.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 951.1M) ***
The useful skew maximum allowed delay is: 0.3
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: in_MUX_inSEL15_P[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_MUX_inSEL15_P[1] is an undriven net with 3 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_MUX_inSEL15_P[0] is an undriven net with 5 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_DEMUX_inSEL15[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_DEMUX_inSEL15[1] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: in_DEMUX_inSEL15[0] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1026.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63513 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10102  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10062 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10062 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.004790e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2      28( 0.19%)       0( 0.00%)   ( 0.19%) 
[NR-eGR] Layer3       7( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       36( 0.07%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 7.049642e+04um, number of vias: 32320
[NR-eGR] Layer2(MET2)(V) length: 3.470938e+05um, number of vias: 21127
[NR-eGR] Layer3(MET3)(H) length: 2.807284e+05um, number of vias: 1180
[NR-eGR] Layer4(MET4)(V) length: 3.409509e+04um, number of vias: 0
[NR-eGR] Total length: 7.324137e+05um, number of vias: 54627
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.059062e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1006.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
Extraction called for design 'top_io' of instances=9504 and nets=10556 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1006.496M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1024.64)
Total number of fetched objects 11936
End delay calculation. (MEM=1052.75 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1052.75 CPU=0:00:01.2 REAL=0:00:02.0)
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 40 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 444 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.011  TNS Slack -0.011 
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.011|  -0.011|    69.65%|   0:00:00.0| 1161.1M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -0.011|  -0.011|    69.65%|   0:00:00.0| 1164.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -0.011|  -0.011|    69.65%|   0:00:00.0| 1164.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|  -0.011|  -0.011|    69.65%|   0:00:00.0| 1164.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
|   0.000|   0.000|    69.65%|   0:00:00.0| 1164.8M|            NA|       NA| NA                                                 |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1164.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1164.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1417
real setup target slack: 0.1417
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1023.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63513 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10102  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10062 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10062 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.893770e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       1( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer2      24( 0.16%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] Layer3       6( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       31( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1070.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:02:33 mem=1070.9M) ***
Density distribution unevenness ratio = 5.673%
incr SKP is on..., with optDC mode
total jobs 2830
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.2 mem=1070.9M) ***
total jobs 0 -> 1740
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1070.9M) ***
Density distribution unevenness ratio = 6.240%
Move report: Timing Driven Placement moves 9138 insts, mean move: 29.31 um, max move: 259.00 um
	Max move on inst (t_op/u_demux18/demux2/s_qout_tri[1]): (893.20, 1292.20) --> (1061.20, 1201.20)
	Runtime: CPU: 0:00:38.8 REAL: 0:00:39.0 MEM: 1070.9MB
Density distribution unevenness ratio = 5.945%
Move report: Detail placement moves 5200 insts, mean move: 10.97 um, max move: 87.00 um
	Max move on inst (t_op/u_inFIFO/U692): (1713.60, 642.20) --> (1748.60, 590.20)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1070.9MB
Summary Report:
Instances move: 8998 (out of 9246 movable)
Instances flipped: 70
Mean displacement: 30.69 um
Max displacement: 281.80 um (Instance: t_op/u_demux18/demux2/s_qout_tri[1]) (893.2, 1292.2) -> (1071, 1188.2)
	Length: 8 sites, height: 1 rows, site name: standard, cell type: BUFE2
Runtime: CPU: 0:00:40.3 REAL: 0:00:40.0 MEM: 1070.9MB
*** Finished refinePlace (0:03:14 mem=1070.9M) ***
Density distribution unevenness ratio = 6.184%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63513 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10102  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10062 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10062 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804850e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      28( 0.19%)       0( 0.00%)   ( 0.19%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       28( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.977782e+04um, number of vias: 32344
[NR-eGR] Layer2(MET2)(V) length: 3.410317e+05um, number of vias: 20991
[NR-eGR] Layer3(MET3)(H) length: 2.700727e+05um, number of vias: 1001
[NR-eGR] Layer4(MET4)(V) length: 3.196310e+04um, number of vias: 0
[NR-eGR] Total length: 7.128453e+05um, number of vias: 54336
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.778322e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1003.9M)
Extraction called for design 'top_io' of instances=9504 and nets=10556 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1003.941M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 839.9M, totSessionCpu=0:03:14 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1023.86)
Total number of fetched objects 11936
End delay calculation. (MEM=1049.22 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1049.22 CPU=0:00:01.2 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    16|    65|    -0.98|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -0.25|       0|       0|       0|  69.65|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -0.25|       5|       0|      12|  69.69| 0:00:00.0|  1160.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -0.25|       0|       0|       0|  69.69| 0:00:00.0|  1160.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1160.6M) ***

*** Starting refinePlace (0:03:20 mem=1176.6M) ***
Total net bbox length = 5.252e+05 (2.460e+05 2.793e+05) (ext = 2.662e+04)
Density distribution unevenness ratio = 6.305%
Move report: Detail placement moves 26 insts, mean move: 8.98 um, max move: 46.60 um
	Max move on inst (t_op/U4215): (1026.20, 863.20) --> (992.60, 876.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1176.6MB
Summary Report:
Instances move: 26 (out of 9251 movable)
Instances flipped: 0
Mean displacement: 8.98 um
Max displacement: 46.60 um (Instance: t_op/U4215) (1026.2, 863.2) -> (992.6, 876.2)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 5.254e+05 (2.461e+05 2.793e+05) (ext = 2.662e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1176.6MB
*** Finished refinePlace (0:03:20 mem=1176.6M) ***
*** maximum move = 46.60 um ***
*** Finished re-routing un-routed nets (1176.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1176.6M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=1031.0M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.074  |
|           TNS (ns):| -0.255  |
|    Violating Paths:|    6    |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.687%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:04, mem = 890.9M, totSessionCpu=0:03:21 **
*** Timing NOT met, worst failing slack is -0.074
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 40 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 444 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.074 TNS Slack -0.255 Density 69.69
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.074|   -0.074|  -0.255|   -0.255|    69.69%|   0:00:00.0| 1174.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
|   0.184|    0.184|   0.000|    0.000|    69.69%|   0:00:00.0| 1180.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
|   0.184|    0.184|   0.000|    0.000|    69.69%|   0:00:00.0| 1180.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1180.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1180.3M) ***
** GigaOpt Optimizer WNS Slack 0.184 TNS Slack 0.000 Density 69.69
*** Starting refinePlace (0:03:28 mem=1180.3M) ***
Total net bbox length = 5.254e+05 (2.461e+05 2.793e+05) (ext = 2.662e+04)
Density distribution unevenness ratio = 6.321%
Move report: Detail placement moves 5 insts, mean move: 9.68 um, max move: 14.40 um
	Max move on inst (t_op/U79): (604.80, 1656.20) --> (606.20, 1669.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1184.4MB
Summary Report:
Instances move: 5 (out of 9251 movable)
Instances flipped: 0
Mean displacement: 9.68 um
Max displacement: 14.40 um (Instance: t_op/U79) (604.8, 1656.2) -> (606.2, 1669.2)
	Length: 5 sites, height: 1 rows, site name: standard, cell type: NAND41
Total net bbox length = 5.255e+05 (2.461e+05 2.793e+05) (ext = 2.662e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1184.4MB
*** Finished refinePlace (0:03:28 mem=1184.4M) ***
*** maximum move = 14.40 um ***
*** Finished re-routing un-routed nets (1184.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1184.4M) ***
** GigaOpt Optimizer WNS Slack 0.184 TNS Slack 0.000 Density 69.69
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1184.4M) ***

End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.69%|        -|   0.000|   0.000|   0:00:00.0| 1179.3M|
|    69.69%|        0|   0.000|   0.000|   0:00:00.0| 1179.3M|
|    69.67%|        6|   0.000|   0.000|   0:00:00.0| 1181.6M|
|    69.67%|        0|   0.000|   0.000|   0:00:00.0| 1181.6M|
|    69.65%|       12|   0.000|   0.000|   0:00:01.0| 1181.6M|
|    69.65%|        1|   0.000|   0.000|   0:00:00.0| 1181.6M|
|    69.65%|        0|   0.000|   0.000|   0:00:00.0| 1181.6M|
|    69.65%|        0|   0.000|   0.000|   0:00:00.0| 1181.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.65
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:29 mem=1181.6M) ***
Total net bbox length = 5.255e+05 (2.462e+05 2.792e+05) (ext = 2.662e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1181.6MB
Summary Report:
Instances move: 0 (out of 9245 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.255e+05 (2.462e+05 2.792e+05) (ext = 2.662e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1181.6MB
*** Finished refinePlace (0:03:29 mem=1181.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1181.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1181.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1048.05M, totSessionCpu=0:03:29).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63508 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10101  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10061 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10061 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.809790e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      24( 0.16%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       24( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.958432e+04um, number of vias: 32326
[NR-eGR] Layer2(MET2)(V) length: 3.400840e+05um, number of vias: 21025
[NR-eGR] Layer3(MET3)(H) length: 2.709508e+05um, number of vias: 1026
[NR-eGR] Layer4(MET4)(V) length: 3.275350e+04um, number of vias: 0
[NR-eGR] Total length: 7.133726e+05um, number of vias: 54377
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.776312e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1030.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
Extraction called for design 'top_io' of instances=9503 and nets=10555 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1030.004M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1099.37)
Total number of fetched objects 11935
End delay calculation. (MEM=1086.57 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1086.57 CPU=0:00:01.2 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    24|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.14|    -0.66|       0|       0|       0|  69.65|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.14|    -0.66|       0|       0|       1|  69.65| 0:00:00.0|  1178.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.14|    -0.66|       0|       0|       0|  69.65| 0:00:00.0|  1178.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1178.1M) ***

*** Starting refinePlace (0:03:33 mem=1194.2M) ***
Total net bbox length = 5.255e+05 (2.462e+05 2.792e+05) (ext = 2.662e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1194.2MB
Summary Report:
Instances move: 0 (out of 9245 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.255e+05 (2.462e+05 2.792e+05) (ext = 2.662e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1194.2MB
*** Finished refinePlace (0:03:33 mem=1194.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1194.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1194.2M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.144 (bump = 0.144)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 40 io nets excluded
*info: 2 clock nets excluded
*info: 7 special nets excluded.
*info: 444 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.144 TNS Slack -0.662 Density 69.65
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.144|   -0.144|  -0.662|   -0.662|    69.65%|   0:00:00.0| 1194.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
|   0.000|    0.198|   0.000|    0.000|    69.65%|   0:00:00.0| 1194.2M|setup_func_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1194.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1194.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.65
*** Starting refinePlace (0:03:37 mem=1194.2M) ***
Total net bbox length = 5.255e+05 (2.462e+05 2.792e+05) (ext = 2.662e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1194.2MB
Summary Report:
Instances move: 0 (out of 9245 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.255e+05 (2.462e+05 2.792e+05) (ext = 2.662e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1194.2MB
*** Finished refinePlace (0:03:37 mem=1194.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1194.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1194.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.65
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1194.2M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.406%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1175.1M)

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=9503 and nets=10555 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1025.215M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63508 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10101  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10061 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10061 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.809790e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      24( 0.16%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       24( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1074.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1088.37)
Total number of fetched objects 11935
End delay calculation. (MEM=1095.39 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1095.39 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:39 mem=1095.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 895.9M, totSessionCpu=0:03:39 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.198  |  0.198  |  3.357  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.653%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:24, real = 0:01:24, mem = 896.1M, totSessionCpu=0:03:40 **
*** Finished optDesign ***
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_ccopt_property use_inverters auto
<CMD> set_ccopt_mode -cts_opt_type full
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): setup_func_mode hold_func_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (IMPCCOPT-4322):	No default Or cell family identified.
Type 'man IMPCCOPT-4322' for more detail.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name inClock -source io_inClock/Y -no_skew_group
Extracting original clock gating for inClock...
  clock_tree inClock contains 2073 sinks and 0 clock gates.
  Extraction for inClock complete.
Extracting original clock gating for inClock done.
<CMD> set_ccopt_property clock_period -pin io_inClock/Y 20
<CMD> create_ccopt_skew_group -name inClock/setup_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/setup_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/setup_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/setup_func_mode setup_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/setup_func_mode corner_max
<CMD> create_ccopt_skew_group -name inClock/hold_func_mode -sources io_inClock/Y -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group inClock/hold_func_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group inClock/hold_func_mode inClock
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group inClock/hold_func_mode hold_func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group inClock/hold_func_mode corner_min
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/10 03:23:24, mem=944.7M)
Runtime...
(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1000.0M, init mem=1000.0M)
*info: Placed = 9451           (Fixed = 206)
*info: Unplaced = 0           
Placement Density:69.65%(1249576/1793992)
Placement Density (including fixed std cells):69.78%(1257074/1801491)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1000.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode
The skew group inClock/setup_func_mode has been identified as a duplicate of: inClock/hold_func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1000.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63508 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10101  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10061 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10061 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.809790e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      24( 0.16%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       24( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.958432e+04um, number of vias: 32326
[NR-eGR] Layer2(MET2)(V) length: 3.400762e+05um, number of vias: 21025
[NR-eGR] Layer3(MET3)(H) length: 2.709480e+05um, number of vias: 1026
[NR-eGR] Layer4(MET4)(V) length: 3.275480e+04um, number of vias: 0
[NR-eGR] Total length: 7.133633e+05um, number of vias: 54377
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.776312e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 962.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree inClock:
Non-default CCOpt properties for clock tree inClock:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=510 numPGBlocks=1548 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=950  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming inverters in power domain auto-default and half-corner corner_max:setup.late removed 1 of 5 cells
  For power domain auto-default:
    Buffers:     CLKBU8 
    Inverters:   {CLKIN10 CLKIN8 CLKIN4 CLKIN2}
    Clock gates: DLSG1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1999809.649um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MET4/MET3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.360ns
    Slew time target (trunk):   1.360ns
    Slew time target (top):     1.360ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.523ns
    Buffer max distance for power domain auto-default: 1067.512um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CLKBU8, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1067.512um, saturatedSlew=1.136ns, speed=1138.922um per ns, cellArea=85.245um^2 per 1000um}
    Inverter  : {lib_cell:CLKIN10, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=1188.138um, saturatedSlew=1.100ns, speed=1927.544um per ns, cellArea=76.590um^2 per 1000um}
    Clock gate: {lib_cell:DLSG1, fastest_considered_half_corner=corner_max:setup.late, optimalDrivingDistance=81.458um, saturatedSlew=1.212ns, speed=97.426um per ns, cellArea=2681.136um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group inClock/hold_func_mode:
  Sources:                     pin io_inClock/Y
  Total number of sinks:       2073
  Delay constrained sinks:     2073
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner corner_max:setup.late:
  Skew target:                 0.523ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree inClock: preferred layers MET3-MET4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group inClock/hold_func_mode with 2073 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    VIA1_PR     4.470    0.252    1.127    false
M2-M3    VIA2_PR     4.470    0.171    0.764    false
M3-M4    VIA3_PR     4.470    0.168    0.752    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=36.400um^2
    Clock DAG library cell distribution before merging {count}:
       Invs: CLKIN3: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=91.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=91.000um^2
    Clock DAG library cell distribution before clustering {count}:
       Invs: CLKIN10: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree inClock...
    Clustering clock_tree inClock done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
      cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBU8: 68 
       Invs: CLKIN4: 1 
    Bottom-up phase done. (took cpu=0:00:05.3 real=0:00:05.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:03:47 mem=1021.7M) ***
Total net bbox length = 5.526e+05 (2.591e+05 2.936e+05) (ext = 2.711e+04)
Density distribution unevenness ratio = 5.888%
Move report: Detail placement moves 356 insts, mean move: 9.59 um, max move: 58.20 um
	Max move on inst (t_op/u_inFIFO/FIFO_reg[126][1]): (1738.80, 1019.20) --> (1706.60, 1045.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1021.7MB
Summary Report:
Instances move: 356 (out of 9313 movable)
Instances flipped: 0
Mean displacement: 9.59 um
Max displacement: 58.20 um (Instance: t_op/u_inFIFO/FIFO_reg[126][1]) (1738.8, 1019.2) -> (1706.6, 1045.2)
	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
Total net bbox length = 5.549e+05 (2.605e+05 2.943e+05) (ext = 2.715e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1021.7MB
*** Finished refinePlace (0:03:47 mem=1021.7M) ***
    Moved 100 and flipped 27 of 2142 clock instance(s) during refinement.
    The largest move was 58.2 microns for t_op/u_inFIFO/FIFO_reg[126][1].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [9.8,11.42)             5
    [11.42,13.04)           1
    [13.04,14.66)           0
    [14.66,16.28)           0
    [16.28,17.9)            0
    [17.9,19.52)            0
    [19.52,21.14)           1
    [21.14,22.76)           0
    [22.76,24.38)           0
    [24.38,26)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
        26           (1377.600,1474.200)    (1377.600,1448.200)    ccl_a clock buffer, uid:A93cf (a lib_cell CLKBU8) at (1377.600,1448.200), in power domain auto-default
        19.6         (1377.600,1474.200)    (1397.200,1474.200)    ccl_a clock buffer, uid:A93cb (a lib_cell CLKBU8) at (1397.200,1474.200), in power domain auto-default
        13           (644.000,1331.200)     (644.000,1344.200)     ccl_a clock buffer, uid:A9389 (a lib_cell CLKBU8) at (644.000,1344.200), in power domain auto-default
         9.8         (641.200,1136.200)     (651.000,1136.200)     ccl_a clock buffer, uid:A93c9 (a lib_cell CLKBU8) at (651.000,1136.200), in power domain auto-default
         9.8         (641.200,902.200)      (651.000,902.200)      ccl_a clock buffer, uid:A93be (a lib_cell CLKBU8) at (651.000,902.200), in power domain auto-default
         9.8         (1377.600,1474.200)    (1387.400,1474.200)    ccl_a clock buffer, uid:A93c2 (a lib_cell CLKBU8) at (1387.400,1474.200), in power domain auto-default
         9.8         (1600.200,1045.200)    (1590.400,1045.200)    ccl_a clock buffer, uid:A93bd (a lib_cell CLKBU8) at (1590.400,1045.200), in power domain auto-default
         9.8         (641.200,1318.200)     (651.000,1318.200)     ccl_a clock buffer, uid:A93d0 (a lib_cell CLKBU8) at (651.000,1318.200), in power domain auto-default
         0           (1379.950,1131.400)    (1379.950,1131.400)    ccl_a clock buffer, uid:A93ca (a lib_cell CLKBU8) at (1377.600,1123.200), in power domain auto-default
         0           (1382.250,1453.000)    (1382.250,1453.000)    ccl_a clock buffer, uid:A93cf (a lib_cell CLKBU8) at (1377.600,1448.200), in power domain auto-default
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
      cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
      cell capacitance : b=0.680pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.699pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.320pF, leaf=12.847pF, total=15.168pF
      wire lengths     : top=0.000um, trunk=10312.473um, leaf=49322.290um, total=59634.763um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.046ns, 0.023ns]} avg=0.035ns sd=0.016ns sum=0.069ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=1.360ns count=12 avg=0.863ns sd=0.132ns min=0.585ns max=1.030ns {4 <= 0.816ns, 8 <= 1.088ns}
      Leaf  : target=1.360ns count=58 avg=1.199ns sd=0.107ns min=0.686ns max=1.406ns {1 <= 0.816ns, 3 <= 1.088ns, 52 <= 1.360ns} {2 <= 1.428ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBU8: 68 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.687, max=2.728, avg=2.495, sd=0.163], skew [1.042 vs 0.523*, 90.7% {2.177, 2.700}] (wid=0.103 ws=0.057) (gid=2.646 gs=1.007)
    Skew group summary after 'Clustering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.687, max=2.728, avg=2.495, sd=0.163], skew [1.042 vs 0.523*, 90.7% {2.177, 2.700}] (wid=0.103 ws=0.057) (gid=2.646 gs=1.007)
    Clock network insertion delays are now [1.687ns, 2.728ns] average 2.495ns std.dev 0.163ns
    Legalizer calls during this step: 1483 succeeded with DRC/Color checks: 1483 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:05.8 real=0:00:05.8)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  -----------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  -----------------------------------------------------------------------------------------------------
  Trunk        13       5.385      1          8        2.142      {2 <= 2.800, 2 <= 5.600, 9 <= 8.400}
  Leaf         58      35.741      8         46        5.872      {1 <= 22.800, 37 <= 38, 20 <= 53.200}
  -----------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  ----------------------------------------------
  Net Type    Clusters    Clusters    Transition
              Tried       Failed      Failures
  ----------------------------------------------
  Trunk          36          12           12
  Leaf          675         344          344
  ----------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=9571 and nets=10623 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 961.996M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=68, i=1, icg=0, nicg=0, l=0, total=69
    cell areas       : b=6188.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6242.600um^2
    cell capacitance : b=0.680pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.699pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.421pF, leaf=13.281pF, total=15.702pF
    wire lengths     : top=0.000um, trunk=10312.473um, leaf=49322.290um, total=59634.763um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=4, worst=[0.078ns, 0.028ns, 0.027ns, 0.001ns]} avg=0.034ns sd=0.032ns sum=0.134ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=12 avg=0.887ns sd=0.135ns min=0.593ns max=1.058ns {4 <= 0.816ns, 8 <= 1.088ns}
    Leaf  : target=1.360ns count=58 avg=1.221ns sd=0.106ns min=0.688ns max=1.438ns {1 <= 0.816ns, 1 <= 1.088ns, 52 <= 1.360ns} {3 <= 1.428ns, 1 > 1.428ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 68 
     Invs: CLKIN4: 1 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.778, avg=2.536, sd=0.167], skew [1.067 vs 0.523*, 91% {2.219, 2.742}] (wid=0.108 ws=0.060) (gid=2.692 gs=1.031)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.778, avg=2.536, sd=0.167], skew [1.067 vs 0.523*, 91% {2.219, 2.742}] (wid=0.108 ws=0.060) (gid=2.692 gs=1.031)
  Clock network insertion delays are now [1.711ns, 2.778ns] average 2.536ns std.dev 0.167ns
  Update congestion based capacitance done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Clustering done. (took cpu=0:00:06.1 real=0:00:06.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.461pF, leaf=13.240pF, total=15.701pF
      wire lengths     : top=0.000um, trunk=10405.772um, leaf=49158.290um, total=59564.062um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=1.360ns count=13 avg=0.847ns sd=0.201ns min=0.345ns max=1.061ns {1 <= 0.544ns, 4 <= 0.816ns, 8 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.201ns sd=0.127ns min=0.688ns max=1.350ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Clock network insertion delays are now [1.711ns, 2.915ns] average 2.540ns std.dev 0.172ns
    Legalizer calls during this step: 95 succeeded with DRC/Color checks: 94 succeeded without DRC/Color checks: 1
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.461pF, leaf=13.240pF, total=15.701pF
      wire lengths     : top=0.000um, trunk=10405.772um, leaf=49158.290um, total=59564.062um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=1.360ns count=13 avg=0.847ns sd=0.201ns min=0.345ns max=1.061ns {1 <= 0.544ns, 4 <= 0.816ns, 8 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.201ns sd=0.127ns min=0.688ns max=1.350ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Clock network insertion delays are now [1.711ns, 2.915ns] average 2.540ns std.dev 0.172ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.461pF, leaf=13.240pF, total=15.701pF
      wire lengths     : top=0.000um, trunk=10405.772um, leaf=49158.290um, total=59564.062um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=1.360ns count=13 avg=0.847ns sd=0.201ns min=0.345ns max=1.061ns {1 <= 0.544ns, 4 <= 0.816ns, 8 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.201ns sd=0.127ns min=0.688ns max=1.350ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Clock network insertion delays are now [1.711ns, 2.915ns] average 2.540ns std.dev 0.172ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.461pF, leaf=13.240pF, total=15.701pF
      wire lengths     : top=0.000um, trunk=10405.772um, leaf=49158.290um, total=59564.062um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=1.360ns count=13 avg=0.847ns sd=0.201ns min=0.345ns max=1.061ns {1 <= 0.544ns, 4 <= 0.816ns, 8 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.201ns sd=0.127ns min=0.688ns max=1.350ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Clock network insertion delays are now [1.711ns, 2.915ns] average 2.540ns std.dev 0.172ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=70, i=1, icg=0, nicg=0, l=0, total=71
      cell areas       : b=6370.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6424.600um^2
      cell capacitance : b=0.700pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.719pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.461pF, leaf=13.240pF, total=15.701pF
      wire lengths     : top=0.000um, trunk=10405.772um, leaf=49158.290um, total=59564.062um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=1.360ns count=13 avg=0.847ns sd=0.201ns min=0.345ns max=1.061ns {1 <= 0.544ns, 4 <= 0.816ns, 8 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.201ns sd=0.127ns min=0.688ns max=1.350ns {3 <= 0.816ns, 1 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBU8: 70 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.915, avg=2.540, sd=0.172], skew [1.204 vs 0.523*, 90.9% {2.226, 2.749}] (wid=0.111 ws=0.064) (gid=2.835 gs=1.174)
    Clock network insertion delays are now [1.711ns, 2.915ns] average 2.540ns std.dev 0.172ns
    Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6333.600um^2
      cell capacitance : b=0.690pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.709pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.447pF, leaf=13.241pF, total=15.688pF
      wire lengths     : top=0.000um, trunk=10358.473um, leaf=49168.090um, total=59526.563um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=1.360ns count=12 avg=0.896ns sd=0.149ns min=0.593ns max=1.142ns {4 <= 0.816ns, 7 <= 1.088ns, 1 <= 1.360ns}
      Leaf  : target=1.360ns count=59 avg=1.202ns sd=0.123ns min=0.688ns max=1.350ns {2 <= 0.816ns, 2 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.795, avg=2.539, sd=0.171], skew [1.084 vs 0.523*, 85.6% {2.181, 2.704}] (wid=0.114 ws=0.067) (gid=2.695 gs=1.033)
    Skew group summary after 'Removing longest path buffering':
      skew_group inClock/hold_func_mode: insertion delay [min=1.711, max=2.795, avg=2.539, sd=0.171], skew [1.084 vs 0.523*, 85.6% {2.181, 2.704}] (wid=0.114 ws=0.067) (gid=2.695 gs=1.033)
    Clock network insertion delays are now [1.711ns, 2.795ns] average 2.539ns std.dev 0.171ns
    Legalizer calls during this step: 57 succeeded with DRC/Color checks: 57 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6333.600um^2
      cell capacitance : b=0.690pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.709pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.389pF, leaf=13.240pF, total=15.629pF
      wire lengths     : top=0.000um, trunk=10216.973um, leaf=49161.090um, total=59378.063um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=1.360ns count=12 avg=0.881ns sd=0.138ns min=0.589ns max=1.052ns {4 <= 0.816ns, 8 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.202ns sd=0.123ns min=0.688ns max=1.350ns {2 <= 0.816ns, 2 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.690, max=2.719, avg=2.510, sd=0.162], skew [1.029 vs 0.523*, 95.3% {2.197, 2.719}] (wid=0.098 ws=0.060) (gid=2.633 gs=0.983)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group inClock/hold_func_mode: insertion delay [min=1.690, max=2.719, avg=2.510, sd=0.162], skew [1.029 vs 0.523*, 95.3% {2.197, 2.719}] (wid=0.098 ws=0.060) (gid=2.633 gs=0.983)
    Clock network insertion delays are now [1.690ns, 2.719ns] average 2.510ns std.dev 0.162ns
    Legalizer calls during this step: 184 succeeded with DRC/Color checks: 184 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:04.3 real=0:00:04.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:04.8 real=0:00:04.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:11.4 real=0:00:11.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=54.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6333.600um^2
      cell capacitance : b=0.690pF, i=0.019pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.709pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.382pF, leaf=13.240pF, total=15.622pF
      wire lengths     : top=0.000um, trunk=10181.074um, leaf=49161.090um, total=59342.164um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=1.360ns count=12 avg=0.880ns sd=0.137ns min=0.589ns max=1.052ns {4 <= 0.816ns, 8 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.202ns sd=0.123ns min=0.688ns max=1.350ns {2 <= 0.816ns, 2 <= 1.088ns, 55 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN4: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=1.690, max=2.716, avg=2.507, sd=0.160], skew [1.027 vs 0.523*, 95.3% {2.197, 2.716}] (wid=0.098 ws=0.060) (gid=2.630 gs=0.981)
    Skew group summary after 'Improving clock tree routing':
      skew_group inClock/hold_func_mode: insertion delay [min=1.690, max=2.716, avg=2.507, sd=0.160], skew [1.027 vs 0.523*, 95.3% {2.197, 2.716}] (wid=0.098 ws=0.060) (gid=2.630 gs=0.981)
    Clock network insertion delays are now [1.690ns, 2.716ns] average 2.507ns std.dev 0.160ns
    Legalizer calls during this step: 48 succeeded with DRC/Color checks: 48 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.382pF, leaf=13.240pF, total=15.622pF
      wire lengths     : top=0.000um, trunk=10182.474um, leaf=49161.090um, total=59343.564um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=1.360ns count=12 avg=0.878ns sd=0.140ns min=0.589ns max=1.052ns {4 <= 0.816ns, 8 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.211ns sd=0.102ns min=0.805ns max=1.350ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=1.890, max=2.716, avg=2.507, sd=0.158], skew [0.826 vs 0.523*, 95.2% {2.193, 2.716}] (wid=0.098 ws=0.060) (gid=2.630 gs=0.780)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group inClock/hold_func_mode: insertion delay [min=1.890, max=2.716, avg=2.507, sd=0.158], skew [0.826 vs 0.523*, 95.2% {2.193, 2.716}] (wid=0.098 ws=0.060) (gid=2.630 gs=0.780)
    Clock network insertion delays are now [1.890ns, 2.716ns] average 2.507ns std.dev 0.158ns
    Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Clock network insertion delays are now [2.267ns, 2.715ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 40 succeeded with DRC/Color checks: 40 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Reducing Power done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 7 fraglets and 9 vertices; 57 variables and 176 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 72 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
          cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
          cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
          wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
          Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBU8: 69 
           Invs: CLKIN2: 1 
        Clock network insertion delays are now [2.267ns, 2.715ns] average 2.570ns std.dev 0.081ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
          cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
          cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
          wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
          Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBU8: 69 
           Invs: CLKIN2: 1 
        Clock network insertion delays are now [2.267ns, 2.715ns] average 2.570ns std.dev 0.081ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
          cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
          cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
          wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
          Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 69 
           Invs: CLKIN2: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Clock network insertion delays are now [2.267ns, 2.715ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
    cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
    cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
    wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
    Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBU8: 69 
     Invs: CLKIN2: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
  Skew group summary after Approximately balancing fragments:
    skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
  Clock network insertion delays are now [2.267ns, 2.715ns] average 2.570ns std.dev 0.081ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Skew group summary after 'Improving fragments clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Clock network insertion delays are now [2.267ns, 2.715ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 7 fraglets and 9 vertices; 57 variables and 176 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
          cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
          cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
          wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
          Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBU8: 69 
           Invs: CLKIN2: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Skew group summary after 'Approximately balancing step':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Clock network insertion delays are now [2.267ns, 2.715ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Skew group summary after 'Fixing clock tree overload':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Clock network insertion delays are now [2.267ns, 2.715ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.575pF, leaf=13.240pF, total=15.815pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.802ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.351ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Skew group summary after 'Approximately balancing paths':
      skew_group inClock/hold_func_mode: insertion delay [min=2.267, max=2.715, avg=2.570, sd=0.081], skew [0.448 vs 0.523, 100% {2.267, 2.715}] (wid=0.100 ws=0.058) (gid=2.630 gs=0.450)
    Clock network insertion delays are now [2.267ns, 2.715ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=9572 and nets=10624 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 965.051M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
    cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
    cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.576pF, leaf=13.241pF, total=15.816pF
    wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.801ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
    Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.350ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBU8: 69 
     Invs: CLKIN2: 1 
  Primary reporting skew group After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
  Skew group summary After congestion update:
    skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
  Clock network insertion delays are now [2.268ns, 2.717ns] average 2.570ns std.dev 0.081ns
  Merging balancing drivers for power...
    Tried: 72 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.576pF, leaf=13.241pF, total=15.816pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.801ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.350ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
    Clock network insertion delays are now [2.268ns, 2.717ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.576pF, leaf=13.241pF, total=15.816pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.801ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.350ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
    Skew group summary after 'Improving clock skew':
      skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
    Clock network insertion delays are now [2.268ns, 2.717ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=8.992pF fall=8.992pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.576pF, leaf=13.241pF, total=15.816pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.801ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.350ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
    Clock network insertion delays are now [2.268ns, 2.717ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.576pF, leaf=13.241pF, total=15.816pF
      wire lengths     : top=0.000um, trunk=11166.674um, leaf=49161.090um, total=60327.764um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=1.360ns count=12 avg=0.930ns sd=0.093ns min=0.801ns max=1.071ns {2 <= 0.816ns, 10 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.213ns sd=0.102ns min=0.805ns max=1.350ns {1 <= 0.816ns, 2 <= 1.088ns, 56 <= 1.360ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
    Skew group summary after 'Improving insertion delay':
      skew_group inClock/hold_func_mode: insertion delay [min=2.268, max=2.717, avg=2.570, sd=0.081], skew [0.449 vs 0.523, 100% {2.268, 2.717}] (wid=0.100 ws=0.058) (gid=2.631 gs=0.450)
    Clock network insertion delays are now [2.268ns, 2.717ns] average 2.570ns std.dev 0.081ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=24.808pF fall=24.808pF), of which (rise=15.816pF fall=15.816pF) is wire, and (rise=8.992pF fall=8.992pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:03:55 mem=1022.3M) ***
Total net bbox length = 5.561e+05 (2.617e+05 2.944e+05) (ext = 2.712e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1022.3MB
Summary Report:
Instances move: 0 (out of 9314 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.561e+05 (2.617e+05 2.944e+05) (ext = 2.712e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1022.3MB
*** Finished refinePlace (0:03:55 mem=1022.3M) ***
  Moved 0 and flipped 0 of 2143 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.6 real=0:00:02.6)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        71 (unrouted=71, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 10553 (unrouted=494, trialRouted=10059, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=454, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 71 for routing of which 71 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63853 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10170  numIgnoredNets=10158
[NR-eGR] There are 12 clock nets ( 12 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 12 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.124500e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.350612e+04um, number of vias: 30245
[NR-eGR] Layer2(MET2)(V) length: 3.175652e+05um, number of vias: 19226
[NR-eGR] Layer3(MET3)(H) length: 2.589503e+05um, number of vias: 1039
[NR-eGR] Layer4(MET4)(V) length: 3.668365e+04um, number of vias: 0
[NR-eGR] Total length: 6.767052e+05um, number of vias: 50510
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.110502e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.120000e+01um, number of vias: 80
[NR-eGR] Layer2(MET2)(V) length: 6.357750e+02um, number of vias: 84
[NR-eGR] Layer3(MET3)(H) length: 6.214600e+03um, number of vias: 65
[NR-eGR] Layer4(MET4)(V) length: 4.243450e+03um, number of vias: 0
[NR-eGR] Total length: 1.110503e+04um, number of vias: 229
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.110503e+04um, number of vias: 229
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 962.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 962.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63853 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 12  numPreroutedWires = 304
[NR-eGR] Read numTotalNets=10170  numIgnoredNets=10111
[NR-eGR] There are 59 clock nets ( 59 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 59 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.717700e+04um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.406000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       4( 0.03%)   ( 0.03%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.603742e+04um, number of vias: 32221
[NR-eGR] Layer2(MET2)(V) length: 3.338997e+05um, number of vias: 20975
[NR-eGR] Layer3(MET3)(H) length: 2.808252e+05um, number of vias: 1688
[NR-eGR] Layer4(MET4)(V) length: 4.581225e+04um, number of vias: 0
[NR-eGR] Total length: 7.265745e+05um, number of vias: 54884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.986930e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 2.531300e+03um, number of vias: 1976
[NR-eGR] Layer2(MET2)(V) length: 1.633450e+04um, number of vias: 1749
[NR-eGR] Layer3(MET3)(H) length: 2.187490e+04um, number of vias: 649
[NR-eGR] Layer4(MET4)(V) length: 9.128598e+03um, number of vias: 0
[NR-eGR] Total length: 4.986930e+04um, number of vias: 4374
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.986930e+04um, number of vias: 4374
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 962.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
Set FIXED routing status on 71 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        71 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=71, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 10553 (unrouted=494, trialRouted=10059, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=454, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=9572 and nets=10624 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 961.996M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
          cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
          cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.511pF, leaf=11.826pF, total=14.338pF
          wire lengths     : top=0.000um, trunk=11105.025um, leaf=49869.300um, total=60974.325um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=1.360ns count=12 avg=0.915ns sd=0.081ns min=0.781ns max=1.020ns {2 <= 0.816ns, 10 <= 1.088ns}
          Leaf  : target=1.360ns count=59 avg=1.144ns sd=0.100ns min=0.748ns max=1.315ns {2 <= 0.816ns, 5 <= 1.088ns, 52 <= 1.360ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBU8: 69 
           Invs: CLKIN2: 1 
        Primary reporting skew group eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
        Skew group summary eGRPC initial state:
          skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
        Clock network insertion delays are now [2.224ns, 2.663ns] average 2.534ns std.dev 0.076ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
          cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
          cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.511pF, leaf=11.826pF, total=14.338pF
          wire lengths     : top=0.000um, trunk=11105.025um, leaf=49869.300um, total=60974.325um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=1.360ns count=12 avg=0.915ns sd=0.081ns min=0.781ns max=1.020ns {2 <= 0.816ns, 10 <= 1.088ns}
          Leaf  : target=1.360ns count=59 avg=1.144ns sd=0.100ns min=0.748ns max=1.315ns {2 <= 0.816ns, 5 <= 1.088ns, 52 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBU8: 69 
           Invs: CLKIN2: 1 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
        Skew group summary eGRPC after moving buffers:
          skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
        Clock network insertion delays are now [2.224ns, 2.663ns] average 2.534ns std.dev 0.076ns
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 7 fraglets and 9 vertices; 57 variables and 176 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 290 long paths. The largest offset applied was 0.053ns
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------------------
          Skew Group                Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                    Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------------------
          inClock/hold_func_mode    2073       290       13.989%      0.053ns       2.663ns         2.610ns
          ----------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
            0.002        0.012       36
            0.012        0.022       13
            0.022        0.032       69
            0.032        0.042       93
            0.042        0.052       78
            0.052      and above      1
          -------------------------------
          
          Mean=0.034ns Median=0.036ns Std.Dev=0.013ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 29, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 42, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 29, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 28, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
          cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
          cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.511pF, leaf=11.826pF, total=14.338pF
          wire lengths     : top=0.000um, trunk=11105.025um, leaf=49869.300um, total=60974.325um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=1.360ns count=12 avg=0.915ns sd=0.081ns min=0.781ns max=1.020ns {2 <= 0.816ns, 10 <= 1.088ns}
          Leaf  : target=1.360ns count=59 avg=1.144ns sd=0.100ns min=0.748ns max=1.315ns {2 <= 0.816ns, 5 <= 1.088ns, 52 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBU8: 69 
           Invs: CLKIN2: 1 
        Primary reporting skew group eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
        Skew group summary eGRPC after downsizing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
        Clock network insertion delays are now [2.224ns, 2.663ns] average 2.534ns std.dev 0.076ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 71, tested: 71, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
          cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
          cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
          sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=2.511pF, leaf=11.826pF, total=14.338pF
          wire lengths     : top=0.000um, trunk=11105.025um, leaf=49869.300um, total=60974.325um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=1.360ns count=12 avg=0.915ns sd=0.081ns min=0.781ns max=1.020ns {2 <= 0.816ns, 10 <= 1.088ns}
          Leaf  : target=1.360ns count=59 avg=1.144ns sd=0.100ns min=0.748ns max=1.315ns {2 <= 0.816ns, 5 <= 1.088ns, 52 <= 1.360ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBU8: 69 
           Invs: CLKIN2: 1 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
        Skew group summary eGRPC after DRV fixing:
          skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
        Clock network insertion delays are now [2.224ns, 2.663ns] average 2.534ns std.dev 0.076ns
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 28 insts, 56 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:57 mem=1019.2M) ***
Total net bbox length = 5.561e+05 (2.617e+05 2.944e+05) (ext = 2.712e+04)
Density distribution unevenness ratio = 6.351%
Move report: Detail placement moves 30 insts, mean move: 11.15 um, max move: 47.40 um
	Max move on inst (t_op/u_inFIFO/U560): (1360.80, 902.20) --> (1369.20, 863.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1019.2MB
Summary Report:
Instances move: 30 (out of 9314 movable)
Instances flipped: 0
Mean displacement: 11.15 um
Max displacement: 47.40 um (Instance: t_op/u_inFIFO/U560) (1360.8, 902.2) -> (1369.2, 863.2)
	Length: 12 sites, height: 1 rows, site name: standard, cell type: IMUX40
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 5.565e+05 (2.618e+05 2.946e+05) (ext = 2.711e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1019.2MB
*** Finished refinePlace (0:03:57 mem=1019.2M) ***
  Moved 0 and flipped 0 of 2143 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.5 real=0:00:01.5)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
    cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
    cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.511pF, leaf=11.826pF, total=14.338pF
    wire lengths     : top=0.000um, trunk=11105.025um, leaf=49869.300um, total=60974.325um
  Clock DAG net violations before routing clock trees: none
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=1.360ns count=12 avg=0.915ns sd=0.081ns min=0.781ns max=1.020ns {2 <= 0.816ns, 10 <= 1.088ns}
    Leaf  : target=1.360ns count=59 avg=1.144ns sd=0.100ns min=0.748ns max=1.315ns {2 <= 0.816ns, 5 <= 1.088ns, 52 <= 1.360ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Bufs: CLKBU8: 69 
     Invs: CLKIN2: 1 
  Primary reporting skew group before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
  Skew group summary before routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.224, max=2.663, avg=2.534, sd=0.076], skew [0.438 vs 0.523, 100% {2.224, 2.663}] (wid=0.099 ws=0.054) (gid=2.574 gs=0.442)
  Clock network insertion delays are now [2.224ns, 2.663ns] average 2.534ns std.dev 0.076ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        71 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=71, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 10553 (unrouted=494, trialRouted=10059, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=454, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 71 for routing of which 71 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63853 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10170  numIgnoredNets=10158
[NR-eGR] There are 12 clock nets ( 12 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 12 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 12 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.124500e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.350612e+04um, number of vias: 30245
[NR-eGR] Layer2(MET2)(V) length: 3.175652e+05um, number of vias: 19226
[NR-eGR] Layer3(MET3)(H) length: 2.589503e+05um, number of vias: 1039
[NR-eGR] Layer4(MET4)(V) length: 3.668365e+04um, number of vias: 0
[NR-eGR] Total length: 6.767052e+05um, number of vias: 50510
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.110502e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 1.120000e+01um, number of vias: 80
[NR-eGR] Layer2(MET2)(V) length: 6.357750e+02um, number of vias: 84
[NR-eGR] Layer3(MET3)(H) length: 6.214600e+03um, number of vias: 65
[NR-eGR] Layer4(MET4)(V) length: 4.243450e+03um, number of vias: 0
[NR-eGR] Total length: 1.110503e+04um, number of vias: 229
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.110503e+04um, number of vias: 229
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 962.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 962.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63853 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 12  numPreroutedWires = 304
[NR-eGR] Read numTotalNets=10170  numIgnoredNets=10111
[NR-eGR] There are 59 clock nets ( 59 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 59 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 59 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.717700e+04um
[NR-eGR] 
[NR-eGR] Move 2 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.406000e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       4( 0.03%)   ( 0.03%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.603742e+04um, number of vias: 32221
[NR-eGR] Layer2(MET2)(V) length: 3.338997e+05um, number of vias: 20975
[NR-eGR] Layer3(MET3)(H) length: 2.808252e+05um, number of vias: 1688
[NR-eGR] Layer4(MET4)(V) length: 4.581225e+04um, number of vias: 0
[NR-eGR] Total length: 7.265745e+05um, number of vias: 54884
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.986930e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(MET1)(H) length: 2.531300e+03um, number of vias: 1976
[NR-eGR] Layer2(MET2)(V) length: 1.633450e+04um, number of vias: 1749
[NR-eGR] Layer3(MET3)(H) length: 2.187490e+04um, number of vias: 649
[NR-eGR] Layer4(MET4)(V) length: 9.128598e+03um, number of vias: 0
[NR-eGR] Total length: 4.986930e+04um, number of vias: 4374
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.986930e+04um, number of vias: 4374
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 962.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.22 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_27751_cimeld105_xph2app102_xMvPPO/.rgfOwmWN0
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 71 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 71 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/10 03:23:41, mem=838.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Jun 10 03:23:41 2022
#
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRFL-384) Found degenerate rectangle on layer MET1 at location 16.175000 4.175000, ignoring this object.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[1] of net in_MUX_inSEL15[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[0] of net in_MUX_inSEL15[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_outFIFO_inReadEnable of net in_outFIFO_inReadEnable because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Fri Jun 10 03:23:41 2022
#
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.500.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.600.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.600.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 10621 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 868.40 (MB), peak = 944.66 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Fri Jun 10 03:23:43 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.23 (MB)
#Total memory = 868.64 (MB)
#Peak memory = 944.66 (MB)
#
#
#Start global routing on Fri Jun 10 03:23:43 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Jun 10 03:23:43 2022
#
#Start routing resource analysis on Fri Jun 10 03:23:43 2022
#
#Routing resource analysis is done on Fri Jun 10 03:23:43 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H         822         855       10816    81.38%
#  MET2           V         755         809       10816    45.86%
#  MET3           H         956         721       10816    44.08%
#  MET4           V         811         753       10816    44.76%
#  --------------------------------------------------------------
#  Total                   3345      48.45%       43264    54.02%
#
#  71 nets (0.67%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jun 10 03:23:43 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.71 (MB), peak = 944.66 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.80 (MB), peak = 944.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.45 (MB), peak = 944.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.08 (MB), peak = 944.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.08 (MB), peak = 944.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 494 (skipped).
#Total number of selected nets for routing = 71.
#Total number of unselected nets (but routable) for routing = 10059 (skipped).
#Total number of nets in the design = 10624.
#
#10059 skipped nets do not have any wires.
#71 routable nets have only global wires.
#71 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 71               0  
#------------------------------------------------
#        Total                 71               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 71           10059  
#------------------------------------------------
#        Total                 71           10059  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1          4(0.14%)   (0.14%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.04% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 59241 um.
#Total half perimeter of net bounding box = 31694 um.
#Total wire length on LAYER MET1 = 1743 um.
#Total wire length on LAYER MET2 = 16443 um.
#Total wire length on LAYER MET3 = 27615 um.
#Total wire length on LAYER MET4 = 13440 um.
#Total number of vias = 4188
#Up-Via Summary (total 4188):
#           
#-----------------------
# MET1             2163
# MET2             1450
# MET3              575
#-----------------------
#                  4188 
#
#Total number of involved priority nets 71
#Maximum src to sink distance for priority net 1533.8
#Average of max src_to_sink distance for priority net 374.7
#Average of ave src_to_sink distance for priority net 219.8
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.49 (MB)
#Total memory = 879.14 (MB)
#Peak memory = 944.66 (MB)
#
#Finished global routing on Fri Jun 10 03:23:43 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.47 (MB), peak = 944.66 (MB)
#Start Track Assignment.
#Done with 1073 horizontal wires in 1 hboxes and 1205 vertical wires in 1 hboxes.
#Done with 22 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 64631 um.
#Total half perimeter of net bounding box = 31694 um.
#Total wire length on LAYER MET1 = 7057 um.
#Total wire length on LAYER MET2 = 15952 um.
#Total wire length on LAYER MET3 = 27833 um.
#Total wire length on LAYER MET4 = 13789 um.
#Total number of vias = 4188
#Up-Via Summary (total 4188):
#           
#-----------------------
# MET1             2163
# MET2             1450
# MET3              575
#-----------------------
#                  4188 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 877.07 (MB), peak = 944.66 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 17.70 (MB)
#Total memory = 877.08 (MB)
#Peak memory = 944.66 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.7% of the total area was rechecked for DRC, and 42.9% required routing.
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 912.50 (MB), peak = 944.66 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.61 (MB), peak = 944.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 62542 um.
#Total half perimeter of net bounding box = 31694 um.
#Total wire length on LAYER MET1 = 53 um.
#Total wire length on LAYER MET2 = 2732 um.
#Total wire length on LAYER MET3 = 33533 um.
#Total wire length on LAYER MET4 = 26224 um.
#Total number of vias = 6520
#Up-Via Summary (total 6520):
#           
#-----------------------
# MET1             2210
# MET2             2218
# MET3             2092
#-----------------------
#                  6520 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 3.83 (MB)
#Total memory = 880.92 (MB)
#Peak memory = 944.66 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 3.85 (MB)
#Total memory = 880.93 (MB)
#Peak memory = 944.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 45.39 (MB)
#Total memory = 883.65 (MB)
#Peak memory = 944.66 (MB)
#Number of warnings = 60
#Total number of warnings = 62
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jun 10 03:24:15 2022
#
% End globalDetailRoute (date=06/10 03:24:15, total cpu=0:00:34.5, real=0:00:34.0, peak res=913.0M, current mem=883.7M)
        NanoRoute done. (took cpu=0:00:34.5 real=0:00:34.5)
      Clock detailed routing done.
Checking guided vs. routed lengths for 71 nets...

      
      Guided max path lengths
      =======================
      
      ----------------------------------------
      From (um)    To (um)     Number of paths
      ----------------------------------------
         0.000      200.000           4
       200.000      400.000          54
       400.000      600.000           9
       600.000      800.000           2
       800.000     1000.000           0
      1000.000     1200.000           1
      1200.000     1400.000           0
      1400.000     1600.000           1
      ----------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          43
        0.000     10.000          19
       10.000     20.000           5
       20.000     30.000           3
       30.000     40.000           0
       40.000     50.000           0
       50.000     60.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net t_op/CTS_226 (35 terminals)
    Guided length:  max path =   342.000um, total =   846.600um
    Routed length:  max path =   418.200um, total =   845.300um
    Deviation:      max path =    22.281%,  total =    -0.154%

    Net t_op/CTS_223 (34 terminals)
    Guided length:  max path =   399.400um, total =   866.600um
    Routed length:  max path =   402.000um, total =  1014.350um
    Deviation:      max path =     0.651%,  total =    17.049%

    Net t_op/CTS_270 (26 terminals)
    Guided length:  max path =   369.400um, total =   998.800um
    Routed length:  max path =   426.800um, total =  1022.100um
    Deviation:      max path =    15.539%,  total =     2.333%

    Net t_op/CTS_268 (34 terminals)
    Guided length:  max path =   294.800um, total =   798.200um
    Routed length:  max path =   334.000um, total =   864.300um
    Deviation:      max path =    13.297%,  total =     8.281%

    Net t_op/CTS_262 (36 terminals)
    Guided length:  max path =   280.200um, total =   873.000um
    Routed length:  max path =   276.700um, total =   986.700um
    Deviation:      max path =    -1.249%,  total =    13.024%

    Net t_op/CTS_231 (30 terminals)
    Guided length:  max path =   333.000um, total =   799.000um
    Routed length:  max path =   310.800um, total =   896.000um
    Deviation:      max path =    -6.667%,  total =    12.140%

    Net t_op/CTS_215 (36 terminals)
    Guided length:  max path =   299.300um, total =   788.900um
    Routed length:  max path =   265.900um, total =   883.800um
    Deviation:      max path =   -11.159%,  total =    12.029%

    Net t_op/CTS_256 (37 terminals)
    Guided length:  max path =   348.000um, total =   910.000um
    Routed length:  max path =   388.500um, total =   952.100um
    Deviation:      max path =    11.638%,  total =     4.626%

    Net t_op/CTS_243 (45 terminals)
    Guided length:  max path =   307.800um, total =   784.500um
    Routed length:  max path =   278.900um, total =   872.150um
    Deviation:      max path =    -9.389%,  total =    11.173%

    Net t_op/CTS_235 (35 terminals)
    Guided length:  max path =   359.300um, total =   877.600um
    Routed length:  max path =   356.700um, total =   963.400um
    Deviation:      max path =    -0.724%,  total =     9.777%

Set FIXED routing status on 71 net(s)
Set FIXED placed status on 70 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        71 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=71, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 10553 (unrouted=10553, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=454, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63853 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 71  numPreroutedWires = 8525
[NR-eGR] Read numTotalNets=10170  numIgnoredNets=71
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 10059 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10059 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 6.391710e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      24( 0.16%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] Layer3      10( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       34( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.202081e+04um, number of vias: 32362
[NR-eGR] Layer2(MET2)(V) length: 3.223385e+05um, number of vias: 21742
[NR-eGR] Layer3(MET3)(H) length: 2.898282e+05um, number of vias: 3057
[NR-eGR] Layer4(MET4)(V) length: 5.728720e+04um, number of vias: 0
[NR-eGR] Total length: 7.314747e+05um, number of vias: 57161
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.3)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        71 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=71, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 10553 (unrouted=494, trialRouted=10059, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=454, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:35.5 real=0:00:35.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=9572 and nets=10624 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1025.520M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
    cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
    cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
    sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=2.623pF, leaf=13.642pF, total=16.265pF
    wire lengths     : top=0.000um, trunk=11267.775um, leaf=51274.000um, total=62541.775um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=6, worst=[0.028ns, 0.009ns, 0.009ns, 0.009ns, 0.006ns, 0.004ns]} avg=0.011ns sd=0.009ns sum=0.066ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=1.360ns count=12 avg=0.942ns sd=0.083ns min=0.811ns max=1.046ns {1 <= 0.816ns, 11 <= 1.088ns}
    Leaf  : target=1.360ns count=59 avg=1.230ns sd=0.106ns min=0.822ns max=1.388ns {2 <= 1.088ns, 51 <= 1.360ns} {6 <= 1.428ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBU8: 69 
     Invs: CLKIN2: 1 
  Primary reporting skew group after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
  Skew group summary after routing clock trees:
    skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
  Clock network insertion delays are now [2.280ns, 2.770ns] average 2.610ns std.dev 0.079ns
  CCOpt::Phase::Routing done. (took cpu=0:00:35.8 real=0:00:35.8)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 71, tested: 71, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0 (0.0%)
    trunk              0                    0           0            0                    0                  0 (0.0%)
    leaf               6 (100.0%)           0           0            0                    0                  6 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              6 (100%)      -           -            -                           0 (100%)           6 (100%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.623pF, leaf=13.642pF, total=16.265pF
      wire lengths     : top=0.000um, trunk=11267.775um, leaf=51274.000um, total=62541.775um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=6, worst=[0.029ns, 0.009ns, 0.009ns, 0.009ns, 0.006ns, 0.004ns]} avg=0.011ns sd=0.009ns sum=0.066ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=1.360ns count=12 avg=0.942ns sd=0.083ns min=0.811ns max=1.046ns {1 <= 0.816ns, 11 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.230ns sd=0.106ns min=0.822ns max=1.389ns {2 <= 1.088ns, 51 <= 1.360ns} {6 <= 1.428ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
    Clock network insertion delays are now [2.280ns, 2.770ns] average 2.610ns std.dev 0.079ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 7 fraglets and 9 vertices; 56 variables and 172 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 71, tested: 71, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0 (0.0%)
    trunk              0                    0           0            0                    0                  0 (0.0%)
    leaf               6 (100.0%)           0           0            0                    0                  6 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              6 (100%)      -           -            -                           0 (100%)           6 (100%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.623pF, leaf=13.642pF, total=16.265pF
      wire lengths     : top=0.000um, trunk=11267.775um, leaf=51274.000um, total=62541.775um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=6, worst=[0.029ns, 0.009ns, 0.009ns, 0.009ns, 0.006ns, 0.004ns]} avg=0.011ns sd=0.009ns sum=0.066ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=1.360ns count=12 avg=0.942ns sd=0.083ns min=0.811ns max=1.046ns {1 <= 0.816ns, 11 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.230ns sd=0.106ns min=0.822ns max=1.389ns {2 <= 1.088ns, 51 <= 1.360ns} {6 <= 1.428ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
    Skew group summary PostConditioning after DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
    Clock network insertion delays are now [2.280ns, 2.770ns] average 2.610ns std.dev 0.079ns
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 71, nets tested: 71, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 6, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.623pF, leaf=13.642pF, total=16.265pF
      wire lengths     : top=0.000um, trunk=11267.775um, leaf=51274.000um, total=62541.775um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=6, worst=[0.029ns, 0.009ns, 0.009ns, 0.009ns, 0.006ns, 0.004ns]} avg=0.011ns sd=0.009ns sum=0.066ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=1.360ns count=12 avg=0.942ns sd=0.083ns min=0.811ns max=1.046ns {1 <= 0.816ns, 11 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.230ns sd=0.106ns min=0.822ns max=1.389ns {2 <= 1.088ns, 51 <= 1.360ns} {6 <= 1.428ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
    Clock network insertion delays are now [2.280ns, 2.770ns] average 2.610ns std.dev 0.079ns
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
      cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
      cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
      sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=2.623pF, leaf=13.642pF, total=16.265pF
      wire lengths     : top=0.000um, trunk=11267.775um, leaf=51274.000um, total=62541.775um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=6, worst=[0.029ns, 0.009ns, 0.009ns, 0.009ns, 0.006ns, 0.004ns]} avg=0.011ns sd=0.009ns sum=0.066ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=1.360ns count=12 avg=0.942ns sd=0.083ns min=0.811ns max=1.046ns {1 <= 0.816ns, 11 <= 1.088ns}
      Leaf  : target=1.360ns count=59 avg=1.230ns sd=0.106ns min=0.822ns max=1.389ns {2 <= 1.088ns, 51 <= 1.360ns} {6 <= 1.428ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBU8: 69 
       Invs: CLKIN2: 1 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
    Clock network insertion delays are now [2.280ns, 2.770ns] average 2.610ns std.dev 0.079ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:33 mem=1085.8M) ***
Total net bbox length = 5.565e+05 (2.618e+05 2.946e+05) (ext = 2.711e+04)
Density distribution unevenness ratio = 6.351%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1085.8MB
Summary Report:
Instances move: 0 (out of 9314 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.565e+05 (2.618e+05 2.946e+05) (ext = 2.711e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1085.8MB
*** Finished refinePlace (0:04:34 mem=1085.8M) ***
    Moved 0 and flipped 0 of 2143 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Set dirty flag on 9 insts, 18 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'top_io' of instances=9572 and nets=10624 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1023.129M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning done.
Net route status summary:
  Clock:        71 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=71, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 10553 (unrouted=494, trialRouted=10059, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=454, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        69      6279.000       0.690
  Inverters                       1        36.400       0.010
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                            70      6315.400       0.700
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     11267.775
  Leaf      51274.000
  Total     62541.775
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    0.700     2.623     3.323
  Leaf     8.292    13.642    21.934
  Total    8.992    16.265    25.257
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2073     8.292     0.004       0.000      0.004    0.004
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ---------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ---------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         6       0.011       0.009      0.066    [0.028, 0.009, 0.009, 0.009, 0.006, 0.004]
  ---------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                     Over Target
  ------------------------------------------------------------------------------------------------------------------------
  Trunk       1.360      12       0.942       0.083      0.811    1.046    {1 <= 0.816ns, 11 <= 1.088ns}          -
  Leaf        1.360      59       1.230       0.106      0.822    1.388    {2 <= 1.088ns, 51 <= 1.360ns}    {6 <= 1.428ns}
  ------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name      Type        Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBU8    buffer       69       6279.000
  CLKIN2    inverter      1         36.400
  -----------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    2.280     2.770     0.490       0.523         0.057           0.023           2.610        0.079     100% {2.280, 2.770}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group                Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    inClock/hold_func_mode    2.280     2.770     0.490       0.523         0.057           0.023           2.610        0.079     100% {2.280, 2.770}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [2.280ns, 2.770ns] average 2.610ns std.dev 0.079ns
  
  Found a total of 255 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target         Pin
                         amount     target  achieved  touch  net?   source         
                                                      net?                         
  -----------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[8][3]/C
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[11][1]/C
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[12][3]/C
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[13][1]/C
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[15][1]/C
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[32][2]/C
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[40][2]/C
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[49][3]/C
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[51][2]/C
  corner_max:setup.late    0.028    1.360    1.388    N      N      auto computed  t_op/u_outFIFO/FIFO_reg[63][2]/C
  -----------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1123.16)
Total number of fetched objects 12004
Total number of fetched objects 12004
End delay calculation. (MEM=1164.06 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1164.06 CPU=0:00:00.4 REAL=0:00:00.0)
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.634191
	 Executing: set_clock_latency -source -early -min -rise -0.634191 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.634191
	 Executing: set_clock_latency -source -late -min -rise -0.634191 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.656643
	 Executing: set_clock_latency -source -early -min -fall -0.656643 [get_pins io_inClock/Y]
	Clock: inClock, View: hold_func_min, Ideal Latency: 0, Propagated Latency: 0.656643
	 Executing: set_clock_latency -source -late -min -fall -0.656643 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.61023
	 Executing: set_clock_latency -source -early -max -rise -2.61023 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.61023
	 Executing: set_clock_latency -source -late -max -rise -2.61023 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.63526
	 Executing: set_clock_latency -source -early -max -fall -2.63526 [get_pins io_inClock/Y]
	Clock: inClock, View: setup_func_max, Ideal Latency: 0, Propagated Latency: 2.63526
	 Executing: set_clock_latency -source -late -max -fall -2.63526 [get_pins io_inClock/Y]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=69, i=1, icg=0, nicg=0, l=0, total=70
  cell areas       : b=6279.000um^2, i=36.400um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6315.400um^2
  cell capacitance : b=0.690pF, i=0.010pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.700pF
  sink capacitance : count=2073, total=8.292pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=2.623pF, leaf=13.642pF, total=16.265pF
  wire lengths     : top=0.000um, trunk=11267.775um, leaf=51274.000um, total=62541.775um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=6, worst=[0.028ns, 0.009ns, 0.009ns, 0.009ns, 0.006ns, 0.004ns]} avg=0.011ns sd=0.009ns sum=0.066ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=1.360ns count=12 avg=0.942ns sd=0.083ns min=0.811ns max=1.046ns {1 <= 0.816ns, 11 <= 1.088ns}
  Leaf  : target=1.360ns count=59 avg=1.230ns sd=0.106ns min=0.822ns max=1.388ns {2 <= 1.088ns, 51 <= 1.360ns} {6 <= 1.428ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBU8: 69 
   Invs: CLKIN2: 1 
Primary reporting skew group after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
Skew group summary after update timingGraph:
  skew_group inClock/hold_func_mode: insertion delay [min=2.280, max=2.770, avg=2.610, sd=0.079], skew [0.490 vs 0.523, 100% {2.280, 2.770}] (wid=0.108 ws=0.057) (gid=2.672 gs=0.490)
Clock network insertion delays are now [2.280ns, 2.770ns] average 2.610ns std.dev 0.079ns
Logging CTS constraint violations...
  Clock tree inClock has 5 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 43 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_28 (a lib_cell CLKBU8) at (1019.200,941.200), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_outFIFO/FIFO_reg[63][2]/C with a slew time target of 1.360ns. Achieved a slew time of 1.388ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 44 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_58 (a lib_cell CLKBU8) at (765.800,1084.200), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/CTS_ccl_a_BUF_inClock_G0_L3_58/Q with a slew time target of 1.360ns. Achieved a slew time of 1.369ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 36 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_38 (a lib_cell CLKBU8) at (1302.000,1240.200), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_outFIFO/FIFO_reg[55][3]/C with a slew time target of 1.360ns. Achieved a slew time of 1.369ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 45 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_30 (a lib_cell CLKBU8) at (1156.400,941.200), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_outFIFO/FIFO_reg[23][2]/C with a slew time target of 1.360ns. Achieved a slew time of 1.369ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 43 slew violations below cell t_op/CTS_ccl_a_BUF_inClock_G0_L3_56 (a lib_cell CLKBU8) at (660.800,863.200), in power domain auto-default with half corner corner_max:setup.late. The worst violation was at the pin t_op/u_cordic/mycordic/present_I_table_reg[1][4]/C with a slew time target of 1.360ns. Achieved a slew time of 1.366ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.2 real=0:00:01.2)
Copying last skew targets (including wire skew targets) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from inClock/hold_func_mode to inClock/setup_func_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:54.7 real=0:00:54.7)
Runtime Summary
===============
Clock Runtime:  (29%) Core CTS          16.31 (Init 0.61, Construction 11.14, Implementation 2.46, eGRPC 0.81, PostConditioning 0.65, Other 0.63)
Clock Runtime:  (68%) CTS services      37.67 (RefinePlace 0.85, EarlyGlobalClock 0.87, NanoRoute 34.53, ExtractRC 0.24, TimingAnalysis 1.19)
Clock Runtime:   (1%) Other CTS          0.71 (Init 0.36, CongRepair 0.35)
Clock Runtime: (100%) Total             54.70

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-1007        5  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 11 warning(s), 0 error(s)

#% End ccopt_design (date=06/10 03:24:18, total cpu=0:00:54.8, real=0:00:54.0, peak res=944.7M, current mem=912.8M)
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 906.5M, totSessionCpu=0:04:38 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1041.8M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1055.9)
Total number of fetched objects 12004
End delay calculation. (MEM=1097.26 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1097.26 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:04:40 mem=1097.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.263  |  0.263  |  3.238  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.003%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 918.6M, totSessionCpu=0:04:40 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1030.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1030.6M) ***
*** Starting optimizing excluded clock nets MEM= 1030.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1030.6M) ***
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 71 nets with fixed/cover wires excluded.
Info: 71 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15 
Number of usable buffer cells above: 12
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 70.00
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.00%|        -|   0.100|   0.000|   0:00:00.0| 1278.9M|
|    70.00%|        2|   0.100|   0.000|   0:00:01.0| 1278.9M|
|    70.00%|        0|   0.100|   0.000|   0:00:00.0| 1278.9M|
|    70.00%|        1|   0.100|   0.000|   0:00:00.0| 1278.9M|
|    70.00%|        0|   0.100|   0.000|   0:00:00.0| 1278.9M|
|    69.99%|        1|   0.100|   0.000|   0:00:00.0| 1278.9M|
|    69.99%|        0|   0.100|   0.000|   0:00:00.0| 1278.9M|
|    69.99%|        0|   0.100|   0.000|   0:00:00.0| 1278.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.99
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
*** Starting refinePlace (0:04:47 mem=1278.9M) ***
Total net bbox length = 5.564e+05 (2.618e+05 2.946e+05) (ext = 2.711e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1278.9MB
Summary Report:
Instances move: 0 (out of 9242 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.564e+05 (2.618e+05 2.946e+05) (ext = 2.711e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1278.9MB
*** Finished refinePlace (0:04:47 mem=1278.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1278.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1278.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1108.50M, totSessionCpu=0:04:47).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63840 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 71  numPreroutedWires = 8525
[NR-eGR] Read numTotalNets=10168  numIgnoredNets=71
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] Rule id 1. Nets 10057 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10057 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 6.392100e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      24( 0.16%)       0( 0.00%)   ( 0.16%) 
[NR-eGR] Layer3      10( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       34( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.183311e+04um, number of vias: 32346
[NR-eGR] Layer2(MET2)(V) length: 3.220213e+05um, number of vias: 21763
[NR-eGR] Layer3(MET3)(H) length: 2.898773e+05um, number of vias: 3060
[NR-eGR] Layer4(MET4)(V) length: 5.753029e+04um, number of vias: 0
[NR-eGR] Total length: 7.312620e+05um, number of vias: 57169
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1087.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
Extraction called for design 'top_io' of instances=9570 and nets=10622 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1087.043M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1158.41)
Total number of fetched objects 12002
End delay calculation. (MEM=1145.61 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1145.61 CPU=0:00:01.2 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
Info: 40 io nets excluded
Info: 71 nets with fixed/cover wires excluded.
Info: 71 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11|   110|    -0.17|     0|     0|     0.00|     0|     0|     0|     0|     0.24|     0.00|       0|       0|       0|  69.99|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.24|     0.00|       3|       0|       9|  70.02| 0:00:01.0|  1256.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.24|     0.00|       0|       0|       0|  70.02| 0:00:00.0|  1256.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 71 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1256.3M) ***

*** Starting refinePlace (0:04:51 mem=1272.3M) ***
Total net bbox length = 5.566e+05 (2.619e+05 2.947e+05) (ext = 2.711e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1272.3MB
Summary Report:
Instances move: 0 (out of 9245 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.566e+05 (2.619e+05 2.947e+05) (ext = 2.711e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1272.3MB
*** Finished refinePlace (0:04:51 mem=1272.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1272.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1272.3M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.639%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=9573 and nets=10625 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1084.684M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63855 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 71  numPreroutedWires = 8525
[NR-eGR] Read numTotalNets=10171  numIgnoredNets=71
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10060 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1900  L2=2200  L3=2200  L4=2400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10060 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 6.393660e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      21( 0.14%)       0( 0.00%)   ( 0.14%) 
[NR-eGR] Layer3      10( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       31( 0.06%)       0( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1127.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 250nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1141.82)
Total number of fetched objects 12005
End delay calculation. (MEM=1148.84 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1148.84 CPU=0:00:01.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:04:54 mem=1148.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 971.6M, totSessionCpu=0:04:54 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.239  |  0.239  |  3.236  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2908   |  2377   |  2327   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.019%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 971.9M, totSessionCpu=0:04:54 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setFillerMode -core {FILLANT1 FILLANT2 FILLANT5 FILLANT10 FILLANT25} -preserveUserOrder true
<CMD> addFiller -cell FILL1 FILL2 FILL5 FILL10 FILL20 FILL25 -prefix FILLER
**WARN: (IMPSP-5123):	Cell FILL20 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5168):	Switch off cellFirst and preserveUserOrder since '-fitGap' option is on.
*INFO: Adding fillers to top-module.
*INFO:   Added 37 filler insts (cell FILL25 / prefix FILLER).
*INFO:   Added 612 filler insts (cell FILL10 / prefix FILLER).
*INFO:   Added 2006 filler insts (cell FILL5 / prefix FILLER).
*INFO:   Added 4872 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 2734 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 10261 filler insts added - prefix FILLER (CPU: 0:00:00.3).
For 10261 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
<CMD> addIoFiller -cell PERI_SPACER_100_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_100_P' on top side.
Added 0 of filler cell 'PERI_SPACER_100_P' on left side.
Added 0 of filler cell 'PERI_SPACER_100_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_100_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_50_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_50_P' on top side.
Added 0 of filler cell 'PERI_SPACER_50_P' on left side.
Added 0 of filler cell 'PERI_SPACER_50_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_50_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_20_P -prefix pfill
Added 13 of filler cell 'PERI_SPACER_20_P' on top side.
Added 13 of filler cell 'PERI_SPACER_20_P' on left side.
Added 13 of filler cell 'PERI_SPACER_20_P' on bottom side.
Added 13 of filler cell 'PERI_SPACER_20_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_10_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_10_P' on top side.
Added 0 of filler cell 'PERI_SPACER_10_P' on left side.
Added 0 of filler cell 'PERI_SPACER_10_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_10_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_5_P -prefix pfill
Added 0 of filler cell 'PERI_SPACER_5_P' on top side.
Added 0 of filler cell 'PERI_SPACER_5_P' on left side.
Added 0 of filler cell 'PERI_SPACER_5_P' on bottom side.
Added 0 of filler cell 'PERI_SPACER_5_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_2_P -prefix pfill
Added 13 of filler cell 'PERI_SPACER_2_P' on top side.
Added 13 of filler cell 'PERI_SPACER_2_P' on left side.
Added 13 of filler cell 'PERI_SPACER_2_P' on bottom side.
Added 13 of filler cell 'PERI_SPACER_2_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_1_P -prefix pfill
Added 13 of filler cell 'PERI_SPACER_1_P' on top side.
Added 13 of filler cell 'PERI_SPACER_1_P' on left side.
Added 13 of filler cell 'PERI_SPACER_1_P' on bottom side.
Added 13 of filler cell 'PERI_SPACER_1_P' on right side.
<CMD> addIoFiller -cell PERI_SPACER_01_P -prefix pfill
Added 91 of filler cell 'PERI_SPACER_01_P' on top side.
Added 13 of filler cell 'PERI_SPACER_01_P' on left side.
Added 91 of filler cell 'PERI_SPACER_01_P' on bottom side.
Added 13 of filler cell 'PERI_SPACER_01_P' on right side.
<CMD> routeDesign
#% Begin routeDesign (date=06/10 03:24:38, mem=1014.0M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.45 (MB), peak = 1013.98 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1080.7M, init mem=1080.7M)
*info: Placed = 19782          (Fixed = 276)
*info: Unplaced = 0           
Placement Density:100.00%(1793992/1793992)
Placement Density (including fixed std cells):100.00%(1801491/1801491)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1080.7M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (71) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1080.7M) ***
#Start route 71 clock nets...
% Begin globalDetailRoute (date=06/10 03:24:38, mem=980.5M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Jun 10 03:24:38 2022
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[1] of net in_MUX_inSEL15[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[0] of net in_MUX_inSEL15[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_outFIFO_inReadEnable of net in_outFIFO_inReadEnable because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Fri Jun 10 03:24:38 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 10622 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.40 (MB), peak = 1013.98 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#11 routed nets are extracted.
#60 routed net(s) are imported.
#10554 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10625.
#
#
#Finished routing data preparation on Fri Jun 10 03:24:38 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.02 (MB)
#Total memory = 949.55 (MB)
#Peak memory = 1013.98 (MB)
#
#
#Start global routing on Fri Jun 10 03:24:38 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.02 (MB)
#Total memory = 949.55 (MB)
#Peak memory = 1013.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 15.6% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#10648 out of 20198 instances (52.7%) need to be verified(marked ipoed), dirty area=20.0%.
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 986.59 (MB), peak = 1013.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.59 (MB), peak = 1013.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 62542 um.
#Total half perimeter of net bounding box = 31694 um.
#Total wire length on LAYER MET1 = 53 um.
#Total wire length on LAYER MET2 = 2732 um.
#Total wire length on LAYER MET3 = 33533 um.
#Total wire length on LAYER MET4 = 26224 um.
#Total number of vias = 6520
#Up-Via Summary (total 6520):
#           
#-----------------------
# MET1             2210
# MET2             2218
# MET3             2092
#-----------------------
#                  6520 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 8.21 (MB)
#Total memory = 957.77 (MB)
#Peak memory = 1013.98 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 8.21 (MB)
#Total memory = 957.77 (MB)
#Peak memory = 1013.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = -43.26 (MB)
#Total memory = 937.28 (MB)
#Peak memory = 1013.98 (MB)
#Number of warnings = 47
#Total number of warnings = 111
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jun 10 03:24:54 2022
#
% End globalDetailRoute (date=06/10 03:24:54, total cpu=0:00:15.6, real=0:00:16.0, peak res=986.4M, current mem=937.3M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.30 (MB), peak = 1013.98 (MB)
% Begin globalDetailRoute (date=06/10 03:24:54, mem=937.3M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Jun 10 03:24:54 2022
#
#Generating timing data, please wait...
#10185 total nets, 71 already routed, 71 will ignore in trialRoute
#Reporting timing...
Total number of fetched objects 12005
End delay calculation. (MEM=1126.88 CPU=0:00:01.1 REAL=0:00:02.0)
#Normalized TNS: 1000.00 20.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 966.33 (MB), peak = 1013.98 (MB)
#Library Standard Delay: 141.70ps
#Slack threshold: 283.40ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.80 (MB), peak = 1013.98 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 973.42 (MB), peak = 1013.98 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 975.84 (MB), peak = 1013.98 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'setup_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'hold_func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
top_io
top_io
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 914.41 (MB), peak = 1013.98 (MB)
#Done generating timing data.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r2! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3r1! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3r! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd3o! of instance io_inFIFO_inData_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[2] of net in_MUX_inSEL15[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[1] of net in_MUX_inSEL15[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_MUX_inSEL15[0] of net in_MUX_inSEL15[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/in_outFIFO_inReadEnable of net in_outFIFO_inReadEnable because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-733) PIN inClock in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN inReset in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX1 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX17[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX18[3] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inDEMUX2 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL17 in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL1[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[0] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[1] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_DEMUX_inSEL2[2] in CELL_VIEW top_io does not have physical port.
#WARNING (NRDB-733) PIN in_MUX_inSEL11 in CELL_VIEW top_io does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_27751.tif.gz ...
#Read in timing information for 44 ports, 9359 instances from timing file .timing_file_27751.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Fri Jun 10 03:25:01 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.630.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.000 - 3.630] has 10622 nets.
# MET1         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.150
# MET2         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.200
# MET3         H   Track-Pitch = 1.300    Line-2-Via Pitch = 1.200
# MET4         V   Track-Pitch = 1.400    Line-2-Via Pitch = 1.300
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 1.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 926.07 (MB), peak = 1013.98 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.62 (MB), peak = 1013.98 (MB)
#Merging special wires...
#
#Finished routing data preparation on Fri Jun 10 03:25:01 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 928.71 (MB)
#Peak memory = 1013.98 (MB)
#
#
#Start global routing on Fri Jun 10 03:25:01 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Jun 10 03:25:01 2022
#
#Start routing resource analysis on Fri Jun 10 03:25:01 2022
#
#Routing resource analysis is done on Fri Jun 10 03:25:01 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H         759         918       10816    90.96%
#  MET2           V         695         869       10816    54.30%
#  MET3           H         902         775       10816    52.68%
#  MET4           V         749         815       10816    53.12%
#  --------------------------------------------------------------
#  Total                   3105      52.15%       43264    62.77%
#
#  71 nets (0.67%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jun 10 03:25:01 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 929.55 (MB), peak = 1013.98 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 929.68 (MB), peak = 1013.98 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 959.10 (MB), peak = 1013.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 963.05 (MB), peak = 1013.98 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 963.34 (MB), peak = 1013.98 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 963.67 (MB), peak = 1013.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 494 (skipped).
#Total number of routable nets = 10131.
#Total number of nets in the design = 10625.
#
#10060 routable nets have only global wires.
#71 routable nets have only detail routed wires.
#71 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           10060  
#-----------------------------
#        Total           10060  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 71           10060  
#------------------------------------------------
#        Total                 71           10060  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  MET1          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  MET2        145(2.92%)     29(0.58%)      5(0.10%)   (3.60%)
#  MET3         12(0.23%)      0(0.00%)      0(0.00%)   (0.23%)
#  MET4          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    157(0.95%)     29(0.17%)      5(0.03%)   (1.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.18% H + 1.78% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 720577 um.
#Total half perimeter of net bounding box = 618839 um.
#Total wire length on LAYER MET1 = 53 um.
#Total wire length on LAYER MET2 = 265064 um.
#Total wire length on LAYER MET3 = 337613 um.
#Total wire length on LAYER MET4 = 117847 um.
#Total number of vias = 53109
#Up-Via Summary (total 53109):
#           
#-----------------------
# MET1            30635
# MET2            18397
# MET3             4077
#-----------------------
#                 53109 
#
#Total number of involved regular nets 824
#Maximum src to sink distance  2048.9
#Average of max src_to_sink distance  257.2
#Average of ave src_to_sink distance  171.0
#Max overcon = 6 tracks.
#Total overcon = 1.15%.
#Worst layer Gcell overcon rate = 0.23%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 35.57 (MB)
#Total memory = 964.28 (MB)
#Peak memory = 1013.98 (MB)
#
#Finished global routing on Fri Jun 10 03:25:04 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 948.30 (MB), peak = 1013.98 (MB)
#Start Track Assignment.
#Done with 11217 horizontal wires in 1 hboxes and 12827 vertical wires in 1 hboxes.
#Done with 2992 horizontal wires in 1 hboxes and 3038 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# MET1           0.00 	  0.00%  	  0.00% 	  0.00%
# MET2      256893.91 	  0.12%  	  0.00% 	  0.00%
# MET3      293452.41 	  0.17%  	  0.00% 	  0.01%
# MET4       90918.70 	  0.04%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      641265.03  	  0.13% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 766603 um.
#Total half perimeter of net bounding box = 618839 um.
#Total wire length on LAYER MET1 = 38467 um.
#Total wire length on LAYER MET2 = 258936 um.
#Total wire length on LAYER MET3 = 350522 um.
#Total wire length on LAYER MET4 = 118678 um.
#Total number of vias = 53109
#Up-Via Summary (total 53109):
#           
#-----------------------
# MET1            30635
# MET2            18397
# MET3             4077
#-----------------------
#                 53109 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 957.66 (MB), peak = 1013.98 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 25.95 (MB)
#Total memory = 947.39 (MB)
#Peak memory = 1013.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 344
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          1      116      117
#	MET2         78      149      227
#	Totals       79      265      344
#cpu time = 00:01:05, elapsed time = 00:01:05, memory = 984.72 (MB), peak = 1013.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 94
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         22        0       22
#	MET2         31       40       71
#	MET3          1        0        1
#	Totals       54       40       94
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 970.27 (MB), peak = 1013.98 (MB)
#start 2nd optimization iteration ...
#   number of violations = 61
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         13        0       13
#	MET2         14       31       45
#	MET3          0        3        3
#	Totals       27       34       61
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 970.30 (MB), peak = 1013.98 (MB)
#start 3rd optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         12        0       12
#	MET2          3        1        4
#	Totals       15        1       16
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 970.31 (MB), peak = 1013.98 (MB)
#start 4th optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         12        0       12
#	MET2          4        1        5
#	Totals       16        1       17
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 970.31 (MB), peak = 1013.98 (MB)
#start 5th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         11        0       11
#	MET2          4        1        5
#	Totals       15        1       16
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 970.31 (MB), peak = 1013.98 (MB)
#start 6th optimization iteration ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         10        0       10
#	MET2          2        1        3
#	Totals       12        1       13
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 975.58 (MB), peak = 1013.98 (MB)
#start 7th optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          8        0        8
#	MET2          2        1        3
#	Totals       10        1       11
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 975.59 (MB), peak = 1013.98 (MB)
#start 8th optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          8        0        8
#	MET2          2        1        3
#	Totals       10        1       11
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 975.59 (MB), peak = 1013.98 (MB)
#start 9th optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          8        0        8
#	MET2          2        1        3
#	Totals       10        1       11
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 977.16 (MB), peak = 1013.98 (MB)
#start 10th optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          8        0        8
#	MET2          2        1        3
#	Totals       10        1       11
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 977.16 (MB), peak = 1013.98 (MB)
#start 11th optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          7        0        7
#	MET2          2        1        3
#	Totals        9        1       10
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 985.44 (MB), peak = 1013.98 (MB)
#start 12th optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          7        0        7
#	MET2          2        1        3
#	Totals        9        1       10
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 984.80 (MB), peak = 1013.98 (MB)
#start 13th optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          7        0        7
#	MET2          2        1        3
#	Totals        9        1       10
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 984.60 (MB), peak = 1013.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 746546 um.
#Total half perimeter of net bounding box = 618839 um.
#Total wire length on LAYER MET1 = 6892 um.
#Total wire length on LAYER MET2 = 292782 um.
#Total wire length on LAYER MET3 = 331156 um.
#Total wire length on LAYER MET4 = 115716 um.
#Total number of vias = 61205
#Up-Via Summary (total 61205):
#           
#-----------------------
# MET1            32465
# MET2            23973
# MET3             4767
#-----------------------
#                 61205 
#
#Total number of DRC violations = 10
#Total number of violations on LAYER MET1 = 7
#Total number of violations on LAYER MET2 = 3
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Cpu time = 00:01:54
#Elapsed time = 00:01:54
#Increased memory = 0.09 (MB)
#Total memory = 947.48 (MB)
#Peak memory = 1013.98 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 9
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          6        6
#	MET2          3        3
#	Totals        9        9
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 945.81 (MB), peak = 1013.98 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          4        4
#	MET2          2        2
#	Totals        6        6
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 947.02 (MB), peak = 1013.98 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          4        4
#	MET2          2        2
#	Totals        6        6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 947.02 (MB), peak = 1013.98 (MB)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          4        4
#	MET2          2        2
#	Totals        6        6
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 944.09 (MB), peak = 1013.98 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -3.39 (MB)
#Total memory = 944.09 (MB)
#Peak memory = 1013.98 (MB)
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 746581 um.
#Total half perimeter of net bounding box = 618839 um.
#Total wire length on LAYER MET1 = 6893 um.
#Total wire length on LAYER MET2 = 292719 um.
#Total wire length on LAYER MET3 = 331165 um.
#Total wire length on LAYER MET4 = 115805 um.
#Total number of vias = 61226
#Up-Via Summary (total 61226):
#           
#-----------------------
# MET1            32465
# MET2            23975
# MET3             4786
#-----------------------
#                 61226 
#
#Total number of DRC violations = 6
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 2
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          4        4
#	MET2          2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.95 (MB), peak = 1013.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 746581 um.
#Total half perimeter of net bounding box = 618839 um.
#Total wire length on LAYER MET1 = 6893 um.
#Total wire length on LAYER MET2 = 292719 um.
#Total wire length on LAYER MET3 = 331165 um.
#Total wire length on LAYER MET4 = 115805 um.
#Total number of vias = 61226
#Up-Via Summary (total 61226):
#           
#-----------------------
# MET1            32465
# MET2            23975
# MET3             4786
#-----------------------
#                 61226 
#
#Total number of DRC violations = 6
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 2
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 746581 um.
#Total half perimeter of net bounding box = 618839 um.
#Total wire length on LAYER MET1 = 6893 um.
#Total wire length on LAYER MET2 = 292719 um.
#Total wire length on LAYER MET3 = 331165 um.
#Total wire length on LAYER MET4 = 115805 um.
#Total number of vias = 61226
#Up-Via Summary (total 61226):
#           
#-----------------------
# MET1            32465
# MET2            23975
# MET3             4786
#-----------------------
#                 61226 
#
#Total number of DRC violations = 6
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 2
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#
#Start Post Route via swapping...
#54.37% of area are rerouted by ECO routing.
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          4        4
#	MET2          2        2
#	Totals        6        6
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 941.11 (MB), peak = 1013.98 (MB)
#CELL_VIEW top_io,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 2
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 746581 um.
#Total half perimeter of net bounding box = 618839 um.
#Total wire length on LAYER MET1 = 6893 um.
#Total wire length on LAYER MET2 = 292719 um.
#Total wire length on LAYER MET3 = 331165 um.
#Total wire length on LAYER MET4 = 115805 um.
#Total number of vias = 61226
#Up-Via Summary (total 61226):
#           
#-----------------------
# MET1            32465
# MET2            23975
# MET3             4786
#-----------------------
#                 61226 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          4        4
#	MET2          2        2
#	Totals        6        6
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 967.25 (MB), peak = 1013.98 (MB)
#CELL_VIEW top_io,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 2
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Jun 10 03:27:44 2022
#
#
#Start Post Route Wire Spread.
#Done with 2913 horizontal wires in 2 hboxes and 2289 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 757836 um.
#Total half perimeter of net bounding box = 618839 um.
#Total wire length on LAYER MET1 = 6893 um.
#Total wire length on LAYER MET2 = 296086 um.
#Total wire length on LAYER MET3 = 337720 um.
#Total wire length on LAYER MET4 = 117137 um.
#Total number of vias = 61226
#Up-Via Summary (total 61226):
#           
#-----------------------
# MET1            32465
# MET2            23975
# MET3             4786
#-----------------------
#                 61226 
#
#
#Start DRC checking..
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          4        4
#	MET2          2        2
#	Totals        6        6
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 971.29 (MB), peak = 1013.98 (MB)
#CELL_VIEW top_io,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 2
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          4        4
#	MET2          2        2
#	Totals        6        6
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 944.49 (MB), peak = 1013.98 (MB)
#CELL_VIEW top_io,init has 6 DRC violations
#Total number of DRC violations = 6
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 2
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 757836 um.
#Total half perimeter of net bounding box = 618839 um.
#Total wire length on LAYER MET1 = 6893 um.
#Total wire length on LAYER MET2 = 296086 um.
#Total wire length on LAYER MET3 = 337720 um.
#Total wire length on LAYER MET4 = 117137 um.
#Total number of vias = 61226
#Up-Via Summary (total 61226):
#           
#-----------------------
# MET1            32465
# MET2            23975
# MET3             4786
#-----------------------
#                 61226 
#
#detailRoute Statistics:
#Cpu time = 00:02:47
#Elapsed time = 00:02:47
#Increased memory = -3.87 (MB)
#Total memory = 943.52 (MB)
#Peak memory = 1013.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:00
#Elapsed time = 00:03:00
#Increased memory = -8.55 (MB)
#Total memory = 928.75 (MB)
#Peak memory = 1013.98 (MB)
#Number of warnings = 46
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jun 10 03:27:54 2022
#
% End globalDetailRoute (date=06/10 03:27:54, total cpu=0:03:00, real=0:03:00, peak res=986.3M, current mem=928.8M)
#routeDesign: cpu time = 00:03:16, elapsed time = 00:03:16, memory = 928.76 (MB), peak = 1013.98 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 7 warning(s), 0 error(s)

#% End routeDesign (date=06/10 03:27:54, total cpu=0:03:16, real=0:03:16, peak res=1014.0M, current mem=928.8M)
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 951.9M, totSessionCpu=0:08:11 **
#Created 458 library cell signatures
#Created 10625 NETS and 0 SPECIALNETS signatures
#Created 20198 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.57 (MB), peak = 1013.98 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.58 (MB), peak = 1013.98 (MB)
Begin checking placement ... (start mem=1095.1M, init mem=1095.1M)
*info: Placed = 19782          (Fixed = 276)
*info: Unplaced = 0           
Placement Density:100.00%(1793992/1793992)
Placement Density (including fixed std cells):100.00%(1801491/1801491)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1095.1M)

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
0
<CMD> pan -6.890 -0.655
<CMD> pan 0.713 -5.009
<CMD> pan 0.309 3.655
<CMD> pinAnalysis

Pin-deviation from Routing Cross-points:
---------------------------------------
Routing data before Pin Assignment:
----------------------------------

Net-length and Via-count Report:
-------------------------------
Total length: 7.579e+05um, number of vias: 61226

M1(H) length: 6.947e+03um, number of vias: 32465
M2(V) length: 2.961e+05um, number of vias: 23975
M3(H) length: 3.377e+05um, number of vias: 4786
M4(V) length: 1.171e+05um

Congestion Report: 
-----------------
Gcells have been grouped into super gcells for coarser sampling.
There are 6972 that measure horizontal congestion.
There are 6972 that measure vertical congestion.

Overflow numH           numV
-------------------------------------
-------------------------------------
Overall Congestion Index: H 0 (0.000%), V 0 (0.000%)

========================================================================================
Routing data after Pin Assignment
----------------------------------

Net-length and Via-count Report:
-------------------------------
Total length: 7.185e+05um, number of vias: 66085

M1(H) length: 0.000e+00um, number of vias: 32901
M2(V) length: 2.765e+05um, number of vias: 27790
M3(H) length: 3.251e+05um, number of vias: 5394
M4(V) length: 1.170e+05um

Congestion Report: 
-----------------
Gcells have been grouped into super gcells for coarser sampling.
There are 4140 that measure horizontal congestion.
There are 4147 that measure vertical congestion.

Overflow numH           numV
-------------------------------------
-------------------------------------
Overall Congestion Index: H 0 (0.000%), V 0 (0.000%)

========================================================================================

Analyzing Pin Assignment.....

========================================================================================
Pin QoR Report:
--------------



There are 0 total 2-pin nets in the design.


========================================================================================

---------------------------------------------------------------------------------
| QoR Metric | Before Pin-Assignment | After Pin-Assignment  |      Change      |
---------------------------------------------------------------------------------
| Horizontal |        0.000%         |        0.000%         |         NA       |
| Congestion |                       |                       |                  |
---------------------------------------------------------------------------------
|  Vertical  |        0.000%         |        0.000%         |         NA       |
| Congestion |                       |                       |                  |
---------------------------------------------------------------------------------
|    Total   |   7.579e+05um         |   7.185e+05um         |      -5.193%     |
| Net-Length |                       |                       |                  |
---------------------------------------------------------------------------------
|    Total   |         61226         |         66085         |       7.936%     |
| Via-Count  |                       |                       |                  |
---------------------------------------------------------------------------------

Completed pinAnalysis (CPU=0:00:00.9 MEM=25.0)

========================================================================================
<CMD> pan -1.236 4.343
<CMD> pan -0.307 -7.549
<CMD> pan -2.686 12.702
<CMD> pan -6.105 -10.379
<CMD> pinAlignment
#% Begin pinAlignment (date=06/10 03:29:02, mem=1066.3M)
Moving pin [in_inFIFO_inData[3]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800  413.400 M4).
Moving pin [in_inFIFO_inData[2]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800  536.900 M4).
Moving pin [in_inFIFO_inData[1]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800  660.400 M4).
Moving pin [in_inFIFO_inData[0]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800  782.600 M4).
Moving pin [in_DEMUX_inDEMUX17[3]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800  906.100 M4).
Moving pin [in_DEMUX_inDEMUX17[2]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800 1029.600 M4).
Moving pin [in_DEMUX_inDEMUX17[1]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800 1151.800 M4).
Moving pin [in_DEMUX_inDEMUX17[0]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800 1275.300 M4).
Moving pin [in_DEMUX_inDEMUX18[3]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800 1398.800 M4).
Moving pin [in_DEMUX_inDEMUX18[2]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800 1521.000 M4).
Moving pin [in_DEMUX_inDEMUX18[1]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800 1644.500 M4).
Moving pin [in_DEMUX_inDEMUX18[0]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (2189.800 1768.000 M4).
Moving pin [in_DEMUX_inSEL1[2]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1157.100 2181.200 M4).
Moving pin [in_DEMUX_inSEL1[1]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1280.300 2181.200 M4).
Moving pin [in_DEMUX_inSEL1[0]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1404.900 2181.200 M4).
Moving pin [in_DEMUX_inSEL2[2]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1528.100 2181.200 M4).
Moving pin [in_DEMUX_inSEL2[1]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1651.300 2181.200 M4).
Moving pin [in_DEMUX_inSEL2[0]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1775.900 2181.200 M4).
Moving pin [in_MUX_inSEL6[1]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location ( 413.700    0.000 M4).
Moving pin [in_MUX_inSEL6[0]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location ( 538.300    0.000 M4).
Moving pin [in_MUX_inSEL9[1]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location ( 661.500    0.000 M4).
Moving pin [in_MUX_inSEL9[0]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location ( 909.300    0.000 M4).
Moving pin [inClock] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location ( 413.700 2181.200 M4).
Moving pin [inReset] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location ( 538.300 2181.200 M4).
Moving pin [in_DEMUX_inDEMUX1] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1528.100    0.000 M4).
Moving pin [in_DEMUX_inDEMUX2] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1651.300    0.000 M4).
Moving pin [in_MUX_inSEL3] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1032.500 2181.200 M4).
Moving pin [in_MUX_inSEL11] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (1775.900    0.000 M4).
Moving pin [in_MUX_inSEL12] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000  413.400 M4).
Moving pin [in_DEMUX_inSEL17] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000  536.900 M4).
Moving pin [out_MUX_outMUX9[3]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000 1151.800 M4).
Moving pin [out_MUX_outMUX9[2]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000 1275.300 M4).
Moving pin [out_MUX_outMUX9[1]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000 1398.800 M4).
Moving pin [out_MUX_outMUX9[0]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000 1521.000 M4).
Moving pin [out_MUX_outMUX10[3]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000  660.400 M4).
Moving pin [out_MUX_outMUX10[2]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000  782.600 M4).
Moving pin [out_MUX_outMUX10[1]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000  906.100 M4).
Moving pin [out_MUX_outMUX10[0]] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000 1029.600 M4).
Moving pin [out_MUX_outMUX15] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000 1644.500 M4).
Moving pin [out_MUX_outMUX16] of partition [top_io] connected to pad [PAD] of top cell [top_io] to ALIGNED location (   0.000 1768.000 M4).
Aligned 40 pin(s) of the partition [top_io] successfully.
#% End pinAlignment (date=06/10 03:29:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1066.3M, current mem=1066.3M)
<CMD> pan -2.928 0.592
<CMD> pan -6.020 2.533
<CMD> pan -4.046 0.559
<CMD> pan -5.889 0.230
<CMD> pan -16.974 -0.855
<CMD> pan -9.310 0.033
<CMD> pan -10.494 0.691
<CMD> pan -115.619 1.506
<CMD> pan -15.300 -0.274

*** Memory Usage v#1 (Current mem = 1273.133M, initial mem = 192.402M) ***
*** Message Summary: 2253 warning(s), 25 error(s)

--- Ending "Innovus" (totcpu=0:08:36, real=0:13:35, mem=1273.1M) ---
