# computer-architecture
This repo consists of 5 computer architecture projects using MIPS architecture and Verilog Language.

- CA1: Perceptron Implementation.
- CA2: Implementation of an Adder.
- CA3: Stack-based Multi-cycle processor.
- CA4: MIPS Pipeline Implementation.
- CA5: Cache Modeling in Verilog.