module partsel_00813(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [29:2] x4;
  wire [24:2] x5;
  wire signed [7:24] x6;
  wire signed [29:6] x7;
  wire [3:29] x8;
  wire [28:0] x9;
  wire [3:31] x10;
  wire [6:26] x11;
  wire [6:25] x12;
  wire [3:25] x13;
  wire signed [30:3] x14;
  wire signed [28:7] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [3:30] p0 = 768442940;
  localparam signed [6:24] p1 = 823114444;
  localparam signed [26:2] p2 = 99610890;
  localparam [25:0] p3 = 371605217;
  assign x4 = x2[12 -: 3];
  assign x5 = p2[19 +: 4];
  assign x6 = p3;
  assign x7 = p0[10];
  assign x8 = p3[15 + s2];
  assign x9 = x0[11 +: 2];
  assign x10 = {2{p0[20 + s3 -: 1]}};
  assign x11 = {2{(!ctrl[2] || !ctrl[2] && ctrl[2] ? (!ctrl[1] && !ctrl[2] && ctrl[1] ? (((p2[16 + s3] ^ p3[15 + s1 +: 8]) & p1[5 + s1]) - x0) : (!ctrl[2] || !ctrl[1] && !ctrl[2] ? p1[7 + s2 +: 5] : (p2[4 + s2] & p0[19 +: 3]))) : p2[22])}};
  assign x12 = (p1 | (!ctrl[1] && ctrl[3] && !ctrl[0] ? {{2{(x3[13 -: 4] + p1[14 + s0])}}, p1[11]} : x1));
  assign x13 = {2{x0[0 + s1 -: 7]}};
  assign x14 = (ctrl[3] || ctrl[3] && !ctrl[1] ? x1[8 +: 2] : x9);
  assign x15 = x13[13 -: 3];
  assign y0 = x9[17 + s2 -: 6];
  assign y1 = x1[21 + s1 +: 1];
  assign y2 = ((x5[13 +: 3] & {(ctrl[0] && !ctrl[0] || !ctrl[0] ? (x12 ^ x4[9]) : x3), ((x9 ^ x13[10 + s0 +: 5]) - ((p2[9 + s0] | p0[20]) ^ x1[11 + s1]))}) ^ ((((ctrl[1] && !ctrl[1] && !ctrl[1] ? x11 : p1) ^ x4[21 -: 4]) - (p1 + (x9[29 + s0 +: 5] + x6[19 -: 4]))) + p0[11]));
  assign y3 = (x10[4 + s1] & x15[11]);
endmodule
