// Seed: 597507520
module module_0 (
    output tri0 id_0,
    output wand id_1,
    output uwire id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9,
    input wire id_10,
    input tri id_11,
    output uwire id_12,
    input uwire id_13,
    input wire id_14,
    input uwire id_15,
    output uwire id_16,
    output uwire id_17,
    input uwire id_18,
    input wor id_19,
    input tri id_20,
    input wor id_21,
    input supply0 id_22,
    output tri id_23
);
  tri  id_25 = 1;
  wand id_26 = id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input tri1 id_6,
    output wand id_7
);
  assign id_5 = 1'h0;
  module_0(
      id_7,
      id_5,
      id_5,
      id_1,
      id_0,
      id_4,
      id_1,
      id_6,
      id_3,
      id_3,
      id_3,
      id_6,
      id_5,
      id_3,
      id_2,
      id_2,
      id_0,
      id_7,
      id_3,
      id_6,
      id_4,
      id_3,
      id_1,
      id_7
  );
endmodule
