<Processor name="MKL28Z7" description="MKL28Z7 NXP Microcontroller">
  <RegisterGroup name="FTFA_FlashConfig" start="0x400" description="Flash configuration field">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" description="Backdoor Comparison Key 3." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" description="Backdoor Comparison Key 2." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" description="Backdoor Comparison Key 1." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" description="Backdoor Comparison Key 0." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" description="Backdoor Comparison Key 7." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" description="Backdoor Comparison Key 6." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" description="Backdoor Comparison Key 5." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" description="Backdoor Comparison Key 4." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" description="Non-volatile Flash Security Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="10" start="0b10" description="MCU security status is unsecure" />
        <Enum name="11" start="0b11" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="10" start="0b10" description="Freescale factory access denied" />
        <Enum name="11" start="0b11" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="no description available">
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" description="Non-volatile Flash Option Register" reset_value="0x3D" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT0" description="no description available">
        <Enum name="00" start="0b0" description="Core and system clock divider (OUTDIV1) is 0x7 (divide by 8) when LPBOOT1=0 or 0x1 (divide by 2) when LPBOOT1=1." />
        <Enum name="01" start="0b1" description="Core and system clock divider (OUTDIV1) is 0x3 (divide by 4) when LPBOOT1=0 or 0x0 (divide by 1) when LPBOOT1=1." />
      </BitField>
      <BitField start="1" size="1" name="BOOTPIN_OPT" description="no description available">
        <Enum name="00" start="0b0" description="Force Boot from ROM if BOOTCFG0 asserted, where BOOTCFG0 is the boot config function which is muxed with NMI pin" />
        <Enum name="01" start="0b1" description="Boot source configured by FOPT (BOOTSRC_SEL) bits" />
      </BitField>
      <BitField start="2" size="1" name="NMI_DIS" description="no description available">
        <Enum name="00" start="0b0" description="NMI interrupts are always blocked" />
        <Enum name="01" start="0b1" description="NMI_b pin/interrupts reset default to enabled" />
      </BitField>
      <BitField start="3" size="1" name="RESET_PIN_CFG" description="no description available">
        <Enum name="00" start="0b0" description="RESET pin is disabled following a POR and cannot be enabled as reset function" />
        <Enum name="01" start="0b1" description="RESET_b pin is dedicated" />
      </BitField>
      <BitField start="4" size="1" name="LPBOOT1" description="no description available">
        <Enum name="00" start="0b0" description="Core and system clock divider (OUTDIV1) is 0x7 (divide by 8) when LPBOOT0=0 or 0x3 (divide by 4) when LPBOOT0=1." />
        <Enum name="01" start="0b1" description="Core and system clock divider (OUTDIV1) is 0x1 (divide by 2) when LPBOOT0=0 or 0x0 (divide by 1) when LPBOOT0=1." />
      </BitField>
      <BitField start="5" size="1" name="FAST_INIT" description="no description available">
        <Enum name="00" start="0b0" description="Slower initialization" />
        <Enum name="01" start="0b1" description="Fast Initialization" />
      </BitField>
      <BitField start="6" size="2" name="BOOTSRC_SEL" description="Boot source selection">
        <Enum name="00" start="0b00" description="Boot from Flash" />
        <Enum name="10" start="0b10" description="Boot from ROM" />
        <Enum name="11" start="0b11" description="Boot from ROM" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MSCM" start="0x40001000" description="MSCM">
    <Register start="+0" size="4" name="MSCM_CPxTYPE" access="ReadOnly" description="Processor X Type Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RYPZ" description="Processor x Revision" />
      <BitField start="8" size="24" name="PERSONALITY" description="Processor x Personality" />
    </Register>
    <Register start="+0x4" size="4" name="MSCM_CPxNUM" access="ReadOnly" description="Processor X Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPN" description="Processor x Number" />
    </Register>
    <Register start="+0x8" size="4" name="MSCM_CPxMASTER" access="ReadOnly" description="Processor X Master Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PPN" description="Processor x Physical Port Number" />
    </Register>
    <Register start="+0xC" size="4" name="MSCM_CPxCOUNT" access="ReadOnly" description="Processor X Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCNT" description="Processor Count" />
    </Register>
    <Register start="+0x10+0" size="4" name="MSCM_CPxCFG0" access="ReadOnly" description="Processor X Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x10+4" size="4" name="MSCM_CPxCFG1" access="ReadOnly" description="Processor X Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x10+8" size="4" name="MSCM_CPxCFG2" access="ReadOnly" description="Processor X Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x10+12" size="4" name="MSCM_CPxCFG3" access="ReadOnly" description="Processor X Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x20" size="4" name="MSCM_CP0TYPE" access="ReadOnly" description="Processor 0 Type Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RYPZ" description="Processor x Revision" />
      <BitField start="8" size="24" name="PERSONALITY" description="Processor x Personality" />
    </Register>
    <Register start="+0x24" size="4" name="MSCM_CP0NUM" access="ReadOnly" description="Processor 0 Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPN" description="Processor x Number" />
    </Register>
    <Register start="+0x28" size="4" name="MSCM_CP0MASTER" access="ReadOnly" description="Processor 0 Master Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PPN" description="Processor x Physical Port Number" />
    </Register>
    <Register start="+0x2C" size="4" name="MSCM_CP0COUNT" access="ReadOnly" description="Processor 0 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCNT" description="Processor Count" />
    </Register>
    <Register start="+0x30+0" size="4" name="MSCM_CP0CFG0" access="ReadOnly" description="Processor 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x30+4" size="4" name="MSCM_CP0CFG1" access="ReadOnly" description="Processor 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x30+8" size="4" name="MSCM_CP0CFG2" access="ReadOnly" description="Processor 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x30+12" size="4" name="MSCM_CP0CFG3" access="ReadOnly" description="Processor 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCWY" description="Level 1 Data Cache Ways" />
      <BitField start="8" size="8" name="DCSZ" description="Level 1 Data Cache Size" />
      <BitField start="16" size="8" name="ICWY" description="Level 1 Instruction Cache Ways" />
      <BitField start="24" size="8" name="ICSZ" description="Level 1 Instruction Cache Size" />
    </Register>
    <Register start="+0x400+0" size="4" name="MSCM_OCMDR0" access="ReadOnly" description="On-Chip Memory Descriptor Register" reset_value="0x40000000" reset_mask="0x40000000">
      <BitField start="12" size="1" name="OCMPU" description="OCMEM Memory Protection Unit. This field is reserved for this device." />
      <BitField start="13" size="3" name="OCMT" description="OCMEM Type. This field defines the type of the on-chip memory:">
        <Enum name="000" start="0b000" description="OCMEMn is a system RAM." />
        <Enum name="001" start="0b001" description="OCMEMn is a graphics RAM." />
        <Enum name="011" start="0b011" description="OCMEMn is a ROM." />
      </BitField>
      <BitField start="16" size="1" name="RO" description="Read-Only">
        <Enum name="0" start="0b0" description="Writes to the OCMDRn[11:0] are allowed" />
        <Enum name="1" start="0b1" description="Writes to the OCMDRn[11:0] are ignored" />
      </BitField>
      <BitField start="17" size="3" name="OCMW" description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:">
        <Enum name="010" start="0b010" description="OCMEMn 32-bits wide" />
        <Enum name="011" start="0b011" description="OCMEMn 64-bits wide" />
      </BitField>
      <BitField start="24" size="4" name="OCMSZ" description="OCMEM Size">
        <Enum name="0000" start="0b0000" description="no OCMEMn" />
        <Enum name="0100" start="0b0100" description="4KB OCMEMn" />
        <Enum name="0101" start="0b0101" description="8KB OCMEMn" />
        <Enum name="0110" start="0b0110" description="16KB OCMEMn" />
        <Enum name="0111" start="0b0111" description="32KB OCMEMn" />
        <Enum name="1111" start="0b1111" description="8192KB OCMEMn" />
      </BitField>
      <BitField start="28" size="1" name="OCMSZH" description="OCMEM Size &quot;Hole&quot;">
        <Enum name="0" start="0b0" description="OCMEMn is a power-of-2 capacity." />
        <Enum name="1" start="0b1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." />
      </BitField>
      <BitField start="31" size="1" name="V" description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory">
        <Enum name="0" start="0b0" description="OCMEMn is not present." />
        <Enum name="1" start="0b1" description="OCMEMn is present." />
      </BitField>
    </Register>
    <Register start="+0x400+4" size="4" name="MSCM_OCMDR1" access="ReadOnly" description="On-Chip Memory Descriptor Register" reset_value="0x40000000" reset_mask="0x40000000">
      <BitField start="12" size="1" name="OCMPU" description="OCMEM Memory Protection Unit. This field is reserved for this device." />
      <BitField start="13" size="3" name="OCMT" description="OCMEM Type. This field defines the type of the on-chip memory:">
        <Enum name="000" start="0b000" description="OCMEMn is a system RAM." />
        <Enum name="001" start="0b001" description="OCMEMn is a graphics RAM." />
        <Enum name="011" start="0b011" description="OCMEMn is a ROM." />
      </BitField>
      <BitField start="16" size="1" name="RO" description="Read-Only">
        <Enum name="0" start="0b0" description="Writes to the OCMDRn[11:0] are allowed" />
        <Enum name="1" start="0b1" description="Writes to the OCMDRn[11:0] are ignored" />
      </BitField>
      <BitField start="17" size="3" name="OCMW" description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:">
        <Enum name="010" start="0b010" description="OCMEMn 32-bits wide" />
        <Enum name="011" start="0b011" description="OCMEMn 64-bits wide" />
      </BitField>
      <BitField start="24" size="4" name="OCMSZ" description="OCMEM Size">
        <Enum name="0000" start="0b0000" description="no OCMEMn" />
        <Enum name="0100" start="0b0100" description="4KB OCMEMn" />
        <Enum name="0101" start="0b0101" description="8KB OCMEMn" />
        <Enum name="0110" start="0b0110" description="16KB OCMEMn" />
        <Enum name="0111" start="0b0111" description="32KB OCMEMn" />
        <Enum name="1111" start="0b1111" description="8192KB OCMEMn" />
      </BitField>
      <BitField start="28" size="1" name="OCMSZH" description="OCMEM Size &quot;Hole&quot;">
        <Enum name="0" start="0b0" description="OCMEMn is a power-of-2 capacity." />
        <Enum name="1" start="0b1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." />
      </BitField>
      <BitField start="31" size="1" name="V" description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory">
        <Enum name="0" start="0b0" description="OCMEMn is not present." />
        <Enum name="1" start="0b1" description="OCMEMn is present." />
      </BitField>
    </Register>
    <Register start="+0x400+8" size="4" name="MSCM_OCMDR2" access="ReadOnly" description="On-Chip Memory Descriptor Register" reset_value="0x40000000" reset_mask="0x40000000">
      <BitField start="12" size="1" name="OCMPU" description="OCMEM Memory Protection Unit. This field is reserved for this device." />
      <BitField start="13" size="3" name="OCMT" description="OCMEM Type. This field defines the type of the on-chip memory:">
        <Enum name="000" start="0b000" description="OCMEMn is a system RAM." />
        <Enum name="001" start="0b001" description="OCMEMn is a graphics RAM." />
        <Enum name="011" start="0b011" description="OCMEMn is a ROM." />
      </BitField>
      <BitField start="16" size="1" name="RO" description="Read-Only">
        <Enum name="0" start="0b0" description="Writes to the OCMDRn[11:0] are allowed" />
        <Enum name="1" start="0b1" description="Writes to the OCMDRn[11:0] are ignored" />
      </BitField>
      <BitField start="17" size="3" name="OCMW" description="OCMEM datapath Width. This read-only field defines the width of the on-chip memory:">
        <Enum name="010" start="0b010" description="OCMEMn 32-bits wide" />
        <Enum name="011" start="0b011" description="OCMEMn 64-bits wide" />
      </BitField>
      <BitField start="24" size="4" name="OCMSZ" description="OCMEM Size">
        <Enum name="0000" start="0b0000" description="no OCMEMn" />
        <Enum name="0100" start="0b0100" description="4KB OCMEMn" />
        <Enum name="0101" start="0b0101" description="8KB OCMEMn" />
        <Enum name="0110" start="0b0110" description="16KB OCMEMn" />
        <Enum name="0111" start="0b0111" description="32KB OCMEMn" />
        <Enum name="1111" start="0b1111" description="8192KB OCMEMn" />
      </BitField>
      <BitField start="28" size="1" name="OCMSZH" description="OCMEM Size &quot;Hole&quot;">
        <Enum name="0" start="0b0" description="OCMEMn is a power-of-2 capacity." />
        <Enum name="1" start="0b1" description="OCMEMn is not a power-of-2, with a capacity is 0.75 * OCMSZ." />
      </BitField>
      <BitField start="31" size="1" name="V" description="OCMEM Valid bit. This read-only field defines the validity (presence) of the on-chip memory">
        <Enum name="0" start="0b0" description="OCMEMn is not present." />
        <Enum name="1" start="0b1" description="OCMEMn is present." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA0" start="0x40008000" description="Enhanced direct memory access controller">
    <Register start="+0" size="4" name="DMA0_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EDBG" description="Enable Debug">
        <Enum name="0" start="0b0" description="When in debug mode, the DMA continues to operate." />
        <Enum name="1" start="0b1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ERCA" description="Enable Round Robin Channel Arbitration">
        <Enum name="0" start="0b0" description="Fixed priority arbitration is used for channel selection ." />
        <Enum name="1" start="0b1" description="Round robin arbitration is used for channel selection ." />
      </BitField>
      <BitField start="4" size="1" name="HOE" description="Halt On Error">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared." />
      </BitField>
      <BitField start="5" size="1" name="HALT" description="Halt DMA Operations">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared." />
      </BitField>
      <BitField start="6" size="1" name="CLM" description="Continuous Link Mode">
        <Enum name="0" start="0b0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again." />
        <Enum name="1" start="0b1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop." />
      </BitField>
      <BitField start="7" size="1" name="EMLM" description="Enable Minor Loop Mapping">
        <Enum name="0" start="0b0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field." />
        <Enum name="1" start="0b1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Error Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt." />
      </BitField>
      <BitField start="17" size="1" name="CX" description="Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed." />
      </BitField>
      <BitField start="31" size="1" name="ACTIVE" description="DMA Active Status">
        <Enum name="0" start="0b0" description="eDMA is idle." />
        <Enum name="1" start="0b1" description="eDMA is executing a channel." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="DMA0_ES" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBE" description="Destination Bus Error">
        <Enum name="0" start="0b0" description="No destination bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a destination write" />
      </BitField>
      <BitField start="1" size="1" name="SBE" description="Source Bus Error">
        <Enum name="0" start="0b0" description="No source bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a source read" />
      </BitField>
      <BitField start="2" size="1" name="SGE" description="Scatter/Gather Configuration Error">
        <Enum name="0" start="0b0" description="No scatter/gather configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary." />
      </BitField>
      <BitField start="3" size="1" name="NCE" description="NBYTES/CITER Configuration Error">
        <Enum name="0" start="0b0" description="No NBYTES/CITER configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]" />
      </BitField>
      <BitField start="4" size="1" name="DOE" description="Destination Offset Error">
        <Enum name="0" start="0b0" description="No destination offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="5" size="1" name="DAE" description="Destination Address Error">
        <Enum name="0" start="0b0" description="No destination address configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="6" size="1" name="SOE" description="Source Offset Error">
        <Enum name="0" start="0b0" description="No source offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="7" size="1" name="SAE" description="Source Address Error">
        <Enum name="0" start="0b0" description="No source address configuration error." />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="8" size="3" name="ERRCHN" description="Error Channel Number or Canceled Channel Number" />
      <BitField start="14" size="1" name="CPE" description="Channel Priority Error">
        <Enum name="0" start="0b0" description="No channel priority error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Transfer Canceled">
        <Enum name="0" start="0b0" description="No canceled transfers" />
        <Enum name="1" start="0b1" description="The last recorded entry was a canceled transfer by the error cancel transfer input" />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Logical OR of all ERR status bits">
        <Enum name="0" start="0b0" description="No ERR bits are set." />
        <Enum name="1" start="0b1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="DMA0_ERQ" access="Read/Write" description="Enable Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERQ0" description="Enable DMA Request 0">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="ERQ1" description="Enable DMA Request 1">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="2" size="1" name="ERQ2" description="Enable DMA Request 2">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ERQ3" description="Enable DMA Request 3">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="4" size="1" name="ERQ4" description="Enable DMA Request 4">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="5" size="1" name="ERQ5" description="Enable DMA Request 5">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ERQ6" description="Enable DMA Request 6">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="7" size="1" name="ERQ7" description="Enable DMA Request 7">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="DMA0_EEI" access="Read/Write" description="Enable Error Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EEI0" description="Enable Error Interrupt 0">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="1" size="1" name="EEI1" description="Enable Error Interrupt 1">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="2" size="1" name="EEI2" description="Enable Error Interrupt 2">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="3" size="1" name="EEI3" description="Enable Error Interrupt 3">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="4" size="1" name="EEI4" description="Enable Error Interrupt 4">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="5" size="1" name="EEI5" description="Enable Error Interrupt 5">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="6" size="1" name="EEI6" description="Enable Error Interrupt 6">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="7" size="1" name="EEI7" description="Enable Error Interrupt 7">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="DMA0_CEEI" access="WriteOnly" description="Clear Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CEEI" description="Clear Enable Error Interrupt" />
      <BitField start="6" size="1" name="CAEE" description="Clear All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Clear only the EEI bit specified in the CEEI field" />
        <Enum name="1" start="0b1" description="Clear all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="DMA0_SEEI" access="WriteOnly" description="Set Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="SEEI" description="Set Enable Error Interrupt" />
      <BitField start="6" size="1" name="SAEE" description="Sets All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Set only the EEI bit specified in the SEEI field." />
        <Enum name="1" start="0b1" description="Sets all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="DMA0_CERQ" access="WriteOnly" description="Clear Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CERQ" description="Clear Enable Request" />
      <BitField start="6" size="1" name="CAER" description="Clear All Enable Requests">
        <Enum name="0" start="0b0" description="Clear only the ERQ bit specified in the CERQ field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="DMA0_SERQ" access="WriteOnly" description="Set Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="SERQ" description="Set Enable Request" />
      <BitField start="6" size="1" name="SAER" description="Set All Enable Requests">
        <Enum name="0" start="0b0" description="Set only the ERQ bit specified in the SERQ field" />
        <Enum name="1" start="0b1" description="Set all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="DMA0_CDNE" access="WriteOnly" description="Clear DONE Status Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CDNE" description="Clear DONE Bit" />
      <BitField start="6" size="1" name="CADN" description="Clears All DONE Bits">
        <Enum name="0" start="0b0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field" />
        <Enum name="1" start="0b1" description="Clears all bits in TCDn_CSR[DONE]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1D" size="1" name="DMA0_SSRT" access="WriteOnly" description="Set START Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="SSRT" description="Set START Bit" />
      <BitField start="6" size="1" name="SAST" description="Set All START Bits (activates all channels)">
        <Enum name="0" start="0b0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field" />
        <Enum name="1" start="0b1" description="Set all bits in TCDn_CSR[START]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="1" name="DMA0_CERR" access="WriteOnly" description="Clear Error Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CERR" description="Clear Error Indicator" />
      <BitField start="6" size="1" name="CAEI" description="Clear All Error Indicators">
        <Enum name="0" start="0b0" description="Clear only the ERR bit specified in the CERR field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERR" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="DMA0_CINT" access="WriteOnly" description="Clear Interrupt Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CINT" description="Clear Interrupt Request" />
      <BitField start="6" size="1" name="CAIR" description="Clear All Interrupt Requests">
        <Enum name="0" start="0b0" description="Clear only the INT bit specified in the CINT field" />
        <Enum name="1" start="0b1" description="Clear all bits in INT" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="DMA0_INT" access="Read/Write" description="Interrupt Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INT0" description="Interrupt Request 0">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="1" size="1" name="INT1" description="Interrupt Request 1">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="2" size="1" name="INT2" description="Interrupt Request 2">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="3" size="1" name="INT3" description="Interrupt Request 3">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="4" size="1" name="INT4" description="Interrupt Request 4">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="5" size="1" name="INT5" description="Interrupt Request 5">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="6" size="1" name="INT6" description="Interrupt Request 6">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="7" size="1" name="INT7" description="Interrupt Request 7">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="DMA0_ERR" access="Read/Write" description="Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="Error In Channel 0">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="Error In Channel 1">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="Error In Channel 2">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="Error In Channel 3">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="Error In Channel 4">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="Error In Channel 5">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="Error In Channel 6">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="Error In Channel 7">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="DMA0_HRS" access="ReadOnly" description="Hardware Request Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HRS0" description="Hardware Request Status Channel 0">
        <Enum name="0" start="0b0" description="A hardware service request for channel 0 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 0 is present" />
      </BitField>
      <BitField start="1" size="1" name="HRS1" description="Hardware Request Status Channel 1">
        <Enum name="0" start="0b0" description="A hardware service request for channel 1 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 1 is present" />
      </BitField>
      <BitField start="2" size="1" name="HRS2" description="Hardware Request Status Channel 2">
        <Enum name="0" start="0b0" description="A hardware service request for channel 2 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 2 is present" />
      </BitField>
      <BitField start="3" size="1" name="HRS3" description="Hardware Request Status Channel 3">
        <Enum name="0" start="0b0" description="A hardware service request for channel 3 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 3 is present" />
      </BitField>
      <BitField start="4" size="1" name="HRS4" description="Hardware Request Status Channel 4">
        <Enum name="0" start="0b0" description="A hardware service request for channel 4 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 4 is present" />
      </BitField>
      <BitField start="5" size="1" name="HRS5" description="Hardware Request Status Channel 5">
        <Enum name="0" start="0b0" description="A hardware service request for channel 5 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 5 is present" />
      </BitField>
      <BitField start="6" size="1" name="HRS6" description="Hardware Request Status Channel 6">
        <Enum name="0" start="0b0" description="A hardware service request for channel 6 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 6 is present" />
      </BitField>
      <BitField start="7" size="1" name="HRS7" description="Hardware Request Status Channel 7">
        <Enum name="0" start="0b0" description="A hardware service request for channel 7 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 7 is present" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="DMA0_EARS" access="Read/Write" description="Enable Asynchronous Request in Stop Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EDREQ_0" description="Enable asynchronous DMA request in stop mode for channel 0.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 0." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 0." />
      </BitField>
      <BitField start="1" size="1" name="EDREQ_1" description="Enable asynchronous DMA request in stop mode for channel 1.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 1" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 1." />
      </BitField>
      <BitField start="2" size="1" name="EDREQ_2" description="Enable asynchronous DMA request in stop mode for channel 2.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 2." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 2." />
      </BitField>
      <BitField start="3" size="1" name="EDREQ_3" description="Enable asynchronous DMA request in stop mode for channel 3.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 3." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 3." />
      </BitField>
      <BitField start="4" size="1" name="EDREQ_4" description="Enable asynchronous DMA request in stop mode for channel 4">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 4." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 4." />
      </BitField>
      <BitField start="5" size="1" name="EDREQ_5" description="Enable asynchronous DMA request in stop mode for channel 5">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 5." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 5." />
      </BitField>
      <BitField start="6" size="1" name="EDREQ_6" description="Enable asynchronous DMA request in stop mode for channel 6">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 6." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 6." />
      </BitField>
      <BitField start="7" size="1" name="EDREQ_7" description="Enable asynchronous DMA request in stop mode for channel 7">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 7." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 7." />
      </BitField>
    </Register>
    <Register start="+0x100+0" size="1" name="DMA0_DCHPRI3" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+1" size="1" name="DMA0_DCHPRI2" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+2" size="1" name="DMA0_DCHPRI1" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+3" size="1" name="DMA0_DCHPRI0" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+4" size="1" name="DMA0_DCHPRI7" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+5" size="1" name="DMA0_DCHPRI6" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+6" size="1" name="DMA0_DCHPRI5" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+7" size="1" name="DMA0_DCHPRI4" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x1000+0" size="4" name="DMA0_TCD0_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+32" size="4" name="DMA0_TCD1_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+64" size="4" name="DMA0_TCD2_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+96" size="4" name="DMA0_TCD3_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+128" size="4" name="DMA0_TCD4_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+160" size="4" name="DMA0_TCD5_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+192" size="4" name="DMA0_TCD6_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+224" size="4" name="DMA0_TCD7_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1004+0" size="2" name="DMA0_TCD0_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+32" size="2" name="DMA0_TCD1_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+64" size="2" name="DMA0_TCD2_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+96" size="2" name="DMA0_TCD3_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+128" size="2" name="DMA0_TCD4_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+160" size="2" name="DMA0_TCD5_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+192" size="2" name="DMA0_TCD6_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+224" size="2" name="DMA0_TCD7_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1006+0" size="2" name="DMA0_TCD0_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+32" size="2" name="DMA0_TCD1_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+64" size="2" name="DMA0_TCD2_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+96" size="2" name="DMA0_TCD3_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+128" size="2" name="DMA0_TCD4_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+160" size="2" name="DMA0_TCD5_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+192" size="2" name="DMA0_TCD6_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+224" size="2" name="DMA0_TCD7_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA0_TCD0_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA0_TCD1_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA0_TCD2_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA0_TCD3_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA0_TCD4_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA0_TCD5_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA0_TCD6_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA0_TCD7_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA0_TCD0_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA0_TCD1_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA0_TCD2_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA0_TCD3_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA0_TCD4_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA0_TCD5_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA0_TCD6_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA0_TCD7_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA0_TCD0_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA0_TCD1_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA0_TCD2_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA0_TCD3_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA0_TCD4_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA0_TCD5_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA0_TCD6_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA0_TCD7_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x100C+0" size="4" name="DMA0_TCD0_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+32" size="4" name="DMA0_TCD1_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+64" size="4" name="DMA0_TCD2_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+96" size="4" name="DMA0_TCD3_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+128" size="4" name="DMA0_TCD4_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+160" size="4" name="DMA0_TCD5_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+192" size="4" name="DMA0_TCD6_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+224" size="4" name="DMA0_TCD7_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1010+0" size="4" name="DMA0_TCD0_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+32" size="4" name="DMA0_TCD1_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+64" size="4" name="DMA0_TCD2_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+96" size="4" name="DMA0_TCD3_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+128" size="4" name="DMA0_TCD4_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+160" size="4" name="DMA0_TCD5_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+192" size="4" name="DMA0_TCD6_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+224" size="4" name="DMA0_TCD7_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1014+0" size="2" name="DMA0_TCD0_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+32" size="2" name="DMA0_TCD1_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+64" size="2" name="DMA0_TCD2_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+96" size="2" name="DMA0_TCD3_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+128" size="2" name="DMA0_TCD4_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+160" size="2" name="DMA0_TCD5_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+192" size="2" name="DMA0_TCD6_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+224" size="2" name="DMA0_TCD7_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA0_TCD0_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA0_TCD1_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA0_TCD2_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA0_TCD3_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA0_TCD4_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA0_TCD5_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA0_TCD6_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA0_TCD7_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA0_TCD0_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA0_TCD1_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA0_TCD2_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA0_TCD3_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA0_TCD4_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA0_TCD5_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA0_TCD6_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA0_TCD7_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1018+0" size="4" name="DMA0_TCD0_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+32" size="4" name="DMA0_TCD1_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+64" size="4" name="DMA0_TCD2_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+96" size="4" name="DMA0_TCD3_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+128" size="4" name="DMA0_TCD4_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+160" size="4" name="DMA0_TCD5_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+192" size="4" name="DMA0_TCD6_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+224" size="4" name="DMA0_TCD7_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x101C+0" size="2" name="DMA0_TCD0_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+32" size="2" name="DMA0_TCD1_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+64" size="2" name="DMA0_TCD2_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+96" size="2" name="DMA0_TCD3_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+128" size="2" name="DMA0_TCD4_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+160" size="2" name="DMA0_TCD5_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+192" size="2" name="DMA0_TCD6_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+224" size="2" name="DMA0_TCD7_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA0_TCD0_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA0_TCD1_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA0_TCD2_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA0_TCD3_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA0_TCD4_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA0_TCD5_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA0_TCD6_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA0_TCD7_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA0_TCD0_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA0_TCD1_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA0_TCD2_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA0_TCD3_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA0_TCD4_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA0_TCD5_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA0_TCD6_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA0_TCD7_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x4000F000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x4000F040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOB_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOB_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOB_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x4000F080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOC_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOC_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOC_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x4000F0C0" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOD_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOD_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOD_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOD_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOD_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOD_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x4000F100" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOE_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOE_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOE_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOE_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOE_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOE_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFA" start="0x40020000" description="Flash Memory Interface">
    <Register start="+0" size="1" name="FTFA_FSTAT" access="Read/Write" description="Flash Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0" description="Memory Controller Command Completion Status Flag" />
      <BitField start="4" size="1" name="FPVIOL" description="Flash Protection Violation Flag">
        <Enum name="0" start="0b0" description="No protection violation detected" />
        <Enum name="1" start="0b1" description="Protection violation detected" />
      </BitField>
      <BitField start="5" size="1" name="ACCERR" description="Flash Access Error Flag">
        <Enum name="0" start="0b0" description="No access error detected" />
        <Enum name="1" start="0b1" description="Access error detected" />
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR" description="Flash Read Collision Error Flag">
        <Enum name="0" start="0b0" description="No collision error detected" />
        <Enum name="1" start="0b1" description="Collision error detected" />
      </BitField>
      <BitField start="7" size="1" name="CCIF" description="Command Complete Interrupt Flag">
        <Enum name="0" start="0b0" description="Flash command in progress" />
        <Enum name="1" start="0b1" description="Flash command has completed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFA_FCNFG" access="Read/Write" description="Flash Configuration Register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ERSSUSP" description="Erase Suspend">
        <Enum name="0" start="0b0" description="No suspend requested" />
        <Enum name="1" start="0b1" description="Suspend the current Erase Flash Sector command execution." />
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ" description="Erase All Request">
        <Enum name="0" start="0b0" description="No request or request complete" />
        <Enum name="1" start="0b1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state." />
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE" description="Read Collision Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Read collision error interrupt disabled" />
        <Enum name="1" start="0b1" description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR])." />
      </BitField>
      <BitField start="7" size="1" name="CCIE" description="Command Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Command complete interrupt disabled" />
        <Enum name="1" start="0b1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFA_FSEC" access="ReadOnly" description="Flash Security Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="00" start="0b00" description="MCU security status is secure." />
        <Enum name="01" start="0b01" description="MCU security status is secure." />
        <Enum name="10" start="0b10" description="MCU security status is unsecure. (The standard shipping condition of the flash memory module is unsecure.)" />
        <Enum name="11" start="0b11" description="MCU security status is secure." />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Factory Security Level Access Code">
        <Enum name="00" start="0b00" description="NXP factory access granted" />
        <Enum name="01" start="0b01" description="NXP factory access denied" />
        <Enum name="10" start="0b10" description="NXP factory access denied" />
        <Enum name="11" start="0b11" description="NXP factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="Mass Erase Enable">
        <Enum name="00" start="0b00" description="Mass erase is enabled" />
        <Enum name="01" start="0b01" description="Mass erase is enabled" />
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="00" start="0b00" description="Backdoor key access disabled" />
        <Enum name="01" start="0b01" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)" />
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFA_FOPT" access="ReadOnly" description="Flash Option Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x4+0" size="1" name="FTFA_FCCOB3" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+1" size="1" name="FTFA_FCCOB2" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+2" size="1" name="FTFA_FCCOB1" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+3" size="1" name="FTFA_FCCOB0" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+4" size="1" name="FTFA_FCCOB7" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+5" size="1" name="FTFA_FCCOB6" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+6" size="1" name="FTFA_FCCOB5" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+7" size="1" name="FTFA_FCCOB4" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+8" size="1" name="FTFA_FCCOBB" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+9" size="1" name="FTFA_FCCOBA" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+10" size="1" name="FTFA_FCCOB9" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+11" size="1" name="FTFA_FCCOB8" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x10+0" size="1" name="FTFA_FPROT3" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFA_FPROT2" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFA_FPROT1" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFA_FPROT0" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x18+0" size="1" name="FTFA_XACCH3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+1" size="1" name="FTFA_XACCH2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+2" size="1" name="FTFA_XACCH1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+3" size="1" name="FTFA_XACCH0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+4" size="1" name="FTFA_XACCL3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+5" size="1" name="FTFA_XACCL2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+6" size="1" name="FTFA_XACCL1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+7" size="1" name="FTFA_XACCL0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="1" name="FTFA_SACCH3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+1" size="1" name="FTFA_SACCH2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+2" size="1" name="FTFA_SACCH1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+3" size="1" name="FTFA_SACCH0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+4" size="1" name="FTFA_SACCL3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+5" size="1" name="FTFA_SACCL2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+6" size="1" name="FTFA_SACCL1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+7" size="1" name="FTFA_SACCL0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x28" size="1" name="FTFA_FACSS" access="ReadOnly" description="Flash Access Segment Size Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SGSIZE" description="Segment Size" />
    </Register>
    <Register start="+0x2B" size="1" name="FTFA_FACSN" access="ReadOnly" description="Flash Access Segment Number Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="NUMSG" description="Number of Segments Indicator">
        <Enum name="100000" start="0b100000" description="Program flash memory is divided into 32 segments (64 Kbytes, 128 Kbytes)" />
        <Enum name="101000" start="0b101000" description="Program flash memory is divided into 40 segments (160 Kbytes)" />
        <Enum name="1000000" start="0b1000000" description="Program flash memory is divided into 64 segments (256 Kbytes, 512 Kbytes)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX0" start="0x40021000" description="DMA channel multiplexor">
    <Register start="+0+0" size="1" name="DMAMUX0_CHCFG0" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)" />
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX0_CHCFG1" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)" />
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX0_CHCFG2" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)" />
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX0_CHCFG3" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)" />
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+4" size="1" name="DMAMUX0_CHCFG4" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)" />
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+5" size="1" name="DMAMUX0_CHCFG5" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)" />
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+6" size="1" name="DMAMUX0_CHCFG6" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)" />
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+7" size="1" name="DMAMUX0_CHCFG7" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)" />
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="INTMUX0" start="0x40024000" description="Interrupt Multiplexer">
    <Register start="+0+0" size="4" name="INTMUX0_CH0_CSR" access="Read/Write" description="Channel n Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="No operation." />
        <Enum name="1" start="0b1" description="Perform a software reset on this channel." />
      </BitField>
      <BitField start="1" size="1" name="AND" description="Logic AND">
        <Enum name="0" start="0b0" description="Logic OR all enabled interrupt inputs." />
        <Enum name="1" start="0b1" description="Logic AND all enabled interrupt inputs." />
      </BitField>
      <BitField start="4" size="2" name="IRQN" description="Channel Input Number">
        <Enum name="00" start="0b00" description="32 interrupt inputs" />
      </BitField>
      <BitField start="8" size="4" name="CHIN" description="Channel Instance Number" />
      <BitField start="31" size="1" name="IRQP" description="Channel Interrupt Request Pending">
        <Enum name="0" start="0b0" description="No interrupt is pending." />
        <Enum name="1" start="0b1" description="The interrupt output of this channel is pending." />
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="INTMUX0_CH1_CSR" access="Read/Write" description="Channel n Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="No operation." />
        <Enum name="1" start="0b1" description="Perform a software reset on this channel." />
      </BitField>
      <BitField start="1" size="1" name="AND" description="Logic AND">
        <Enum name="0" start="0b0" description="Logic OR all enabled interrupt inputs." />
        <Enum name="1" start="0b1" description="Logic AND all enabled interrupt inputs." />
      </BitField>
      <BitField start="4" size="2" name="IRQN" description="Channel Input Number">
        <Enum name="00" start="0b00" description="32 interrupt inputs" />
      </BitField>
      <BitField start="8" size="4" name="CHIN" description="Channel Instance Number" />
      <BitField start="31" size="1" name="IRQP" description="Channel Interrupt Request Pending">
        <Enum name="0" start="0b0" description="No interrupt is pending." />
        <Enum name="1" start="0b1" description="The interrupt output of this channel is pending." />
      </BitField>
    </Register>
    <Register start="+0+128" size="4" name="INTMUX0_CH2_CSR" access="Read/Write" description="Channel n Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="No operation." />
        <Enum name="1" start="0b1" description="Perform a software reset on this channel." />
      </BitField>
      <BitField start="1" size="1" name="AND" description="Logic AND">
        <Enum name="0" start="0b0" description="Logic OR all enabled interrupt inputs." />
        <Enum name="1" start="0b1" description="Logic AND all enabled interrupt inputs." />
      </BitField>
      <BitField start="4" size="2" name="IRQN" description="Channel Input Number">
        <Enum name="00" start="0b00" description="32 interrupt inputs" />
      </BitField>
      <BitField start="8" size="4" name="CHIN" description="Channel Instance Number" />
      <BitField start="31" size="1" name="IRQP" description="Channel Interrupt Request Pending">
        <Enum name="0" start="0b0" description="No interrupt is pending." />
        <Enum name="1" start="0b1" description="The interrupt output of this channel is pending." />
      </BitField>
    </Register>
    <Register start="+0+192" size="4" name="INTMUX0_CH3_CSR" access="Read/Write" description="Channel n Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="No operation." />
        <Enum name="1" start="0b1" description="Perform a software reset on this channel." />
      </BitField>
      <BitField start="1" size="1" name="AND" description="Logic AND">
        <Enum name="0" start="0b0" description="Logic OR all enabled interrupt inputs." />
        <Enum name="1" start="0b1" description="Logic AND all enabled interrupt inputs." />
      </BitField>
      <BitField start="4" size="2" name="IRQN" description="Channel Input Number">
        <Enum name="00" start="0b00" description="32 interrupt inputs" />
      </BitField>
      <BitField start="8" size="4" name="CHIN" description="Channel Instance Number" />
      <BitField start="31" size="1" name="IRQP" description="Channel Interrupt Request Pending">
        <Enum name="0" start="0b0" description="No interrupt is pending." />
        <Enum name="1" start="0b1" description="The interrupt output of this channel is pending." />
      </BitField>
    </Register>
    <Register start="+0x4+0" size="4" name="INTMUX0_CH0_VEC" access="ReadOnly" description="Channel n Vector Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="12" name="VECN" description="Vector Number" />
    </Register>
    <Register start="+0x4+64" size="4" name="INTMUX0_CH1_VEC" access="ReadOnly" description="Channel n Vector Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="12" name="VECN" description="Vector Number" />
    </Register>
    <Register start="+0x4+128" size="4" name="INTMUX0_CH2_VEC" access="ReadOnly" description="Channel n Vector Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="12" name="VECN" description="Vector Number" />
    </Register>
    <Register start="+0x4+192" size="4" name="INTMUX0_CH3_VEC" access="ReadOnly" description="Channel n Vector Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="12" name="VECN" description="Vector Number" />
    </Register>
    <Register start="+0x10+0" size="4" name="INTMUX0_CH0_IER_31_0" access="Read/Write" description="Channel n Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTE" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10+64" size="4" name="INTMUX0_CH1_IER_31_0" access="Read/Write" description="Channel n Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTE" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10+128" size="4" name="INTMUX0_CH2_IER_31_0" access="Read/Write" description="Channel n Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTE" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10+192" size="4" name="INTMUX0_CH3_IER_31_0" access="Read/Write" description="Channel n Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTE" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="4" name="INTMUX0_CH0_IPR_31_0" access="ReadOnly" description="Channel n Interrupt Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTP" description="Interrupt Pending">
        <Enum name="0" start="0b0" description="No interrupt." />
        <Enum name="1" start="0b1" description="Interrupt is pending." />
      </BitField>
    </Register>
    <Register start="+0x20+64" size="4" name="INTMUX0_CH1_IPR_31_0" access="ReadOnly" description="Channel n Interrupt Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTP" description="Interrupt Pending">
        <Enum name="0" start="0b0" description="No interrupt." />
        <Enum name="1" start="0b1" description="Interrupt is pending." />
      </BitField>
    </Register>
    <Register start="+0x20+128" size="4" name="INTMUX0_CH2_IPR_31_0" access="ReadOnly" description="Channel n Interrupt Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTP" description="Interrupt Pending">
        <Enum name="0" start="0b0" description="No interrupt." />
        <Enum name="1" start="0b1" description="Interrupt is pending." />
      </BitField>
    </Register>
    <Register start="+0x20+192" size="4" name="INTMUX0_CH3_IPR_31_0" access="ReadOnly" description="Channel n Interrupt Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTP" description="Interrupt Pending">
        <Enum name="0" start="0b0" description="No interrupt." />
        <Enum name="1" start="0b1" description="Interrupt is pending." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRGMUX0" start="0x40027000" description="TRGMUX-0">
    <Register start="+0" size="4" name="TRGMUX_DMAMUX0" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TRGMUX_LPIT0" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TRGMUX_TPM2" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="TRGMUX_ADC0" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TRGMUX_LPUART2" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="TRGMUX_LPI2C2" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="TRGMUX_LPSPI2" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="TRGMUX_CMP0" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="TRGMUX_CMP1" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="TRGMUX_DAC0" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRGMUX1" start="0x400A7000" description="TRGMUX-1">
    <Register start="+0x8" size="4" name="TRGMUX_TPM0" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="TRGMUX_TPM1" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="TRGMUX_FLEXIO" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="8" size="6" name="SEL1" description="Trigger MUX Input 1 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="16" size="6" name="SEL2" description="Trigger MUX Input 2 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="24" size="6" name="SEL3" description="Trigger MUX Input 3 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TRGMUX_LPUART0" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="TRGMUX_LPUART1" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="TRGMUX_LPI2C0" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="TRGMUX_LPI2C1" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="TRGMUX_LPSPI0" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="TRGMUX_LPSPI1" access="Read/Write" description="TRGMUX TRGCFG Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SEL0" description="Trigger MUX Input 0 Source Select">
        <Enum name="0" start="0b0" description="Trigger function is disabled." />
        <Enum name="1" start="0b1" description="Port pin trigger input is selected." />
        <Enum name="2" start="0b10" description="FlexIO Timer 0 input is selected." />
        <Enum name="3" start="0b11" description="FlexIO Timer 1 input is selected." />
        <Enum name="4" start="0b100" description="FlexIO Timer 2 input is selected." />
        <Enum name="5" start="0b101" description="FlexIO Timer 3 input is selected." />
        <Enum name="6" start="0b110" description="FlexIO Timer 4 input is selected." />
        <Enum name="7" start="0b111" description="FlexIO Timer 5 input is selected." />
        <Enum name="8" start="0b1000" description="FlexIO Timer 6 input is selected." />
        <Enum name="9" start="0b1001" description="FlexIO Timer 7 input is selected." />
        <Enum name="10" start="0b1010" description="TPM0 Overflow is selected" />
        <Enum name="11" start="0b1011" description="TPM0 Channel 0 is selected" />
        <Enum name="12" start="0b1100" description="TPM0 Channel 1 is selected" />
        <Enum name="13" start="0b1101" description="TPM1 Overflow is selected" />
        <Enum name="14" start="0b1110" description="TPM1 Channel 0 is selected" />
        <Enum name="15" start="0b1111" description="TPM1 Channel 1 is selected" />
        <Enum name="16" start="0b10000" description="LPIT1 Channel 0 is selected" />
        <Enum name="17" start="0b10001" description="LPIT1 Channel 1 is selected" />
        <Enum name="18" start="0b10010" description="LPIT1 Channel 2 is selected" />
        <Enum name="19" start="0b10011" description="LPIT1 Channel 3 is selected" />
        <Enum name="20" start="0b10100" description="LPUART0 RX Data is selected." />
        <Enum name="21" start="0b10101" description="LPUART0 TX Data is selected." />
        <Enum name="22" start="0b10110" description="LPUART0 RX Idle is selected." />
        <Enum name="23" start="0b10111" description="LPUART1 RX Data is selected." />
        <Enum name="24" start="0b11000" description="LPUART1 TX Data is selected." />
        <Enum name="25" start="0b11001" description="LPUART1 RX Idle is selected." />
        <Enum name="26" start="0b11010" description="LPI2C0 Master STOP is selected." />
        <Enum name="27" start="0b11011" description="LPI2C0 Slave STOP is selected." />
        <Enum name="28" start="0b11100" description="LPI2C1 Master STOP is selected." />
        <Enum name="29" start="0b11101" description="LPI2C1 Slave STOP is selected." />
        <Enum name="30" start="0b11110" description="LPSPI0 Frame is selected." />
        <Enum name="31" start="0b11111" description="LPSPI0 RX data is selected." />
        <Enum name="32" start="0b100000" description="LPSPI1 Frame is selected." />
        <Enum name="33" start="0b100001" description="LPSPI1 RX data is selected." />
        <Enum name="34" start="0b100010" description="RTC Seconds Counter is selected." />
        <Enum name="35" start="0b100011" description="RTC Alarm is selected." />
        <Enum name="36" start="0b100100" description="LPTMR0 Trigger is selected." />
        <Enum name="37" start="0b100101" description="LPTMR1 Trigger is selected." />
        <Enum name="38" start="0b100110" description="CMP0 Output is selected." />
        <Enum name="39" start="0b100111" description="CMP1 Output is selected." />
        <Enum name="40" start="0b101000" description="ADC0 Conversion A Complete is selected." />
        <Enum name="41" start="0b101001" description="ADC0 Conversion B Complete is selected." />
        <Enum name="42" start="0b101010" description="Port A Pin Trigger is selected." />
        <Enum name="43" start="0b101011" description="Port B Pin Trigger is selected." />
        <Enum name="44" start="0b101100" description="Port C Pin Trigger is selected." />
        <Enum name="45" start="0b101101" description="Port D Pin Trigger is selected." />
        <Enum name="46" start="0b101110" description="Port E Pin Trigger is selected." />
        <Enum name="47" start="0b101111" description="TPM2 Overflow selected." />
        <Enum name="48" start="0b110000" description="TPM2 Channel 0 is selected." />
        <Enum name="49" start="0b110001" description="TPM2 Channel 1 is selected." />
        <Enum name="50" start="0b110010" description="LPIT0 Channel 0 is selected." />
        <Enum name="51" start="0b110011" description="LPIT0 Channel 1 is selected." />
        <Enum name="52" start="0b110100" description="LPIT0 Channel 2 is selected." />
        <Enum name="53" start="0b110101" description="LPIT0 Channel 3 is selected." />
        <Enum name="54" start="0b110110" description="USB Start-of-Frame is selected." />
        <Enum name="55" start="0b110111" description="LPUART2 RX Data is selected." />
        <Enum name="56" start="0b111000" description="LPUART2 TX Data is selected." />
        <Enum name="57" start="0b111001" description="LPUART2 RX Idle is selected." />
        <Enum name="58" start="0b111010" description="LPI2C2 Master STOP is selected." />
        <Enum name="59" start="0b111011" description="LPI2C2 Slave STOP is selected." />
        <Enum name="60" start="0b111100" description="LPSPI2 Frame is selected." />
        <Enum name="61" start="0b111101" description="LPSPI2 RX Data is selected." />
        <Enum name="62" start="0b111110" description="SAI TX Frame Sync selected." />
        <Enum name="63" start="0b111111" description="SAI RX Frame Sync is selected." />
      </BitField>
      <BitField start="31" size="1" name="LK" description="Enable">
        <Enum name="0" start="0b0" description="Register can be written." />
        <Enum name="1" start="0b1" description="Register cannot be written until the next system Reset." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM2" start="0x4002E000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM2_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x5000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="1" start="0b1" description="Standard feature set." />
        <Enum name="11" start="0b11" description="Standard feature set with Filter and Combine registers implemented." />
        <Enum name="111" start="0b111" description="Standard feature set with Filter, Combine and Quadrature registers implemented." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="TPM2_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x101006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHAN" description="Channel Count" />
      <BitField start="8" size="8" name="TRIG" description="Trigger Count" />
      <BitField start="16" size="8" name="WIDTH" description="Counter Width" />
    </Register>
    <Register start="+0x8" size="4" name="TPM2_GLOBAL" access="Read/Write" description="TPM Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Module is not reset." />
        <Enum name="1" start="0b1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="TPM2_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
        <Enum name="11" start="0b11" description="TPM counter increments on rising edge of the selected external input trigger." />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TPM2_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x18" size="4" name="TPM2_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0x1C" size="4" name="TPM2_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="4" name="TPM2_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+8" size="4" name="TPM2_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x24+0" size="4" name="TPM2_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x24+8" size="4" name="TPM2_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x64" size="4" name="TPM2_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="0" start="0b0" description="Channels 2 and 3 are independent." />
        <Enum name="1" start="0b1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="0" start="0b0" description="Channels 4 and 5 are independent." />
        <Enum name="1" start="0b1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="TPM2_TRIG" access="Read/Write" description="Channel Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0" description="Channel 0 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="1" size="1" name="TRIG1" description="Channel 1 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="2" size="1" name="TRIG2" description="Channel 2 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="3" size="1" name="TRIG3" description="Channel 3 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="4" size="1" name="TRIG4" description="Channel 4 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="5" size="1" name="TRIG5" description="Channel 5 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM2_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high" />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM2_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="TPM2_QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Enables the quadrature decoder mode">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Indicates if the TOF bit was set on the top or the bottom of counting.">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="0" start="0b0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="1" start="0b1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM2_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="2" name="TRGSEL" description="Trigger Select" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM0" start="0x400AC000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x5000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="1" start="0b1" description="Standard feature set." />
        <Enum name="11" start="0b11" description="Standard feature set with Filter and Combine registers implemented." />
        <Enum name="111" start="0b111" description="Standard feature set with Filter, Combine and Quadrature registers implemented." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="TPM0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x101006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHAN" description="Channel Count" />
      <BitField start="8" size="8" name="TRIG" description="Trigger Count" />
      <BitField start="16" size="8" name="WIDTH" description="Counter Width" />
    </Register>
    <Register start="+0x8" size="4" name="TPM0_GLOBAL" access="Read/Write" description="TPM Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Module is not reset." />
        <Enum name="1" start="0b1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="TPM0_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
        <Enum name="11" start="0b11" description="TPM counter increments on rising edge of the selected external input trigger." />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TPM0_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x18" size="4" name="TPM0_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0x1C" size="4" name="TPM0_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="4" name="TPM0_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+8" size="4" name="TPM0_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+16" size="4" name="TPM0_C2SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+24" size="4" name="TPM0_C3SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+32" size="4" name="TPM0_C4SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+40" size="4" name="TPM0_C5SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x24+0" size="4" name="TPM0_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x24+8" size="4" name="TPM0_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x24+16" size="4" name="TPM0_C2V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x24+24" size="4" name="TPM0_C3V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x24+32" size="4" name="TPM0_C4V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x24+40" size="4" name="TPM0_C5V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x64" size="4" name="TPM0_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="0" start="0b0" description="Channels 2 and 3 are independent." />
        <Enum name="1" start="0b1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="0" start="0b0" description="Channels 4 and 5 are independent." />
        <Enum name="1" start="0b1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="TPM0_TRIG" access="Read/Write" description="Channel Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0" description="Channel 0 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="1" size="1" name="TRIG1" description="Channel 1 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="2" size="1" name="TRIG2" description="Channel 2 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="3" size="1" name="TRIG3" description="Channel 3 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="4" size="1" name="TRIG4" description="Channel 4 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="5" size="1" name="TRIG5" description="Channel 5 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM0_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high" />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM0_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="TPM0_QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Enables the quadrature decoder mode">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Indicates if the TOF bit was set on the top or the bottom of counting.">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="0" start="0b0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="1" start="0b1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM0_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="2" name="TRGSEL" description="Trigger Select" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM1" start="0x400AD000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM1_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x5000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="1" start="0b1" description="Standard feature set." />
        <Enum name="11" start="0b11" description="Standard feature set with Filter and Combine registers implemented." />
        <Enum name="111" start="0b111" description="Standard feature set with Filter, Combine and Quadrature registers implemented." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="TPM1_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x101006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHAN" description="Channel Count" />
      <BitField start="8" size="8" name="TRIG" description="Trigger Count" />
      <BitField start="16" size="8" name="WIDTH" description="Counter Width" />
    </Register>
    <Register start="+0x8" size="4" name="TPM1_GLOBAL" access="Read/Write" description="TPM Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Module is not reset." />
        <Enum name="1" start="0b1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="TPM1_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
        <Enum name="11" start="0b11" description="TPM counter increments on rising edge of the selected external input trigger." />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TPM1_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x18" size="4" name="TPM1_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0x1C" size="4" name="TPM1_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="4" name="TPM1_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x20+8" size="4" name="TPM1_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x24+0" size="4" name="TPM1_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x24+8" size="4" name="TPM1_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x64" size="4" name="TPM1_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="0" start="0b0" description="Channels 2 and 3 are independent." />
        <Enum name="1" start="0b1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="0" start="0b0" description="Channels 4 and 5 are independent." />
        <Enum name="1" start="0b1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="TPM1_TRIG" access="Read/Write" description="Channel Trigger" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0" description="Channel 0 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="1" size="1" name="TRIG1" description="Channel 1 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="2" size="1" name="TRIG2" description="Channel 2 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="3" size="1" name="TRIG3" description="Channel 3 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="4" size="1" name="TRIG4" description="Channel 4 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
      <BitField start="5" size="1" name="TRIG5" description="Channel 5 Trigger">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="The input trigger is used for input capture and modulates output (for output compare and PWM)." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM1_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high" />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM1_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x80" size="4" name="TPM1_QDCTRL" access="Read/Write" description="Quadrature Decoder Control and Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN" description="Enables the quadrature decoder mode">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled." />
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TOFDIR" description="Indicates if the TOF bit was set on the top or the bottom of counting.">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (zero) to its maximum value (MOD register)." />
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (zero)." />
      </BitField>
      <BitField start="2" size="1" name="QUADIR" description="Counter Direction in Quadrature Decode Mode">
        <Enum name="0" start="0b0" description="Counter direction is decreasing (counter decrement)." />
        <Enum name="1" start="0b1" description="Counter direction is increasing (counter increment)." />
      </BitField>
      <BitField start="3" size="1" name="QUADMODE" description="Quadrature Decoder Mode">
        <Enum name="0" start="0b0" description="Phase encoding mode." />
        <Enum name="1" start="0b1" description="Count and direction encoding mode." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM1_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="2" name="TRGSEL" description="Trigger Select" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPIT0" start="0x40030000" description="Low Power Periodic Interrupt Timer (LPIT)">
    <Register start="+0" size="4" name="LPIT0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Number" />
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPIT0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHANNEL" description="Number of Timer Channels" />
      <BitField start="8" size="8" name="EXT_TRIG" description="Number of External Trigger Inputs" />
    </Register>
    <Register start="+0x8" size="4" name="LPIT0_MCR" access="Read/Write" description="Module Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="M_CEN" description="Module Clock Enable">
        <Enum name="0" start="0b0" description="Protocol clock to timers is disabled" />
        <Enum name="1" start="0b1" description="Protocol clock to timers is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="0" start="0b0" description="Timer channels and registers are not reset" />
        <Enum name="1" start="0b1" description="Timer channels and registers are reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZE_EN" description="DOZE Mode Enable Bit">
        <Enum name="0" start="0b0" description="Timer channels are stopped in DOZE mode" />
        <Enum name="1" start="0b1" description="Timer channels continue to run in DOZE mode" />
      </BitField>
      <BitField start="3" size="1" name="DBG_EN" description="Debug Enable Bit">
        <Enum name="0" start="0b0" description="Timer channels are stopped in Debug mode" />
        <Enum name="1" start="0b1" description="Timer channels continue to run in Debug mode" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LPIT0_MSR" access="Read/Write" description="Module Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF0" description="Channel 0 Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timer has not timed out" />
        <Enum name="1" start="0b1" description="Timeout has occurred" />
      </BitField>
      <BitField start="1" size="1" name="TIF1" description="Channel 1 Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timer has not timed out" />
        <Enum name="1" start="0b1" description="Timeout has occurred" />
      </BitField>
      <BitField start="2" size="1" name="TIF2" description="Channel 2 Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timer has not timed out" />
        <Enum name="1" start="0b1" description="Timeout has occurred" />
      </BitField>
      <BitField start="3" size="1" name="TIF3" description="Channel 3 Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timer has not timed out" />
        <Enum name="1" start="0b1" description="Timeout has occurred" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPIT0_MIER" access="Read/Write" description="Module Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIE0" description="Channel 0 Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt generation is disabled" />
        <Enum name="1" start="0b1" description="Interrupt generation is enabled" />
      </BitField>
      <BitField start="1" size="1" name="TIE1" description="Channel 1 Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt generation is disabled" />
        <Enum name="1" start="0b1" description="Interrupt generation is enabled" />
      </BitField>
      <BitField start="2" size="1" name="TIE2" description="Channel 2 Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt generation is disabled" />
        <Enum name="1" start="0b1" description="Interrupt generation is enabled" />
      </BitField>
      <BitField start="3" size="1" name="TIE3" description="Channel 3 Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt generation is disabled" />
        <Enum name="1" start="0b1" description="Interrupt generation is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPIT0_SETTEN" access="Read/Write" description="Set Timer Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SET_T_EN_0" description="Set Timer 0 Enable">
        <Enum name="0" start="0b0" description="No effect" />
        <Enum name="1" start="0b1" description="Enables the Timer Channel 0" />
      </BitField>
      <BitField start="1" size="1" name="SET_T_EN_1" description="Set Timer 1 Enable">
        <Enum name="0" start="0b0" description="No Effect" />
        <Enum name="1" start="0b1" description="Enables the Timer Channel 1" />
      </BitField>
      <BitField start="2" size="1" name="SET_T_EN_2" description="Set Timer 2 Enable">
        <Enum name="0" start="0b0" description="No Effect" />
        <Enum name="1" start="0b1" description="Enables the Timer Channel 2" />
      </BitField>
      <BitField start="3" size="1" name="SET_T_EN_3" description="Set Timer 3 Enable">
        <Enum name="0" start="0b0" description="No effect" />
        <Enum name="1" start="0b1" description="Enables the Timer Channel 3" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPIT0_CLRTEN" access="Read/Write" description="Clear Timer Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLR_T_EN_0" description="Clear Timer 0 Enable">
        <Enum name="0" start="0b0" description="No action" />
        <Enum name="1" start="0b1" description="Clear T_EN bit for Timer Channel 0" />
      </BitField>
      <BitField start="1" size="1" name="CLR_T_EN_1" description="Clear Timer 1 Enable">
        <Enum name="0" start="0b0" description="No Action" />
        <Enum name="1" start="0b1" description="Clear T_EN bit for Timer Channel 1" />
      </BitField>
      <BitField start="2" size="1" name="CLR_T_EN_2" description="Clear Timer 2 Enable">
        <Enum name="0" start="0b0" description="No Action" />
        <Enum name="1" start="0b1" description="Clear T_EN bit for Timer Channel 2" />
      </BitField>
      <BitField start="3" size="1" name="CLR_T_EN_3" description="Clear Timer 3 Enable">
        <Enum name="0" start="0b0" description="No Action" />
        <Enum name="1" start="0b1" description="Clear T_EN bit for Timer Channel 3" />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="4" name="LPIT0_TVAL0" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="0" start="0b0" description="Invalid load value in compare modes" />
      </BitField>
    </Register>
    <Register start="+0x20+16" size="4" name="LPIT0_TVAL1" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="0" start="0b0" description="Invalid load value in compare modes" />
      </BitField>
    </Register>
    <Register start="+0x20+32" size="4" name="LPIT0_TVAL2" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="0" start="0b0" description="Invalid load value in compare modes" />
      </BitField>
    </Register>
    <Register start="+0x20+48" size="4" name="LPIT0_TVAL3" access="Read/Write" description="Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_VAL" description="Timer Value">
        <Enum name="0" start="0b0" description="Invalid load value in compare modes" />
      </BitField>
    </Register>
    <Register start="+0x24+0" size="4" name="LPIT0_CVAL0" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x24+16" size="4" name="LPIT0_CVAL1" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x24+32" size="4" name="LPIT0_CVAL2" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x24+48" size="4" name="LPIT0_CVAL3" access="ReadOnly" description="Current Timer Value" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TMR_CUR_VAL" description="Current Timer Value" />
    </Register>
    <Register start="+0x28+0" size="4" name="LPIT0_TCTRL0" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer Channel is disabled" />
        <Enum name="1" start="0b1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="0" start="0b0" description="Channel Chaining is disabled. Channel Timer runs independently." />
        <Enum name="1" start="0b1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="00" start="0b00" description="32-bit Periodic Counter" />
        <Enum name="01" start="0b01" description="Dual 16-bit Periodic Counter" />
        <Enum name="10" start="0b10" description="32-bit Trigger Accumulator" />
        <Enum name="11" start="0b11" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="0" start="0b0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" />
        <Enum name="1" start="0b1" description="Timer starts to decrement when rising edge on selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="0" start="0b0" description="Timer does not stop after timeout" />
        <Enum name="1" start="0b1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="0" start="0b0" description="Timer will not reload on selected trigger" />
        <Enum name="1" start="0b1" description="Timer will reload on selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected in external" />
        <Enum name="1" start="0b1" description="Trigger source selected is the internal trigger" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="0" start="0b0000" description="Timer channel 0 trigger source is selected" />
        <Enum name="1" start="0b0001" description="Timer channel 1 trigger source is selected" />
        <Enum name="10" start="0b0010" description="Timer channel 2 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x28+16" size="4" name="LPIT0_TCTRL1" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer Channel is disabled" />
        <Enum name="1" start="0b1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="0" start="0b0" description="Channel Chaining is disabled. Channel Timer runs independently." />
        <Enum name="1" start="0b1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="00" start="0b00" description="32-bit Periodic Counter" />
        <Enum name="01" start="0b01" description="Dual 16-bit Periodic Counter" />
        <Enum name="10" start="0b10" description="32-bit Trigger Accumulator" />
        <Enum name="11" start="0b11" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="0" start="0b0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" />
        <Enum name="1" start="0b1" description="Timer starts to decrement when rising edge on selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="0" start="0b0" description="Timer does not stop after timeout" />
        <Enum name="1" start="0b1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="0" start="0b0" description="Timer will not reload on selected trigger" />
        <Enum name="1" start="0b1" description="Timer will reload on selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected in external" />
        <Enum name="1" start="0b1" description="Trigger source selected is the internal trigger" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="0" start="0b0000" description="Timer channel 0 trigger source is selected" />
        <Enum name="1" start="0b0001" description="Timer channel 1 trigger source is selected" />
        <Enum name="10" start="0b0010" description="Timer channel 2 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x28+32" size="4" name="LPIT0_TCTRL2" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer Channel is disabled" />
        <Enum name="1" start="0b1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="0" start="0b0" description="Channel Chaining is disabled. Channel Timer runs independently." />
        <Enum name="1" start="0b1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="00" start="0b00" description="32-bit Periodic Counter" />
        <Enum name="01" start="0b01" description="Dual 16-bit Periodic Counter" />
        <Enum name="10" start="0b10" description="32-bit Trigger Accumulator" />
        <Enum name="11" start="0b11" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="0" start="0b0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" />
        <Enum name="1" start="0b1" description="Timer starts to decrement when rising edge on selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="0" start="0b0" description="Timer does not stop after timeout" />
        <Enum name="1" start="0b1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="0" start="0b0" description="Timer will not reload on selected trigger" />
        <Enum name="1" start="0b1" description="Timer will reload on selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected in external" />
        <Enum name="1" start="0b1" description="Trigger source selected is the internal trigger" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="0" start="0b0000" description="Timer channel 0 trigger source is selected" />
        <Enum name="1" start="0b0001" description="Timer channel 1 trigger source is selected" />
        <Enum name="10" start="0b0010" description="Timer channel 2 trigger source is selected" />
      </BitField>
    </Register>
    <Register start="+0x28+48" size="4" name="LPIT0_TCTRL3" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="T_EN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer Channel is disabled" />
        <Enum name="1" start="0b1" description="Timer Channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="CHAIN" description="Chain Channel">
        <Enum name="0" start="0b0" description="Channel Chaining is disabled. Channel Timer runs independently." />
        <Enum name="1" start="0b1" description="Channel Chaining is enabled. Timer decrements on previous channel's timeout" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Timer Operation Mode">
        <Enum name="00" start="0b00" description="32-bit Periodic Counter" />
        <Enum name="01" start="0b01" description="Dual 16-bit Periodic Counter" />
        <Enum name="10" start="0b10" description="32-bit Trigger Accumulator" />
        <Enum name="11" start="0b11" description="32-bit Trigger Input Capture" />
      </BitField>
      <BitField start="16" size="1" name="TSOT" description="Timer Start On Trigger">
        <Enum name="0" start="0b0" description="Timer starts to decrement immediately based on restart condition (controlled by TSOI bit)" />
        <Enum name="1" start="0b1" description="Timer starts to decrement when rising edge on selected trigger is detected" />
      </BitField>
      <BitField start="17" size="1" name="TSOI" description="Timer Stop On Interrupt">
        <Enum name="0" start="0b0" description="Timer does not stop after timeout" />
        <Enum name="1" start="0b1" description="Timer will stop after timeout and will restart after rising edge on the T_EN bit is detected (i.e. timer channel is disabled and then enabled)" />
      </BitField>
      <BitField start="18" size="1" name="TROT" description="Timer Reload On Trigger">
        <Enum name="0" start="0b0" description="Timer will not reload on selected trigger" />
        <Enum name="1" start="0b1" description="Timer will reload on selected trigger" />
      </BitField>
      <BitField start="23" size="1" name="TRG_SRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected in external" />
        <Enum name="1" start="0b1" description="Trigger source selected is the internal trigger" />
      </BitField>
      <BitField start="24" size="4" name="TRG_SEL" description="Trigger Select">
        <Enum name="0" start="0b0000" description="Timer channel 0 trigger source is selected" />
        <Enum name="1" start="0b0001" description="Timer channel 1 trigger source is selected" />
        <Enum name="10" start="0b0010" description="Timer channel 2 trigger source is selected" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x40034000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR0_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
      <BitField start="8" size="1" name="TDRE" description="Timer DMA Request Enable">
        <Enum name="0" start="0b0" description="Timer DMA Request disabled." />
        <Enum name="1" start="0b1" description="Timer DMA Request enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR0_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR0_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR0_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR1" start="0x400B5000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR1_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
      <BitField start="8" size="1" name="TDRE" description="Timer DMA Request Enable">
        <Enum name="0" start="0b0" description="Timer DMA Request disabled." />
        <Enum name="1" start="0b1" description="Timer DMA Request enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR1_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR1_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR1_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x40038000" description="Secure Real Time Clock">
    <Register start="+0" size="4" name="RTC_TSR" access="Read/Write" description="RTC Time Seconds Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSR" description="Time Seconds Register" />
    </Register>
    <Register start="+0x4" size="4" name="RTC_TPR" access="Read/Write" description="RTC Time Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TPR" description="Time Prescaler Register" />
    </Register>
    <Register start="+0x8" size="4" name="RTC_TAR" access="Read/Write" description="RTC Time Alarm Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAR" description="Time Alarm Register" />
    </Register>
    <Register start="+0xC" size="4" name="RTC_TCR" access="Read/Write" description="RTC Time Compensation Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TCR" description="Time Compensation Register">
        <Enum name="10000000" start="0b10000000" description="Time Prescaler Register overflows every 32896 clock cycles." />
        <Enum name="11111111" start="0b11111111" description="Time Prescaler Register overflows every 32769 clock cycles." />
        <Enum name="0" start="0b0" description="Time Prescaler Register overflows every 32768 clock cycles." />
        <Enum name="1" start="0b1" description="Time Prescaler Register overflows every 32767 clock cycles." />
        <Enum name="1111111" start="0b1111111" description="Time Prescaler Register overflows every 32641 clock cycles." />
      </BitField>
      <BitField start="8" size="8" name="CIR" description="Compensation Interval Register" />
      <BitField start="16" size="8" name="TCV" description="Time Compensation Value" />
      <BitField start="24" size="8" name="CIC" description="Compensation Interval Counter" />
    </Register>
    <Register start="+0x10" size="4" name="RTC_CR" access="Read/Write" description="RTC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Resets all RTC registers except for the SWR bit . The SWR bit is cleared by POR and by software explicitly clearing it." />
      </BitField>
      <BitField start="1" size="1" name="WPE" description="Wakeup Pin Enable">
        <Enum name="0" start="0b0" description="Wakeup pin is disabled." />
        <Enum name="1" start="0b1" description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on." />
      </BitField>
      <BitField start="2" size="1" name="SUP" description="Supervisor Access">
        <Enum name="0" start="0b0" description="Non-supervisor mode write accesses are not supported and generate a bus error." />
        <Enum name="1" start="0b1" description="Non-supervisor mode write accesses are supported." />
      </BitField>
      <BitField start="3" size="1" name="UM" description="Update Mode">
        <Enum name="0" start="0b0" description="Registers cannot be written when locked." />
        <Enum name="1" start="0b1" description="Registers can be written when locked under limited conditions." />
      </BitField>
      <BitField start="4" size="1" name="WPS" description="Wakeup Pin Select">
        <Enum name="0" start="0b0" description="Wakeup pin asserts (active low, open drain) if the RTC interrupt asserts or the wakeup pin is turned on." />
        <Enum name="1" start="0b1" description="Wakeup pin instead outputs the RTC 32kHz clock, provided the wakeup pin is turned on and the 32kHz clock is output to other peripherals." />
      </BitField>
      <BitField start="5" size="1" name="CPS" description="Clock Pin Select">
        <Enum name="0" start="0b0" description="The prescaler output clock (as configured by TSIC) is output on RTC_CLKOUT." />
        <Enum name="1" start="0b1" description="The RTC 32kHz crystal clock is output on RTC_CLKOUT." />
      </BitField>
      <BitField start="7" size="1" name="LPOS" description="LPO Select">
        <Enum name="0" start="0b0" description="RTC prescaler increments using 32kHz crystal." />
        <Enum name="1" start="0b1" description="RTC prescaler increments using 1kHz LPO, bits [4:0] of the prescaler are bypassed." />
      </BitField>
      <BitField start="8" size="1" name="OSCE" description="Oscillator Enable">
        <Enum name="0" start="0b0" description="32.768 kHz oscillator is disabled." />
        <Enum name="1" start="0b1" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize." />
      </BitField>
      <BitField start="9" size="1" name="CLKO" description="Clock Output">
        <Enum name="0" start="0b0" description="The 32 kHz clock is output to other peripherals." />
        <Enum name="1" start="0b1" description="The 32 kHz clock is not output to other peripherals." />
      </BitField>
      <BitField start="10" size="1" name="SC16P" description="Oscillator 16pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="11" size="1" name="SC8P" description="Oscillator 8pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="12" size="1" name="SC4P" description="Oscillator 4pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="13" size="1" name="SC2P" description="Oscillator 2pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="24" size="2" name="CPE" description="Clock Pin Enable">
        <Enum name="00" start="0b00" description="RTC_CLKOUT is disabled." />
        <Enum name="01" start="0b01" description="RTC_CLKOUT is enabled on pin PTE0." />
        <Enum name="10" start="0b10" description="RTC_CLKOUT is enabled on pin PTE26." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RTC_SR" access="Read/Write" description="RTC Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Time Invalid Flag">
        <Enum name="0" start="0b0" description="Time is valid." />
        <Enum name="1" start="0b1" description="Time is invalid and time counter is read as zero." />
      </BitField>
      <BitField start="1" size="1" name="TOF" description="Time Overflow Flag">
        <Enum name="0" start="0b0" description="Time overflow has not occurred." />
        <Enum name="1" start="0b1" description="Time overflow has occurred and time counter is read as zero." />
      </BitField>
      <BitField start="2" size="1" name="TAF" description="Time Alarm Flag">
        <Enum name="0" start="0b0" description="Time alarm has not occurred." />
        <Enum name="1" start="0b1" description="Time alarm has occurred." />
      </BitField>
      <BitField start="4" size="1" name="TCE" description="Time Counter Enable">
        <Enum name="0" start="0b0" description="Time counter is disabled." />
        <Enum name="1" start="0b1" description="Time counter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RTC_LR" access="Read/Write" description="RTC Lock Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="TCL" description="Time Compensation Lock">
        <Enum name="0" start="0b0" description="Time Compensation Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Time Compensation Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRL" description="Control Register Lock">
        <Enum name="0" start="0b0" description="Control Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Control Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRL" description="Status Register Lock">
        <Enum name="0" start="0b0" description="Status Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Status Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRL" description="Lock Register Lock">
        <Enum name="0" start="0b0" description="Lock Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Lock Register is not locked and writes complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RTC_IER" access="Read/Write" description="RTC Interrupt Enable Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIIE" description="Time Invalid Interrupt Enable">
        <Enum name="0" start="0b0" description="Time invalid flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time invalid flag does generate an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TOIE" description="Time Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Time overflow flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time overflow flag does generate an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="TAIE" description="Time Alarm Interrupt Enable">
        <Enum name="0" start="0b0" description="Time alarm flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time alarm flag does generate an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="TSIE" description="Time Seconds Interrupt Enable">
        <Enum name="0" start="0b0" description="Seconds interrupt is disabled." />
        <Enum name="1" start="0b1" description="Seconds interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="WPON" description="Wakeup Pin On">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="If the wakeup pin is enabled, then the wakeup pin will assert." />
      </BitField>
      <BitField start="16" size="3" name="TSIC" description="Timer Seconds Interrupt Configuration">
        <Enum name="000" start="0b000" description="1 Hz." />
        <Enum name="001" start="0b001" description="2 Hz." />
        <Enum name="010" start="0b010" description="4 Hz." />
        <Enum name="011" start="0b011" description="8 Hz." />
        <Enum name="100" start="0b100" description="16 Hz." />
        <Enum name="101" start="0b101" description="32 Hz." />
        <Enum name="110" start="0b110" description="64 Hz." />
        <Enum name="111" start="0b111" description="128 Hz." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI2" start="0x4003E000" description="The LPSPI Memory Map/Register Definition can be found here.">
    <Register start="+0" size="4" name="LPSPI2_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="100" start="0b100" description="Standard feature set supporting 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPSPI2_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPSPI2_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="0" start="0b0" description="Module is disabled." />
        <Enum name="1" start="0b1" description="Module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Master logic is not reset." />
        <Enum name="1" start="0b1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="0" start="0b0" description="Module is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="Module is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="0" start="0b0" description="Module is disabled in debug mode." />
        <Enum name="1" start="0b1" description="Module is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPSPI2_SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="0" start="0b0" description="Transmit data not requested." />
        <Enum name="1" start="0b1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="0" start="0b0" description="Receive Data is not ready." />
        <Enum name="1" start="0b1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="0" start="0b0" description="Transfer word not completed." />
        <Enum name="1" start="0b1" description="Transfer word completed." />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="0" start="0b0" description="Frame transfer has not completed." />
        <Enum name="1" start="0b1" description="Frame transfer has completed." />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="All transfers have not completed." />
        <Enum name="1" start="0b1" description="All transfers have completed." />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO underrun has not occurred." />
        <Enum name="1" start="0b1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="0" start="0b0" description="Receive FIFO has not overflowed." />
        <Enum name="1" start="0b1" description="Receive FIFO has overflowed." />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="0" start="0b0" description="Have not received matching data." />
        <Enum name="1" start="0b1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="0" start="0b0" description="LPSPI is idle." />
        <Enum name="1" start="0b1" description="LPSPI is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPSPI2_IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPSPI2_DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPSPI2_CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="0" start="0b0" description="Host request is disabled." />
        <Enum name="1" start="0b1" description="Host request is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="0" start="0b0" description="Active low." />
        <Enum name="1" start="0b1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="0" start="0b0" description="Host request input is pin LPSPI_HREQ." />
        <Enum name="1" start="0b1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="0" start="0b0" description="Circular FIFO is disabled." />
        <Enum name="1" start="0b1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="0" start="0b0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="1" start="0b1" description="Received data is discarded unless the DMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPSPI2_CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="0" start="0b0" description="Slave mode." />
        <Enum name="1" start="0b1" description="Master mode." />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="0" start="0b0" description="Input data sampled on SCK edge." />
        <Enum name="1" start="0b1" description="Input data sampled on delayed SCK edge." />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="0" start="0b0" description="Automatic PCS generation disabled." />
        <Enum name="1" start="0b1" description="Automatic PCS generation enabled." />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="0" start="0b0" description="Transfers will stall when transmit FIFO is empty or receive FIFO is full." />
        <Enum name="1" start="0b1" description="Transfers will not stall, allowing transmit FIFO underrun or receive FIFO overrun to occur." />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="0" start="0b0000" description="The PCSx is active low." />
        <Enum name="1" start="0b0001" description="The PCSx is active high." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="000" start="0b000" description="Match disabled." />
        <Enum name="010" start="0b010" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="011" start="0b011" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="100" start="0b100" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="101" start="0b101" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="110" start="0b110" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="111" start="0b111" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="00" start="0b00" description="SIN is used for input data and SOUT for output data." />
        <Enum name="01" start="0b01" description="SOUT is used for both input and output data." />
        <Enum name="10" start="0b10" description="SDI is used for both input and output data." />
        <Enum name="11" start="0b11" description="SOUT is used for input data and SIN for output data." />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="0" start="0b0" description="Output data retains last value when chip select is negated." />
        <Enum name="1" start="0b1" description="Output data is tristated when chip select is negated." />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="0" start="0b0" description="PCS[3:2] are enabled." />
        <Enum name="1" start="0b1" description="PCS[3:2] are disabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="LPSPI2_DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="LPSPI2_DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="LPSPI2_CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS to SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK to PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPSPI2_FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPSPI2_FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPSPI2_TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="00" start="0b00" description="Single bit transfer." />
        <Enum name="01" start="0b01" description="Two bit transfer." />
        <Enum name="10" start="0b10" description="Four bit transfer." />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="00" start="0b0" description="Normal transfer." />
        <Enum name="01" start="0b1" description="Mask transmit data." />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="0" start="0b0" description="Normal transfer." />
        <Enum name="1" start="0b1" description="Receive data is masked." />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="0" start="0b0" description="Command word for start of new transfer." />
        <Enum name="1" start="0b1" description="Command word for continuing transfer." />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="0" start="0b0" description="Continuous transfer disabled." />
        <Enum name="1" start="0b1" description="Continuous transfer enabled." />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="0" start="0b0" description="Byte swap disabled." />
        <Enum name="1" start="0b1" description="Byte swap enabled." />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="00" start="0b00" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="01" start="0b01" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="10" start="0b10" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="11" start="0b11" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="000" start="0b000" description="Divide by 1." />
        <Enum name="001" start="0b001" description="Divide by 2." />
        <Enum name="010" start="0b010" description="Divide by 4." />
        <Enum name="011" start="0b011" description="Divide by 8." />
        <Enum name="100" start="0b100" description="Divide by 16." />
        <Enum name="101" start="0b101" description="Divide by 32." />
        <Enum name="110" start="0b110" description="Divide by 64." />
        <Enum name="111" start="0b111" description="Divide by 128." />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="LPSPI2_TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="LPSPI2_RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="0" start="0b0" description="Subsequent data word received after LPSPI_PCS assertion." />
        <Enum name="1" start="0b1" description="First data word received after LPSPI_PCS assertion." />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="0" start="0b0" description="RX FIFO is not empty." />
        <Enum name="1" start="0b1" description="RX FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="LPSPI2_RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI0" start="0x400BC000" description="The LPSPI Memory Map/Register Definition can be found here.">
    <Register start="+0" size="4" name="LPSPI0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="100" start="0b100" description="Standard feature set supporting 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPSPI0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPSPI0_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="0" start="0b0" description="Module is disabled." />
        <Enum name="1" start="0b1" description="Module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Master logic is not reset." />
        <Enum name="1" start="0b1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="0" start="0b0" description="Module is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="Module is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="0" start="0b0" description="Module is disabled in debug mode." />
        <Enum name="1" start="0b1" description="Module is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPSPI0_SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="0" start="0b0" description="Transmit data not requested." />
        <Enum name="1" start="0b1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="0" start="0b0" description="Receive Data is not ready." />
        <Enum name="1" start="0b1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="0" start="0b0" description="Transfer word not completed." />
        <Enum name="1" start="0b1" description="Transfer word completed." />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="0" start="0b0" description="Frame transfer has not completed." />
        <Enum name="1" start="0b1" description="Frame transfer has completed." />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="All transfers have not completed." />
        <Enum name="1" start="0b1" description="All transfers have completed." />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO underrun has not occurred." />
        <Enum name="1" start="0b1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="0" start="0b0" description="Receive FIFO has not overflowed." />
        <Enum name="1" start="0b1" description="Receive FIFO has overflowed." />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="0" start="0b0" description="Have not received matching data." />
        <Enum name="1" start="0b1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="0" start="0b0" description="LPSPI is idle." />
        <Enum name="1" start="0b1" description="LPSPI is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPSPI0_IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPSPI0_DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPSPI0_CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="0" start="0b0" description="Host request is disabled." />
        <Enum name="1" start="0b1" description="Host request is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="0" start="0b0" description="Active low." />
        <Enum name="1" start="0b1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="0" start="0b0" description="Host request input is pin LPSPI_HREQ." />
        <Enum name="1" start="0b1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="0" start="0b0" description="Circular FIFO is disabled." />
        <Enum name="1" start="0b1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="0" start="0b0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="1" start="0b1" description="Received data is discarded unless the DMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPSPI0_CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="0" start="0b0" description="Slave mode." />
        <Enum name="1" start="0b1" description="Master mode." />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="0" start="0b0" description="Input data sampled on SCK edge." />
        <Enum name="1" start="0b1" description="Input data sampled on delayed SCK edge." />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="0" start="0b0" description="Automatic PCS generation disabled." />
        <Enum name="1" start="0b1" description="Automatic PCS generation enabled." />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="0" start="0b0" description="Transfers will stall when transmit FIFO is empty or receive FIFO is full." />
        <Enum name="1" start="0b1" description="Transfers will not stall, allowing transmit FIFO underrun or receive FIFO overrun to occur." />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="0" start="0b0000" description="The PCSx is active low." />
        <Enum name="1" start="0b0001" description="The PCSx is active high." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="000" start="0b000" description="Match disabled." />
        <Enum name="010" start="0b010" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="011" start="0b011" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="100" start="0b100" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="101" start="0b101" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="110" start="0b110" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="111" start="0b111" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="00" start="0b00" description="SIN is used for input data and SOUT for output data." />
        <Enum name="01" start="0b01" description="SOUT is used for both input and output data." />
        <Enum name="10" start="0b10" description="SDI is used for both input and output data." />
        <Enum name="11" start="0b11" description="SOUT is used for input data and SIN for output data." />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="0" start="0b0" description="Output data retains last value when chip select is negated." />
        <Enum name="1" start="0b1" description="Output data is tristated when chip select is negated." />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="0" start="0b0" description="PCS[3:2] are enabled." />
        <Enum name="1" start="0b1" description="PCS[3:2] are disabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="LPSPI0_DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="LPSPI0_DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="LPSPI0_CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS to SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK to PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPSPI0_FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPSPI0_FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPSPI0_TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="00" start="0b00" description="Single bit transfer." />
        <Enum name="01" start="0b01" description="Two bit transfer." />
        <Enum name="10" start="0b10" description="Four bit transfer." />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="00" start="0b0" description="Normal transfer." />
        <Enum name="01" start="0b1" description="Mask transmit data." />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="0" start="0b0" description="Normal transfer." />
        <Enum name="1" start="0b1" description="Receive data is masked." />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="0" start="0b0" description="Command word for start of new transfer." />
        <Enum name="1" start="0b1" description="Command word for continuing transfer." />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="0" start="0b0" description="Continuous transfer disabled." />
        <Enum name="1" start="0b1" description="Continuous transfer enabled." />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="0" start="0b0" description="Byte swap disabled." />
        <Enum name="1" start="0b1" description="Byte swap enabled." />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="00" start="0b00" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="01" start="0b01" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="10" start="0b10" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="11" start="0b11" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="000" start="0b000" description="Divide by 1." />
        <Enum name="001" start="0b001" description="Divide by 2." />
        <Enum name="010" start="0b010" description="Divide by 4." />
        <Enum name="011" start="0b011" description="Divide by 8." />
        <Enum name="100" start="0b100" description="Divide by 16." />
        <Enum name="101" start="0b101" description="Divide by 32." />
        <Enum name="110" start="0b110" description="Divide by 64." />
        <Enum name="111" start="0b111" description="Divide by 128." />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="LPSPI0_TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="LPSPI0_RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="0" start="0b0" description="Subsequent data word received after LPSPI_PCS assertion." />
        <Enum name="1" start="0b1" description="First data word received after LPSPI_PCS assertion." />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="0" start="0b0" description="RX FIFO is not empty." />
        <Enum name="1" start="0b1" description="RX FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="LPSPI0_RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI1" start="0x400BD000" description="The LPSPI Memory Map/Register Definition can be found here.">
    <Register start="+0" size="4" name="LPSPI1_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="100" start="0b100" description="Standard feature set supporting 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPSPI1_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPSPI1_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="0" start="0b0" description="Module is disabled." />
        <Enum name="1" start="0b1" description="Module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Master logic is not reset." />
        <Enum name="1" start="0b1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="0" start="0b0" description="Module is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="Module is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="0" start="0b0" description="Module is disabled in debug mode." />
        <Enum name="1" start="0b1" description="Module is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPSPI1_SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="0" start="0b0" description="Transmit data not requested." />
        <Enum name="1" start="0b1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="0" start="0b0" description="Receive Data is not ready." />
        <Enum name="1" start="0b1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="0" start="0b0" description="Transfer word not completed." />
        <Enum name="1" start="0b1" description="Transfer word completed." />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="0" start="0b0" description="Frame transfer has not completed." />
        <Enum name="1" start="0b1" description="Frame transfer has completed." />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="All transfers have not completed." />
        <Enum name="1" start="0b1" description="All transfers have completed." />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO underrun has not occurred." />
        <Enum name="1" start="0b1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="0" start="0b0" description="Receive FIFO has not overflowed." />
        <Enum name="1" start="0b1" description="Receive FIFO has overflowed." />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="0" start="0b0" description="Have not received matching data." />
        <Enum name="1" start="0b1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="0" start="0b0" description="LPSPI is idle." />
        <Enum name="1" start="0b1" description="LPSPI is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPSPI1_IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPSPI1_DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPSPI1_CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="0" start="0b0" description="Host request is disabled." />
        <Enum name="1" start="0b1" description="Host request is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="0" start="0b0" description="Active low." />
        <Enum name="1" start="0b1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="0" start="0b0" description="Host request input is pin LPSPI_HREQ." />
        <Enum name="1" start="0b1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="0" start="0b0" description="Circular FIFO is disabled." />
        <Enum name="1" start="0b1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="0" start="0b0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="1" start="0b1" description="Received data is discarded unless the DMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPSPI1_CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="0" start="0b0" description="Slave mode." />
        <Enum name="1" start="0b1" description="Master mode." />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="0" start="0b0" description="Input data sampled on SCK edge." />
        <Enum name="1" start="0b1" description="Input data sampled on delayed SCK edge." />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="0" start="0b0" description="Automatic PCS generation disabled." />
        <Enum name="1" start="0b1" description="Automatic PCS generation enabled." />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="0" start="0b0" description="Transfers will stall when transmit FIFO is empty or receive FIFO is full." />
        <Enum name="1" start="0b1" description="Transfers will not stall, allowing transmit FIFO underrun or receive FIFO overrun to occur." />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="0" start="0b0000" description="The PCSx is active low." />
        <Enum name="1" start="0b0001" description="The PCSx is active high." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="000" start="0b000" description="Match disabled." />
        <Enum name="010" start="0b010" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="011" start="0b011" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="100" start="0b100" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="101" start="0b101" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="110" start="0b110" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="111" start="0b111" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="00" start="0b00" description="SIN is used for input data and SOUT for output data." />
        <Enum name="01" start="0b01" description="SOUT is used for both input and output data." />
        <Enum name="10" start="0b10" description="SDI is used for both input and output data." />
        <Enum name="11" start="0b11" description="SOUT is used for input data and SIN for output data." />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="0" start="0b0" description="Output data retains last value when chip select is negated." />
        <Enum name="1" start="0b1" description="Output data is tristated when chip select is negated." />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="0" start="0b0" description="PCS[3:2] are enabled." />
        <Enum name="1" start="0b1" description="PCS[3:2] are disabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="LPSPI1_DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="LPSPI1_DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="LPSPI1_CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS to SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK to PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPSPI1_FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPSPI1_FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPSPI1_TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="00" start="0b00" description="Single bit transfer." />
        <Enum name="01" start="0b01" description="Two bit transfer." />
        <Enum name="10" start="0b10" description="Four bit transfer." />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="00" start="0b0" description="Normal transfer." />
        <Enum name="01" start="0b1" description="Mask transmit data." />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="0" start="0b0" description="Normal transfer." />
        <Enum name="1" start="0b1" description="Receive data is masked." />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="0" start="0b0" description="Command word for start of new transfer." />
        <Enum name="1" start="0b1" description="Command word for continuing transfer." />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="0" start="0b0" description="Continuous transfer disabled." />
        <Enum name="1" start="0b1" description="Continuous transfer enabled." />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="0" start="0b0" description="Byte swap disabled." />
        <Enum name="1" start="0b1" description="Byte swap enabled." />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="00" start="0b00" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="01" start="0b01" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="10" start="0b10" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="11" start="0b11" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="000" start="0b000" description="Divide by 1." />
        <Enum name="001" start="0b001" description="Divide by 2." />
        <Enum name="010" start="0b010" description="Divide by 4." />
        <Enum name="011" start="0b011" description="Divide by 8." />
        <Enum name="100" start="0b100" description="Divide by 16." />
        <Enum name="101" start="0b101" description="Divide by 32." />
        <Enum name="110" start="0b110" description="Divide by 64." />
        <Enum name="111" start="0b111" description="Divide by 128." />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="LPSPI1_TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="LPSPI1_RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="0" start="0b0" description="Subsequent data word received after LPSPI_PCS assertion." />
        <Enum name="1" start="0b1" description="First data word received after LPSPI_PCS assertion." />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="0" start="0b0" description="RX FIFO is not empty." />
        <Enum name="1" start="0b1" description="RX FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="LPSPI1_RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C2" start="0x40042000" description="The LPI2C Memory Map/Register Definition can be found here.">
    <Register start="+0" size="4" name="LPI2C2_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="10" start="0b10" description="Master only with standard feature set." />
        <Enum name="11" start="0b11" description="Master and slave with standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPI2C2_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPI2C2_MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="0" start="0b0" description="Master logic is disabled." />
        <Enum name="1" start="0b1" description="Master logic is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Master logic is not reset." />
        <Enum name="1" start="0b1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="0" start="0b0" description="Master is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="Master is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="0" start="0b0" description="Master is disabled in debug mode." />
        <Enum name="1" start="0b1" description="Master is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPI2C2_MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="0" start="0b0" description="Transmit data not requested." />
        <Enum name="1" start="0b1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="0" start="0b0" description="Receive Data is not ready." />
        <Enum name="1" start="0b1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="0" start="0b0" description="Master has not generated a STOP or Repeated START condition." />
        <Enum name="1" start="0b1" description="Master has generated a STOP or Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="0" start="0b0" description="Master has not generated a STOP condition." />
        <Enum name="1" start="0b1" description="Master has generated a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="0" start="0b0" description="Unexpected NACK not detected." />
        <Enum name="1" start="0b1" description="Unexpected NACK was detected." />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="0" start="0b0" description="Master has not lost arbitration." />
        <Enum name="1" start="0b1" description="Master has lost arbitration." />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Master sending or receiving data without START condition." />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="0" start="0b0" description="Pin low timeout has not occurred or is disabled." />
        <Enum name="1" start="0b1" description="Pin low timeout has occurred." />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="0" start="0b0" description="Have not received matching data." />
        <Enum name="1" start="0b1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="0" start="0b0" description="I2C Master is idle." />
        <Enum name="1" start="0b1" description="I2C Master is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="0" start="0b0" description="I2C Bus is idle." />
        <Enum name="1" start="0b1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPI2C2_MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt enabled." />
        <Enum name="1" start="0b1" description="Interrupt disabled." />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPI2C2_MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPI2C2_MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="0" start="0b0" description="Host request input is disabled." />
        <Enum name="1" start="0b1" description="Host request input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="0" start="0b0" description="Active low." />
        <Enum name="1" start="0b1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="0" start="0b0" description="Host request input is pin LPI2C_HREQ." />
        <Enum name="1" start="0b1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="0" start="0b0" description="Circular FIFO is disabled." />
        <Enum name="1" start="0b1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="0" start="0b0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="1" start="0b1" description="Received data is discarded unless the RMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPI2C2_MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="000" start="0b000" description="Divide by 1." />
        <Enum name="001" start="0b001" description="Divide by 2." />
        <Enum name="010" start="0b010" description="Divide by 4." />
        <Enum name="011" start="0b011" description="Divide by 8." />
        <Enum name="100" start="0b100" description="Divide by 16." />
        <Enum name="101" start="0b101" description="Divide by 32." />
        <Enum name="110" start="0b110" description="Divide by 64." />
        <Enum name="111" start="0b111" description="Divide by 128." />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and LPI2C master is busy." />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="When set, the received NACK field is ignored and assumed to be ACK">
        <Enum name="0" start="0b0" description="LPI2C Master will receive ACK and NACK normally." />
        <Enum name="1" start="0b1" description="LPI2C Master will treat a received NACK as if it was an ACK." />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="0" start="0b0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout." />
        <Enum name="1" start="0b1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="000" start="0b000" description="Match disabled." />
        <Enum name="010" start="0b010" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="011" start="0b011" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="100" start="0b100" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="101" start="0b101" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)." />
        <Enum name="110" start="0b110" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)." />
        <Enum name="111" start="0b111" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="000" start="0b000" description="LPI2C configured for 2-pin open drain mode." />
        <Enum name="001" start="0b001" description="LPI2C configured for 2-pin output only mode (ultra-fast mode)." />
        <Enum name="010" start="0b010" description="LPI2C configured for 2-pin push-pull mode." />
        <Enum name="011" start="0b011" description="LPI2C configured for 4-pin push-pull mode." />
        <Enum name="100" start="0b100" description="LPI2C configured for 2-pin open drain mode with separate LPI2C slave." />
        <Enum name="101" start="0b101" description="LPI2C configured for 2-pin output only mode (ultra-fast mode) with separate LPI2C slave." />
        <Enum name="110" start="0b110" description="LPI2C configured for 2-pin push-pull mode with separate LPI2C slave." />
        <Enum name="111" start="0b111" description="LPI2C configured for 4-pin push-pull mode (inverted outputs)." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LPI2C2_MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="LPI2C2_MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="LPI2C2_MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="LPI2C2_MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="LPI2C2_MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPI2C2_MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPI2C2_MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPI2C2_MTDR" access="WriteOnly" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="000" start="0b000" description="Transmit DATA[7:0]." />
        <Enum name="001" start="0b001" description="Receive (DATA[7:0] + 1) bytes." />
        <Enum name="010" start="0b010" description="Generate STOP condition." />
        <Enum name="011" start="0b011" description="Receive and discard (DATA[7:0] + 1) bytes." />
        <Enum name="100" start="0b100" description="Generate (repeated) START and transmit address in DATA[7:0]." />
        <Enum name="101" start="0b101" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="110" start="0b110" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode." />
        <Enum name="111" start="0b111" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="LPI2C2_MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="0" start="0b0" description="Receive FIFO is not empty." />
        <Enum name="1" start="0b1" description="Receive FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="LPI2C2_SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="0" start="0b0" description="Slave mode is disabled." />
        <Enum name="1" start="0b1" description="Slave mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Slave logic is not reset." />
        <Enum name="1" start="0b1" description="Slave logic is reset." />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="0" start="0b0" description="Disable digital filter and output delay counter for slave mode." />
        <Enum name="1" start="0b1" description="Enable digital filter and output delay counter for slave mode." />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="0" start="0b0" description="Filter remains enabled in Doze mode." />
        <Enum name="1" start="0b1" description="Filter is disabled in Doze mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Transmit Data Register is now empty." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Receive Data Register is now empty." />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="LPI2C2_SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="0" start="0b0" description="Transmit data not requested." />
        <Enum name="1" start="0b1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="0" start="0b0" description="Receive Data is not ready." />
        <Enum name="1" start="0b1" description="Receive data is ready." />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="0" start="0b0" description="Address Status Register is not valid." />
        <Enum name="1" start="0b1" description="Address Status Register is valid." />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="0" start="0b0" description="Transmit ACK/NACK is not required." />
        <Enum name="1" start="0b1" description="Transmit ACK/NACK is required." />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="0" start="0b0" description="Slave has not detected a Repeated START condition." />
        <Enum name="1" start="0b1" description="Slave has detected a Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="0" start="0b0" description="Slave has not detected a STOP condition." />
        <Enum name="1" start="0b1" description="Slave has detected a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="0" start="0b0" description="Slave has not detected a bit error." />
        <Enum name="1" start="0b1" description="Slave has detected a bit error." />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="FIFO underflow or overflow not detected." />
        <Enum name="1" start="0b1" description="FIFO underflow or overflow detected." />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="0" start="0b0" description="Have not received ADDR0 matching address." />
        <Enum name="1" start="0b1" description="Have received ADDR0 matching address." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="0" start="0b0" description="Have not received ADDR1 or ADDR0/ADDR1 range matching address." />
        <Enum name="1" start="0b1" description="Have received ADDR1 or ADDR0/ADDR1 range matching address." />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="0" start="0b0" description="Slave has not detected the General Call Address or General Call Address disabled." />
        <Enum name="1" start="0b1" description="Slave has detected the General Call Address." />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="0" start="0b0" description="SMBus Alert Response disabled or not detected." />
        <Enum name="1" start="0b1" description="SMBus Alert Response enabled and detected." />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="0" start="0b0" description="I2C Slave is idle." />
        <Enum name="1" start="0b1" description="I2C Slave is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="0" start="0b0" description="I2C Bus is idle." />
        <Enum name="1" start="0b1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="LPI2C2_SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt enabled." />
        <Enum name="1" start="0b1" description="Interrupt disabled." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="LPI2C2_SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="LPI2C2_SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="0" start="0b0" description="General Call address is disabled." />
        <Enum name="1" start="0b1" description="General call address is enabled." />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="0" start="0b0" description="Disables match on SMBus Alert." />
        <Enum name="1" start="0b1" description="Enables match on SMBus Alert." />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="0" start="0b0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the transmit data register is empty." />
        <Enum name="1" start="0b1" description="Transmit Data Flag will assert whenever the transmit data register is empty." />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="0" start="0b0" description="Reading the receive data register will return receive data and clear the receive data flag." />
        <Enum name="1" start="0b1" description="Reading the receive data register when the address valid flag is set will return the address status register and clear the address valid flag. Reading the receive data register when the address valid flag is clear will return receive data and clear the receive data flag." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="0" start="0b0" description="Slave will end transfer when NACK detected." />
        <Enum name="1" start="0b1" description="Slave will not end transfer when NACK detected." />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="0" start="0b0" description="Disables detection of Hs-mode master code." />
        <Enum name="1" start="0b1" description="Enables detection of Hs-mode master code." />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="000" start="0b000" description="Address match 0 (7-bit)." />
        <Enum name="001" start="0b001" description="Address match 0 (10-bit)." />
        <Enum name="010" start="0b010" description="Address match 0 (7-bit) or Address match 1 (7-bit)." />
        <Enum name="011" start="0b011" description="Address match 0 (10-bit) or Address match 1 (10-bit)." />
        <Enum name="100" start="0b100" description="Address match 0 (7-bit) or Address match 1 (10-bit)." />
        <Enum name="101" start="0b101" description="Address match 0 (10-bit) or Address match 1 (7-bit)." />
        <Enum name="110" start="0b110" description="From Address match 0 (7-bit) to Address match 1 (7-bit)." />
        <Enum name="111" start="0b111" description="From Address match 0 (10-bit) to Address match 1 (10-bit)." />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="LPI2C2_SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="LPI2C2_SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="LPI2C2_SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="0" start="0b0" description="RADDR is valid." />
        <Enum name="1" start="0b1" description="RADDR is not valid." />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="LPI2C2_STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="0" start="0b0" description="Transmit ACK for received word." />
        <Enum name="1" start="0b1" description="Transmit NACK for received word." />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="LPI2C2_STDR" access="WriteOnly" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="LPI2C2_SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="0" start="0b0" description="The Receive Data Register is not empty." />
        <Enum name="1" start="0b1" description="The Receive Data Register is empty." />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="0" start="0b0" description="Indicates this is not the first data word since a (repeated) START or STOP condition." />
        <Enum name="1" start="0b1" description="Indicates this is the first data word since a (repeated) START or STOP condition." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C0" start="0x400C0000" description="The LPI2C Memory Map/Register Definition can be found here.">
    <Register start="+0" size="4" name="LPI2C0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="10" start="0b10" description="Master only with standard feature set." />
        <Enum name="11" start="0b11" description="Master and slave with standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPI2C0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPI2C0_MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="0" start="0b0" description="Master logic is disabled." />
        <Enum name="1" start="0b1" description="Master logic is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Master logic is not reset." />
        <Enum name="1" start="0b1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="0" start="0b0" description="Master is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="Master is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="0" start="0b0" description="Master is disabled in debug mode." />
        <Enum name="1" start="0b1" description="Master is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPI2C0_MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="0" start="0b0" description="Transmit data not requested." />
        <Enum name="1" start="0b1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="0" start="0b0" description="Receive Data is not ready." />
        <Enum name="1" start="0b1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="0" start="0b0" description="Master has not generated a STOP or Repeated START condition." />
        <Enum name="1" start="0b1" description="Master has generated a STOP or Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="0" start="0b0" description="Master has not generated a STOP condition." />
        <Enum name="1" start="0b1" description="Master has generated a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="0" start="0b0" description="Unexpected NACK not detected." />
        <Enum name="1" start="0b1" description="Unexpected NACK was detected." />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="0" start="0b0" description="Master has not lost arbitration." />
        <Enum name="1" start="0b1" description="Master has lost arbitration." />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Master sending or receiving data without START condition." />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="0" start="0b0" description="Pin low timeout has not occurred or is disabled." />
        <Enum name="1" start="0b1" description="Pin low timeout has occurred." />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="0" start="0b0" description="Have not received matching data." />
        <Enum name="1" start="0b1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="0" start="0b0" description="I2C Master is idle." />
        <Enum name="1" start="0b1" description="I2C Master is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="0" start="0b0" description="I2C Bus is idle." />
        <Enum name="1" start="0b1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPI2C0_MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt enabled." />
        <Enum name="1" start="0b1" description="Interrupt disabled." />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPI2C0_MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPI2C0_MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="0" start="0b0" description="Host request input is disabled." />
        <Enum name="1" start="0b1" description="Host request input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="0" start="0b0" description="Active low." />
        <Enum name="1" start="0b1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="0" start="0b0" description="Host request input is pin LPI2C_HREQ." />
        <Enum name="1" start="0b1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="0" start="0b0" description="Circular FIFO is disabled." />
        <Enum name="1" start="0b1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="0" start="0b0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="1" start="0b1" description="Received data is discarded unless the RMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPI2C0_MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="000" start="0b000" description="Divide by 1." />
        <Enum name="001" start="0b001" description="Divide by 2." />
        <Enum name="010" start="0b010" description="Divide by 4." />
        <Enum name="011" start="0b011" description="Divide by 8." />
        <Enum name="100" start="0b100" description="Divide by 16." />
        <Enum name="101" start="0b101" description="Divide by 32." />
        <Enum name="110" start="0b110" description="Divide by 64." />
        <Enum name="111" start="0b111" description="Divide by 128." />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and LPI2C master is busy." />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="When set, the received NACK field is ignored and assumed to be ACK">
        <Enum name="0" start="0b0" description="LPI2C Master will receive ACK and NACK normally." />
        <Enum name="1" start="0b1" description="LPI2C Master will treat a received NACK as if it was an ACK." />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="0" start="0b0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout." />
        <Enum name="1" start="0b1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="000" start="0b000" description="Match disabled." />
        <Enum name="010" start="0b010" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="011" start="0b011" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="100" start="0b100" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="101" start="0b101" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)." />
        <Enum name="110" start="0b110" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)." />
        <Enum name="111" start="0b111" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="000" start="0b000" description="LPI2C configured for 2-pin open drain mode." />
        <Enum name="001" start="0b001" description="LPI2C configured for 2-pin output only mode (ultra-fast mode)." />
        <Enum name="010" start="0b010" description="LPI2C configured for 2-pin push-pull mode." />
        <Enum name="011" start="0b011" description="LPI2C configured for 4-pin push-pull mode." />
        <Enum name="100" start="0b100" description="LPI2C configured for 2-pin open drain mode with separate LPI2C slave." />
        <Enum name="101" start="0b101" description="LPI2C configured for 2-pin output only mode (ultra-fast mode) with separate LPI2C slave." />
        <Enum name="110" start="0b110" description="LPI2C configured for 2-pin push-pull mode with separate LPI2C slave." />
        <Enum name="111" start="0b111" description="LPI2C configured for 4-pin push-pull mode (inverted outputs)." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LPI2C0_MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="LPI2C0_MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="LPI2C0_MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="LPI2C0_MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="LPI2C0_MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPI2C0_MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPI2C0_MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPI2C0_MTDR" access="WriteOnly" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="000" start="0b000" description="Transmit DATA[7:0]." />
        <Enum name="001" start="0b001" description="Receive (DATA[7:0] + 1) bytes." />
        <Enum name="010" start="0b010" description="Generate STOP condition." />
        <Enum name="011" start="0b011" description="Receive and discard (DATA[7:0] + 1) bytes." />
        <Enum name="100" start="0b100" description="Generate (repeated) START and transmit address in DATA[7:0]." />
        <Enum name="101" start="0b101" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="110" start="0b110" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode." />
        <Enum name="111" start="0b111" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="LPI2C0_MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="0" start="0b0" description="Receive FIFO is not empty." />
        <Enum name="1" start="0b1" description="Receive FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="LPI2C0_SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="0" start="0b0" description="Slave mode is disabled." />
        <Enum name="1" start="0b1" description="Slave mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Slave logic is not reset." />
        <Enum name="1" start="0b1" description="Slave logic is reset." />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="0" start="0b0" description="Disable digital filter and output delay counter for slave mode." />
        <Enum name="1" start="0b1" description="Enable digital filter and output delay counter for slave mode." />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="0" start="0b0" description="Filter remains enabled in Doze mode." />
        <Enum name="1" start="0b1" description="Filter is disabled in Doze mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Transmit Data Register is now empty." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Receive Data Register is now empty." />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="LPI2C0_SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="0" start="0b0" description="Transmit data not requested." />
        <Enum name="1" start="0b1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="0" start="0b0" description="Receive Data is not ready." />
        <Enum name="1" start="0b1" description="Receive data is ready." />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="0" start="0b0" description="Address Status Register is not valid." />
        <Enum name="1" start="0b1" description="Address Status Register is valid." />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="0" start="0b0" description="Transmit ACK/NACK is not required." />
        <Enum name="1" start="0b1" description="Transmit ACK/NACK is required." />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="0" start="0b0" description="Slave has not detected a Repeated START condition." />
        <Enum name="1" start="0b1" description="Slave has detected a Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="0" start="0b0" description="Slave has not detected a STOP condition." />
        <Enum name="1" start="0b1" description="Slave has detected a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="0" start="0b0" description="Slave has not detected a bit error." />
        <Enum name="1" start="0b1" description="Slave has detected a bit error." />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="FIFO underflow or overflow not detected." />
        <Enum name="1" start="0b1" description="FIFO underflow or overflow detected." />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="0" start="0b0" description="Have not received ADDR0 matching address." />
        <Enum name="1" start="0b1" description="Have received ADDR0 matching address." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="0" start="0b0" description="Have not received ADDR1 or ADDR0/ADDR1 range matching address." />
        <Enum name="1" start="0b1" description="Have received ADDR1 or ADDR0/ADDR1 range matching address." />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="0" start="0b0" description="Slave has not detected the General Call Address or General Call Address disabled." />
        <Enum name="1" start="0b1" description="Slave has detected the General Call Address." />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="0" start="0b0" description="SMBus Alert Response disabled or not detected." />
        <Enum name="1" start="0b1" description="SMBus Alert Response enabled and detected." />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="0" start="0b0" description="I2C Slave is idle." />
        <Enum name="1" start="0b1" description="I2C Slave is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="0" start="0b0" description="I2C Bus is idle." />
        <Enum name="1" start="0b1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="LPI2C0_SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt enabled." />
        <Enum name="1" start="0b1" description="Interrupt disabled." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="LPI2C0_SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="LPI2C0_SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="0" start="0b0" description="General Call address is disabled." />
        <Enum name="1" start="0b1" description="General call address is enabled." />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="0" start="0b0" description="Disables match on SMBus Alert." />
        <Enum name="1" start="0b1" description="Enables match on SMBus Alert." />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="0" start="0b0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the transmit data register is empty." />
        <Enum name="1" start="0b1" description="Transmit Data Flag will assert whenever the transmit data register is empty." />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="0" start="0b0" description="Reading the receive data register will return receive data and clear the receive data flag." />
        <Enum name="1" start="0b1" description="Reading the receive data register when the address valid flag is set will return the address status register and clear the address valid flag. Reading the receive data register when the address valid flag is clear will return receive data and clear the receive data flag." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="0" start="0b0" description="Slave will end transfer when NACK detected." />
        <Enum name="1" start="0b1" description="Slave will not end transfer when NACK detected." />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="0" start="0b0" description="Disables detection of Hs-mode master code." />
        <Enum name="1" start="0b1" description="Enables detection of Hs-mode master code." />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="000" start="0b000" description="Address match 0 (7-bit)." />
        <Enum name="001" start="0b001" description="Address match 0 (10-bit)." />
        <Enum name="010" start="0b010" description="Address match 0 (7-bit) or Address match 1 (7-bit)." />
        <Enum name="011" start="0b011" description="Address match 0 (10-bit) or Address match 1 (10-bit)." />
        <Enum name="100" start="0b100" description="Address match 0 (7-bit) or Address match 1 (10-bit)." />
        <Enum name="101" start="0b101" description="Address match 0 (10-bit) or Address match 1 (7-bit)." />
        <Enum name="110" start="0b110" description="From Address match 0 (7-bit) to Address match 1 (7-bit)." />
        <Enum name="111" start="0b111" description="From Address match 0 (10-bit) to Address match 1 (10-bit)." />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="LPI2C0_SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="LPI2C0_SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="LPI2C0_SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="0" start="0b0" description="RADDR is valid." />
        <Enum name="1" start="0b1" description="RADDR is not valid." />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="LPI2C0_STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="0" start="0b0" description="Transmit ACK for received word." />
        <Enum name="1" start="0b1" description="Transmit NACK for received word." />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="LPI2C0_STDR" access="WriteOnly" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="LPI2C0_SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="0" start="0b0" description="The Receive Data Register is not empty." />
        <Enum name="1" start="0b1" description="The Receive Data Register is empty." />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="0" start="0b0" description="Indicates this is not the first data word since a (repeated) START or STOP condition." />
        <Enum name="1" start="0b1" description="Indicates this is the first data word since a (repeated) START or STOP condition." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C1" start="0x400C1000" description="The LPI2C Memory Map/Register Definition can be found here.">
    <Register start="+0" size="4" name="LPI2C1_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="10" start="0b10" description="Master only with standard feature set." />
        <Enum name="11" start="0b11" description="Master and slave with standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPI2C1_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="LPI2C1_MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="0" start="0b0" description="Master logic is disabled." />
        <Enum name="1" start="0b1" description="Master logic is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Master logic is not reset." />
        <Enum name="1" start="0b1" description="Master logic is reset." />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="0" start="0b0" description="Master is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="Master is disabled in Doze mode." />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="0" start="0b0" description="Master is disabled in debug mode." />
        <Enum name="1" start="0b1" description="Master is enabled in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Transmit FIFO is reset." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Receive FIFO is reset." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPI2C1_MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="0" start="0b0" description="Transmit data not requested." />
        <Enum name="1" start="0b1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="0" start="0b0" description="Receive Data is not ready." />
        <Enum name="1" start="0b1" description="Receive data is ready." />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="0" start="0b0" description="Master has not generated a STOP or Repeated START condition." />
        <Enum name="1" start="0b1" description="Master has generated a STOP or Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="0" start="0b0" description="Master has not generated a STOP condition." />
        <Enum name="1" start="0b1" description="Master has generated a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="0" start="0b0" description="Unexpected NACK not detected." />
        <Enum name="1" start="0b1" description="Unexpected NACK was detected." />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="0" start="0b0" description="Master has not lost arbitration." />
        <Enum name="1" start="0b1" description="Master has lost arbitration." />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="No error." />
        <Enum name="1" start="0b1" description="Master sending or receiving data without START condition." />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="0" start="0b0" description="Pin low timeout has not occurred or is disabled." />
        <Enum name="1" start="0b1" description="Pin low timeout has occurred." />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="0" start="0b0" description="Have not received matching data." />
        <Enum name="1" start="0b1" description="Have received matching data." />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="0" start="0b0" description="I2C Master is idle." />
        <Enum name="1" start="0b1" description="I2C Master is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="0" start="0b0" description="I2C Bus is idle." />
        <Enum name="1" start="0b1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPI2C1_MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt enabled." />
        <Enum name="1" start="0b1" description="Interrupt disabled." />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPI2C1_MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPI2C1_MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="0" start="0b0" description="Host request input is disabled." />
        <Enum name="1" start="0b1" description="Host request input is enabled." />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="0" start="0b0" description="Active low." />
        <Enum name="1" start="0b1" description="Active high." />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="0" start="0b0" description="Host request input is pin LPI2C_HREQ." />
        <Enum name="1" start="0b1" description="Host request input is input trigger." />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="0" start="0b0" description="Circular FIFO is disabled." />
        <Enum name="1" start="0b1" description="Circular FIFO is enabled." />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="0" start="0b0" description="Received data is stored in the receive FIFO as normal." />
        <Enum name="1" start="0b1" description="Received data is discarded unless the RMF is set." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LPI2C1_MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="000" start="0b000" description="Divide by 1." />
        <Enum name="001" start="0b001" description="Divide by 2." />
        <Enum name="010" start="0b010" description="Divide by 4." />
        <Enum name="011" start="0b011" description="Divide by 8." />
        <Enum name="100" start="0b100" description="Divide by 16." />
        <Enum name="101" start="0b101" description="Divide by 32." />
        <Enum name="110" start="0b110" description="Divide by 64." />
        <Enum name="111" start="0b111" description="Divide by 128." />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and LPI2C master is busy." />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="When set, the received NACK field is ignored and assumed to be ACK">
        <Enum name="0" start="0b0" description="LPI2C Master will receive ACK and NACK normally." />
        <Enum name="1" start="0b1" description="LPI2C Master will treat a received NACK as if it was an ACK." />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="0" start="0b0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout." />
        <Enum name="1" start="0b1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout." />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="000" start="0b000" description="Match disabled." />
        <Enum name="010" start="0b010" description="Match enabled (1st data word equals MATCH0 OR MATCH1)." />
        <Enum name="011" start="0b011" description="Match enabled (any data word equals MATCH0 OR MATCH1)." />
        <Enum name="100" start="0b100" description="Match enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)." />
        <Enum name="101" start="0b101" description="Match enabled (any data word equals MATCH0 AND next data word equals MATCH1)." />
        <Enum name="110" start="0b110" description="Match enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)." />
        <Enum name="111" start="0b111" description="Match enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)." />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="000" start="0b000" description="LPI2C configured for 2-pin open drain mode." />
        <Enum name="001" start="0b001" description="LPI2C configured for 2-pin output only mode (ultra-fast mode)." />
        <Enum name="010" start="0b010" description="LPI2C configured for 2-pin push-pull mode." />
        <Enum name="011" start="0b011" description="LPI2C configured for 4-pin push-pull mode." />
        <Enum name="100" start="0b100" description="LPI2C configured for 2-pin open drain mode with separate LPI2C slave." />
        <Enum name="101" start="0b101" description="LPI2C configured for 2-pin output only mode (ultra-fast mode) with separate LPI2C slave." />
        <Enum name="110" start="0b110" description="LPI2C configured for 2-pin push-pull mode with separate LPI2C slave." />
        <Enum name="111" start="0b111" description="LPI2C configured for 4-pin push-pull mode (inverted outputs)." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LPI2C1_MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="LPI2C1_MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="LPI2C1_MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="LPI2C1_MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="LPI2C1_MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="LPI2C1_MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="8" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="LPI2C1_MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="8" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="LPI2C1_MTDR" access="WriteOnly" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="000" start="0b000" description="Transmit DATA[7:0]." />
        <Enum name="001" start="0b001" description="Receive (DATA[7:0] + 1) bytes." />
        <Enum name="010" start="0b010" description="Generate STOP condition." />
        <Enum name="011" start="0b011" description="Receive and discard (DATA[7:0] + 1) bytes." />
        <Enum name="100" start="0b100" description="Generate (repeated) START and transmit address in DATA[7:0]." />
        <Enum name="101" start="0b101" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="110" start="0b110" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode." />
        <Enum name="111" start="0b111" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="LPI2C1_MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="0" start="0b0" description="Receive FIFO is not empty." />
        <Enum name="1" start="0b1" description="Receive FIFO is empty." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="LPI2C1_SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="0" start="0b0" description="Slave mode is disabled." />
        <Enum name="1" start="0b1" description="Slave mode is enabled." />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Slave logic is not reset." />
        <Enum name="1" start="0b1" description="Slave logic is reset." />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="0" start="0b0" description="Disable digital filter and output delay counter for slave mode." />
        <Enum name="1" start="0b1" description="Enable digital filter and output delay counter for slave mode." />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="0" start="0b0" description="Filter remains enabled in Doze mode." />
        <Enum name="1" start="0b1" description="Filter is disabled in Doze mode." />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Transmit Data Register is now empty." />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Receive Data Register is now empty." />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="LPI2C1_SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="0" start="0b0" description="Transmit data not requested." />
        <Enum name="1" start="0b1" description="Transmit data is requested." />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="0" start="0b0" description="Receive Data is not ready." />
        <Enum name="1" start="0b1" description="Receive data is ready." />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="0" start="0b0" description="Address Status Register is not valid." />
        <Enum name="1" start="0b1" description="Address Status Register is valid." />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="0" start="0b0" description="Transmit ACK/NACK is not required." />
        <Enum name="1" start="0b1" description="Transmit ACK/NACK is required." />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="0" start="0b0" description="Slave has not detected a Repeated START condition." />
        <Enum name="1" start="0b1" description="Slave has detected a Repeated START condition." />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="0" start="0b0" description="Slave has not detected a STOP condition." />
        <Enum name="1" start="0b1" description="Slave has detected a STOP condition." />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="0" start="0b0" description="Slave has not detected a bit error." />
        <Enum name="1" start="0b1" description="Slave has detected a bit error." />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="FIFO underflow or overflow not detected." />
        <Enum name="1" start="0b1" description="FIFO underflow or overflow detected." />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="0" start="0b0" description="Have not received ADDR0 matching address." />
        <Enum name="1" start="0b1" description="Have received ADDR0 matching address." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="0" start="0b0" description="Have not received ADDR1 or ADDR0/ADDR1 range matching address." />
        <Enum name="1" start="0b1" description="Have received ADDR1 or ADDR0/ADDR1 range matching address." />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="0" start="0b0" description="Slave has not detected the General Call Address or General Call Address disabled." />
        <Enum name="1" start="0b1" description="Slave has detected the General Call Address." />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="0" start="0b0" description="SMBus Alert Response disabled or not detected." />
        <Enum name="1" start="0b1" description="SMBus Alert Response enabled and detected." />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="0" start="0b0" description="I2C Slave is idle." />
        <Enum name="1" start="0b1" description="I2C Slave is busy." />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="0" start="0b0" description="I2C Bus is idle." />
        <Enum name="1" start="0b1" description="I2C Bus is busy." />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="LPI2C1_SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt enabled." />
        <Enum name="1" start="0b1" description="Interrupt disabled." />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="LPI2C1_SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="LPI2C1_SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="0" start="0b0" description="Clock stretching disabled." />
        <Enum name="1" start="0b1" description="Clock stretching enabled." />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="0" start="0b0" description="General Call address is disabled." />
        <Enum name="1" start="0b1" description="General call address is enabled." />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="0" start="0b0" description="Disables match on SMBus Alert." />
        <Enum name="1" start="0b1" description="Enables match on SMBus Alert." />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="0" start="0b0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the transmit data register is empty." />
        <Enum name="1" start="0b1" description="Transmit Data Flag will assert whenever the transmit data register is empty." />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="0" start="0b0" description="Reading the receive data register will return receive data and clear the receive data flag." />
        <Enum name="1" start="0b1" description="Reading the receive data register when the address valid flag is set will return the address status register and clear the address valid flag. Reading the receive data register when the address valid flag is clear will return receive data and clear the receive data flag." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="0" start="0b0" description="Slave will end transfer when NACK detected." />
        <Enum name="1" start="0b1" description="Slave will not end transfer when NACK detected." />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="0" start="0b0" description="Disables detection of Hs-mode master code." />
        <Enum name="1" start="0b1" description="Enables detection of Hs-mode master code." />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="000" start="0b000" description="Address match 0 (7-bit)." />
        <Enum name="001" start="0b001" description="Address match 0 (10-bit)." />
        <Enum name="010" start="0b010" description="Address match 0 (7-bit) or Address match 1 (7-bit)." />
        <Enum name="011" start="0b011" description="Address match 0 (10-bit) or Address match 1 (10-bit)." />
        <Enum name="100" start="0b100" description="Address match 0 (7-bit) or Address match 1 (10-bit)." />
        <Enum name="101" start="0b101" description="Address match 0 (10-bit) or Address match 1 (7-bit)." />
        <Enum name="110" start="0b110" description="From Address match 0 (7-bit) to Address match 1 (7-bit)." />
        <Enum name="111" start="0b111" description="From Address match 0 (10-bit) to Address match 1 (10-bit)." />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="LPI2C1_SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="LPI2C1_SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="LPI2C1_SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="0" start="0b0" description="RADDR is valid." />
        <Enum name="1" start="0b1" description="RADDR is not valid." />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="LPI2C1_STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="0" start="0b0" description="Transmit ACK for received word." />
        <Enum name="1" start="0b1" description="Transmit NACK for received word." />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="LPI2C1_STDR" access="WriteOnly" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="LPI2C1_SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="0" start="0b0" description="The Receive Data Register is not empty." />
        <Enum name="1" start="0b1" description="The Receive Data Register is empty." />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="0" start="0b0" description="Indicates this is not the first data word since a (repeated) START or STOP condition." />
        <Enum name="1" start="0b1" description="Indicates this is the first data word since a (repeated) START or STOP condition." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART2" start="0x40046000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART2_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="1" start="0b1" description="Standard feature set." />
        <Enum name="11" start="0b11" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPUART2_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="LPUART2_GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Module is not reset." />
        <Enum name="1" start="0b1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LPUART2_PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="00" start="0b00" description="Input trigger is disabled." />
        <Enum name="01" start="0b01" description="Input trigger is used instead of RXD pin input." />
        <Enum name="10" start="0b10" description="Input trigger is used instead of CTS pin input." />
        <Enum name="11" start="0b11" description="Input trigger is used to modulate the TXD pin output." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART2_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPUART2_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART2_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="LPUART2_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPUART2_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="LPUART2_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS assertion is configured by the RTSWATER field" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LPUART2_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0x33" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="LPUART2_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART0" start="0x400C4000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="1" start="0b1" description="Standard feature set." />
        <Enum name="11" start="0b11" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPUART0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="LPUART0_GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Module is not reset." />
        <Enum name="1" start="0b1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LPUART0_PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="00" start="0b00" description="Input trigger is disabled." />
        <Enum name="01" start="0b01" description="Input trigger is used instead of RXD pin input." />
        <Enum name="10" start="0b10" description="Input trigger is used instead of CTS pin input." />
        <Enum name="11" start="0b11" description="Input trigger is used to modulate the TXD pin output." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART0_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPUART0_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART0_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="LPUART0_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPUART0_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="LPUART0_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS assertion is configured by the RTSWATER field" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LPUART0_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0x33" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="LPUART0_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" start="0x400C5000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART1_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="1" start="0b1" description="Standard feature set." />
        <Enum name="11" start="0b11" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LPUART1_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="LPUART1_GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="Module is not reset." />
        <Enum name="1" start="0b1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LPUART1_PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="00" start="0b00" description="Input trigger is disabled." />
        <Enum name="01" start="0b01" description="Input trigger is used instead of RXD pin input." />
        <Enum name="10" start="0b10" description="Input trigger is used instead of CTS pin input." />
        <Enum name="11" start="0b11" description="Input trigger is used to modulate the TXD pin output." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART1_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="LPUART1_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART1_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="LPUART1_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LPUART1_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="LPUART1_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS assertion is configured by the RTSWATER field" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LPUART1_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0x33" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="LPUART1_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2S0" start="0x4004C000" description="Inter-IC Sound / Synchronous Audio Interface">
    <Register start="+0" size="4" name="I2S0_TCSR" access="Read/Write" description="SAI Transmit Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO watermark has not been reached." />
        <Enum name="1" start="0b1" description="Transmit FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="0" start="0b0" description="No enabled transmit FIFO is empty." />
        <Enum name="1" start="0b1" description="Enabled transmit FIFO is empty." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="Transmit underrun not detected." />
        <Enum name="1" start="0b1" description="Transmit underrun detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="0" start="0b0" description="Sync error not detected." />
        <Enum name="1" start="0b1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="0" start="0b0" description="Start of word not detected." />
        <Enum name="1" start="0b1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="0" start="0b0" description="Transmit bit clock is disabled." />
        <Enum name="1" start="0b1" description="Transmit bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="0" start="0b0" description="Transmitter is disabled in Debug mode, after completing the current frame." />
        <Enum name="1" start="0b1" description="Transmitter is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Transmitter enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter is disabled." />
        <Enum name="1" start="0b1" description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="I2S0_TCR1" access="Read/Write" description="SAI Transmit Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TFW" description="Transmit FIFO Watermark" />
    </Register>
    <Register start="+0x8" size="4" name="I2S0_TCR2" access="Read/Write" description="SAI Transmit Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="0" start="0b0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="0" start="0b0" description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="1" start="0b1" description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="01" start="0b01" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="10" start="0b10" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="11" start="0b11" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="0" start="0b0" description="Use the normal bit clock source." />
        <Enum name="1" start="0b1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="1" name="SYNC0" description="Synchronous Mode">
        <Enum name="00" start="0b00" description="Asynchronous mode." />
        <Enum name="01" start="0b01" description="Synchronous with receiver." />
      </BitField>
      <BitField start="31" size="1" name="SYNC1" description="Synchronous Mode">
        <Enum name="00" start="0b00" description="Asynchronous mode." />
        <Enum name="01" start="0b01" description="Synchronous with receiver." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="I2S0_TCR3" access="Read/Write" description="SAI Transmit Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="1" name="TCE" description="Transmit Channel Enable">
        <Enum name="0" start="0b0" description="Transmit data channel N is disabled." />
        <Enum name="1" start="0b1" description="Transmit data channel N is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="I2S0_TCR4" access="Read/Write" description="SAI Transmit Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="0" start="0b0" description="Frame sync is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Frame sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="0" start="0b0" description="Frame sync is active high." />
        <Enum name="1" start="0b1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="0" start="0b0" description="Internal frame sync is generated continuously." />
        <Enum name="1" start="0b1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB is transmitted first." />
        <Enum name="1" start="0b1" description="MSB is transmitted first." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="4" name="FRSZ" description="Frame size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="00" start="0b00" description="FIFO packing is disabled" />
        <Enum name="10" start="0b10" description="8-bit FIFO packing is enabled" />
        <Enum name="11" start="0b11" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="0" start="0b0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="1" start="0b1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="I2S0_TCR5" access="Read/Write" description="SAI Transmit Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0x20" size="4" name="I2S0_TDR" access="WriteOnly" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x40" size="4" name="I2S0_TFR" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="3" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0x60" size="4" name="I2S0_TMR" access="Read/Write" description="SAI Transmit Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TWM0" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="1" size="1" name="TWM1" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="2" size="1" name="TWM2" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="3" size="1" name="TWM3" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="4" size="1" name="TWM4" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="5" size="1" name="TWM5" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="6" size="1" name="TWM6" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="7" size="1" name="TWM7" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="8" size="1" name="TWM8" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="9" size="1" name="TWM9" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="10" size="1" name="TWM10" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="11" size="1" name="TWM11" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="12" size="1" name="TWM12" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="13" size="1" name="TWM13" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="14" size="1" name="TWM14" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
      <BitField start="15" size="1" name="TWM15" description="Transmit Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="I2S0_RCSR" access="Read/Write" description="SAI Receive Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="0" start="0b0" description="Disables the DMA request." />
        <Enum name="1" start="0b1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the interrupt." />
        <Enum name="1" start="0b1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables interrupt." />
        <Enum name="1" start="0b1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="0" start="0b0" description="Receive FIFO watermark not reached." />
        <Enum name="1" start="0b1" description="Receive FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="0" start="0b0" description="No enabled receive FIFO is full." />
        <Enum name="1" start="0b1" description="Enabled receive FIFO is full." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="0" start="0b0" description="Receive overflow not detected." />
        <Enum name="1" start="0b1" description="Receive overflow detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="0" start="0b0" description="Sync error not detected." />
        <Enum name="1" start="0b1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="0" start="0b0" description="Start of word not detected." />
        <Enum name="1" start="0b1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="0" start="0b0" description="Receive bit clock is disabled." />
        <Enum name="1" start="0b1" description="Receive bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="0" start="0b0" description="Receiver is disabled in Debug mode, after completing the current frame." />
        <Enum name="1" start="0b1" description="Receiver is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="0" start="0b0" description="Receiver disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Receiver enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver is disabled." />
        <Enum name="1" start="0b1" description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="I2S0_RCR1" access="Read/Write" description="SAI Receive Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="RFW" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x88" size="4" name="I2S0_RCR2" access="Read/Write" description="SAI Receive Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="0" start="0b0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="0" start="0b0" description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="1" start="0b1" description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="00" start="0b00" description="Bus Clock selected." />
        <Enum name="01" start="0b01" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="10" start="0b10" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="11" start="0b11" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="0" start="0b0" description="Use the normal bit clock source." />
        <Enum name="1" start="0b1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="1" name="SYNC0" description="Synchronous Mode">
        <Enum name="00" start="0b00" description="Asynchronous mode." />
        <Enum name="01" start="0b01" description="Synchronous with transmitter." />
      </BitField>
      <BitField start="31" size="1" name="SYNC1" description="Synchronous Mode">
        <Enum name="00" start="0b00" description="Asynchronous mode." />
        <Enum name="01" start="0b01" description="Synchronous with transmitter." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="I2S0_RCR3" access="Read/Write" description="SAI Receive Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="1" name="RCE" description="Receive Channel Enable">
        <Enum name="0" start="0b0" description="Receive data channel N is disabled." />
        <Enum name="1" start="0b1" description="Receive data channel N is enabled." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="I2S0_RCR4" access="Read/Write" description="SAI Receive Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="0" start="0b0" description="Frame Sync is generated externally in Slave mode." />
        <Enum name="1" start="0b1" description="Frame Sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="0" start="0b0" description="Frame sync is active high." />
        <Enum name="1" start="0b1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="0" start="0b0" description="Internal frame sync is generated continuously." />
        <Enum name="1" start="0b1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB is received first." />
        <Enum name="1" start="0b1" description="MSB is received first." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="4" name="FRSZ" description="Frame Size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="00" start="0b00" description="FIFO packing is disabled" />
        <Enum name="10" start="0b10" description="8-bit FIFO packing is enabled" />
        <Enum name="11" start="0b11" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="0" start="0b0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="1" start="0b1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="I2S0_RCR5" access="Read/Write" description="SAI Receive Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0xA0" size="4" name="I2S0_RDR" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xC0" size="4" name="I2S0_RFR" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="3" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xE0" size="4" name="I2S0_RMR" access="Read/Write" description="SAI Receive Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RWM0" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="1" size="1" name="RWM1" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="2" size="1" name="RWM2" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="3" size="1" name="RWM3" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="4" size="1" name="RWM4" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="5" size="1" name="RWM5" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="6" size="1" name="RWM6" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="7" size="1" name="RWM7" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="8" size="1" name="RWM8" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="9" size="1" name="RWM9" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="10" size="1" name="RWM10" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="11" size="1" name="RWM11" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="12" size="1" name="RWM12" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="13" size="1" name="RWM13" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="14" size="1" name="RWM14" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
      <BitField start="15" size="1" name="RWM15" description="Receive Word Mask">
        <Enum name="0" start="0b0" description="Word N is enabled." />
        <Enum name="1" start="0b1" description="Word N is masked." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EMVSIM0" start="0x4004E000" description="EMVSIM">
    <Register start="+0" size="4" name="EMVSIM0_VER_ID" access="ReadOnly" description="Version ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VER" description="Version ID of the module" />
    </Register>
    <Register start="+0x4" size="4" name="EMVSIM0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_FIFO_DEPTH" description="Receive FIFO Depth" />
      <BitField start="8" size="8" name="TX_FIFO_DEPTH" description="Transmit FIFO Depth" />
    </Register>
    <Register start="+0x8" size="4" name="EMVSIM0_CLKCFG" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLK_PRSC" description="Clock Prescaler Value">
        <Enum name="10" start="0b10" description="Divide by 2" />
      </BitField>
      <BitField start="8" size="2" name="GPCNT1_CLK_SEL" description="General Purpose Counter 1 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
      <BitField start="10" size="2" name="GPCNT0_CLK_SEL" description="General Purpose Counter 0 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="EMVSIM0_DIVISOR" access="Read/Write" description="Baud Rate Divisor Register" reset_value="0x174" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVISOR_VALUE" description="Divisor (F/D) Value">
        <Enum name="101110100" start="0b101110100" description="Divisor value for F = 372 and D = 1 (default)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="EMVSIM0_CTRL" access="Read/Write" description="Control Register" reset_value="0x1000006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="Inverse Convention">
        <Enum name="0" start="0b0" description="Direction convention transfers enabled (default)" />
        <Enum name="1" start="0b1" description="Inverse convention transfers enabled" />
      </BitField>
      <BitField start="1" size="1" name="ICM" description="Initial Character Mode">
        <Enum name="0" start="0b0" description="Initial Character Mode disabled" />
        <Enum name="1" start="0b1" description="Initial Character Mode enabled (default)" />
      </BitField>
      <BitField start="2" size="1" name="ANACK" description="Auto NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on errors disabled" />
        <Enum name="1" start="0b1" description="NACK generation on errors enabled (default)" />
      </BitField>
      <BitField start="3" size="1" name="ONACK" description="Overrun NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on overrun is disabled (default)" />
        <Enum name="1" start="0b1" description="NACK generation on overrun is enabled" />
      </BitField>
      <BitField start="8" size="1" name="FLSH_RX" description="Flush Receiver Bit">
        <Enum name="0" start="0b0" description="EMV SIM Receiver normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver held in Reset" />
      </BitField>
      <BitField start="9" size="1" name="FLSH_TX" description="Flush Transmitter Bit">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter held in Reset" />
      </BitField>
      <BitField start="10" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="0" start="0b0" description="EMV SIM Normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM held in Reset" />
      </BitField>
      <BitField start="11" size="1" name="KILL_CLOCKS" description="Kill all internal clocks">
        <Enum name="0" start="0b0" description="EMV SIM input clock enabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM input clock is disabled" />
      </BitField>
      <BitField start="12" size="1" name="DOZE_EN" description="Doze Enable">
        <Enum name="0" start="0b0" description="DOZE instruction will gate all internal EMV SIM clocks as well as the Smart Card clock when the transmit FIFO is empty (default)" />
        <Enum name="1" start="0b1" description="DOZE instruction has no effect on EMV SIM module" />
      </BitField>
      <BitField start="13" size="1" name="STOP_EN" description="STOP Enable">
        <Enum name="0" start="0b0" description="STOP instruction shuts down all EMV SIM clocks (default)" />
        <Enum name="1" start="0b1" description="STOP instruction shuts down all clocks except for the Smart Card Clock (SCK) (clock provided to Smart Card)" />
      </BitField>
      <BitField start="16" size="1" name="RCV_EN" description="Receiver Enable">
        <Enum name="0" start="0b0" description="EMV SIM Receiver disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver enabled" />
      </BitField>
      <BitField start="17" size="1" name="XMT_EN" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter enabled" />
      </BitField>
      <BitField start="18" size="1" name="RCVR_11" description="Receiver 11 ETU Mode Enable">
        <Enum name="0" start="0b0" description="Receiver configured for 12 ETU operation mode (default)" />
        <Enum name="1" start="0b1" description="Receiver configured for 11 ETU operation mode" />
      </BitField>
      <BitField start="19" size="1" name="RX_DMA_EN" description="Receive DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Read Request asserted for Receiver (default)" />
        <Enum name="1" start="0b1" description="DMA Read Request asserted for Receiver" />
      </BitField>
      <BitField start="20" size="1" name="TX_DMA_EN" description="Transmit DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Write Request asserted for Transmitter (default)" />
        <Enum name="1" start="0b1" description="DMA Write Request asserted for Transmitter" />
      </BitField>
      <BitField start="24" size="1" name="INV_CRC_VAL" description="Invert bits in the CRC Output Value">
        <Enum name="0" start="0b0" description="Bits in CRC Output value will not be inverted." />
        <Enum name="1" start="0b1" description="Bits in CRC Output value will be inverted. (default)" />
      </BitField>
      <BitField start="25" size="1" name="CRC_OUT_FLIP" description="CRC Output Value Bit Reversal or Flip">
        <Enum name="0" start="0b0" description="Bits within the CRC output bytes will not be reversed i.e. 15:0 will remain 15:0 (default)" />
        <Enum name="1" start="0b1" description="Bits within the CRC output bytes will be reversed i.e. 15:0 will become {8:15,0:7}" />
      </BitField>
      <BitField start="26" size="1" name="CRC_IN_FLIP" description="CRC Input Byte's Bit Reversal or Flip Control">
        <Enum name="0" start="0b0" description="Bits in the input byte will not be reversed (i.e. 7:0 will remain 7:0) before the CRC calculation (default)" />
        <Enum name="1" start="0b1" description="Bits in the input byte will be reversed (i.e. 7:0 will become 0:7) before CRC calculation" />
      </BitField>
      <BitField start="27" size="1" name="CWT_EN" description="Character Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Character Wait time Counter is disabled (default)" />
        <Enum name="1" start="0b1" description="Character Wait time counter is enabled" />
      </BitField>
      <BitField start="28" size="1" name="LRC_EN" description="LRC Enable">
        <Enum name="0" start="0b0" description="8-bit Linear Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="8-bit Linear Redundancy Checking enabled" />
      </BitField>
      <BitField start="29" size="1" name="CRC_EN" description="CRC Enable">
        <Enum name="0" start="0b0" description="16-bit Cyclic Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="16-bit Cyclic Redundancy Checking enabled" />
      </BitField>
      <BitField start="30" size="1" name="XMT_CRC_LRC" description="Transmit CRC or LRC Enable">
        <Enum name="0" start="0b0" description="No CRC or LRC value is transmitted (default)" />
        <Enum name="1" start="0b1" description="Transmit LRC or CRC info when FIFO empties (whichever is enabled)" />
      </BitField>
      <BitField start="31" size="1" name="BWT_EN" description="Block Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Disable BWT, BGT Counters (default)" />
        <Enum name="1" start="0b1" description="Enable BWT, BGT Counters" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="EMVSIM0_INT_MASK" access="Read/Write" description="Interrupt Mask Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RDT_IM" description="Receive Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="RDTF interrupt masked (default)" />
      </BitField>
      <BitField start="1" size="1" name="TC_IM" description="Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="TCF interrupt enabled" />
        <Enum name="1" start="0b1" description="TCF interrupt masked (default)" />
      </BitField>
      <BitField start="2" size="1" name="RFO_IM" description="Receive FIFO Overflow Interrupt Mask">
        <Enum name="0" start="0b0" description="RFO interrupt enabled" />
        <Enum name="1" start="0b1" description="RFO interrupt masked (default)" />
      </BitField>
      <BitField start="3" size="1" name="ETC_IM" description="Early Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="ETC interrupt enabled" />
        <Enum name="1" start="0b1" description="ETC interrupt masked (default)" />
      </BitField>
      <BitField start="4" size="1" name="TFE_IM" description="Transmit FIFO Empty Interrupt Mask">
        <Enum name="0" start="0b0" description="TFE interrupt enabled" />
        <Enum name="1" start="0b1" description="TFE interrupt masked (default)" />
      </BitField>
      <BitField start="5" size="1" name="TNACK_IM" description="Transmit NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TNTE interrupt enabled" />
        <Enum name="1" start="0b1" description="TNTE interrupt masked (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF_IM" description="Transmit FIFO Full Interrupt Mask">
        <Enum name="0" start="0b0" description="TFF interrupt enabled" />
        <Enum name="1" start="0b1" description="TFF interrupt masked (default)" />
      </BitField>
      <BitField start="7" size="1" name="TDT_IM" description="Transmit Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="TDTF interrupt masked (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_IM" description="General Purpose Timer 0 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT0_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT0_TO interrupt masked (default)" />
      </BitField>
      <BitField start="9" size="1" name="CWT_ERR_IM" description="Character Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="CWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="CWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="10" size="1" name="RNACK_IM" description="Receiver NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RTE interrupt enabled" />
        <Enum name="1" start="0b1" description="RTE interrupt masked (default)" />
      </BitField>
      <BitField start="11" size="1" name="BWT_ERR_IM" description="Block Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="BWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="12" size="1" name="BGT_ERR_IM" description="Block Guard Time Error Interrupt">
        <Enum name="0" start="0b0" description="BGT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BGT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="13" size="1" name="GPCNT1_IM" description="General Purpose Counter 1 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT1_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT1_TO interrupt masked (default)" />
      </BitField>
      <BitField start="14" size="1" name="RX_DATA_IM" description="Receive Data Interrupt Mask">
        <Enum name="0" start="0b0" description="RX_DATA interrupt enabled" />
        <Enum name="1" start="0b1" description="RX_DATA interrupt masked (default)" />
      </BitField>
      <BitField start="15" size="1" name="PEF_IM" description="Parity Error Interrupt Mask">
        <Enum name="0" start="0b0" description="PEF interrupt enabled" />
        <Enum name="1" start="0b1" description="PEF interrupt masked (default)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="EMVSIM0_RX_THD" access="Read/Write" description="Receiver Threshold Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RDT" description="Receiver Data Threshold Value" />
      <BitField start="8" size="4" name="RNCK_THD" description="Receiver NACK Threshold Value">
        <Enum name="0" start="0b0000" description="Zero Threshold. RTE will not be set" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="EMVSIM0_TX_THD" access="Read/Write" description="Transmitter Threshold Register" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TDT" description="Transmitter Data Threshold Value" />
      <BitField start="8" size="4" name="TNCK_THD" description="Transmitter NACK Threshold Value">
        <Enum name="0" start="0b0000" description="TNTE will never be set; retransmission after NACK reception is disabled." />
        <Enum name="1" start="0b0001" description="TNTE will be set after 1 nack is received; 0 retransmissions occurs." />
        <Enum name="10" start="0b0010" description="TNTE will be set after 2 nacks are received; at most 1 retransmission occurs." />
        <Enum name="11" start="0b0011" description="TNTE will be set after 3 nacks are received; at most 2 retransmissions occurs." />
        <Enum name="1111" start="0b1111" description="TNTE will be set after 15 nacks are received; at most 14 retransmissions occurs." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="EMVSIM0_RX_STATUS" access="Read/Write" description="Receive Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RFO" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No overrun error has occurred (default)" />
        <Enum name="1" start="0b1" description="A byte was received when the received FIFO was already full" />
      </BitField>
      <BitField start="4" size="1" name="RX_DATA" description="Receive Data Interrupt Flag">
        <Enum name="0" start="0b0" description="No new byte is received" />
        <Enum name="1" start="0b1" description="New byte is received ans stored in Receive FIFO" />
      </BitField>
      <BitField start="5" size="1" name="RDTF" description="Receive Data Threshold Interrupt Flag">
        <Enum name="0" start="0b0" description="Number of unread bytes in receive FIFO less than the value set by RDT[3:0] (default)." />
        <Enum name="1" start="0b1" description="Number of unread bytes in receive FIFO greater or than equal to value set by RDT[3:0]." />
      </BitField>
      <BitField start="6" size="1" name="LRC_OK" description="LRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current LRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated LRC value matches the expected result (i.e. zero)." />
      </BitField>
      <BitField start="7" size="1" name="CRC_OK" description="CRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current CRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated CRC value matches the expected result." />
      </BitField>
      <BitField start="8" size="1" name="CWT_ERR" description="Character Wait Time Error Flag">
        <Enum name="0" start="0b0" description="No CWT violation has occurred (default)." />
        <Enum name="1" start="0b1" description="Time between two consecutive characters has exceeded the value in CHAR_WAIT." />
      </BitField>
      <BitField start="9" size="1" name="RTE" description="Received NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Number of NACKs generated by the receiver is less than the value programmed in RTH[3:0]" />
        <Enum name="1" start="0b1" description="Number of NACKs generated by the receiver is equal to the value programmed in RTH[3:0]" />
      </BitField>
      <BitField start="10" size="1" name="BWT_ERR" description="Block Wait Time Error Flag">
        <Enum name="0" start="0b0" description="Block wait time not exceeded" />
        <Enum name="1" start="0b1" description="Block wait time was exceeded" />
      </BitField>
      <BitField start="11" size="1" name="BGT_ERR" description="Block Guard Time Error Flag">
        <Enum name="0" start="0b0" description="Block guard time was sufficient" />
        <Enum name="1" start="0b1" description="Block guard time was too small" />
      </BitField>
      <BitField start="12" size="1" name="PEF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected" />
        <Enum name="1" start="0b1" description="Parity error detected" />
      </BitField>
      <BitField start="13" size="1" name="FEF" description="Frame Error Flag">
        <Enum name="0" start="0b0" description="No frame error detected" />
        <Enum name="1" start="0b1" description="Frame error detected" />
      </BitField>
      <BitField start="16" size="2" name="RX_WPTR" description="Receive FIFO Write Pointer Value" />
      <BitField start="22" size="3" name="RX_CNT" description="Receive FIFO Byte Count">
        <Enum name="0" start="0b000" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="EMVSIM0_TX_STATUS" access="Read/Write" description="Transmitter Status Register" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TNTE" description="Transmit NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Transmit NACK threshold has not been reached (default)" />
        <Enum name="1" start="0b1" description="Transmit NACK threshold reached; transmitter frozen" />
      </BitField>
      <BitField start="3" size="1" name="TFE" description="Transmit FIFO Empty Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO is not empty" />
        <Enum name="1" start="0b1" description="Transmit FIFO is empty (default)" />
      </BitField>
      <BitField start="4" size="1" name="ETCF" description="Early Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="5" size="1" name="TCF" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF" description="Transmit FIFO Full Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO Full condition has not occurred (default)" />
        <Enum name="1" start="0b1" description="A Transmit FIFO Full condition has occurred" />
      </BitField>
      <BitField start="7" size="1" name="TDTF" description="Transmit Data Threshold Flag">
        <Enum name="0" start="0b0" description="Number of bytes in FIFO is greater than TDT[3:0], or bit has been cleared" />
        <Enum name="1" start="0b1" description="Number of bytes in FIFO is less than or equal to TDT[3:0] (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_TO" description="General Purpose Counter 0 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT0_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT0_VAL value" />
      </BitField>
      <BitField start="9" size="1" name="GPCNT1_TO" description="General Purpose Counter 1 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT1_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT1_VAL value" />
      </BitField>
      <BitField start="16" size="2" name="TX_RPTR" description="Transmit FIFO Read Pointer" />
      <BitField start="22" size="3" name="TX_CNT" description="Transmit FIFO Byte Count">
        <Enum name="0" start="0b000" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="EMVSIM0_PCSR" access="Read/Write" description="Port Control and Status Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SAPD" description="Auto Power Down Enable">
        <Enum name="0" start="0b0" description="Auto power down disabled (default)" />
        <Enum name="1" start="0b1" description="Auto power down enabled" />
      </BitField>
      <BitField start="1" size="1" name="SVCC_EN" description="Vcc Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Voltage disabled (default)" />
        <Enum name="1" start="0b1" description="Smart Card Voltage enabled" />
      </BitField>
      <BitField start="2" size="1" name="VCCENP" description="VCC Enable Polarity Control">
        <Enum name="0" start="0b0" description="VCC_EN is active high. Polarity of SVCC_EN is unchanged." />
        <Enum name="1" start="0b1" description="VCC_EN is active low. Polarity of SVCC_EN is inverted." />
      </BitField>
      <BitField start="3" size="1" name="SRST" description="Reset to Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Reset is asserted (default)" />
        <Enum name="1" start="0b1" description="Smart Card Reset is de-asserted" />
      </BitField>
      <BitField start="4" size="1" name="SCEN" description="Clock Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Clock Disabled" />
        <Enum name="1" start="0b1" description="Smart Card Clock Enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCSP" description="Smart Card Clock Stop Polarity">
        <Enum name="0" start="0b0" description="Clock is logic 0 when stopped by SCEN" />
        <Enum name="1" start="0b1" description="Clock is logic 1 when stopped by SCEN" />
      </BitField>
      <BitField start="7" size="1" name="SPD" description="Auto Power Down Control">
        <Enum name="0" start="0b0" description="No effect (default)" />
        <Enum name="1" start="0b1" description="Start Auto Powerdown or Power Down is in progress" />
      </BitField>
      <BitField start="24" size="1" name="SPDIM" description="Smart Card Presence Detect Interrupt Mask">
        <Enum name="0" start="0b0" description="SIM presence detect interrupt is enabled" />
        <Enum name="1" start="0b1" description="SIM presence detect interrupt is masked (default)" />
      </BitField>
      <BitField start="25" size="1" name="SPDIF" description="Smart Card Presence Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No insertion or removal of Smart Card detected on Port (default)" />
        <Enum name="1" start="0b1" description="Insertion or removal of Smart Card detected on Port" />
      </BitField>
      <BitField start="26" size="1" name="SPDP" description="Smart Card Presence Detect Pin Status">
        <Enum name="0" start="0b0" description="SIM Presence Detect pin is logic low" />
        <Enum name="1" start="0b1" description="SIM Presence Detectpin is logic high" />
      </BitField>
      <BitField start="27" size="1" name="SPDES" description="SIM Presence Detect Edge Select">
        <Enum name="0" start="0b0" description="Falling edge on the pin (default)" />
        <Enum name="1" start="0b1" description="Rising edge on the pin" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="EMVSIM0_RX_BUF" access="ReadOnly" description="Receive Data Read Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_BYTE" description="Receive Data Byte Read" />
    </Register>
    <Register start="+0x30" size="4" name="EMVSIM0_TX_BUF" access="Read/Write" description="Transmit Data Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_BYTE" description="Transmit Data Byte" />
    </Register>
    <Register start="+0x34" size="4" name="EMVSIM0_TX_GETU" access="Read/Write" description="Transmitter Guard ETU Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GETU" description="Transmitter Guard Time Value in ETU">
        <Enum name="0" start="0b0" description="no additional ETUs inserted (default)" />
        <Enum name="1" start="0b1" description="1 additional ETU inserted" />
        <Enum name="11111110" start="0b11111110" description="254 additional ETUs inserted" />
        <Enum name="11111111" start="0b11111111" description="Subtracts one ETU by reducing the number of STOP bits from two to one" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="EMVSIM0_CWT_VAL" access="Read/Write" description="Character Wait Time Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CWT" description="Character Wait Time Value" />
    </Register>
    <Register start="+0x3C" size="4" name="EMVSIM0_BWT_VAL" access="Read/Write" description="Block Wait Time Value Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BWT" description="Block Wait Time Value" />
    </Register>
    <Register start="+0x40" size="4" name="EMVSIM0_BGT_VAL" access="Read/Write" description="Block Guard Time Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BGT" description="Block Guard Time Value" />
    </Register>
    <Register start="+0x44" size="4" name="EMVSIM0_GPCNT0_VAL" access="Read/Write" description="General Purpose Counter 0 Timeout Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT0" description="General Purpose Counter 0 Timeout Value" />
    </Register>
    <Register start="+0x48" size="4" name="EMVSIM0_GPCNT1_VAL" access="Read/Write" description="General Purpose Counter 1 Timeout Value" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT1" description="General Purpose Counter 1 Timeout Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USB0" start="0x40055000" description="Universal Serial Bus, OTG Capable Controller">
    <Register start="+0" size="1" name="USB0_PERID" access="ReadOnly" description="Peripheral ID register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="6" name="ID" description="Peripheral Identification" />
    </Register>
    <Register start="+0x4" size="1" name="USB0_IDCOMP" access="ReadOnly" description="Peripheral ID Complement register" reset_value="0xFB" reset_mask="0xFF">
      <BitField start="0" size="6" name="NID" description="Ones' complement of PERID[ID] bits." />
    </Register>
    <Register start="+0x8" size="1" name="USB0_REV" access="ReadOnly" description="Peripheral Revision register" reset_value="0x33" reset_mask="0xFF">
      <BitField start="0" size="8" name="REV" description="Revision" />
    </Register>
    <Register start="+0xC" size="1" name="USB0_ADDINFO" access="ReadOnly" description="Peripheral Additional Info register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="IEHOST" description="This bit is set if host mode is enabled." />
    </Register>
    <Register start="+0x10" size="1" name="USB0_OTGISTAT" access="Read/Write" description="OTG Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="LINE_STATE_CHG" description="This interrupt is set when the USB line state (CTL[SE0] and CTL[JSTATE] bits) are stable without change for 1 millisecond, and the value of the line state is different from the last time when the line state was stable" />
      <BitField start="6" size="1" name="ONEMSEC" description="This bit is set when the 1 millisecond timer expires" />
    </Register>
    <Register start="+0x14" size="1" name="USB0_OTGICR" access="Read/Write" description="OTG Interrupt Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="LINESTATEEN" description="Line State Change Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the LINE_STAT_CHG interrupt." />
        <Enum name="1" start="0b1" description="Enables the LINE_STAT_CHG interrupt." />
      </BitField>
      <BitField start="6" size="1" name="ONEMSECEN" description="One Millisecond Interrupt Enable">
        <Enum name="0" start="0b0" description="Diables the 1ms timer interrupt." />
        <Enum name="1" start="0b1" description="Enables the 1ms timer interrupt." />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="USB0_OTGSTAT" access="Read/Write" description="OTG Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="LINESTATESTABLE" description="Indicates that the internal signals that control the LINE_STATE_CHG field of OTGISTAT are stable for at least 1 ms">
        <Enum name="0" start="0b0" description="The LINE_STAT_CHG bit is not yet stable." />
        <Enum name="1" start="0b1" description="The LINE_STAT_CHG bit has been debounced and is stable." />
      </BitField>
      <BitField start="6" size="1" name="ONEMSECEN" description="This bit is reserved for the 1ms count, but it is not useful to software." />
    </Register>
    <Register start="+0x1C" size="1" name="USB0_OTGCTL" access="Read/Write" description="OTG Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="2" size="1" name="OTGEN" description="On-The-Go pullup/pulldown resistor enable">
        <Enum name="0" start="0b0" description="If USB_EN is 1 and HOST_MODE is 0 in the Control Register (CTL), then the D+ Data Line pull-up resistors are enabled. If HOST_MODE is 1 the D+ and D- Data Line pull-down resistors are engaged." />
        <Enum name="1" start="0b1" description="The pull-up and pull-down controls in this register are used." />
      </BitField>
      <BitField start="4" size="1" name="DMLOW" description="D- Data Line pull-down resistor enable">
        <Enum name="0" start="0b0" description="D- pulldown resistor is not enabled." />
        <Enum name="1" start="0b1" description="D- pulldown resistor is enabled." />
      </BitField>
      <BitField start="5" size="1" name="DPLOW" description="D+ Data Line pull-down resistor enable">
        <Enum name="0" start="0b0" description="D+ pulldown resistor is not enabled." />
        <Enum name="1" start="0b1" description="D+ pulldown resistor is enabled." />
      </BitField>
      <BitField start="7" size="1" name="DPHIGH" description="D+ Data Line pullup resistor enable">
        <Enum name="0" start="0b0" description="D+ pullup resistor is not enabled" />
        <Enum name="1" start="0b1" description="D+ pullup resistor is enabled" />
      </BitField>
    </Register>
    <Register start="+0x80" size="1" name="USB0_ISTAT" access="Read/Write" description="Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRST" description="This bit is set when the USB Module has decoded a valid USB reset" />
      <BitField start="1" size="1" name="ERROR" description="This bit is set when any of the error conditions within Error Interrupt Status (ERRSTAT) register occur" />
      <BitField start="2" size="1" name="SOFTOK" description="This bit is set when the USB Module receives a Start Of Frame (SOF) token" />
      <BitField start="3" size="1" name="TOKDNE" description="This bit is set when the current token being processed has completed" />
      <BitField start="4" size="1" name="SLEEP" description="This bit is set when the USB Module detects a constant idle on the USB bus for 3 ms" />
      <BitField start="5" size="1" name="RESUME" description="This bit is set when a K-state is observed on the DP/DM signals for 2" />
      <BitField start="6" size="1" name="ATTACH" description="Attach Interrupt">
        <Enum name="0" start="0b0" description="No Attach is detected since the last time the ATTACH bit was cleared." />
        <Enum name="1" start="0b1" description="A peripheral is now present and must be configured (a stable non-SE0 state is detected for more than 2.5 us)." />
      </BitField>
      <BitField start="7" size="1" name="STALL" description="Stall Interrupt" />
    </Register>
    <Register start="+0x84" size="1" name="USB0_INTEN" access="Read/Write" description="Interrupt Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRSTEN" description="USBRST Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the USBRST interrupt." />
        <Enum name="1" start="0b1" description="Enables the USBRST interrupt." />
      </BitField>
      <BitField start="1" size="1" name="ERROREN" description="ERROR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the ERROR interrupt." />
        <Enum name="1" start="0b1" description="Enables the ERROR interrupt." />
      </BitField>
      <BitField start="2" size="1" name="SOFTOKEN" description="SOFTOK Interrupt Enable">
        <Enum name="0" start="0b0" description="Disbles the SOFTOK interrupt." />
        <Enum name="1" start="0b1" description="Enables the SOFTOK interrupt." />
      </BitField>
      <BitField start="3" size="1" name="TOKDNEEN" description="TOKDNE Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the TOKDNE interrupt." />
        <Enum name="1" start="0b1" description="Enables the TOKDNE interrupt." />
      </BitField>
      <BitField start="4" size="1" name="SLEEPEN" description="SLEEP Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the SLEEP interrupt." />
        <Enum name="1" start="0b1" description="Enables the SLEEP interrupt." />
      </BitField>
      <BitField start="5" size="1" name="RESUMEEN" description="RESUME Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the RESUME interrupt." />
        <Enum name="1" start="0b1" description="Enables the RESUME interrupt." />
      </BitField>
      <BitField start="6" size="1" name="ATTACHEN" description="ATTACH Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the ATTACH interrupt." />
        <Enum name="1" start="0b1" description="Enables the ATTACH interrupt." />
      </BitField>
      <BitField start="7" size="1" name="STALLEN" description="STALL Interrupt Enable">
        <Enum name="0" start="0b0" description="Diasbles the STALL interrupt." />
        <Enum name="1" start="0b1" description="Enables the STALL interrupt." />
      </BitField>
    </Register>
    <Register start="+0x88" size="1" name="USB0_ERRSTAT" access="Read/Write" description="Error Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERR" description="This bit is set when the PID check field fails." />
      <BitField start="1" size="1" name="CRC5EOF" description="This error interrupt has two functions" />
      <BitField start="2" size="1" name="CRC16" description="This bit is set when a data packet is rejected due to a CRC16 error." />
      <BitField start="3" size="1" name="DFN8" description="This bit is set if the data field received was not 8 bits in length" />
      <BitField start="4" size="1" name="BTOERR" description="This bit is set when a bus turnaround timeout error occurs" />
      <BitField start="5" size="1" name="DMAERR" description="This bit is set if the USB Module has requested a DMA access to read a new BDT but has not been given the bus before it needs to receive or transmit data" />
      <BitField start="6" size="1" name="OWNERR" description="This field is valid when the USB Module is operating in peripheral mode (CTL[HOSTMODEEN]=0)" />
      <BitField start="7" size="1" name="BTSERR" description="This bit is set when a bit stuff error is detected" />
    </Register>
    <Register start="+0x8C" size="1" name="USB0_ERREN" access="Read/Write" description="Error Interrupt Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERREN" description="PIDERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the PIDERR interrupt." />
        <Enum name="1" start="0b1" description="Enters the PIDERR interrupt." />
      </BitField>
      <BitField start="1" size="1" name="CRC5EOFEN" description="CRC5/EOF Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the CRC5/EOF interrupt." />
        <Enum name="1" start="0b1" description="Enables the CRC5/EOF interrupt." />
      </BitField>
      <BitField start="2" size="1" name="CRC16EN" description="CRC16 Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the CRC16 interrupt." />
        <Enum name="1" start="0b1" description="Enables the CRC16 interrupt." />
      </BitField>
      <BitField start="3" size="1" name="DFN8EN" description="DFN8 Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the DFN8 interrupt." />
        <Enum name="1" start="0b1" description="Enables the DFN8 interrupt." />
      </BitField>
      <BitField start="4" size="1" name="BTOERREN" description="BTOERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the BTOERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the BTOERR interrupt." />
      </BitField>
      <BitField start="5" size="1" name="DMAERREN" description="DMAERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the DMAERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the DMAERR interrupt." />
      </BitField>
      <BitField start="6" size="1" name="OWNERREN" description="OWNERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the OWNERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the OWNERR interrupt." />
      </BitField>
      <BitField start="7" size="1" name="BTSERREN" description="BTSERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the BTSERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the BTSERR interrupt." />
      </BitField>
    </Register>
    <Register start="+0x90" size="1" name="USB0_STAT" access="ReadOnly" description="Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="2" size="1" name="ODD" description="This bit is set if the last buffer descriptor updated was in the odd bank of the BDT." />
      <BitField start="3" size="1" name="TX" description="Transmit Indicator">
        <Enum name="0" start="0b0" description="The most recent transaction was a receive operation." />
        <Enum name="1" start="0b1" description="The most recent transaction was a transmit operation." />
      </BitField>
      <BitField start="4" size="4" name="ENDP" description="This four-bit field encodes the endpoint address that received or transmitted the previous token" />
    </Register>
    <Register start="+0x94" size="1" name="USB0_CTL" access="Read/Write" description="Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBENSOFEN" description="USB Enable">
        <Enum name="0" start="0b0" description="Disables the USB Module." />
        <Enum name="1" start="0b1" description="Enables the USB Module." />
      </BitField>
      <BitField start="1" size="1" name="ODDRST" description="Setting this bit to 1 resets all the BDT ODD ping/pong fields to 0, which then specifies the EVEN BDT bank" />
      <BitField start="2" size="1" name="RESUME" description="When set to 1 this bit enables the USB Module to execute resume signaling" />
      <BitField start="3" size="1" name="HOSTMODEEN" description="When set to 1, this bit enables the USB Module to operate in Host mode" />
      <BitField start="4" size="1" name="RESET" description="Setting this bit enables the USB Module to generate USB reset signaling" />
      <BitField start="5" size="1" name="TXSUSPENDTOKENBUSY" description="In Host mode, TOKEN_BUSY is set when the USB module is busy executing a USB token" />
      <BitField start="6" size="1" name="SE0" description="Live USB Single Ended Zero signal" />
      <BitField start="7" size="1" name="JSTATE" description="Live USB differential receiver JSTATE signal" />
    </Register>
    <Register start="+0x98" size="1" name="USB0_ADDR" access="Read/Write" description="Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="7" name="ADDR" description="USB Address" />
      <BitField start="7" size="1" name="LSEN" description="Low Speed Enable bit" />
    </Register>
    <Register start="+0x9C" size="1" name="USB0_BDTPAGE1" access="Read/Write" description="BDT Page register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="BDTBA" description="Provides address bits 15 through 9 of the BDT base address." />
    </Register>
    <Register start="+0xA0" size="1" name="USB0_FRMNUML" access="Read/Write" description="Frame Number register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FRM" description="This 8-bit field and the 3-bit field in the Frame Number Register High are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory" />
    </Register>
    <Register start="+0xA4" size="1" name="USB0_FRMNUMH" access="Read/Write" description="Frame Number register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="FRM" description="This 3-bit field and the 8-bit field in the Frame Number Register Low are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory" />
    </Register>
    <Register start="+0xA8" size="1" name="USB0_TOKEN" access="Read/Write" description="Token register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="TOKENENDPT" description="Holds the Endpoint address for the token command" />
      <BitField start="4" size="4" name="TOKENPID" description="Contains the token type executed by the USB module.">
        <Enum name="0001" start="0b0001" description="OUT Token. USB Module performs an OUT (TX) transaction." />
        <Enum name="1001" start="0b1001" description="IN Token. USB Module performs an In (RX) transaction." />
        <Enum name="1101" start="0b1101" description="SETUP Token. USB Module performs a SETUP (TX) transaction" />
      </BitField>
    </Register>
    <Register start="+0xAC" size="1" name="USB0_SOFTHLD" access="Read/Write" description="SOF Threshold register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CNT" description="Represents the SOF count threshold in byte times when SOFDYNTHLD=0 or 8 byte times when SOFDYNTHLD=1" />
    </Register>
    <Register start="+0xB0" size="1" name="USB0_BDTPAGE2" access="Read/Write" description="BDT Page Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA" description="Provides address bits 23 through 16 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory" />
    </Register>
    <Register start="+0xB4" size="1" name="USB0_BDTPAGE3" access="Read/Write" description="BDT Page Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA" description="Provides address bits 31 through 24 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory" />
    </Register>
    <Register start="+0xC0+0" size="1" name="USB0_ENDPT0" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+4" size="1" name="USB0_ENDPT1" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+8" size="1" name="USB0_ENDPT2" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+12" size="1" name="USB0_ENDPT3" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+16" size="1" name="USB0_ENDPT4" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+20" size="1" name="USB0_ENDPT5" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+24" size="1" name="USB0_ENDPT6" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+28" size="1" name="USB0_ENDPT7" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+32" size="1" name="USB0_ENDPT8" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+36" size="1" name="USB0_ENDPT9" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+40" size="1" name="USB0_ENDPT10" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+44" size="1" name="USB0_ENDPT11" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+48" size="1" name="USB0_ENDPT12" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+52" size="1" name="USB0_ENDPT13" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+56" size="1" name="USB0_ENDPT14" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+60" size="1" name="USB0_ENDPT15" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0x100" size="1" name="USB0_USBCTRL" access="Read/Write" description="USB Control register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="4" size="1" name="UARTSEL" description="Selects USB signals to be used as UART signals.">
        <Enum name="0" start="0b0" description="USB signals not used as UART signals." />
        <Enum name="1" start="0b1" description="USB signals used as UART signals." />
      </BitField>
      <BitField start="5" size="1" name="UARTCHLS" description="UART Signal Channel Select">
        <Enum name="0" start="0b0" description="USB DP/DM signals used as UART TX/RX." />
        <Enum name="1" start="0b1" description="USB DP/DM signals used as UART RX/TX." />
      </BitField>
      <BitField start="6" size="1" name="PDE" description="Enables the weak pulldowns on the USB transceiver.">
        <Enum name="0" start="0b0" description="Weak pulldowns are disabled on D+ and D-." />
        <Enum name="1" start="0b1" description="Weak pulldowns are enabled on D+ and D-." />
      </BitField>
      <BitField start="7" size="1" name="SUSP" description="Places the USB transceiver into the suspend state.">
        <Enum name="0" start="0b0" description="USB transceiver is not in suspend state." />
        <Enum name="1" start="0b1" description="USB transceiver is in suspend state." />
      </BitField>
    </Register>
    <Register start="+0x104" size="1" name="USB0_OBSERVE" access="ReadOnly" description="USB OTG Observe register" reset_value="0x50" reset_mask="0xFF">
      <BitField start="4" size="1" name="DMPD" description="Provides observability of the D- Pulldown enable at the USB transceiver.">
        <Enum name="0" start="0b0" description="D- pulldown disabled." />
        <Enum name="1" start="0b1" description="D- pulldown enabled." />
      </BitField>
      <BitField start="6" size="1" name="DPPD" description="Provides observability of the D+ Pulldown enable at the USB transceiver.">
        <Enum name="0" start="0b0" description="D+ pulldown disabled." />
        <Enum name="1" start="0b1" description="D+ pulldown enabled." />
      </BitField>
      <BitField start="7" size="1" name="DPPU" description="Provides observability of the D+ Pullup enable at the USB transceiver.">
        <Enum name="0" start="0b0" description="D+ pullup disabled." />
        <Enum name="1" start="0b1" description="D+ pullup enabled." />
      </BitField>
    </Register>
    <Register start="+0x108" size="1" name="USB0_CONTROL" access="Read/Write" description="USB OTG Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="DPPULLUPNONOTG" description="Provides control of the DP Pullup in USBOTG, if USB is configured in non-OTG device mode.">
        <Enum name="0" start="0b0" description="DP Pullup in non-OTG device mode is not enabled." />
        <Enum name="1" start="0b1" description="DP Pullup in non-OTG device mode is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10C" size="1" name="USB0_USBTRC0" access="Read/Write" description="USB Transceiver Control register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USB_RESUME_INT" description="USB Asynchronous Interrupt">
        <Enum name="0" start="0b0" description="No interrupt was generated." />
        <Enum name="1" start="0b1" description="Interrupt was generated because of the USB asynchronous interrupt." />
      </BitField>
      <BitField start="1" size="1" name="SYNC_DET" description="Synchronous USB Interrupt Detect">
        <Enum name="0" start="0b0" description="Synchronous interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Synchronous interrupt has been detected." />
      </BitField>
      <BitField start="2" size="1" name="USB_CLK_RECOVERY_INT" description="Combined USB Clock Recovery interrupt status" />
      <BitField start="3" size="1" name="VREDG_DET" description="VREGIN Rising Edge Interrupt Detect">
        <Enum name="0" start="0b0" description="VREGIN rising edge interrupt has not been detected." />
        <Enum name="1" start="0b1" description="VREGIN rising edge interrupt has been detected." />
      </BitField>
      <BitField start="4" size="1" name="VFEDG_DET" description="VREGIN Falling Edge Interrupt Detect">
        <Enum name="0" start="0b0" description="VREGIN falling edge interrupt has not been detected." />
        <Enum name="1" start="0b1" description="VREGIN falling edge interrupt has been detected." />
      </BitField>
      <BitField start="5" size="1" name="USBRESMEN" description="Asynchronous Resume Interrupt Enable">
        <Enum name="0" start="0b0" description="USB asynchronous wakeup from suspend mode disabled." />
        <Enum name="1" start="0b1" description="USB asynchronous wakeup from suspend mode enabled. The asynchronous resume interrupt differs from the synchronous resume interrupt in that it asynchronously detects K-state using the unfiltered state of the D+ and D- pins. This interrupt should only be enabled when the Transceiver is suspended." />
      </BitField>
      <BitField start="7" size="1" name="USBRESET" description="USB Reset">
        <Enum name="0" start="0b0" description="Normal USB module operation." />
        <Enum name="1" start="0b1" description="Returns the USB module to its reset state." />
      </BitField>
    </Register>
    <Register start="+0x114" size="1" name="USB0_USBFRMADJUST" access="Read/Write" description="Frame Adjust Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ADJ" description="Frame Adjustment" />
    </Register>
    <Register start="+0x12C" size="1" name="USB0_MISCCTRL" access="Read/Write" description="Miscellaneous Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SOFDYNTHLD" description="Dynamic SOF Threshold Compare mode">
        <Enum name="0" start="0b0" description="SOF_TOK interrupt is set when byte times SOF threshold is reached." />
        <Enum name="1" start="0b1" description="SOF_TOK interrupt is set when 8 byte times SOF threshold is reached or overstepped." />
      </BitField>
      <BitField start="1" size="1" name="SOFBUSSET" description="SOF_TOK Interrupt Generation Mode Select">
        <Enum name="0" start="0b0" description="SOF_TOK interrupt is set according to SOF threshold value." />
        <Enum name="1" start="0b1" description="SOF_TOK interrupt is set when SOF counter reaches 0." />
      </BitField>
      <BitField start="2" size="1" name="OWNERRISODIS" description="OWN Error Detect for ISO IN / ISO OUT Disable">
        <Enum name="0" start="0b0" description="OWN error detect for ISO IN / ISO OUT is not disabled." />
        <Enum name="1" start="0b1" description="OWN error detect for ISO IN / ISO OUT is disabled." />
      </BitField>
      <BitField start="3" size="1" name="VREDG_EN" description="VREGIN Rising Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="VREGIN rising edge interrupt disabled." />
        <Enum name="1" start="0b1" description="VREGIN rising edge interrupt enabled." />
      </BitField>
      <BitField start="4" size="1" name="VFEDG_EN" description="VREGIN Falling Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="VREGIN falling edge interrupt disabled." />
        <Enum name="1" start="0b1" description="VREGIN falling edge interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x140" size="1" name="USB0_CLK_RECOVER_CTRL" access="Read/Write" description="USB Clock recovery control" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RESTART_IFRTRIM_EN" description="Restart from IFR trim value">
        <Enum name="0" start="0b0" description="Trim fine adjustment always works based on the previous updated trim fine value (default)" />
        <Enum name="1" start="0b1" description="Trim fine restarts from the IFR trim value whenever bus_reset/bus_resume is detected or module enable is desasserted" />
      </BitField>
      <BitField start="6" size="1" name="RESET_RESUME_ROUGH_EN" description="Reset/resume to rough phase enable">
        <Enum name="0" start="0b0" description="Always works in tracking phase after the first time rough to track transition (default)" />
        <Enum name="1" start="0b1" description="Go back to rough stage whenever bus reset or bus resume occurs" />
      </BitField>
      <BitField start="7" size="1" name="CLOCK_RECOVER_EN" description="Crystal-less USB enable">
        <Enum name="0" start="0b0" description="Disable clock recovery block (default)" />
        <Enum name="1" start="0b1" description="Enable clock recovery block" />
      </BitField>
    </Register>
    <Register start="+0x154" size="1" name="USB0_CLK_RECOVER_INT_EN" access="Read/Write" description="Clock recovery combined interrupt enable" reset_value="0x10" reset_mask="0xFF">
      <BitField start="4" size="1" name="OVF_ERROR_EN" description="Determines whether OVF_ERROR condition signal is used in generation of USB_CLK_RECOVERY_INT.">
        <Enum name="0" start="0b0" description="The interrupt will be masked" />
        <Enum name="1" start="0b1" description="The interrupt will be enabled (default)" />
      </BitField>
    </Register>
    <Register start="+0x15C" size="1" name="USB0_CLK_RECOVER_INT_STATUS" access="Read/Write" description="Clock recovery separated interrupt status" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="OVF_ERROR" description="Indicates that the USB clock recovery algorithm has detected that the frequency trim adjustment needed for the FIRC output clock is outside the available TRIM_FINE adjustment range for the FIRC module">
        <Enum name="0" start="0b0" description="No interrupt is reported" />
        <Enum name="1" start="0b1" description="Unmasked interrupt has been generated" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x4005A000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTA_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x706" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTA_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTA_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTA_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTA_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x707" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTA_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTA_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTA_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTA_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTA_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTA_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTA_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTA_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTA_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTA_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTA_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTA_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTA_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTA_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTA_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTA_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0x717" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTA_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTA_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTA_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTA_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTA_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTA_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTA_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTA_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTA_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTA_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTA_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTA_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTA_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x4005B000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTB_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTB_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTB_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTB_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTB_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTB_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTB_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTB_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTB_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTB_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTB_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTB_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTB_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTB_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTB_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTB_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTB_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTB_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTB_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTB_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTB_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTB_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTB_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTB_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTB_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTB_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTB_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTB_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTB_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTB_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTB_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTB_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTB_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTB_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x4005C000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTC_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTC_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTC_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTC_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTC_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTC_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTC_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTC_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTC_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTC_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTC_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTC_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTC_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTC_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTC_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTC_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTC_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTC_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTC_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTC_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTC_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTC_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTC_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTC_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTC_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTC_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTC_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTC_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTC_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTC_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTC_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTC_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTC_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTC_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x4005D000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTD_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTD_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTD_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTD_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTD_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTD_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTD_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTD_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTD_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTD_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTD_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTD_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTD_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTD_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTD_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTD_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTD_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTD_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTD_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTD_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTD_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTD_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTD_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTD_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTD_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTD_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTD_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTD_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTD_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTD_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTD_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTD_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTD_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTD_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTD_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTD_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTD_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x4005E000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTE_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTE_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTE_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTE_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTE_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTE_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTE_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTE_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTE_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTE_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTE_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTE_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTE_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTE_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTE_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTE_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTE_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTE_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTE_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTE_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTE_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTE_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTE_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTE_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTE_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTE_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTE_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTE_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTE_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTE_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTE_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTE_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="6" size="1" name="DSE" description="Drive Strength Enable">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTE_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTE_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTE_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTE_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTE_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU0" start="0x40061000" description="Low leakage wakeup unit">
    <Register start="+0" size="4" name="LLWU0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="0" start="0b0" description="Standard features implemented" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="LLWU0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x20080804" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FILTERS" description="Filter Number" />
      <BitField start="8" size="8" name="DMAS" description="DMA Number" />
      <BitField start="16" size="8" name="MODULES" description="Module Number" />
      <BitField start="24" size="8" name="PINS" description="Pin Number" />
    </Register>
    <Register start="+0x8" size="4" name="LLWU0_PE1" access="Read/Write" description="LLWU Pin Enable 1 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPE0" description="Wakeup Pin Enable For LLWU_P0">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE1" description="Wakeup Pin Enable For LLWU_P1">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE2" description="Wakeup Pin Enable For LLWU_P2">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE3" description="Wakeup Pin Enable For LLWU_P3">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="8" size="2" name="WUPE4" description="Wakeup Pin Enable For LLWU_P4">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="10" size="2" name="WUPE5" description="Wakeup Pin Enable For LLWU_P5">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="12" size="2" name="WUPE6" description="Wakeup Pin Enable For LLWU_P6">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="14" size="2" name="WUPE7" description="Wakeup Pin Enable For LLWU_P7">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="16" size="2" name="WUPE8" description="Wakeup Pin Enable For LLWU_P8">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="18" size="2" name="WUPE9" description="Wakeup Pin Enable For LLWU_P9">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="20" size="2" name="WUPE10" description="Wakeup Pin Enable For LLWU_P10">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="22" size="2" name="WUPE11" description="Wakeup Pin Enable For LLWU_P11">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="24" size="2" name="WUPE12" description="Wakeup Pin Enable For LLWU_P12">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="26" size="2" name="WUPE13" description="Wakeup Pin Enable For LLWU_P13">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="28" size="2" name="WUPE14" description="Wakeup Pin Enable For LLWU_P14">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="30" size="2" name="WUPE15" description="Wakeup Pin Enable For LLWU_P15">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LLWU0_PE2" access="Read/Write" description="LLWU Pin Enable 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="WUPE16" description="Wakeup Pin Enable For LLWU_P16">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE17" description="Wakeup Pin Enable For LLWU_P17">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE18" description="Wakeup Pin Enable For LLWU_P18">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE19" description="Wakeup Pin Enable For LLWU_P19">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="8" size="2" name="WUPE20" description="Wakeup Pin Enable For LLWU_P20">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="10" size="2" name="WUPE21" description="Wakeup Pin Enable For LLWU_P21">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="12" size="2" name="WUPE22" description="Wakeup Pin Enable For LLWU_P22">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="14" size="2" name="WUPE23" description="Wakeup Pin Enable For LLWU_P23">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="16" size="2" name="WUPE24" description="Wakeup Pin Enable For LLWU_P24">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="18" size="2" name="WUPE25" description="Wakeup Pin Enable For LLWU_P25">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="20" size="2" name="WUPE26" description="Wakeup Pin Enable For LLWU_P26">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="22" size="2" name="WUPE27" description="Wakeup Pin Enable For LLWU_P27">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="24" size="2" name="WUPE28" description="Wakeup Pin Enable For LLWU_P28">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="26" size="2" name="WUPE29" description="Wakeup Pin Enable For LLWU_P29">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="28" size="2" name="WUPE30" description="Wakeup Pin Enable For LLWU_P30">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="30" size="2" name="WUPE31" description="Wakeup Pin Enable For LLWU_P31">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LLWU0_ME" access="Read/Write" description="LLWU Module Interrupt Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUME0" description="Wakeup Module Enable For Module 0">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUME1" description="Wakeup Module Enable for Module 1">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUME2" description="Wakeup Module Enable For Module 2">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUME3" description="Wakeup Module Enable For Module 3">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUME4" description="Wakeup Module Enable For Module 4">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUME5" description="Wakeup Module Enable For Module 5">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUME6" description="Wakeup Module Enable For Module 6">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUME7" description="Wakeup Module Enable For Module 7">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LLWU0_DE" access="Read/Write" description="LLWU Module DMA Enable register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUDE0" description="DMA Wakeup Enable For Module 0">
        <Enum name="0" start="0b0" description="Internal module request not used as a DMA wakeup source" />
        <Enum name="1" start="0b1" description="Internal module request used as a DMA wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUDE1" description="DMA Wakeup Enable for Module 1">
        <Enum name="0" start="0b0" description="Internal module request not used as a DMA wakeup source" />
        <Enum name="1" start="0b1" description="Internal module request used as a DMA wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUDE2" description="DMA Wakeup Enable For Module 2">
        <Enum name="0" start="0b0" description="Internal module request not used as a DMA wakeup source" />
        <Enum name="1" start="0b1" description="Internal module request used as a DMA wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUDE3" description="DMA Wakeup Enable For Module 3">
        <Enum name="0" start="0b0" description="Internal module request not used as a DMA wakeup source" />
        <Enum name="1" start="0b1" description="Internal module request used as a DMA wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUDE4" description="DMA Wakeup Enable For Module 4">
        <Enum name="0" start="0b0" description="Internal module request not used as a DMA wakeup source" />
        <Enum name="1" start="0b1" description="Internal module request used as a DMA wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUDE5" description="DMA Wakeup Enable For Module 5">
        <Enum name="0" start="0b0" description="Internal module request not used as a DMA wakeup source" />
        <Enum name="1" start="0b1" description="Internal module request used as a DMA wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUDE6" description="DMA Wakeup Enable For Module 6">
        <Enum name="0" start="0b0" description="Internal module request not used as a DMA wakeup source" />
        <Enum name="1" start="0b1" description="Internal module request used as a DMA wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUDE7" description="DMA Wakeup Enable For Module 7">
        <Enum name="0" start="0b0" description="Internal module request not used as a DMA wakeup source" />
        <Enum name="1" start="0b1" description="Internal module request used as a DMA wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LLWU0_PF" access="Read/Write" description="LLWU Pin Flag register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WUF0" description="Wakeup Flag For LLWU_P0">
        <Enum name="0" start="0b0" description="LLWU_P0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF1" description="Wakeup Flag For LLWU_P1">
        <Enum name="0" start="0b0" description="LLWU_P1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF2" description="Wakeup Flag For LLWU_P2">
        <Enum name="0" start="0b0" description="LLWU_P2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF3" description="Wakeup Flag For LLWU_P3">
        <Enum name="0" start="0b0" description="LLWU_P3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF4" description="Wakeup Flag For LLWU_P4">
        <Enum name="0" start="0b0" description="LLWU_P4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF5" description="Wakeup Flag For LLWU_P5">
        <Enum name="0" start="0b0" description="LLWU_P5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF6" description="Wakeup Flag For LLWU_P6">
        <Enum name="0" start="0b0" description="LLWU_P6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF7" description="Wakeup Flag For LLWU_P7">
        <Enum name="0" start="0b0" description="LLWU_P7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P7 input was a wakeup source" />
      </BitField>
      <BitField start="8" size="1" name="WUF8" description="Wakeup Flag For LLWU_P8">
        <Enum name="0" start="0b0" description="LLWU_P8 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P8 input was a wakeup source" />
      </BitField>
      <BitField start="9" size="1" name="WUF9" description="Wakeup Flag For LLWU_P9">
        <Enum name="0" start="0b0" description="LLWU_P9 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P9 input was a wakeup source" />
      </BitField>
      <BitField start="10" size="1" name="WUF10" description="Wakeup Flag For LLWU_P10">
        <Enum name="0" start="0b0" description="LLWU_P10 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P10 input was a wakeup source" />
      </BitField>
      <BitField start="11" size="1" name="WUF11" description="Wakeup Flag For LLWU_P11">
        <Enum name="0" start="0b0" description="LLWU_P11 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P11 input was a wakeup source" />
      </BitField>
      <BitField start="12" size="1" name="WUF12" description="Wakeup Flag For LLWU_P12">
        <Enum name="0" start="0b0" description="LLWU_P12 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P12 input was a wakeup source" />
      </BitField>
      <BitField start="13" size="1" name="WUF13" description="Wakeup Flag For LLWU_P13">
        <Enum name="0" start="0b0" description="LLWU_P13 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P13 input was a wakeup source" />
      </BitField>
      <BitField start="14" size="1" name="WUF14" description="Wakeup Flag For LLWU_P14">
        <Enum name="0" start="0b0" description="LLWU_P14 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P14 input was a wakeup source" />
      </BitField>
      <BitField start="15" size="1" name="WUF15" description="Wakeup Flag For LLWU_P15">
        <Enum name="0" start="0b0" description="LLWU_P15 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P15 input was a wakeup source" />
      </BitField>
      <BitField start="16" size="1" name="WUF16" description="Wakeup Flag For LLWU_P16">
        <Enum name="0" start="0b0" description="LLWU_P16 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P16 input was a wakeup source" />
      </BitField>
      <BitField start="17" size="1" name="WUF17" description="Wakeup Flag For LLWU_P17">
        <Enum name="0" start="0b0" description="LLWU_P17 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P17 input was a wakeup source" />
      </BitField>
      <BitField start="18" size="1" name="WUF18" description="Wakeup Flag For LLWU_P18">
        <Enum name="0" start="0b0" description="LLWU_P18 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P18 input was a wakeup source" />
      </BitField>
      <BitField start="19" size="1" name="WUF19" description="Wakeup Flag For LLWU_P19">
        <Enum name="0" start="0b0" description="LLWU_P19 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P19 input was a wakeup source" />
      </BitField>
      <BitField start="20" size="1" name="WUF20" description="Wakeup Flag For LLWU_P20">
        <Enum name="0" start="0b0" description="LLWU_P20 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P20 input was a wakeup source" />
      </BitField>
      <BitField start="21" size="1" name="WUF21" description="Wakeup Flag For LLWU_P21">
        <Enum name="0" start="0b0" description="LLWU_P21 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P21 input was a wakeup source" />
      </BitField>
      <BitField start="22" size="1" name="WUF22" description="Wakeup Flag For LLWU_P22">
        <Enum name="0" start="0b0" description="LLWU_P22 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P22 input was a wakeup source" />
      </BitField>
      <BitField start="23" size="1" name="WUF23" description="Wakeup Flag For LLWU_P23">
        <Enum name="0" start="0b0" description="LLWU_P23 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P23 input was a wakeup source" />
      </BitField>
      <BitField start="24" size="1" name="WUF24" description="Wakeup Flag For LLWU_P24">
        <Enum name="0" start="0b0" description="LLWU_P24 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P24 input was a wakeup source" />
      </BitField>
      <BitField start="25" size="1" name="WUF25" description="Wakeup Flag For LLWU_P25">
        <Enum name="0" start="0b0" description="LLWU_P25 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P25 input was a wakeup source" />
      </BitField>
      <BitField start="26" size="1" name="WUF26" description="Wakeup Flag For LLWU_P26">
        <Enum name="0" start="0b0" description="LLWU_P26 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P26 input was a wakeup source" />
      </BitField>
      <BitField start="27" size="1" name="WUF27" description="Wakeup Flag For LLWU_P27">
        <Enum name="0" start="0b0" description="LLWU_P27 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P27 input was a wakeup source" />
      </BitField>
      <BitField start="28" size="1" name="WUF28" description="Wakeup Flag For LLWU_P28">
        <Enum name="0" start="0b0" description="LLWU_P28 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P28 input was a wakeup source" />
      </BitField>
      <BitField start="29" size="1" name="WUF29" description="Wakeup Flag For LLWU_P29">
        <Enum name="0" start="0b0" description="LLWU_P29 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P29 input was a wakeup source" />
      </BitField>
      <BitField start="30" size="1" name="WUF30" description="Wakeup Flag For LLWU_P30">
        <Enum name="0" start="0b0" description="LLWU_P30 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P30 input was a wakeup source" />
      </BitField>
      <BitField start="31" size="1" name="WUF31" description="Wakeup Flag For LLWU_P31">
        <Enum name="0" start="0b0" description="LLWU_P31 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P31 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LLWU0_MF" access="ReadOnly" description="LLWU Module Interrupt Flag register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MWUF0" description="Wakeup flag For module 0">
        <Enum name="0" start="0b0" description="Module 0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="MWUF1" description="Wakeup flag For module 1">
        <Enum name="0" start="0b0" description="Module 1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="MWUF2" description="Wakeup flag For module 2">
        <Enum name="0" start="0b0" description="Module 2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="MWUF3" description="Wakeup flag For module 3">
        <Enum name="0" start="0b0" description="Module 3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="MWUF4" description="Wakeup flag For module 4">
        <Enum name="0" start="0b0" description="Module 4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="MWUF5" description="Wakeup flag For module 5">
        <Enum name="0" start="0b0" description="Module 5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="MWUF6" description="Wakeup flag For module 6">
        <Enum name="0" start="0b0" description="Module 6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="MWUF7" description="Wakeup flag For module 7">
        <Enum name="0" start="0b0" description="Module 7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="LLWU0_FILT" access="Read/Write" description="LLWU Pin Filter register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILTSEL1" description="Filter 1 Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE1" description="Filter 1 Enable">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF1" description="Filter 1 Flag">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
      <BitField start="8" size="5" name="FILTSEL2" description="Filter 2 Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="13" size="2" name="FILTE2" description="Filter 2 Enable">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="15" size="1" name="FILTF2" description="Filter 2 Flag">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
      <BitField start="16" size="5" name="FILTSEL3" description="Filter 3 Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="21" size="2" name="FILTE3" description="Filter 3 Enable">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="23" size="1" name="FILTF3" description="Filter 3 Flag">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
      <BitField start="24" size="5" name="FILTSEL4" description="Filter 4 Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="29" size="2" name="FILTE4" description="Filter 4 Enable">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="31" size="1" name="FILTF4" description="Filter 4 Flag">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TSI0" start="0x40062000" description="Touch sense input">
    <Register start="+0" size="4" name="TSI0_GENCS" access="Read/Write" description="TSI General Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EOSDMEO" description="End-of-Scan DMA Transfer Request Enable Only">
        <Enum name="0" start="0b0" description="Do not enable the End-of-Scan DMA transfer request only. Depending on ESOR state, either Out-of-Range or End-of-Scan can trigger a DMA transfer request and interrupt." />
        <Enum name="1" start="0b1" description="Only the End-of-Scan event can trigger a DMA transfer request. The Out-of-Range event only and always triggers an interrupt if TSIIE is set." />
      </BitField>
      <BitField start="1" size="1" name="CURSW" description="CURSW">
        <Enum name="0" start="0b0" description="The current source pair are not swapped." />
        <Enum name="1" start="0b1" description="The current source pair are swapped." />
      </BitField>
      <BitField start="2" size="1" name="EOSF" description="End of Scan Flag">
        <Enum name="0" start="0b0" description="Scan not complete." />
        <Enum name="1" start="0b1" description="Scan complete." />
      </BitField>
      <BitField start="3" size="1" name="SCNIP" description="Scan In Progress Status">
        <Enum name="0" start="0b0" description="No scan in progress." />
        <Enum name="1" start="0b1" description="Scan in progress." />
      </BitField>
      <BitField start="4" size="1" name="STM" description="Scan Trigger Mode">
        <Enum name="0" start="0b0" description="Software trigger scan." />
        <Enum name="1" start="0b1" description="Hardware trigger scan." />
      </BitField>
      <BitField start="5" size="1" name="STPE" description="TSI STOP Enable">
        <Enum name="0" start="0b0" description="TSI is disabled when MCU goes into low power mode." />
        <Enum name="1" start="0b1" description="Allows TSI to continue running in all low power modes." />
      </BitField>
      <BitField start="6" size="1" name="TSIIEN" description="Touch Sensing Input Interrupt Enable">
        <Enum name="0" start="0b0" description="TSI interrupt is disabled." />
        <Enum name="1" start="0b1" description="TSI interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TSIEN" description="Touch Sensing Input Module Enable">
        <Enum name="0" start="0b0" description="TSI module disabled." />
        <Enum name="1" start="0b1" description="TSI module enabled." />
      </BitField>
      <BitField start="8" size="5" name="NSCN" description="NSCN">
        <Enum name="00000" start="0b00000" description="Once per electrode" />
        <Enum name="00001" start="0b00001" description="Twice per electrode" />
        <Enum name="00010" start="0b00010" description="3 times per electrode" />
        <Enum name="00011" start="0b00011" description="4 times per electrode" />
        <Enum name="00100" start="0b00100" description="5 times per electrode" />
        <Enum name="00101" start="0b00101" description="6 times per electrode" />
        <Enum name="00110" start="0b00110" description="7 times per electrode" />
        <Enum name="00111" start="0b00111" description="8 times per electrode" />
        <Enum name="01000" start="0b01000" description="9 times per electrode" />
        <Enum name="01001" start="0b01001" description="10 times per electrode" />
        <Enum name="01010" start="0b01010" description="11 times per electrode" />
        <Enum name="01011" start="0b01011" description="12 times per electrode" />
        <Enum name="01100" start="0b01100" description="13 times per electrode" />
        <Enum name="01101" start="0b01101" description="14 times per electrode" />
        <Enum name="01110" start="0b01110" description="15 times per electrode" />
        <Enum name="01111" start="0b01111" description="16 times per electrode" />
        <Enum name="10000" start="0b10000" description="17 times per electrode" />
        <Enum name="10001" start="0b10001" description="18 times per electrode" />
        <Enum name="10010" start="0b10010" description="19 times per electrode" />
        <Enum name="10011" start="0b10011" description="20 times per electrode" />
        <Enum name="10100" start="0b10100" description="21 times per electrode" />
        <Enum name="10101" start="0b10101" description="22 times per electrode" />
        <Enum name="10110" start="0b10110" description="23 times per electrode" />
        <Enum name="10111" start="0b10111" description="24 times per electrode" />
        <Enum name="11000" start="0b11000" description="25 times per electrode" />
        <Enum name="11001" start="0b11001" description="26 times per electrode" />
        <Enum name="11010" start="0b11010" description="27 times per electrode" />
        <Enum name="11011" start="0b11011" description="28 times per electrode" />
        <Enum name="11100" start="0b11100" description="29 times per electrode" />
        <Enum name="11101" start="0b11101" description="30 times per electrode" />
        <Enum name="11110" start="0b11110" description="31 times per electrode" />
        <Enum name="11111" start="0b11111" description="32 times per electrode" />
      </BitField>
      <BitField start="13" size="3" name="PS" description="PS">
        <Enum name="000" start="0b000" description="Electrode Oscillator Frequency divided by 1" />
        <Enum name="001" start="0b001" description="Electrode Oscillator Frequency divided by 2" />
        <Enum name="010" start="0b010" description="Electrode Oscillator Frequency divided by 4" />
        <Enum name="011" start="0b011" description="Electrode Oscillator Frequency divided by 8" />
        <Enum name="100" start="0b100" description="Electrode Oscillator Frequency divided by 16" />
        <Enum name="101" start="0b101" description="Electrode Oscillator Frequency divided by 32" />
        <Enum name="110" start="0b110" description="Electrode Oscillator Frequency divided by 64" />
        <Enum name="111" start="0b111" description="Electrode Oscillator Frequency divided by 128" />
      </BitField>
      <BitField start="16" size="3" name="EXTCHRG" description="EXTCHRG">
        <Enum name="000" start="0b000" description="500 nA." />
        <Enum name="001" start="0b001" description="1 uA." />
        <Enum name="010" start="0b010" description="2 uA." />
        <Enum name="011" start="0b011" description="4 uA." />
        <Enum name="100" start="0b100" description="8 uA." />
        <Enum name="101" start="0b101" description="16 uA." />
        <Enum name="110" start="0b110" description="32 uA." />
        <Enum name="111" start="0b111" description="64 uA." />
      </BitField>
      <BitField start="19" size="2" name="DVOLT" description="DVOLT">
        <Enum name="00" start="0b00" description="DV = 1.026 V; VP = 1.328 V; Vm = 0.302 V." />
        <Enum name="01" start="0b01" description="DV = 0.592 V; VP = 1.111 V; Vm = 0.519 V." />
        <Enum name="10" start="0b10" description="DV = 0.342 V; VP = 0.986 V; Vm = 0.644 V." />
        <Enum name="11" start="0b11" description="DV = 0.197 V; VP = 0.914 V; Vm = 0.716 V." />
      </BitField>
      <BitField start="21" size="3" name="REFCHRG" description="REFCHRG">
        <Enum name="000" start="0b000" description="500 nA." />
        <Enum name="001" start="0b001" description="1 uA." />
        <Enum name="010" start="0b010" description="2 uA." />
        <Enum name="011" start="0b011" description="4 uA." />
        <Enum name="100" start="0b100" description="8 uA." />
        <Enum name="101" start="0b101" description="16 uA." />
        <Enum name="110" start="0b110" description="32 uA." />
        <Enum name="111" start="0b111" description="64 uA." />
      </BitField>
      <BitField start="24" size="4" name="MODE" description="TSI analog modes setup and status bits.">
        <Enum name="0000" start="0b0000" description="Set TSI in capacitive sensing(non-noise detection) mode." />
        <Enum name="0100" start="0b0100" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is disabled." />
        <Enum name="1000" start="0b1000" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is enabled to work in higher frequencies operations." />
        <Enum name="1100" start="0b1100" description="Set TSI analog to work in automatic noise detection mode." />
      </BitField>
      <BitField start="28" size="1" name="ESOR" description="End-of-scan or Out-of-Range Interrupt Selection">
        <Enum name="0" start="0b0" description="Out-of-range interrupt is allowed." />
        <Enum name="1" start="0b1" description="End-of-scan interrupt is allowed." />
      </BitField>
      <BitField start="31" size="1" name="OUTRGF" description="Out of Range Flag." />
    </Register>
    <Register start="+0x4" size="4" name="TSI0_DATA" access="Read/Write" description="TSI DATA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSICNT" description="TSI Conversion Counter Value" />
      <BitField start="22" size="1" name="SWTS" description="Software Trigger Start">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Start a scan to determine which channel is specified by TSI_DATA[TSICH]." />
      </BitField>
      <BitField start="23" size="1" name="DMAEN" description="DMA Transfer Enabled">
        <Enum name="0" start="0b0" description="Interrupt is selected when the interrupt enable bit is set and the corresponding TSI events assert." />
        <Enum name="1" start="0b1" description="DMA transfer request is selected when the interrupt enable bit is set and the corresponding TSI events assert." />
      </BitField>
      <BitField start="28" size="4" name="TSICH" description="TSICH">
        <Enum name="0000" start="0b0000" description="Channel 0." />
        <Enum name="0001" start="0b0001" description="Channel 1." />
        <Enum name="0010" start="0b0010" description="Channel 2." />
        <Enum name="0011" start="0b0011" description="Channel 3." />
        <Enum name="0100" start="0b0100" description="Channel 4." />
        <Enum name="0101" start="0b0101" description="Channel 5." />
        <Enum name="0110" start="0b0110" description="Channel 6." />
        <Enum name="0111" start="0b0111" description="Channel 7." />
        <Enum name="1000" start="0b1000" description="Channel 8." />
        <Enum name="1001" start="0b1001" description="Channel 9." />
        <Enum name="1010" start="0b1010" description="Channel 10." />
        <Enum name="1011" start="0b1011" description="Channel 11." />
        <Enum name="1100" start="0b1100" description="Channel 12." />
        <Enum name="1101" start="0b1101" description="Channel 13." />
        <Enum name="1110" start="0b1110" description="Channel 14." />
        <Enum name="1111" start="0b1111" description="Channel 15." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TSI0_TSHD" access="Read/Write" description="TSI Threshold Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="THRESL" description="TSI Wakeup Channel Low-threshold" />
      <BitField start="16" size="16" name="THRESH" description="TSI Wakeup Channel High-threshold" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" start="0x40066000" description="Analog-to-Digital Converter">
    <Register start="+0+0" size="4" name="ADC0_SC1A" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC0_SC1B" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC0_CFG1" access="Read/Write" description="ADC Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="00" start="0b00" description="Bus clock" />
        <Enum name="01" start="0b01" description="Bus clock divided by 2(BUSCLK/2)" />
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)" />
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion mode selection">
        <Enum name="00" start="0b00" description="When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output." />
        <Enum name="01" start="0b01" description="When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output." />
        <Enum name="10" start="0b10" description="When DIFF=0:It is single-ended 10-bit conversion. ; when DIFF=1, it is differential 11-bit conversion with 2's complement output" />
        <Enum name="11" start="0b11" description="When DIFF=0:It is single-ended 16-bit conversion..; when DIFF=1, it is differential 16-bit conversion with 2's complement output" />
      </BitField>
      <BitField start="4" size="1" name="ADLSMP" description="Sample Time Configuration">
        <Enum name="0" start="0b0" description="Short sample time." />
        <Enum name="1" start="0b1" description="Long sample time." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock." />
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2." />
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4." />
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8." />
      </BitField>
      <BitField start="7" size="1" name="ADLPC" description="Low-Power Configuration">
        <Enum name="0" start="0b0" description="Normal power configuration." />
        <Enum name="1" start="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC0_CFG2" access="Read/Write" description="ADC Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS" description="Long Sample Time Select">
        <Enum name="00" start="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total." />
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time." />
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time." />
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time." />
      </BitField>
      <BitField start="2" size="1" name="ADHSC" description="High-Speed Configuration">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected." />
        <Enum name="1" start="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time." />
      </BitField>
      <BitField start="3" size="1" name="ADACKEN" description="Asynchronous Clock Output Enable">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active." />
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC." />
      </BitField>
      <BitField start="4" size="1" name="MUXSEL" description="ADC Mux Select">
        <Enum name="0" start="0b0" description="ADxxa channels are selected." />
        <Enum name="1" start="0b1" description="ADxxb channels are selected." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC0_RA" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x10+4" size="4" name="ADC0_RB" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x18+0" size="4" name="ADC0_CV1" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x18+4" size="4" name="ADC0_CV2" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x20" size="4" name="ADC0_SC2" access="Read/Write" description="Status and Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" />
        <Enum name="01" start="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU" />
      </BitField>
      <BitField start="2" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted." />
      </BitField>
      <BitField start="3" size="1" name="ACREN" description="Compare Function Range Enable">
        <Enum name="0" start="0b0" description="Range function disabled. Only CV1 is compared." />
        <Enum name="1" start="0b1" description="Range function enabled. Both CV1 and CV2 are compared." />
      </BitField>
      <BitField start="4" size="1" name="ACFGT" description="Compare Function Greater Than Enable">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2." />
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2." />
      </BitField>
      <BitField start="5" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="0" start="0b0" description="Compare function disabled." />
        <Enum name="1" start="0b1" description="Compare function enabled." />
      </BitField>
      <BitField start="6" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger selected." />
        <Enum name="1" start="0b1" description="Hardware trigger selected." />
      </BitField>
      <BitField start="7" size="1" name="ADACT" description="Conversion Active">
        <Enum name="0" start="0b0" description="Conversion not in progress." />
        <Enum name="1" start="0b1" description="Conversion in progress." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC0_SC3" access="Read/Write" description="Status and Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS" description="Hardware Average Select">
        <Enum name="00" start="0b00" description="4 samples averaged." />
        <Enum name="01" start="0b01" description="8 samples averaged." />
        <Enum name="10" start="0b10" description="16 samples averaged." />
        <Enum name="11" start="0b11" description="32 samples averaged." />
      </BitField>
      <BitField start="2" size="1" name="AVGE" description="Hardware Average Enable">
        <Enum name="0" start="0b0" description="Hardware average function disabled." />
        <Enum name="1" start="0b1" description="Hardware average function enabled." />
      </BitField>
      <BitField start="3" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
      </BitField>
      <BitField start="6" size="1" name="CALF" description="Calibration Failed Flag">
        <Enum name="0" start="0b0" description="Calibration completed normally." />
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x28" size="4" name="ADC0_OFS" access="Read/Write" description="ADC Offset Correction Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS" description="Offset Error Correction Value" />
    </Register>
    <Register start="+0x2C" size="4" name="ADC0_PG" access="Read/Write" description="ADC Plus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG" description="Plus-Side Gain" />
    </Register>
    <Register start="+0x30" size="4" name="ADC0_MG" access="Read/Write" description="ADC Minus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG" description="Minus-Side Gain" />
    </Register>
    <Register start="+0x34" size="4" name="ADC0_CLPD" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD" description="Calibration Value" />
    </Register>
    <Register start="+0x38" size="4" name="ADC0_CLPS" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS" description="Calibration Value" />
    </Register>
    <Register start="+0x3C" size="4" name="ADC0_CLP4" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4" description="Calibration Value" />
    </Register>
    <Register start="+0x40" size="4" name="ADC0_CLP3" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3" description="Calibration Value" />
    </Register>
    <Register start="+0x44" size="4" name="ADC0_CLP2" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2" description="Calibration Value" />
    </Register>
    <Register start="+0x48" size="4" name="ADC0_CLP1" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1" description="Calibration Value" />
    </Register>
    <Register start="+0x4C" size="4" name="ADC0_CLP0" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0" description="Calibration Value" />
    </Register>
    <Register start="+0x54" size="4" name="ADC0_CLMD" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD" description="Calibration Value" />
    </Register>
    <Register start="+0x58" size="4" name="ADC0_CLMS" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS" description="Calibration Value" />
    </Register>
    <Register start="+0x5C" size="4" name="ADC0_CLM4" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4" description="Calibration Value" />
    </Register>
    <Register start="+0x60" size="4" name="ADC0_CLM3" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3" description="Calibration Value" />
    </Register>
    <Register start="+0x64" size="4" name="ADC0_CLM2" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2" description="Calibration Value" />
    </Register>
    <Register start="+0x68" size="4" name="ADC0_CLM1" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1" description="Calibration Value" />
    </Register>
    <Register start="+0x6C" size="4" name="ADC0_CLM0" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0" description="Calibration Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC0" start="0x4006A000" description="12-Bit Digital-to-Analog Converter">
    <Register start="+0+0" size="1" name="DAC0_DAT0L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+2" size="1" name="DAC0_DAT1L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+4" size="1" name="DAC0_DAT2L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+6" size="1" name="DAC0_DAT3L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+8" size="1" name="DAC0_DAT4L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+10" size="1" name="DAC0_DAT5L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+12" size="1" name="DAC0_DAT6L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+14" size="1" name="DAC0_DAT7L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+16" size="1" name="DAC0_DAT8L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+18" size="1" name="DAC0_DAT9L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+20" size="1" name="DAC0_DAT10L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+22" size="1" name="DAC0_DAT11L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+24" size="1" name="DAC0_DAT12L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+26" size="1" name="DAC0_DAT13L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+28" size="1" name="DAC0_DAT14L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+30" size="1" name="DAC0_DAT15L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0x1+0" size="1" name="DAC0_DAT0H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+2" size="1" name="DAC0_DAT1H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+4" size="1" name="DAC0_DAT2H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+6" size="1" name="DAC0_DAT3H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+8" size="1" name="DAC0_DAT4H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+10" size="1" name="DAC0_DAT5H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+12" size="1" name="DAC0_DAT6H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+14" size="1" name="DAC0_DAT7H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+16" size="1" name="DAC0_DAT8H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+18" size="1" name="DAC0_DAT9H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+20" size="1" name="DAC0_DAT10H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+22" size="1" name="DAC0_DAT11H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+24" size="1" name="DAC0_DAT12H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+26" size="1" name="DAC0_DAT13H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+28" size="1" name="DAC0_DAT14H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+30" size="1" name="DAC0_DAT15H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x20" size="1" name="DAC0_SR" access="Read/Write" description="DAC Status Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFRPBF" description="DAC Buffer Read Pointer Bottom Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not equal to C2[DACBFUP]." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is equal to C2[DACBFUP]." />
      </BitField>
      <BitField start="1" size="1" name="DACBFRPTF" description="DAC Buffer Read Pointer Top Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not zero." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is zero." />
      </BitField>
      <BitField start="2" size="1" name="DACBFWMF" description="DAC Buffer Watermark Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer has not reached the watermark level." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer has reached the watermark level." />
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="DAC0_C0" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBBIEN" description="DAC Buffer Read Pointer Bottom Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer bottom flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer bottom flag interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="DACBTIEN" description="DAC Buffer Read Pointer Top Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer top flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer top flag interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="DACBWIEN" description="DAC Buffer Watermark Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer watermark interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer watermark interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="LPEN" description="DAC Low Power Control">
        <Enum name="0" start="0b0" description="High-Power mode" />
        <Enum name="1" start="0b1" description="Low-Power mode" />
      </BitField>
      <BitField start="4" size="1" name="DACSWTRG" description="DAC Software Trigger">
        <Enum name="0" start="0b0" description="The DAC soft trigger is not valid." />
        <Enum name="1" start="0b1" description="The DAC soft trigger is valid." />
      </BitField>
      <BitField start="5" size="1" name="DACTRGSEL" description="DAC Trigger Select">
        <Enum name="0" start="0b0" description="The DAC hardware trigger is selected." />
        <Enum name="1" start="0b1" description="The DAC software trigger is selected." />
      </BitField>
      <BitField start="6" size="1" name="DACRFS" description="DAC Reference Select">
        <Enum name="0" start="0b0" description="The DAC selects DACREF_1 as the reference voltage." />
        <Enum name="1" start="0b1" description="The DAC selects DACREF_2 as the reference voltage." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="The DAC system is disabled." />
        <Enum name="1" start="0b1" description="The DAC system is enabled." />
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="DAC0_C1" access="Read/Write" description="DAC Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFEN" description="DAC Buffer Enable">
        <Enum name="0" start="0b0" description="Buffer read pointer is disabled. The converted data is always the first word of the buffer." />
        <Enum name="1" start="0b1" description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer." />
      </BitField>
      <BitField start="1" size="2" name="DACBFMD" description="DAC Buffer Work Mode Select">
        <Enum name="00" start="0b00" description="Normal mode" />
        <Enum name="01" start="0b01" description="Swing mode" />
        <Enum name="10" start="0b10" description="One-Time Scan mode" />
      </BitField>
      <BitField start="3" size="2" name="DACBFWM" description="DAC Buffer Watermark Select">
        <Enum name="00" start="0b00" description="1 word" />
        <Enum name="01" start="0b01" description="2 words" />
        <Enum name="10" start="0b10" description="3 words" />
        <Enum name="11" start="0b11" description="4 words" />
      </BitField>
      <BitField start="7" size="1" name="DMAEN" description="DMA Enable Select">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time." />
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="DAC0_C2" access="Read/Write" description="DAC Control Register 2" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="4" name="DACBFUP" description="DAC Buffer Upper Limit" />
      <BitField start="4" size="4" name="DACBFRP" description="DAC Buffer Read Pointer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x4006E000" description="Comparator (CMP)">
    <Register start="+0" size="1" name="CMP0_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP0_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="5" size="1" name="TRIGM" description="Trigger Mode Enable">
        <Enum name="0" start="0b0" description="Trigger mode is disabled." />
        <Enum name="1" start="0b1" description="Trigger mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP0_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP0_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP0_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference." />
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP0_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="7" size="1" name="PSTM" description="Pass Through Mode Enable">
        <Enum name="0" start="0b0" description="Pass Through Mode is disabled." />
        <Enum name="1" start="0b1" description="Pass Through Mode is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP1" start="0x400EF000" description="Comparator (CMP)">
    <Register start="+0" size="1" name="CMP1_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP1_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="5" size="1" name="TRIGM" description="Trigger Mode Enable">
        <Enum name="0" start="0b0" description="Trigger mode is disabled." />
        <Enum name="1" start="0b1" description="Trigger mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP1_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP1_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP1_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference." />
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP1_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="7" size="1" name="PSTM" description="Pass Through Mode Enable">
        <Enum name="0" start="0b0" description="Pass Through Mode is disabled." />
        <Enum name="1" start="0b1" description="Pass Through Mode is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREF" start="0x40072000" description="Voltage Reference">
    <Register start="+0" size="1" name="VREF_TRM" access="Read/Write" description="VREF Trim Register" reset_value="0" reset_mask="0xC0">
      <BitField start="0" size="6" name="TRIM" description="Trim bits">
        <Enum name="000000" start="0b0" description="Min" />
        <Enum name="000001" start="0b1" description="Max-(31 mV)" />
        <Enum name="111111" start="0b111111" description="Max" />
      </BitField>
      <BitField start="6" size="1" name="CHOPEN" description="Chop oscillator enable. When set, the internal chopping operation is enabled and the internal analog offset will be minimized.">
        <Enum name="0" start="0b0" description="Chop oscillator is disabled." />
        <Enum name="1" start="0b1" description="Chop oscillator is enabled." />
      </BitField>
      <BitField start="7" size="1" name="FLIP" description="Reverses the amplifier polarity" />
    </Register>
    <Register start="+0x1" size="1" name="VREF_SC" access="Read/Write" description="VREF Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="MODE_LV" description="Buffer Mode selection">
        <Enum name="00" start="0b00" description="Bandgap on only, for stabilization and startup" />
        <Enum name="01" start="0b01" description="High power buffer mode enabled" />
        <Enum name="10" start="0b10" description="Low-power buffer mode enabled" />
      </BitField>
      <BitField start="2" size="1" name="VREFST" description="Internal Voltage Reference stable">
        <Enum name="0" start="0b0" description="The module is disabled or not stable." />
        <Enum name="1" start="0b1" description="The module is stable." />
      </BitField>
      <BitField start="3" size="1" name="TMUXEN" description="Test MUX enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="4" size="1" name="TRESEN" description="Test second order curvature compensation enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="5" size="1" name="ICOMPEN" description="Second order curvature compensation enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="REGEN" description="Regulator enable">
        <Enum name="0" start="0b0" description="Internal 1.75 V regulator is disabled." />
        <Enum name="1" start="0b1" description="Internal 1.75 V regulator is enabled." />
      </BitField>
      <BitField start="7" size="1" name="VREFEN" description="Internal Voltage Reference enable">
        <Enum name="0" start="0b0" description="The module is disabled." />
        <Enum name="1" start="0b1" description="The module is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="VREF_TRM4" access="Read/Write" description="VREF Trim Register 4" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="TRIM2V1" description="VREF 2.1V Trim Bits" />
      <BitField start="7" size="1" name="VREF2V1_EN" description="Internal Voltage Reference (2.1V) Enable">
        <Enum name="0" start="0b0" description="VREF 2.1V is enabled" />
        <Enum name="1" start="0b1" description="VREF 2.1V is disabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x40074000" description="System Integration Module">
    <Register start="+0" size="4" name="SIM_SOPT1" access="Read/Write" description="System Options Register 1" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="USBVSTBY" description="USB voltage regulator in standby mode during VLPR and VLPW modes">
        <Enum name="0" start="0b0" description="USB voltage regulator not in standby during VLPR and VLPW modes." />
        <Enum name="1" start="0b1" description="USB voltage regulator in standby during VLPR and VLPW modes." />
      </BitField>
      <BitField start="30" size="1" name="USBSSTBY" description="USB voltage regulator in standby mode during Stop, VLPS, LLS and VLLS modes.">
        <Enum name="0" start="0b0" description="USB voltage regulator not in standby during Stop, VLPS, LLS and VLLS modes." />
        <Enum name="1" start="0b1" description="USB voltage regulator in standby during Stop, VLPS, LLS and VLLS modes." />
      </BitField>
      <BitField start="31" size="1" name="USBREGEN" description="USB voltage regulator enable">
        <Enum name="0" start="0b0" description="USB voltage regulator is disabled." />
        <Enum name="1" start="0b1" description="USB voltage regulator is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="SIM_SOPT1CFG" access="Read/Write" description="SOPT1 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="URWE" description="USB voltage regulator enable write enable">
        <Enum name="0" start="0b0" description="SOPT1 USBREGEN cannot be written." />
        <Enum name="1" start="0b1" description="SOPT1 USBREGEN can be written." />
      </BitField>
      <BitField start="25" size="1" name="UVSWE" description="USB voltage regulator VLP standby write enable">
        <Enum name="0" start="0b0" description="SOPT1 USBVSTB cannot be written." />
        <Enum name="1" start="0b1" description="SOPT1 USBVSTB can be written." />
      </BitField>
      <BitField start="26" size="1" name="USSWE" description="USB voltage regulator stop standby write enable">
        <Enum name="0" start="0b0" description="SOPT1 USBSSTB cannot be written." />
        <Enum name="1" start="0b1" description="SOPT1 USBSSTB can be written." />
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="SIM_SDID" access="ReadOnly" description="System Device Identification Register" reset_value="0x100E00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PINID" description="Pin count identification">
        <Enum name="1000" start="0b1000" description="100-pin" />
        <Enum name="1001" start="0b1001" description="121-pin" />
      </BitField>
      <BitField start="4" size="3" name="KEYATT" description="Core configuration of the device.">
        <Enum name="000" start="0b000" description="Cortex CM0+ Core" />
      </BitField>
      <BitField start="7" size="5" name="DIEID" description="Device Die Number" />
      <BitField start="12" size="4" name="REVID" description="Device Revision Number">
        <Enum name="0001" start="0b0001" description="Revision 1.1" />
      </BitField>
      <BitField start="16" size="4" name="SRAMSIZE" description="System SRAM Size">
        <Enum name="1000" start="0b1000" description="96 KB" />
        <Enum name="1001" start="0b1001" description="128 KB" />
      </BitField>
      <BitField start="20" size="4" name="SERIESID" description="Kinetis Series ID">
        <Enum name="0001" start="0b0001" description="KL family" />
      </BitField>
      <BitField start="24" size="4" name="SUBFAMID" description="Kinetis Sub-Family ID">
        <Enum name="0010" start="0b0010" description="KLx2 Subfamily" />
        <Enum name="0011" start="0b0011" description="KLx3 Subfamily" />
        <Enum name="0100" start="0b0100" description="KLx4 Subfamily" />
        <Enum name="0101" start="0b0101" description="KLx5 Subfamily" />
        <Enum name="0110" start="0b0110" description="KLx6 Subfamily" />
        <Enum name="0111" start="0b0111" description="KLx7 Subfamily" />
        <Enum name="1000" start="0b1000" description="KLx8 Subfamily" />
        <Enum name="1001" start="0b1001" description="KLx9 Subfamily" />
      </BitField>
      <BitField start="28" size="4" name="FAMID" description="Kinetis family ID">
        <Enum name="0010" start="0b0010" description="KL2x Family (USB)" />
      </BitField>
    </Register>
    <Register start="+0x104C" size="4" name="SIM_FCFG1" access="Read/Write" description="Flash Configuration Register 1" reset_value="0xF000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASHDIS" description="Flash Disable">
        <Enum name="0" start="0b0" description="Flash is enabled." />
        <Enum name="1" start="0b1" description="Flash is disabled." />
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE" description="Flash Doze">
        <Enum name="0" start="0b0" description="Flash remains enabled during Doze mode." />
        <Enum name="1" start="0b1" description="Flash is disabled for the duration of Doze mode." />
      </BitField>
      <BitField start="24" size="4" name="PFSIZE" description="Program Flash Size">
        <Enum name="0101" start="0b0101" description="64 KB of program flash memory, 2 KB protection region" />
        <Enum name="0111" start="0b0111" description="128 KB of program flash memory, 4 KB protection region" />
        <Enum name="1001" start="0b1001" description="256 KB of program flash memory, 8 KB protection region" />
        <Enum name="1011" start="0b1011" description="512 KB of program flash memory, 16 KB protection region" />
      </BitField>
    </Register>
    <Register start="+0x1050" size="4" name="SIM_FCFG2" access="ReadOnly" description="Flash Configuration Register 2" reset_value="0x7FA00000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="7" name="MAXADDR0" description="Max Address lock" />
    </Register>
    <Register start="+0x1058" size="4" name="SIM_UIDMH" access="ReadOnly" description="Unique Identification Register Mid-High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x105C" size="4" name="SIM_UIDML" access="ReadOnly" description="Unique Identification Register Mid Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1060" size="4" name="SIM_UIDL" access="ReadOnly" description="Unique Identification Register Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x10EC" size="4" name="SIM_PCSR" access="ReadOnly" description="Peripheral Clock Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CS1" description="Clock Source 1">
        <Enum name="0" start="0b0" description="Clock not ready." />
        <Enum name="1" start="0b1" description="Clock ready." />
      </BitField>
      <BitField start="2" size="1" name="CS2" description="Clock Source 2">
        <Enum name="0" start="0b0" description="Clock not ready." />
        <Enum name="1" start="0b1" description="Clock ready." />
      </BitField>
      <BitField start="3" size="1" name="CS3" description="Clock Source 3">
        <Enum name="0" start="0b0" description="Clock not ready." />
        <Enum name="1" start="0b1" description="Clock ready." />
      </BitField>
      <BitField start="4" size="1" name="CS4" description="Clock Source 4">
        <Enum name="0" start="0b0" description="Clock not ready." />
        <Enum name="1" start="0b1" description="Clock ready." />
      </BitField>
      <BitField start="5" size="1" name="CS5" description="Clock Source 5">
        <Enum name="0" start="0b0" description="Clock not ready." />
        <Enum name="1" start="0b1" description="Clock ready." />
      </BitField>
      <BitField start="6" size="1" name="CS6" description="Clock Source 6">
        <Enum name="0" start="0b0" description="Clock not ready." />
        <Enum name="1" start="0b1" description="Clock ready." />
      </BitField>
      <BitField start="7" size="1" name="CS7" description="Clock Source 7">
        <Enum name="0" start="0b0" description="Clock not ready." />
        <Enum name="1" start="0b1" description="Clock ready." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TSTMR0" start="0x400750F0" description="Timestamp Timer">
    <Register start="+0" size="4" name="TSTMR0_L" access="ReadOnly" description="Time Stamp Timer Register Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VALUE" description="Time Stamp Timer Low" />
    </Register>
    <Register start="+0x4" size="4" name="TSTMR0_H" access="ReadOnly" description="Time Stamp Timer Register High" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="VALUE" description="Time Stamp Timer High" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG0" start="0x40076000" description="Watchdog timer">
    <Register start="+0" size="4" name="WDOG0_CS" access="Read/Write" description="Watchdog Control and Status Register" reset_value="0x2180" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STOP" description="Stop Enable">
        <Enum name="0" start="0b0" description="Watchdog disabled in chip stop mode." />
        <Enum name="1" start="0b1" description="Watchdog enabled in chip stop mode." />
      </BitField>
      <BitField start="1" size="1" name="WAIT" description="Wait Enable">
        <Enum name="0" start="0b0" description="Watchdog disabled in chip wait mode." />
        <Enum name="1" start="0b1" description="Watchdog enabled in chip wait mode." />
      </BitField>
      <BitField start="2" size="1" name="DBG" description="Debug Enable">
        <Enum name="0" start="0b0" description="Watchdog disabled in chip debug mode." />
        <Enum name="1" start="0b1" description="Watchdog enabled in chip debug mode." />
      </BitField>
      <BitField start="3" size="2" name="TST" description="Watchdog Test">
        <Enum name="00" start="0b00" description="Watchdog test mode disabled." />
        <Enum name="01" start="0b01" description="Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode." />
        <Enum name="10" start="0b10" description="Watchdog test mode enabled, only the low byte is used. CNT[CNTLOW] is compared with TOVAL[TOVALLOW]." />
        <Enum name="11" start="0b11" description="Watchdog test mode enabled, only the high byte is used. CNT[CNTHIGH] is compared with TOVAL[TOVALHIGH]." />
      </BitField>
      <BitField start="5" size="1" name="UPDATE" description="Allow updates">
        <Enum name="0" start="0b0" description="Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset." />
        <Enum name="1" start="0b1" description="Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence." />
      </BitField>
      <BitField start="6" size="1" name="INT" description="Watchdog Interrupt">
        <Enum name="0" start="0b0" description="Watchdog interrupts are disabled. Watchdog resets are not delayed." />
        <Enum name="1" start="0b1" description="Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch." />
      </BitField>
      <BitField start="7" size="1" name="EN" description="Watchdog Enable">
        <Enum name="0" start="0b0" description="Watchdog disabled." />
        <Enum name="1" start="0b1" description="Watchdog enabled." />
      </BitField>
      <BitField start="8" size="2" name="CLK" description="Watchdog Clock">
        <Enum name="00" start="0b00" description="Bus clock." />
        <Enum name="01" start="0b01" description="Internal low-power oscillator (LPOCLK)." />
        <Enum name="10" start="0b10" description="8 MHz internal reference clock." />
        <Enum name="11" start="0b11" description="External clock source." />
      </BitField>
      <BitField start="12" size="1" name="PRES" description="Watchdog Prescalar">
        <Enum name="0" start="0b0" description="256 prescalar disabled." />
        <Enum name="1" start="0b1" description="256 prescalar enabled." />
      </BitField>
      <BitField start="13" size="1" name="CMD32EN" description="Enables or disables WDOG support for 32-bit (or 16-bit or 8-bit) refresh/unlock command write words">
        <Enum name="0" start="0b0" description="Disables support for 32-bit (or 16-bit or 8-bit) refresh/unlock command write words" />
        <Enum name="1" start="0b1" description="Enables support for 32-bit (or 16-bit or 8-bit) refresh/unlock command write words" />
      </BitField>
      <BitField start="14" size="1" name="FLG" description="Watchdog Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt occurred." />
        <Enum name="1" start="0b1" description="An interrupt occurred." />
      </BitField>
      <BitField start="15" size="1" name="WIN" description="Watchdog Window">
        <Enum name="0" start="0b0" description="Window mode disabled." />
        <Enum name="1" start="0b1" description="Window mode enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="WDOG0_CNT" access="Read/Write" description="Watchdog Counter Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CNTLOW" description="Low byte of the Watchdog Counter" />
      <BitField start="8" size="8" name="CNTHIGH" description="High byte of the Watchdog Counter" />
    </Register>
    <Register start="+0x8" size="4" name="WDOG0_TOVAL" access="Read/Write" description="Watchdog Timeout Value Register" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TOVALLOW" description="Low byte of the timeout value" />
      <BitField start="8" size="8" name="TOVALHIGH" description="High byte of the timeout value;" />
    </Register>
    <Register start="+0xC" size="4" name="WDOG0_WIN" access="Read/Write" description="Watchdog Window Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WINLOW" description="Low byte of Watchdog Window" />
      <BitField start="8" size="8" name="WINHIGH" description="High byte of Watchdog Window" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40078000" description="Cyclic Redundancy Check">
    <Register start="+0" size="4" name="CRC_DATA" access="Read/Write" description="CRC Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="CRC Low Lower Byte" />
      <BitField start="8" size="8" name="LU" description="CRC Low Upper Byte" />
      <BitField start="16" size="8" name="HL" description="CRC High Lower Byte" />
      <BitField start="24" size="8" name="HU" description="CRC High Upper Byte" />
    </Register>
    <Register start="+0" size="2" name="CRC_DATAL" access="Read/Write" description="CRC_DATAL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAL" description="DATAL stores the lower 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0" size="1" name="CRC_DATALL" access="Read/Write" description="CRC_DATALL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALL" description="CRCLL stores the first 8 bits of the 32 bit DATA" />
    </Register>
    <Register start="+0x1" size="1" name="CRC_DATALU" access="Read/Write" description="CRC_DATALU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATALU" description="DATALL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x2" size="2" name="CRC_DATAH" access="Read/Write" description="CRC_DATAH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DATAH" description="DATAH stores the high 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0x2" size="1" name="CRC_DATAHL" access="Read/Write" description="CRC_DATAHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHL" description="DATAHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x3" size="1" name="CRC_DATAHU" access="Read/Write" description="CRC_DATAHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATAHU" description="DATAHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x4" size="4" name="CRC_GPOLY" access="Read/Write" description="CRC Polynomial register" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOW" description="Low Polynominal Half-word" />
      <BitField start="16" size="16" name="HIGH" description="High Polynominal Half-word" />
    </Register>
    <Register start="+0x4" size="2" name="CRC_GPOLYL" access="Read/Write" description="CRC_GPOLYL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYL" description="POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x4" size="1" name="CRC_GPOLYLL" access="Read/Write" description="CRC_GPOLYLL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLL" description="POLYLL stores the first 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x5" size="1" name="CRC_GPOLYLU" access="Read/Write" description="CRC_GPOLYLU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLU" description="POLYLL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x6" size="2" name="CRC_GPOLYH" access="Read/Write" description="CRC_GPOLYH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYH" description="POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x6" size="1" name="CRC_GPOLYHL" access="Read/Write" description="CRC_GPOLYHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHL" description="POLYHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x7" size="1" name="CRC_GPOLYHU" access="Read/Write" description="CRC_GPOLYHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHU" description="POLYHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x8" size="4" name="CRC_CTRL" access="Read/Write" description="CRC Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TCRC" description="Width of CRC protocol.">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="25" size="1" name="WAS" description="Write CRC Data Register As Seed">
        <Enum name="0" start="0b0" description="Writes to the CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to the CRC data register are seed values." />
      </BitField>
      <BitField start="26" size="1" name="FXOR" description="Complement Read Of CRC Data Register">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of the CRC Data register." />
      </BitField>
      <BitField start="28" size="2" name="TOTR" description="Type Of Transpose For Read">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="30" size="2" name="TOT" description="Type Of Transpose For Writes">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CRC_CTRLHU" access="Read/Write" description="CRC_CTRLHU register." reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TCRC" description="no description available">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="1" size="1" name="WAS" description="no description available">
        <Enum name="0" start="0b0" description="Writes to CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to CRC data reguster are seed values." />
      </BitField>
      <BitField start="2" size="1" name="FXOR" description="no description available">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of CRC data register." />
      </BitField>
      <BitField start="4" size="2" name="TOTR" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="6" size="2" name="TOT" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PCC0" start="0x4007A000" description="PCC-0">
    <Register start="+0x20" size="4" name="PCC_DMA0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PCC_FLASH" access="Read/Write" description="PCC CLKCFG Register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PCC_DMAMUX0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="PCC_INTMUX0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xB8" size="4" name="PCC_TPM2" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PCC_LPIT0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xD0" size="4" name="PCC_LPTMR0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="PCC_RTC" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xF8" size="4" name="PCC_LPSPI2" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x108" size="4" name="PCC_LPI2C2" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="PCC_LPUART2" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x130" size="4" name="PCC_SAI0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled) An external clock can be enabled for this peripheral." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x138" size="4" name="PCC_EMVSIM0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="PCC_USB0FS" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PCD" description="Peripheral Clock Divider Select">
        <Enum name="0" start="0b000" description="Divide by 1 (pass-through, no clock divide)." />
        <Enum name="1" start="0b001" description="Divide by 2." />
        <Enum name="2" start="0b010" description="Divide by 3." />
        <Enum name="3" start="0b011" description="Divide by 4." />
        <Enum name="4" start="0b100" description="Divide by 5." />
        <Enum name="5" start="0b101" description="Divide by 6." />
        <Enum name="6" start="0b110" description="Divide by 7." />
        <Enum name="7" start="0b111" description="Divide by 8." />
      </BitField>
      <BitField start="3" size="1" name="FRAC" description="Peripheral Clock Divider Fraction">
        <Enum name="0" start="0b0" description="Fractional value is 0." />
        <Enum name="1" start="0b1" description="Fractional value is 1." />
      </BitField>
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled) An external clock can be enabled for this peripheral." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Platform Clock(scg_sosc_plat_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_plat_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_plat_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_plat_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x168" size="4" name="PCC_PORTA" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x16C" size="4" name="PCC_PORTB" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x170" size="4" name="PCC_PORTC" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x174" size="4" name="PCC_PORTD" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x178" size="4" name="PCC_PORTE" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x188" size="4" name="PCC_TSI0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x198" size="4" name="PCC_ADC0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1A8" size="4" name="PCC_DAC0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1B8" size="4" name="PCC_CMP0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1C8" size="4" name="PCC_VREF" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1E0" size="4" name="PCC_CRC" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PCC1" start="0x400FA000" description="PCC-1">
    <Register start="+0x94" size="4" name="PCC_TRNG" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xB0" size="4" name="PCC_TPM0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xB4" size="4" name="PCC_TPM1" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xD4" size="4" name="PCC_LPTMR1" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="PCC_LPSPI0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0xF4" size="4" name="PCC_LPSPI1" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="PCC_LPI2C0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="PCC_LPI2C1" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="PCC_LPUART0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="PCC_LPUART1" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="PCC_FLEXIO0" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="3" name="PCS" description="Peripheral Clock Source Select">
        <Enum name="000" start="0b000" description="Clock is off (or test clock is enabled)." />
        <Enum name="1" start="0b001" description="OSCCLK - System Oscillator Bus Clock(scg_sosc_slow_clk)." />
        <Enum name="2" start="0b010" description="SCGIRCLK - Slow IRC Clock(scg_sirc_slow_clk), (maximum is 8MHz)." />
        <Enum name="3" start="0b011" description="SCGFIRCLK - Fast IRC Clock(scg_firc_slow_clk), (maximum is 48MHz)." />
        <Enum name="6" start="0b110" description="SCGPCLK System PLL clock (scg_spll_slow_clk)." />
      </BitField>
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
    <Register start="+0x1BC" size="4" name="PCC_CMP1" access="Read/Write" description="PCC CLKCFG Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="INUSE" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Another core is not using this peripheral." />
        <Enum name="1" start="0b1" description="Another core is using this peripheral. Software cannot modify the existing clocking configuration." />
      </BitField>
      <BitField start="30" size="1" name="CGC" description="Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="PR" description="Enable">
        <Enum name="0" start="0b0" description="Peripheral is not present." />
        <Enum name="1" start="0b1" description="Peripheral is present." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCG" start="0x4007B000" description="System Clock Generator">
    <Register start="+0" size="4" name="SCG_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VERSION" description="SCG Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="SCG_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0xF80000FE" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLKPRES" description="Clock Present" />
      <BitField start="27" size="5" name="DIVPRES" description="Divider Present" />
    </Register>
    <Register start="+0x10" size="4" name="SCG_CSR" access="ReadOnly" description="Clock Status Register" reset_value="0x2000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="0000" start="0b0000" description="Divide-by-1" />
        <Enum name="0001" start="0b0001" description="Divide-by-2" />
        <Enum name="0010" start="0b0010" description="Divide-by-3" />
        <Enum name="0011" start="0b0011" description="Divide-by-4" />
        <Enum name="0100" start="0b0100" description="Divide-by-5" />
        <Enum name="0101" start="0b0101" description="Divide-by-6" />
        <Enum name="0110" start="0b0110" description="Divide-by-7" />
        <Enum name="0111" start="0b0111" description="Divide-by-8" />
        <Enum name="1000" start="0b1000" description="Divide-by-9" />
        <Enum name="1001" start="0b1001" description="Divide-by-10" />
        <Enum name="1010" start="0b1010" description="Divide-by-11" />
        <Enum name="1011" start="0b1011" description="Divide-by-12" />
        <Enum name="1100" start="0b1100" description="Divide-by-13" />
        <Enum name="1101" start="0b1101" description="Divide-by-14" />
        <Enum name="1110" start="0b1110" description="Divide-by-15" />
        <Enum name="1111" start="0b1111" description="Divide-by-16" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="0000" start="0b0000" description="Divide-by-1" />
        <Enum name="0001" start="0b0001" description="Divide-by-2" />
        <Enum name="0010" start="0b0010" description="Divide-by-3" />
        <Enum name="0011" start="0b0011" description="Divide-by-4" />
        <Enum name="0100" start="0b0100" description="Divide-by-5" />
        <Enum name="0101" start="0b0101" description="Divide-by-6" />
        <Enum name="0110" start="0b0110" description="Divide-by-7" />
        <Enum name="0111" start="0b0111" description="Divide-by-8" />
        <Enum name="1000" start="0b1000" description="Divide-by-9" />
        <Enum name="1001" start="0b1001" description="Divide-by-10" />
        <Enum name="1010" start="0b1010" description="Divide-by-11" />
        <Enum name="1011" start="0b1011" description="Divide-by-12" />
        <Enum name="1100" start="0b1100" description="Divide-by-13" />
        <Enum name="1101" start="0b1101" description="Divide-by-14" />
        <Enum name="1110" start="0b1110" description="Divide-by-15" />
        <Enum name="1111" start="0b1111" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="0001" start="0b0001" description="System OSC (SOSC_CLK)" />
        <Enum name="0010" start="0b0010" description="Slow IRC (SIRC_CLK)" />
        <Enum name="0011" start="0b0011" description="Fast IRC (FIRC_CLK)" />
        <Enum name="0110" start="0b0110" description="System PLL (SPLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SCG_RCCR" access="Read/Write" description="Run Clock Control Register" reset_value="0x2000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="0000" start="0b0000" description="Divide-by-1" />
        <Enum name="0001" start="0b0001" description="Divide-by-2" />
        <Enum name="0010" start="0b0010" description="Divide-by-3" />
        <Enum name="0011" start="0b0011" description="Divide-by-4" />
        <Enum name="0100" start="0b0100" description="Divide-by-5" />
        <Enum name="0101" start="0b0101" description="Divide-by-6" />
        <Enum name="0110" start="0b0110" description="Divide-by-7" />
        <Enum name="0111" start="0b0111" description="Divide-by-8" />
        <Enum name="1000" start="0b1000" description="Divide-by-9" />
        <Enum name="1001" start="0b1001" description="Divide-by-10" />
        <Enum name="1010" start="0b1010" description="Divide-by-11" />
        <Enum name="1011" start="0b1011" description="Divide-by-12" />
        <Enum name="1100" start="0b1100" description="Divide-by-13" />
        <Enum name="1101" start="0b1101" description="Divide-by-14" />
        <Enum name="1110" start="0b1110" description="Divide-by-15" />
        <Enum name="1111" start="0b1111" description="Divide-by-16" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="0000" start="0b0000" description="Divide-by-1" />
        <Enum name="0001" start="0b0001" description="Divide-by-2" />
        <Enum name="0010" start="0b0010" description="Divide-by-3" />
        <Enum name="0011" start="0b0011" description="Divide-by-4" />
        <Enum name="0100" start="0b0100" description="Divide-by-5" />
        <Enum name="0101" start="0b0101" description="Divide-by-6" />
        <Enum name="0110" start="0b0110" description="Divide-by-7" />
        <Enum name="0111" start="0b0111" description="Divide-by-8" />
        <Enum name="1000" start="0b1000" description="Divide-by-9" />
        <Enum name="1001" start="0b1001" description="Divide-by-10" />
        <Enum name="1010" start="0b1010" description="Divide-by-11" />
        <Enum name="1011" start="0b1011" description="Divide-by-12" />
        <Enum name="1100" start="0b1100" description="Divide-by-13" />
        <Enum name="1101" start="0b1101" description="Divide-by-14" />
        <Enum name="1110" start="0b1110" description="Divide-by-15" />
        <Enum name="1111" start="0b1111" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="0001" start="0b0001" description="System OSC (SOSC_CLK)" />
        <Enum name="0010" start="0b0010" description="Slow IRC (SIRC_CLK)" />
        <Enum name="0011" start="0b0011" description="Fast IRC (FIRC_CLK)" />
        <Enum name="0110" start="0b0110" description="System PLL (SPLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="SCG_VCCR" access="Read/Write" description="VLPR Clock Control Register" reset_value="0x2000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="0000" start="0b0000" description="Divide-by-1" />
        <Enum name="0001" start="0b0001" description="Divide-by-2" />
        <Enum name="0010" start="0b0010" description="Divide-by-3" />
        <Enum name="0011" start="0b0011" description="Divide-by-4" />
        <Enum name="0100" start="0b0100" description="Divide-by-5" />
        <Enum name="0101" start="0b0101" description="Divide-by-6" />
        <Enum name="0110" start="0b0110" description="Divide-by-7" />
        <Enum name="0111" start="0b0111" description="Divide-by-8" />
        <Enum name="1000" start="0b1000" description="Divide-by-9" />
        <Enum name="1001" start="0b1001" description="Divide-by-10" />
        <Enum name="1010" start="0b1010" description="Divide-by-11" />
        <Enum name="1011" start="0b1011" description="Divide-by-12" />
        <Enum name="1100" start="0b1100" description="Divide-by-13" />
        <Enum name="1101" start="0b1101" description="Divide-by-14" />
        <Enum name="1110" start="0b1110" description="Divide-by-15" />
        <Enum name="1111" start="0b1111" description="Divide-by-16" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="0000" start="0b0000" description="Divide-by-1" />
        <Enum name="0001" start="0b0001" description="Divide-by-2" />
        <Enum name="0010" start="0b0010" description="Divide-by-3" />
        <Enum name="0011" start="0b0011" description="Divide-by-4" />
        <Enum name="0100" start="0b0100" description="Divide-by-5" />
        <Enum name="0101" start="0b0101" description="Divide-by-6" />
        <Enum name="0110" start="0b0110" description="Divide-by-7" />
        <Enum name="0111" start="0b0111" description="Divide-by-8" />
        <Enum name="1000" start="0b1000" description="Divide-by-9" />
        <Enum name="1001" start="0b1001" description="Divide-by-10" />
        <Enum name="1010" start="0b1010" description="Divide-by-11" />
        <Enum name="1011" start="0b1011" description="Divide-by-12" />
        <Enum name="1100" start="0b1100" description="Divide-by-13" />
        <Enum name="1101" start="0b1101" description="Divide-by-14" />
        <Enum name="1110" start="0b1110" description="Divide-by-15" />
        <Enum name="1111" start="0b1111" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="0001" start="0b0001" description="System OSC (SOSC_CLK)" />
        <Enum name="0010" start="0b0010" description="Slow IRC (SIRC_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="SCG_HCCR" access="Read/Write" description="HSRUN Clock Control Register" reset_value="0x2000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DIVSLOW" description="Slow Clock Divide Ratio">
        <Enum name="0000" start="0b0000" description="Divide-by-1" />
        <Enum name="0001" start="0b0001" description="Divide-by-2" />
        <Enum name="0010" start="0b0010" description="Divide-by-3" />
        <Enum name="0011" start="0b0011" description="Divide-by-4" />
        <Enum name="0100" start="0b0100" description="Divide-by-5" />
        <Enum name="0101" start="0b0101" description="Divide-by-6" />
        <Enum name="0110" start="0b0110" description="Divide-by-7" />
        <Enum name="0111" start="0b0111" description="Divide-by-8" />
        <Enum name="1000" start="0b1000" description="Divide-by-9" />
        <Enum name="1001" start="0b1001" description="Divide-by-10" />
        <Enum name="1010" start="0b1010" description="Divide-by-11" />
        <Enum name="1011" start="0b1011" description="Divide-by-12" />
        <Enum name="1100" start="0b1100" description="Divide-by-13" />
        <Enum name="1101" start="0b1101" description="Divide-by-14" />
        <Enum name="1110" start="0b1110" description="Divide-by-15" />
        <Enum name="1111" start="0b1111" description="Divide-by-16" />
      </BitField>
      <BitField start="16" size="4" name="DIVCORE" description="Core Clock Divide Ratio">
        <Enum name="0000" start="0b0000" description="Divide-by-1" />
        <Enum name="0001" start="0b0001" description="Divide-by-2" />
        <Enum name="0010" start="0b0010" description="Divide-by-3" />
        <Enum name="0011" start="0b0011" description="Divide-by-4" />
        <Enum name="0100" start="0b0100" description="Divide-by-5" />
        <Enum name="0101" start="0b0101" description="Divide-by-6" />
        <Enum name="0110" start="0b0110" description="Divide-by-7" />
        <Enum name="0111" start="0b0111" description="Divide-by-8" />
        <Enum name="1000" start="0b1000" description="Divide-by-9" />
        <Enum name="1001" start="0b1001" description="Divide-by-10" />
        <Enum name="1010" start="0b1010" description="Divide-by-11" />
        <Enum name="1011" start="0b1011" description="Divide-by-12" />
        <Enum name="1100" start="0b1100" description="Divide-by-13" />
        <Enum name="1101" start="0b1101" description="Divide-by-14" />
        <Enum name="1110" start="0b1110" description="Divide-by-15" />
        <Enum name="1111" start="0b1111" description="Divide-by-16" />
      </BitField>
      <BitField start="24" size="4" name="SCS" description="System Clock Source">
        <Enum name="0001" start="0b0001" description="System OSC (SOSC_CLK)" />
        <Enum name="0010" start="0b0010" description="Slow IRC (SIRC_CLK)" />
        <Enum name="0011" start="0b0011" description="Fast IRC (FIRC_CLK)" />
        <Enum name="0110" start="0b0110" description="System PLL (SPLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="SCG_CLKOUTCNFG" access="Read/Write" description="SCG CLKOUT Configuration Register" reset_value="0x2000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="4" name="CLKOUTSEL" description="SCG Clkout Select">
        <Enum name="0000" start="0b0000" description="SCG SLOW Clock" />
        <Enum name="0001" start="0b0001" description="System OSC (SOSC_CLK)" />
        <Enum name="0010" start="0b0010" description="Slow IRC (SIRC_CLK)" />
        <Enum name="0011" start="0b0011" description="Fast IRC (FIRC_CLK)" />
        <Enum name="0110" start="0b0110" description="System PLL (SPLL_CLK)" />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="SCG_SOSCCSR" access="Read/Write" description="System OSC Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOSCEN" description="System OSC Enable">
        <Enum name="0" start="0b0" description="System OSC is disabled" />
        <Enum name="1" start="0b1" description="System OSC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SOSCSTEN" description="System OSC Stop Enable">
        <Enum name="0" start="0b0" description="System OSC is disabled in Stop modes" />
        <Enum name="1" start="0b1" description="System OSC is enabled in Stop modes if SOSCEN=1. In VLLS0, system oscillator is disabled even if SOSCSTEN=1 and SOSCEN=1." />
      </BitField>
      <BitField start="2" size="1" name="SOSCLPEN" description="System OSC Low Power Enable">
        <Enum name="0" start="0b0" description="System OSC is disabled in VLP modes" />
        <Enum name="1" start="0b1" description="System OSC is enabled in VLP modes" />
      </BitField>
      <BitField start="3" size="1" name="SOSCERCLKEN" description="System OSC 3V ERCLK Enable">
        <Enum name="0" start="0b0" description="System OSC 3V ERCLK output clock is disabled." />
        <Enum name="1" start="0b1" description="System OSC 3V ERCLK output clock is enabled when SYSOSC is enabled." />
      </BitField>
      <BitField start="16" size="1" name="SOSCCM" description="System OSC Clock Monitor">
        <Enum name="0" start="0b0" description="System OSC Clock Monitor is disabled" />
        <Enum name="1" start="0b1" description="System OSC Clock Monitor is enabled" />
      </BitField>
      <BitField start="17" size="1" name="SOSCCMRE" description="System OSC Clock Monitor Reset Enable">
        <Enum name="0" start="0b0" description="Clock Monitor generates interrupt when error detected" />
        <Enum name="1" start="0b1" description="Clock Monitor generates reset when error detected" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="This Control Status Register can be written." />
        <Enum name="1" start="0b1" description="This Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="SOSCVLD" description="System OSC Valid">
        <Enum name="0" start="0b0" description="System OSC is not enabled or clock is not valid" />
        <Enum name="1" start="0b1" description="System OSC is enabled and output clock is valid" />
      </BitField>
      <BitField start="25" size="1" name="SOSCSEL" description="System OSC Selected">
        <Enum name="0" start="0b0" description="System OSC is not the system clock source" />
        <Enum name="1" start="0b1" description="System OSC is the system clock source" />
      </BitField>
      <BitField start="26" size="1" name="SOSCERR" description="System OSC Clock Error">
        <Enum name="0" start="0b0" description="System OSC Clock Monitor is disabled or has not detected an error" />
        <Enum name="1" start="0b1" description="System OSC Clock Monitor is enabled and detected an error" />
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="SCG_SOSCDIV" access="Read/Write" description="System OSC Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SOSCDIV1" description="System OSC Clock Divide 1">
        <Enum name="000" start="0b000" description="Output disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="SOSCDIV2" description="System OSC Clock Divide 2">
        <Enum name="000" start="0b000" description="Output disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
      <BitField start="16" size="3" name="SOSCDIV3" description="System OSC Clock Divide 3">
        <Enum name="000" start="0b000" description="Output disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x108" size="4" name="SCG_SOSCCFG" access="Read/Write" description="System Oscillator Configuration Register" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="EREFS" description="External Reference Select">
        <Enum name="0" start="0b0" description="External reference clock selected" />
        <Enum name="1" start="0b1" description="Internal crystal oscillator of OSC requested. In VLLS0, the internal oscillator of OSC is disabled even if SOSCEN=1 and SOSCSTEN=1." />
      </BitField>
      <BitField start="3" size="1" name="HGO" description="High Gain Oscillator Select">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation" />
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation" />
      </BitField>
      <BitField start="4" size="2" name="RANGE" description="System OSC Range Select">
        <Enum name="01" start="0b01" description="Low frequency range selected for the crystal oscillator of 32 kHz to 40 kHz." />
        <Enum name="10" start="0b10" description="Medium frequency range selected for the crytstal oscillator of 1 Mhz to 8 Mhz." />
        <Enum name="11" start="0b11" description="High frequency range selected for the crystal oscillator of 8 Mhz to 32 Mhz." />
      </BitField>
      <BitField start="8" size="1" name="SC16P" description="Oscillator 16 pF Capacitor Load" />
      <BitField start="9" size="1" name="SC8P" description="Oscillator 8 pF Capacitor Load Configure" />
      <BitField start="10" size="1" name="SC4P" description="Oscillator 4 pF Capacitor Load" />
      <BitField start="11" size="1" name="SC2P" description="Oscillator 2 pF Capacitor Load" />
    </Register>
    <Register start="+0x200" size="4" name="SCG_SIRCCSR" access="Read/Write" description="Slow IRC Control Status Register" reset_value="0x3000005" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SIRCEN" description="Slow IRC Enable">
        <Enum name="0" start="0b0" description="Slow IRC is disabled" />
        <Enum name="1" start="0b1" description="Slow IRC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SIRCSTEN" description="Slow IRC Stop Enable">
        <Enum name="0" start="0b0" description="Slow IRC is disabled in Stop modes" />
        <Enum name="1" start="0b1" description="Slow IRC is enabled in Stop modes" />
      </BitField>
      <BitField start="2" size="1" name="SIRCLPEN" description="Slow IRC Low Power Enable">
        <Enum name="0" start="0b0" description="Slow IRC is disabled in VLP modes" />
        <Enum name="1" start="0b1" description="Slow IRC is enabled in VLP modes" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Control Status Register can be written." />
        <Enum name="1" start="0b1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="SIRCVLD" description="Slow IRC Valid">
        <Enum name="0" start="0b0" description="Slow IRC is not enabled or clock is not valid" />
        <Enum name="1" start="0b1" description="Slow IRC is enabled and output clock is valid" />
      </BitField>
      <BitField start="25" size="1" name="SIRCSEL" description="Slow IRC Selected">
        <Enum name="0" start="0b0" description="Slow IRC is not the system clock source" />
        <Enum name="1" start="0b1" description="Slow IRC is the system clock source" />
      </BitField>
    </Register>
    <Register start="+0x204" size="4" name="SCG_SIRCDIV" access="Read/Write" description="Slow IRC Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIRCDIV1" description="Slow IRC Clock Divide 1">
        <Enum name="000" start="0b000" description="Output disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="SIRCDIV2" description="Slow IRC Clock Divide 2">
        <Enum name="000" start="0b000" description="Output disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
      <BitField start="16" size="3" name="SIRCDIV3" description="Slow IRC Clock Divider 3">
        <Enum name="000" start="0b000" description="Output disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x208" size="4" name="SCG_SIRCCFG" access="Read/Write" description="Slow IRC Configuration Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RANGE" description="Frequency Range">
        <Enum name="0" start="0b0" description="Slow IRC low range clock (2 MHz)" />
        <Enum name="1" start="0b1" description="Slow IRC high range clock (8 MHz )" />
      </BitField>
    </Register>
    <Register start="+0x300" size="4" name="SCG_FIRCCSR" access="Read/Write" description="Fast IRC Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FIRCEN" description="Fast IRC Enable">
        <Enum name="0" start="0b0" description="Fast IRC is disabled" />
        <Enum name="1" start="0b1" description="Fast IRC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="FIRCSTEN" description="Fast IRC Stop Enable">
        <Enum name="0" start="0b0" description="Fast IRC is disabled in Stop modes. When selected as the reference clock to the System PLL and if the System PLL is enabled in STOP mode, the Fast IRC will stay enabled even if FIRCSTEN=0." />
        <Enum name="1" start="0b1" description="Fast IRC is enabled in Stop modes" />
      </BitField>
      <BitField start="2" size="1" name="FIRCLPEN" description="Fast IRC Low Power Enable">
        <Enum name="0" start="0b0" description="Fast IRC is disabled in VLP modes" />
        <Enum name="1" start="0b1" description="Fast IRC is enabled in VLP modes" />
      </BitField>
      <BitField start="3" size="1" name="FIRCREGOFF" description="Fast IRC Regulator Enable">
        <Enum name="0" start="0b0" description="Fast IRC Regulator is enabled." />
        <Enum name="1" start="0b1" description="Fast IRC Regulator is disabled." />
      </BitField>
      <BitField start="8" size="1" name="FIRCTREN" description="Fast IRC Trim Enable">
        <Enum name="0" start="0b0" description="Disable trimming Fast IRC to an external clock source" />
        <Enum name="1" start="0b1" description="Enable trimming Fast IRC to an external clock source" />
      </BitField>
      <BitField start="9" size="1" name="FIRCTRUP" description="Fast IRC Trim Update">
        <Enum name="0" start="0b0" description="Disable Fast IRC trimming updates" />
        <Enum name="1" start="0b1" description="Enable Fast IRC trimming updates" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Control Status Register can be written." />
        <Enum name="1" start="0b1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="FIRCVLD" description="Fast IRC Valid status">
        <Enum name="0" start="0b0" description="Fast IRC is not enabled or clock is not valid." />
        <Enum name="1" start="0b1" description="Fast IRC is enabled and output clock is valid. The clock is valid once there is an output clock from the FIRC analog." />
      </BitField>
      <BitField start="25" size="1" name="FIRCSEL" description="Fast IRC Selected status">
        <Enum name="0" start="0b0" description="Fast IRC is not the system clock source" />
        <Enum name="1" start="0b1" description="Fast IRC is the system clock source" />
      </BitField>
      <BitField start="26" size="1" name="FIRCERR" description="Fast IRC Clock Error">
        <Enum name="0" start="0b0" description="Error not detected with the Fast IRC trimming." />
        <Enum name="1" start="0b1" description="Error detected with the Fast IRC trimming." />
      </BitField>
    </Register>
    <Register start="+0x304" size="4" name="SCG_FIRCDIV" access="Read/Write" description="Fast IRC Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FIRCDIV1" description="Fast IRC Clock Divide 1">
        <Enum name="000" start="0b000" description="Output disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="FIRCDIV2" description="Fast IRC Clock Divide 2">
        <Enum name="000" start="0b000" description="Output disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
      <BitField start="16" size="3" name="FIRCDIV3" description="Fast IRC Clock Divider 3">
        <Enum name="000" start="0b000" description="Clock disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x308" size="4" name="SCG_FIRCCFG" access="Read/Write" description="Fast IRC Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="RANGE" description="Frequency Range">
        <Enum name="00" start="0b00" description="Fast IRC is trimmed to 48 MHz" />
        <Enum name="01" start="0b01" description="Fast IRC is trimmed to 52 MHz" />
        <Enum name="10" start="0b10" description="Fast IRC is trimmed to 56 MHz" />
        <Enum name="11" start="0b11" description="Fast IRC is trimmed to 60 MHz" />
      </BitField>
    </Register>
    <Register start="+0x30C" size="4" name="SCG_FIRCTCFG" access="Read/Write" description="Fast IRC Trim Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRIMSRC" description="Trim Source">
        <Enum name="00" start="0b00" description="USB0 Start of Frame (1 kHz)" />
        <Enum name="10" start="0b10" description="System OSC" />
      </BitField>
      <BitField start="8" size="3" name="TRIMDIV" description="Fast IRC Trim Predivide">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 128" />
        <Enum name="010" start="0b010" description="Divide by 256" />
        <Enum name="011" start="0b011" description="Divide by 512" />
        <Enum name="100" start="0b100" description="Divide by 1024" />
        <Enum name="101" start="0b101" description="Divide by 2048" />
        <Enum name="110" start="0b110" description="Reserved. Writing this value will result in Divide by 1." />
        <Enum name="111" start="0b111" description="Reserved. Writing this value will result in a Divide by 1." />
      </BitField>
    </Register>
    <Register start="+0x318" size="4" name="SCG_FIRCSTAT" access="Read/Write" description="Fast IRC Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TRIMFINE" description="Trim Fine Status" />
      <BitField start="8" size="6" name="TRIMCOAR" description="Trim Coarse" />
    </Register>
    <Register start="+0x600" size="4" name="SCG_SPLLCSR" access="Read/Write" description="System PLL Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPLLEN" description="System PLL Enable">
        <Enum name="0" start="0b0" description="System PLL is disabled" />
        <Enum name="1" start="0b1" description="System PLL is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SPLLSTEN" description="System PLL Stop Enable">
        <Enum name="0" start="0b0" description="System PLL is disabled in Stop modes" />
        <Enum name="1" start="0b1" description="System PLL is enabled in Stop modes" />
      </BitField>
      <BitField start="16" size="1" name="SPLLCM" description="System PLL Clock Monitor">
        <Enum name="0" start="0b0" description="System PLL Clock Monitor is disabled" />
        <Enum name="1" start="0b1" description="System PLL Clock Monitor is enabled" />
      </BitField>
      <BitField start="17" size="1" name="SPLLCMRE" description="System PLL Clock Monitor Reset Enable">
        <Enum name="0" start="0b0" description="Clock Monitor generates interrupt when error detected" />
        <Enum name="1" start="0b1" description="Clock Monitor generates reset when error detected" />
      </BitField>
      <BitField start="23" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Control Status Register can be written." />
        <Enum name="1" start="0b1" description="Control Status Register cannot be written." />
      </BitField>
      <BitField start="24" size="1" name="SPLLVLD" description="System PLL Valid">
        <Enum name="0" start="0b0" description="System PLL is not enabled or clock is not valid" />
        <Enum name="1" start="0b1" description="System PLL is enabled and output clock is valid" />
      </BitField>
      <BitField start="25" size="1" name="SPLLSEL" description="System PLL Selected">
        <Enum name="0" start="0b0" description="System PLL is not the system clock source" />
        <Enum name="1" start="0b1" description="System PLL is the system clock source" />
      </BitField>
      <BitField start="26" size="1" name="SPLLERR" description="System PLL Clock Error">
        <Enum name="0" start="0b0" description="System PLL Clock Monitor is disabled or has not detected an error" />
        <Enum name="1" start="0b1" description="System PLL Clock Monitor is enabled and detected an error. System PLL Clock Error flag will not set when System OSC is selected as its source and SOSCERR has set." />
      </BitField>
    </Register>
    <Register start="+0x604" size="4" name="SCG_SPLLDIV" access="Read/Write" description="System PLL Divide Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SPLLDIV1" description="System PLL Clock Divide 1">
        <Enum name="000" start="0b000" description="Clock disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
      <BitField start="8" size="3" name="SPLLDIV2" description="System PLL Clock Divide 2">
        <Enum name="000" start="0b000" description="Clock disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
      <BitField start="16" size="3" name="SPLLDIV3" description="System PLL Clock Divide 3">
        <Enum name="000" start="0b000" description="Clock disabled" />
        <Enum name="001" start="0b001" description="Divide by 1" />
        <Enum name="010" start="0b010" description="Divide by 2" />
        <Enum name="011" start="0b011" description="Divide by 4" />
        <Enum name="100" start="0b100" description="Divide by 8" />
        <Enum name="101" start="0b101" description="Divide by 16" />
        <Enum name="110" start="0b110" description="Divide by 32" />
        <Enum name="111" start="0b111" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x608" size="4" name="SCG_SPLLCFG" access="Read/Write" description="System PLL Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOURCE" description="Clock Source">
        <Enum name="0" start="0b0" description="System OSC (SOSC)" />
        <Enum name="1" start="0b1" description="Fast IRC (FIRC)" />
      </BitField>
      <BitField start="8" size="3" name="PREDIV" description="PLL Reference Clock Divider" />
      <BitField start="16" size="5" name="MULT" description="System PLL Multiplier" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFSYS" start="0x4007C000" description="System register file">
    <Register start="+0+0" size="4" name="RFSYS_REG0" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+4" size="4" name="RFSYS_REG1" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+8" size="4" name="RFSYS_REG2" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+12" size="4" name="RFSYS_REG3" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+16" size="4" name="RFSYS_REG4" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+20" size="4" name="RFSYS_REG5" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+24" size="4" name="RFSYS_REG6" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+28" size="4" name="RFSYS_REG7" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000" description="Power Management Controller">
    <Register start="+0" size="4" name="PMC_VERID" access="ReadOnly" description="Version ID register" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="0" start="0b0" description="Standard features implemented" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PMC_PARAM" access="ReadOnly" description="Parameter register" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLPOE" description="VLPO Enable" />
      <BitField start="1" size="1" name="HVDE" description="HVD Enabled" />
    </Register>
    <Register start="+0x8" size="4" name="PMC_LVDSC1" access="Read/Write" description="Low Voltage Detect Status And Control 1 register" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LVDV" description="Low-Voltage Detect Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (V LVD = V LVDL )" />
        <Enum name="01" start="0b01" description="High trip point selected (V LVD = V LVDH )" />
      </BitField>
      <BitField start="4" size="1" name="LVDRE" description="Low-Voltage Detect Reset Enable">
        <Enum name="0" start="0b0" description="LVDF does not generate hardware resets" />
        <Enum name="1" start="0b1" description="Force an MCU reset when LVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="LVDIE" description="Low-Voltage Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVDACK" description="Low-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="LVDF" description="Low-Voltage Detect Flag">
        <Enum name="0" start="0b0" description="Low-voltage event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage event detected" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PMC_LVDSC2" access="Read/Write" description="Low Voltage Detect Status And Control 2 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LVWV" description="Low-Voltage Warning Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (VLVW = VLVW1)" />
        <Enum name="01" start="0b01" description="Mid 1 trip point selected (VLVW = VLVW2)" />
        <Enum name="10" start="0b10" description="Mid 2 trip point selected (VLVW = VLVW3)" />
        <Enum name="11" start="0b11" description="High trip point selected (VLVW = VLVW4)" />
      </BitField>
      <BitField start="5" size="1" name="LVWIE" description="Low-Voltage Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVWF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVWACK" description="Low-Voltage Warning Acknowledge" />
      <BitField start="7" size="1" name="LVWF" description="Low-Voltage Warning Flag">
        <Enum name="0" start="0b0" description="Low-voltage warning event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage warning event detected" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PMC_REGSC" access="Read/Write" description="Regulator Status And Control register" reset_value="0x24" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BGBE" description="Bandgap Buffer Enable">
        <Enum name="0" start="0b0" description="Bandgap buffer not enabled" />
        <Enum name="1" start="0b1" description="Bandgap buffer enabled" />
      </BitField>
      <BitField start="2" size="1" name="REGONS" description="Regulator In Run Regulation Status">
        <Enum name="0" start="0b0" description="Regulator is in stop regulation or in transition to/from it" />
        <Enum name="1" start="0b1" description="Regulator is in run regulation" />
      </BitField>
      <BitField start="3" size="1" name="ACKISO" description="Acknowledge Isolation">
        <Enum name="0" start="0b0" description="Peripherals and I/O pads are in normal run state." />
        <Enum name="1" start="0b1" description="Certain peripherals and I/O pads are in an isolated and latched state." />
      </BitField>
      <BitField start="4" size="1" name="BGEN" description="Bandgap Enable In VLPx Operation">
        <Enum name="0" start="0b0" description="Bandgap voltage reference is disabled in VLPx , LLS , and VLLSx modes." />
        <Enum name="1" start="0b1" description="Bandgap voltage reference is enabled in VLPx , LLS , and VLLSx modes." />
      </BitField>
      <BitField start="6" size="1" name="VLPO" description="VLPx Option">
        <Enum name="0" start="0b0" description="Operating frequencies and SCG clocking modes are restricted during VLPx modes as listed in the Power Management chapter." />
        <Enum name="1" start="0b1" description="If BGEN is also set, operating frequencies and SCG clocking modes are unrestricted during VLPx modes. Note that flash access frequency is still restricted however." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PMC_HVDSC1" access="Read/Write" description="High Voltage Detect Status And Control 1 register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HVDV" description="High-Voltage Detect Voltage Select">
        <Enum name="0" start="0b0" description="Low trip point selected (V HVD = V HVDL )" />
        <Enum name="1" start="0b1" description="High trip point selected (V HVD = V HVDH )" />
      </BitField>
      <BitField start="4" size="1" name="HVDRE" description="High-Voltage Detect Reset Enable">
        <Enum name="0" start="0b0" description="HVDF does not generate hardware resets" />
        <Enum name="1" start="0b1" description="Force an MCU reset when HVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="HVDIE" description="High-Voltage Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when HVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="HVDACK" description="High-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="HVDF" description="High-Voltage Detect Flag">
        <Enum name="0" start="0b0" description="High-voltage event not detected" />
        <Enum name="1" start="0b1" description="High-voltage event detected" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000" description="System Mode Controller">
    <Register start="+0" size="4" name="SMC_VERID" access="ReadOnly" description="SMC Version ID Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="0" start="0b0" description="Standard features implemented" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="SMC_PARAM" access="ReadOnly" description="SMC Parameter Register" reset_value="0x69" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EHSRUN" description="Existence of HSRUN feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="3" size="1" name="ELLS" description="Existence of LLS feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="5" size="1" name="ELLS2" description="Existence of LLS2 feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="6" size="1" name="EVLLS0" description="Existence of VLLS0 feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SMC_PMPROT" access="Read/Write" description="Power Mode Protection register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="AVLLS" description="Allow Very-Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any VLLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any VLLSx mode is allowed" />
      </BitField>
      <BitField start="3" size="1" name="ALLS" description="Allow Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any LLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any LLSx mode is allowed" />
      </BitField>
      <BitField start="5" size="1" name="AVLP" description="Allow Very-Low-Power Modes">
        <Enum name="0" start="0b0" description="VLPR, VLPW, and VLPS are not allowed." />
        <Enum name="1" start="0b1" description="VLPR, VLPW, and VLPS are allowed." />
      </BitField>
      <BitField start="7" size="1" name="AHSRUN" description="Allow High Speed Run mode">
        <Enum name="0" start="0b0" description="HSRUN is not allowed" />
        <Enum name="1" start="0b1" description="HSRUN is allowed" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SMC_PMCTRL" access="Read/Write" description="Power Mode Control register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="STOPM" description="Stop Mode Control">
        <Enum name="000" start="0b000" description="Normal Stop (STOP)" />
        <Enum name="010" start="0b010" description="Very-Low-Power Stop (VLPS)" />
        <Enum name="011" start="0b011" description="Low-Leakage Stop (LLSx)" />
        <Enum name="100" start="0b100" description="Very-Low-Leakage Stop (VLLSx)" />
        <Enum name="110" start="0b110" description="Reseved" />
      </BitField>
      <BitField start="3" size="1" name="STOPA" description="Stop Aborted">
        <Enum name="0" start="0b0" description="The previous stop mode entry was successful." />
        <Enum name="1" start="0b1" description="The previous stop mode entry was aborted." />
      </BitField>
      <BitField start="5" size="2" name="RUNM" description="Run Mode Control">
        <Enum name="00" start="0b00" description="Normal Run mode (RUN)" />
        <Enum name="10" start="0b10" description="Very-Low-Power Run mode (VLPR)" />
        <Enum name="11" start="0b11" description="High Speed Run mode (HSRUN)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="SMC_STOPCTRL" access="Read/Write" description="Stop Control Register" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LLSM" description="LLS or VLLS Mode Control">
        <Enum name="000" start="0b000" description="VLLS0 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx" />
        <Enum name="001" start="0b001" description="VLLS1 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx" />
        <Enum name="010" start="0b010" description="VLLS2 if PMCTRL[STOPM]=VLLSx, LLS2 if PMCTRL[STOPM]=LLSx" />
        <Enum name="011" start="0b011" description="VLLS3 if PMCTRL[STOPM]=VLLSx, LLS3 if PMCTRL[STOPM]=LLSx" />
      </BitField>
      <BitField start="3" size="1" name="LPOPO" description="LPO Power Option">
        <Enum name="0" start="0b0" description="LPO clock is enabled in LLS/VLLSx" />
        <Enum name="1" start="0b1" description="LPO clock is disabled in LLS/VLLSx" />
      </BitField>
      <BitField start="5" size="1" name="PORPO" description="POR Power Option">
        <Enum name="0" start="0b0" description="POR detect circuit is enabled in VLLS0" />
        <Enum name="1" start="0b1" description="POR detect circuit is disabled in VLLS0" />
      </BitField>
      <BitField start="6" size="2" name="PSTOPO" description="Partial Stop Option">
        <Enum name="00" start="0b00" description="STOP - Normal Stop mode" />
        <Enum name="01" start="0b01" description="PSTOP1 - Partial Stop with both system and bus clocks disabled" />
        <Enum name="10" start="0b10" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SMC_PMSTAT" access="ReadOnly" description="Power Mode Status register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PMSTAT" description="Power Mode Status" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007F000" description="Reset Control Module">
    <Register start="+0" size="4" name="RCM_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x3000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="11" start="0b11" description="Standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="RCM_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x2EEF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EWAKEUP" description="Existence of SRS[WAKEUP] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="1" size="1" name="ELVD" description="Existence of SRS[LVD] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="2" size="1" name="ELOC" description="Existence of SRS[LOC] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="3" size="1" name="ELOL" description="Existence of SRS[LOL] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="5" size="1" name="EWDOG" description="Existence of SRS[WDOG] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="6" size="1" name="EPIN" description="Existence of SRS[PIN] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="7" size="1" name="EPOR" description="Existence of SRS[POR] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="8" size="1" name="EJTAG" description="Existence of SRS[JTAG] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="9" size="1" name="ELOCKUP" description="Existence of SRS[LOCKUP] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="10" size="1" name="ESW" description="Existence of SRS[SW] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="11" size="1" name="EMDM_AP" description="Existence of SRS[MDM_AP] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="13" size="1" name="ESACKERR" description="Existence of SRS[SACKERR] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="15" size="1" name="ETAMPER" description="Existence of SRS[TAMPER] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
      <BitField start="16" size="1" name="ECORE1" description="Existence of SRS[CORE1] status indication feature">
        <Enum name="0" start="0b0" description="The feature is not available." />
        <Enum name="1" start="0b1" description="The feature is available." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="RCM_SRS" access="ReadOnly" description="System Reset Status Register" reset_value="0x82" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKEUP" description="VLLS Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by wakeup from VLLS mode." />
        <Enum name="1" start="0b1" description="Reset caused by wakeup from VLLS mode." />
      </BitField>
      <BitField start="1" size="1" name="LVD" description="Low-Voltage Detect Reset or High-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip, HVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip, HVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="LOC" description="Loss-of-Clock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock." />
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="LOL" description="Loss-of-Lock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL/FLL" />
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL/FLL" />
      </BitField>
      <BitField start="5" size="1" name="WDOG" description="Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="PIN" description="External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="POR" description="Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
      <BitField start="9" size="1" name="LOCKUP" description="Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="10" size="1" name="SW" description="Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="11" size="1" name="MDM_AP" description="MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset was not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset was caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="13" size="1" name="SACKERR" description="Stop Acknowledge Error">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="RCM_RPC" access="Read/Write" description="Reset Pin Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="RSTFLTSRW" description="Reset Pin Filter Select in Run and Wait Modes">
        <Enum name="00" start="0b00" description="All filtering disabled" />
        <Enum name="01" start="0b01" description="Bus clock filter enabled for normal operation" />
        <Enum name="10" start="0b10" description="LPO clock filter enabled for normal operation" />
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS" description="Reset Pin Filter Select in Stop Mode">
        <Enum name="0" start="0b0" description="All filtering disabled" />
        <Enum name="1" start="0b1" description="LPO clock filter enabled" />
      </BitField>
      <BitField start="8" size="5" name="RSTFLTSEL" description="Reset Pin Filter Bus Clock Select" />
    </Register>
    <Register start="+0x10" size="4" name="RCM_MR" access="Read/Write" description="Mode Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="2" name="BOOTROM" description="Boot ROM Configuration">
        <Enum name="00" start="0b00" description="Boot from Flash" />
        <Enum name="01" start="0b01" description="Boot from ROM due to BOOTCFG0 pin assertion / Reserved if no Boot pin" />
        <Enum name="10" start="0b10" description="Boot form ROM due to FOPT[7] configuration" />
        <Enum name="11" start="0b11" description="Boot from ROM due to both BOOTCFG0 pin assertion and FOPT[7] configuration" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RCM_FM" access="Read/Write" description="Force Mode Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="2" name="FORCEROM" description="Force ROM Boot">
        <Enum name="00" start="0b00" description="No effect" />
        <Enum name="01" start="0b01" description="Force boot from ROM with RCM_MR[1] set." />
        <Enum name="10" start="0b10" description="Force boot from ROM with RCM_MR[2] set." />
        <Enum name="11" start="0b11" description="Force boot from ROM with RCM_MR[2:1] set." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RCM_SSRS" access="Read/Write" description="Sticky System Reset Status Register" reset_value="0x82" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWAKEUP" description="Sticky VLLS Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by wakeup from VLLS mode." />
        <Enum name="1" start="0b1" description="Reset caused by wakeup from VLLS mode." />
      </BitField>
      <BitField start="1" size="1" name="SLVD" description="Sticky Low-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="SLOC" description="Sticky Loss-of-Clock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock." />
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="SLOL" description="Sticky Loss-of-Lock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL/FLL" />
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL/FLL" />
      </BitField>
      <BitField start="5" size="1" name="SWDOG" description="Sticky Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="SPIN" description="Sticky External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="SPOR" description="Sticky Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
      <BitField start="9" size="1" name="SLOCKUP" description="Sticky Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="10" size="1" name="SSW" description="Sticky Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="11" size="1" name="SMDM_AP" description="Sticky MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset was not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset was caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="13" size="1" name="SSACKERR" description="Sticky Stop Acknowledge Error">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RCM_SRIE" access="Read/Write" description="System Reset Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DELAY" description="Reset Delay Time">
        <Enum name="00" start="0b00" description="10 LPO cycles" />
        <Enum name="01" start="0b01" description="34 LPO cycles" />
        <Enum name="10" start="0b10" description="130 LPO cycles" />
        <Enum name="11" start="0b11" description="514 LPO cycles" />
      </BitField>
      <BitField start="2" size="1" name="LOC" description="Loss-of-Clock Interrupt">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="3" size="1" name="LOL" description="Loss-of-Lock Interrupt">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="5" size="1" name="WDOG" description="Watchdog Interrupt">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="6" size="1" name="PIN" description="External Reset Pin Interrupt">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="GIE" description="Global Interrupt Enable">
        <Enum name="0" start="0b0" description="All interrupt sources disabled." />
        <Enum name="1" start="0b1" description="All interrupt sources enabled." />
      </BitField>
      <BitField start="9" size="1" name="LOCKUP" description="Core Lockup Interrupt">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="10" size="1" name="SW" description="Software Interrupt">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="11" size="1" name="MDM_AP" description="MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
      <BitField start="13" size="1" name="SACKERR" description="Stop Acknowledge Error Interrupt">
        <Enum name="0" start="0b0" description="Interrupt disabled." />
        <Enum name="1" start="0b1" description="Interrupt enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRNG" start="0x400A5000" description="TRNG">
    <Register start="+0" size="4" name="MCTL" access="Read/Write" description="TRNG Miscellaneous Control Register" reset_value="0x12001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SAMP_MODE" description="Sample Mode">
        <Enum name="00" start="0b00" description="use Von Neumann data into both Entropy shifter and Statistical Checker" />
        <Enum name="01" start="0b01" description="use raw data into both Entropy shifter and Statistical Checker" />
        <Enum name="10" start="0b10" description="use Von Neumann data into Entropy shifter. Use raw data into Statistical Checker" />
        <Enum name="11" start="0b11" description="undefined/reserved." />
      </BitField>
      <BitField start="2" size="2" name="OSC_DIV" description="Oscillator Divide">
        <Enum name="00" start="0b00" description="use ring oscillator with no divide" />
        <Enum name="01" start="0b01" description="use ring oscillator divided-by-2" />
        <Enum name="10" start="0b10" description="use ring oscillator divided-by-4" />
        <Enum name="11" start="0b11" description="use ring oscillator divided-by-8" />
      </BitField>
      <BitField start="4" size="1" name="UNUSED" description="This bit is unused but write-able. Must be left as zero." />
      <BitField start="5" size="1" name="TRNG_ACC" description="TRNG Access Mode" />
      <BitField start="6" size="1" name="RST_DEF" description="Reset Defaults" />
      <BitField start="7" size="1" name="FOR_SCLK" description="Force System Clock" />
      <BitField start="8" size="1" name="FCT_FAIL" description="Read only: Frequency Count Fail" />
      <BitField start="9" size="1" name="FCT_VAL" description="Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT." />
      <BitField start="10" size="1" name="ENT_VAL" description="Read only: Entropy Valid" />
      <BitField start="11" size="1" name="TST_OUT" description="Read only: Test point inside ring oscillator." />
      <BitField start="12" size="1" name="ERR" description="Read: Error status" />
      <BitField start="13" size="1" name="TSTOP_OK" description="TRNG_OK_TO_STOP" />
      <BitField start="16" size="1" name="PRGM" description="Programming Mode Select" />
    </Register>
    <Register start="+0x4" size="4" name="SCMISC" access="Read/Write" description="TRNG Statistical Check Miscellaneous Register" reset_value="0x10022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LRUN_MAX" description="LONG RUN MAX LIMIT" />
      <BitField start="16" size="4" name="RTY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x8" size="4" name="PKRRNG" access="Read/Write" description="TRNG Poker Range Register" reset_value="0x9A3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_RNG" description="Poker Range" />
    </Register>
    <Register start="+0xC" size="4" name="PKRMAX" access="Read/Write" description="TRNG Poker Maximum Limit Register" reset_value="0x6920" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_MAX" description="Poker Maximum Limit" />
    </Register>
    <Register start="+0xC" size="4" name="PKRSQ" access="ReadOnly" description="TRNG Poker Square Calculation Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_SQ" description="Poker Square Calculation Result" />
    </Register>
    <Register start="+0x10" size="4" name="SDCTL" access="Read/Write" description="TRNG Seed Control Register" reset_value="0xC8009C4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SAMP_SIZE" description="Sample Size" />
      <BitField start="16" size="16" name="ENT_DLY" description="Entropy Delay" />
    </Register>
    <Register start="+0x14" size="4" name="SBLIM" access="Read/Write" description="TRNG Sparse Bit Limit Register" reset_value="0x3F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SB_LIM" description="Sparse Bit Limit" />
    </Register>
    <Register start="+0x14" size="4" name="TOTSAM" access="ReadOnly" description="TRNG Total Samples Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="TOT_SAM" description="Total Samples" />
    </Register>
    <Register start="+0x18" size="4" name="FRQMIN" access="Read/Write" description="TRNG Frequency Count Minimum Limit Register" reset_value="0x640" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MIN" description="Frequency Count Minimum Limit" />
    </Register>
    <Register start="+0x1C" size="4" name="FRQCNT" access="ReadOnly" description="TRNG Frequency Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_CT" description="Frequency Count" />
    </Register>
    <Register start="+0x1C" size="4" name="FRQMAX" access="Read/Write" description="TRNG Frequency Count Maximum Limit Register" reset_value="0x6400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MAX" description="Frequency Counter Maximum Limit" />
    </Register>
    <Register start="+0x20" size="4" name="SCMC" access="ReadOnly" description="TRNG Statistical Check Monobit Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_CT" description="Monobit Count" />
    </Register>
    <Register start="+0x20" size="4" name="SCML" access="Read/Write" description="TRNG Statistical Check Monobit Limit Register" reset_value="0x10C0568" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_MAX" description="Monobit Maximum Limit" />
      <BitField start="16" size="16" name="MONO_RNG" description="Monobit Range" />
    </Register>
    <Register start="+0x24" size="4" name="SCR1C" access="ReadOnly" description="TRNG Statistical Check Run Length 1 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="R1_0_CT" description="Runs of Zero, Length 1 Count" />
      <BitField start="16" size="15" name="R1_1_CT" description="Runs of One, Length 1 Count" />
    </Register>
    <Register start="+0x24" size="4" name="SCR1L" access="Read/Write" description="TRNG Statistical Check Run Length 1 Limit Register" reset_value="0xB20195" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="RUN1_MAX" description="Run Length 1 Maximum Limit" />
      <BitField start="16" size="15" name="RUN1_RNG" description="Run Length 1 Range" />
    </Register>
    <Register start="+0x28" size="4" name="SCR2C" access="ReadOnly" description="TRNG Statistical Check Run Length 2 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="R2_0_CT" description="Runs of Zero, Length 2 Count" />
      <BitField start="16" size="14" name="R2_1_CT" description="Runs of One, Length 2 Count" />
    </Register>
    <Register start="+0x28" size="4" name="SCR2L" access="Read/Write" description="TRNG Statistical Check Run Length 2 Limit Register" reset_value="0x7A00DC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="RUN2_MAX" description="Run Length 2 Maximum Limit" />
      <BitField start="16" size="14" name="RUN2_RNG" description="Run Length 2 Range" />
    </Register>
    <Register start="+0x2C" size="4" name="SCR3C" access="ReadOnly" description="TRNG Statistical Check Run Length 3 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="R3_0_CT" description="Runs of Zeroes, Length 3 Count" />
      <BitField start="16" size="13" name="R3_1_CT" description="Runs of Ones, Length 3 Count" />
    </Register>
    <Register start="+0x2C" size="4" name="SCR3L" access="Read/Write" description="TRNG Statistical Check Run Length 3 Limit Register" reset_value="0x58007D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RUN3_MAX" description="Run Length 3 Maximum Limit" />
      <BitField start="16" size="13" name="RUN3_RNG" description="Run Length 3 Range" />
    </Register>
    <Register start="+0x30" size="4" name="SCR4C" access="ReadOnly" description="TRNG Statistical Check Run Length 4 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="R4_0_CT" description="Runs of Zero, Length 4 Count" />
      <BitField start="16" size="12" name="R4_1_CT" description="Runs of One, Length 4 Count" />
    </Register>
    <Register start="+0x30" size="4" name="SCR4L" access="Read/Write" description="TRNG Statistical Check Run Length 4 Limit Register" reset_value="0x40004B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RUN4_MAX" description="Run Length 4 Maximum Limit" />
      <BitField start="16" size="12" name="RUN4_RNG" description="Run Length 4 Range" />
    </Register>
    <Register start="+0x34" size="4" name="SCR5C" access="ReadOnly" description="TRNG Statistical Check Run Length 5 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R5_0_CT" description="Runs of Zero, Length 5 Count" />
      <BitField start="16" size="11" name="R5_1_CT" description="Runs of One, Length 5 Count" />
    </Register>
    <Register start="+0x34" size="4" name="SCR5L" access="Read/Write" description="TRNG Statistical Check Run Length 5 Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN5_MAX" description="Run Length 5 Maximum Limit" />
      <BitField start="16" size="11" name="RUN5_RNG" description="Run Length 5 Range" />
    </Register>
    <Register start="+0x38" size="4" name="SCR6PC" access="ReadOnly" description="TRNG Statistical Check Run Length 6+ Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R6P_0_CT" description="Runs of Zero, Length 6+ Count" />
      <BitField start="16" size="11" name="R6P_1_CT" description="Runs of One, Length 6+ Count" />
    </Register>
    <Register start="+0x38" size="4" name="SCR6PL" access="Read/Write" description="TRNG Statistical Check Run Length 6+ Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN6P_MAX" description="Run Length 6+ Maximum Limit" />
      <BitField start="16" size="11" name="RUN6P_RNG" description="Run Length 6+ Range" />
    </Register>
    <Register start="+0x3C" size="4" name="STATUS" access="ReadOnly" description="TRNG Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TF1BR0" description="Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed." />
      <BitField start="1" size="1" name="TF1BR1" description="Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed." />
      <BitField start="2" size="1" name="TF2BR0" description="Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed." />
      <BitField start="3" size="1" name="TF2BR1" description="Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed." />
      <BitField start="4" size="1" name="TF3BR0" description="Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed." />
      <BitField start="5" size="1" name="TF3BR1" description="Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed." />
      <BitField start="6" size="1" name="TF4BR0" description="Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed." />
      <BitField start="7" size="1" name="TF4BR1" description="Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed." />
      <BitField start="8" size="1" name="TF5BR0" description="Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed." />
      <BitField start="9" size="1" name="TF5BR1" description="Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed." />
      <BitField start="10" size="1" name="TF6PBR0" description="Test Fail, 6 Plus Bit Run, Sampling 0s" />
      <BitField start="11" size="1" name="TF6PBR1" description="Test Fail, 6 Plus Bit Run, Sampling 1s" />
      <BitField start="12" size="1" name="TFSB" description="Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed." />
      <BitField start="13" size="1" name="TFLR" description="Test Fail, Long Run. If TFLR=1, the Long Run Test has failed." />
      <BitField start="14" size="1" name="TFP" description="Test Fail, Poker. If TFP=1, the Poker Test has failed." />
      <BitField start="15" size="1" name="TFMB" description="Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed." />
      <BitField start="16" size="4" name="RETRY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x40" size="4" name="ENT0" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x44" size="4" name="ENT1" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x48" size="4" name="ENT2" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x4C" size="4" name="ENT3" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x50" size="4" name="ENT4" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x54" size="4" name="ENT5" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x58" size="4" name="ENT6" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x5C" size="4" name="ENT7" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x60" size="4" name="ENT8" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x64" size="4" name="ENT9" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x68" size="4" name="ENT10" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x6C" size="4" name="ENT11" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x70" size="4" name="ENT12" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x74" size="4" name="ENT13" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x78" size="4" name="ENT14" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x7C" size="4" name="ENT15" access="ReadOnly" description="TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x80" size="4" name="PKRCNT10" access="ReadOnly" description="TRNG Statistical Check Poker Count 1 and 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_0_CT" description="Poker 0h Count" />
      <BitField start="16" size="16" name="PKR_1_CT" description="Poker 1h Count" />
    </Register>
    <Register start="+0x84" size="4" name="PKRCNT32" access="ReadOnly" description="TRNG Statistical Check Poker Count 3 and 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_2_CT" description="Poker 2h Count" />
      <BitField start="16" size="16" name="PKR_3_CT" description="Poker 3h Count" />
    </Register>
    <Register start="+0x88" size="4" name="PKRCNT54" access="ReadOnly" description="TRNG Statistical Check Poker Count 5 and 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_4_CT" description="Poker 4h Count" />
      <BitField start="16" size="16" name="PKR_5_CT" description="Poker 5h Count" />
    </Register>
    <Register start="+0x8C" size="4" name="PKRCNT76" access="ReadOnly" description="TRNG Statistical Check Poker Count 7 and 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_6_CT" description="Poker 6h Count" />
      <BitField start="16" size="16" name="PKR_7_CT" description="Poker 7h Count" />
    </Register>
    <Register start="+0x90" size="4" name="PKRCNT98" access="ReadOnly" description="TRNG Statistical Check Poker Count 9 and 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_8_CT" description="Poker 8h Count" />
      <BitField start="16" size="16" name="PKR_9_CT" description="Poker 9h Count" />
    </Register>
    <Register start="+0x94" size="4" name="PKRCNTBA" access="ReadOnly" description="TRNG Statistical Check Poker Count B and A Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_A_CT" description="Poker Ah Count" />
      <BitField start="16" size="16" name="PKR_B_CT" description="Poker Bh Count" />
    </Register>
    <Register start="+0x98" size="4" name="PKRCNTDC" access="ReadOnly" description="TRNG Statistical Check Poker Count D and C Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_C_CT" description="Poker Ch Count" />
      <BitField start="16" size="16" name="PKR_D_CT" description="Poker Dh Count" />
    </Register>
    <Register start="+0x9C" size="4" name="PKRCNTFE" access="ReadOnly" description="TRNG Statistical Check Poker Count F and E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_E_CT" description="Poker Eh Count" />
      <BitField start="16" size="16" name="PKR_F_CT" description="Poker Fh Count" />
    </Register>
    <Register start="+0xA0" size="4" name="SEC_CFG" access="Read/Write" description="TRNG Security Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SH0" description="Reserved. DRNG specific, not applicable to this version.">
        <Enum name="0" start="0b0" description="See DRNG version." />
        <Enum name="1" start="0b1" description="See DRNG version." />
      </BitField>
      <BitField start="1" size="1" name="NO_PRGM" description="If set, the TRNG registers cannot be programmed">
        <Enum name="0" start="0b0" description="Programability of registers controlled only by the TRNG Miscellaneous Control Register's access mode bit." />
        <Enum name="1" start="0b1" description="Overides TRNG Miscellaneous Control Register access mode and prevents TRNG register programming." />
      </BitField>
      <BitField start="2" size="1" name="SK_VAL" description="Reserved. DRNG-specific, not applicable to this version.">
        <Enum name="0" start="0b0" description="See DRNG version." />
        <Enum name="1" start="0b1" description="See DRNG version." />
      </BitField>
    </Register>
    <Register start="+0xA4" size="4" name="INT_CTRL" access="Read/Write" description="TRNG Interrupt Control Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="0" start="0b0" description="Corresponding bit of INT_STATUS cleared." />
        <Enum name="1" start="0b1" description="Corresponding bit of INT_STATUS active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="3" size="29" name="UNUSED" description="Reserved but writeable." />
    </Register>
    <Register start="+0xA8" size="4" name="INT_MASK" access="Read/Write" description="TRNG Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="0" start="0b0" description="Corresponding interrupt of INT_STATUS is masked." />
        <Enum name="1" start="0b1" description="Corresponding bit of INT_STATUS is active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
    </Register>
    <Register start="+0xAC" size="4" name="INT_STATUS" access="Read/Write" description="TRNG Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Read: Error status">
        <Enum name="0" start="0b0" description="no error" />
        <Enum name="1" start="0b1" description="error detected." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Read only: Entropy Valid">
        <Enum name="0" start="0b0" description="Busy generation entropy. Any value read is invalid." />
        <Enum name="1" start="0b1" description="TRNG can be stopped and entropy is valid if read." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Read only: Frequency Count Fail">
        <Enum name="0" start="0b0" description="No hardware nor self test frequency errors." />
        <Enum name="1" start="0b1" description="The frequency counter has detected a failure." />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="VID1" access="ReadOnly" description="TRNG Version ID Register (MS)" reset_value="0x300100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MIN_REV" description="Shows the Freescale IP's Minor revision of the TRNG.">
        <Enum name="0x00" start="0b0" description="Minor revision number for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="MAJ_REV" description="Shows the Freescale IP's Major revision of the TRNG.">
        <Enum name="0x01" start="0b1" description="Major revision number for TRNG." />
      </BitField>
      <BitField start="16" size="16" name="IP_ID" description="Shows the Freescale IP ID.">
        <Enum name="0x0030" start="0b110000" description="ID for TRNG." />
      </BitField>
    </Register>
    <Register start="+0xF4" size="4" name="VID2" access="ReadOnly" description="TRNG Version ID Register (LS)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONFIG_OPT" description="Shows the Freescale IP's Configuaration options for the TRNG.">
        <Enum name="0x00" start="0b0" description="TRNG_CONFIG_OPT for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="ECO_REV" description="Shows the Freescale IP's ECO revision of the TRNG.">
        <Enum name="0x00" start="0b0" description="TRNG_ECO_REV for TRNG." />
      </BitField>
      <BitField start="16" size="8" name="INTG_OPT" description="Shows the Freescale integration options for the TRNG.">
        <Enum name="0x00" start="0b0" description="INTG_OPT for TRNG." />
      </BitField>
      <BitField start="24" size="8" name="ERA" description="Shows the Freescale compile options for the TRNG.">
        <Enum name="0x00" start="0b0" description="COMPILE_OPT for TRNG." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLEXIO0" start="0x400CA000" description="FLEXIO0">
    <Register start="+0" size="4" name="FLEXIO0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="0x0" start="0b0" description="Standard features implemented." />
        <Enum name="0x1" start="0b1" description="Supports state, logic and parallel modes." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="FLEXIO0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x10080404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SHIFTER" description="Shifter Number" />
      <BitField start="8" size="8" name="TIMER" description="Timer Number" />
      <BitField start="16" size="8" name="PIN" description="Pin Number" />
      <BitField start="24" size="8" name="TRIGGER" description="Trigger Number" />
    </Register>
    <Register start="+0x8" size="4" name="FLEXIO0_CTRL" access="Read/Write" description="FlexIO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXEN" description="FlexIO Enable">
        <Enum name="0" start="0b0" description="FlexIO module is disabled." />
        <Enum name="1" start="0b1" description="FlexIO module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="SWRST" description="Software Reset">
        <Enum name="0" start="0b0" description="Software reset is disabled" />
        <Enum name="1" start="0b1" description="Software reset is enabled, all FlexIO registers except the Control Register are reset." />
      </BitField>
      <BitField start="2" size="1" name="FASTACC" description="Fast Access">
        <Enum name="0" start="0b0" description="Configures for normal register accesses to FlexIO" />
        <Enum name="1" start="0b1" description="Configures for fast register accesses to FlexIO" />
      </BitField>
      <BitField start="30" size="1" name="DBGE" description="Debug Enable">
        <Enum name="0" start="0b0" description="FlexIO is disabled in debug modes." />
        <Enum name="1" start="0b1" description="FlexIO is enabled in debug modes" />
      </BitField>
      <BitField start="31" size="1" name="DOZEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="FlexIO enabled in Doze modes." />
        <Enum name="1" start="0b1" description="FlexIO disabled in Doze modes." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FLEXIO0_PIN" access="ReadOnly" description="Pin State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Pin Data Input" />
    </Register>
    <Register start="+0x10" size="4" name="FLEXIO0_SHIFTSTAT" access="Read/Write" description="Shifter Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSF" description="Shifter Status Flag">
        <Enum name="0" start="0b0" description="Status flag is clear" />
        <Enum name="1" start="0b1" description="Status flag is set" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FLEXIO0_SHIFTERR" access="Read/Write" description="Shifter Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEF" description="Shifter Error Flags">
        <Enum name="0" start="0b0" description="Shifter Error Flag is clear" />
        <Enum name="1" start="0b1" description="Shifter Error Flag is set" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FLEXIO0_TIMSTAT" access="Read/Write" description="Timer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TSF" description="Timer Status Flags">
        <Enum name="0" start="0b0" description="Timer Status Flag is clear" />
        <Enum name="1" start="0b1" description="Timer Status Flag is set" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="FLEXIO0_SHIFTSIEN" access="Read/Write" description="Shifter Status Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSIE" description="Shifter Status Interrupt Enable">
        <Enum name="0" start="0b0" description="Shifter Status Flag interrupt disabled" />
        <Enum name="1" start="0b1" description="Shifter Status Flag interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="FLEXIO0_SHIFTEIEN" access="Read/Write" description="Shifter Error Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEIE" description="Shifter Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Shifter Error Flag interrupt disabled" />
        <Enum name="1" start="0b1" description="Shifter Error Flag interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FLEXIO0_TIMIEN" access="Read/Write" description="Timer Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEIE" description="Timer Status Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer Status Flag interrupt is disabled" />
        <Enum name="1" start="0b1" description="Timer Status Flag interrupt is enabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="FLEXIO0_SHIFTSDEN" access="Read/Write" description="Shifter Status DMA Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSDE" description="Shifter Status DMA Enable">
        <Enum name="0" start="0b0" description="Shifter Status Flag DMA request is disabled" />
        <Enum name="1" start="0b1" description="Shifter Status Flag DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="FLEXIO0_SHIFTSTATE" access="Read/Write" description="Shifter State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="STATE" description="Current State Pointer" />
    </Register>
    <Register start="+0x80" size="4" name="FLEXIO0_SHIFTCTL0" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x84" size="4" name="FLEXIO0_SHIFTCTL1" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x88" size="4" name="FLEXIO0_SHIFTCTL2" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x8C" size="4" name="FLEXIO0_SHIFTCTL3" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x90" size="4" name="FLEXIO0_SHIFTCTL4" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x94" size="4" name="FLEXIO0_SHIFTCTL5" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x98" size="4" name="FLEXIO0_SHIFTCTL6" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x9C" size="4" name="FLEXIO0_SHIFTCTL7" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x100" size="4" name="FLEXIO0_SHIFTCFG0" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x104" size="4" name="FLEXIO0_SHIFTCFG1" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x108" size="4" name="FLEXIO0_SHIFTCFG2" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x10C" size="4" name="FLEXIO0_SHIFTCFG3" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x110" size="4" name="FLEXIO0_SHIFTCFG4" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x114" size="4" name="FLEXIO0_SHIFTCFG5" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x118" size="4" name="FLEXIO0_SHIFTCFG6" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x11C" size="4" name="FLEXIO0_SHIFTCFG7" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x200" size="4" name="FLEXIO0_SHIFTBUF0" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x204" size="4" name="FLEXIO0_SHIFTBUF1" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x208" size="4" name="FLEXIO0_SHIFTBUF2" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x20C" size="4" name="FLEXIO0_SHIFTBUF3" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x210" size="4" name="FLEXIO0_SHIFTBUF4" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x214" size="4" name="FLEXIO0_SHIFTBUF5" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x218" size="4" name="FLEXIO0_SHIFTBUF6" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x21C" size="4" name="FLEXIO0_SHIFTBUF7" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x280" size="4" name="FLEXIO0_SHIFTBUFBIS0" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x284" size="4" name="FLEXIO0_SHIFTBUFBIS1" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x288" size="4" name="FLEXIO0_SHIFTBUFBIS2" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x28C" size="4" name="FLEXIO0_SHIFTBUFBIS3" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x290" size="4" name="FLEXIO0_SHIFTBUFBIS4" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x294" size="4" name="FLEXIO0_SHIFTBUFBIS5" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x298" size="4" name="FLEXIO0_SHIFTBUFBIS6" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x29C" size="4" name="FLEXIO0_SHIFTBUFBIS7" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300" size="4" name="FLEXIO0_SHIFTBUFBYS0" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x304" size="4" name="FLEXIO0_SHIFTBUFBYS1" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x308" size="4" name="FLEXIO0_SHIFTBUFBYS2" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x30C" size="4" name="FLEXIO0_SHIFTBUFBYS3" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x310" size="4" name="FLEXIO0_SHIFTBUFBYS4" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x314" size="4" name="FLEXIO0_SHIFTBUFBYS5" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x318" size="4" name="FLEXIO0_SHIFTBUFBYS6" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x31C" size="4" name="FLEXIO0_SHIFTBUFBYS7" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380" size="4" name="FLEXIO0_SHIFTBUFBBS0" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x384" size="4" name="FLEXIO0_SHIFTBUFBBS1" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x388" size="4" name="FLEXIO0_SHIFTBUFBBS2" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x38C" size="4" name="FLEXIO0_SHIFTBUFBBS3" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x390" size="4" name="FLEXIO0_SHIFTBUFBBS4" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x394" size="4" name="FLEXIO0_SHIFTBUFBBS5" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x398" size="4" name="FLEXIO0_SHIFTBUFBBS6" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x39C" size="4" name="FLEXIO0_SHIFTBUFBBS7" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x400" size="4" name="FLEXIO0_TIMCTL0" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x404" size="4" name="FLEXIO0_TIMCTL1" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x408" size="4" name="FLEXIO0_TIMCTL2" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x40C" size="4" name="FLEXIO0_TIMCTL3" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x410" size="4" name="FLEXIO0_TIMCTL4" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x414" size="4" name="FLEXIO0_TIMCTL5" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x418" size="4" name="FLEXIO0_TIMCTL6" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x41C" size="4" name="FLEXIO0_TIMCTL7" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x480" size="4" name="FLEXIO0_TIMCFG0" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x484" size="4" name="FLEXIO0_TIMCFG1" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x488" size="4" name="FLEXIO0_TIMCFG2" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x48C" size="4" name="FLEXIO0_TIMCFG3" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x490" size="4" name="FLEXIO0_TIMCFG4" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x494" size="4" name="FLEXIO0_TIMCFG5" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x498" size="4" name="FLEXIO0_TIMCFG6" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x49C" size="4" name="FLEXIO0_TIMCFG7" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x500" size="4" name="FLEXIO0_TIMCMP0" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x504" size="4" name="FLEXIO0_TIMCMP1" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x508" size="4" name="FLEXIO0_TIMCMP2" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x50C" size="4" name="FLEXIO0_TIMCMP3" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x510" size="4" name="FLEXIO0_TIMCMP4" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x514" size="4" name="FLEXIO0_TIMCMP5" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x518" size="4" name="FLEXIO0_TIMCMP6" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x51C" size="4" name="FLEXIO0_TIMCMP7" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x680" size="4" name="FLEXIO0_SHIFTBUFNBS0" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x684" size="4" name="FLEXIO0_SHIFTBUFNBS1" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x688" size="4" name="FLEXIO0_SHIFTBUFNBS2" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x68C" size="4" name="FLEXIO0_SHIFTBUFNBS3" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x690" size="4" name="FLEXIO0_SHIFTBUFNBS4" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x694" size="4" name="FLEXIO0_SHIFTBUFNBS5" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x698" size="4" name="FLEXIO0_SHIFTBUFNBS6" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x69C" size="4" name="FLEXIO0_SHIFTBUFNBS7" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700" size="4" name="FLEXIO0_SHIFTBUFHWS0" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x704" size="4" name="FLEXIO0_SHIFTBUFHWS1" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x708" size="4" name="FLEXIO0_SHIFTBUFHWS2" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x70C" size="4" name="FLEXIO0_SHIFTBUFHWS3" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x710" size="4" name="FLEXIO0_SHIFTBUFHWS4" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x714" size="4" name="FLEXIO0_SHIFTBUFHWS5" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x718" size="4" name="FLEXIO0_SHIFTBUFHWS6" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x71C" size="4" name="FLEXIO0_SHIFTBUFHWS7" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780" size="4" name="FLEXIO0_SHIFTBUFNIS0" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x784" size="4" name="FLEXIO0_SHIFTBUFNIS1" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x788" size="4" name="FLEXIO0_SHIFTBUFNIS2" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x78C" size="4" name="FLEXIO0_SHIFTBUFNIS3" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x790" size="4" name="FLEXIO0_SHIFTBUFNIS4" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x794" size="4" name="FLEXIO0_SHIFTBUFNIS5" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x798" size="4" name="FLEXIO0_SHIFTBUFNIS6" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x79C" size="4" name="FLEXIO0_SHIFTBUFNIS7" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" start="0xE000E000" description="System Control Block">
    <Register start="+0x8" size="4" name="SCB_ACTLR" access="ReadOnly" description="Auxiliary Control Register," reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xD00" size="4" name="SCB_CPUID" access="ReadOnly" description="CPUID Base Register" reset_value="0x410CC601" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REVISION" description="Minor revision number m in the rnpm revision status" />
      <BitField start="4" size="12" name="PARTNO" description="Indicates part number" />
      <BitField start="16" size="4" name="ARCHITECTURE" description="Indicates the architecture" />
      <BitField start="20" size="4" name="VARIANT" description="Major revision number n in the npm revision status" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer code" />
    </Register>
    <Register start="+0xD04" size="4" name="SCB_ICSR" access="Read/Write" description="Interrupt Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="6" name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" />
      <BitField start="25" size="1" name="PENDSTCLR" description="SysTick exception clear-pending bit">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the SysTick exception" />
      </BitField>
      <BitField start="26" size="1" name="PENDSTSET" description="SysTick exception set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: SysTick exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" />
      </BitField>
      <BitField start="27" size="1" name="PENDSVCLR" description="PendSV clear-pending bit">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the PendSV exception" />
      </BitField>
      <BitField start="28" size="1" name="PENDSVSET" description="PendSV set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PendSV exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" />
      </BitField>
      <BitField start="31" size="1" name="NMIPENDSET" description="NMI set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: NMI exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes NMI exception state to pending; read: NMI exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD08" size="4" name="SCB_VTOR" access="Read/Write" description="Vector Table Offset Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="25" name="TBLOFF" description="Vector table base offset" />
    </Register>
    <Register start="+0xD0C" size="4" name="SCB_AIRCR" access="Read/Write" description="Application Interrupt and Reset Control Register" reset_value="0xFA050000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="Reserved for Debug use" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="System reset request">
        <Enum name="0" start="0b0" description="no system reset request" />
        <Enum name="1" start="0b1" description="asserts a signal to the outer system that requests a reset" />
      </BitField>
      <BitField start="15" size="1" name="ENDIANNESS" description="Data endianness bit">
        <Enum name="0" start="0b0" description="Little-endian" />
        <Enum name="1" start="0b1" description="Big-endian" />
      </BitField>
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register start="+0xD10" size="4" name="SCB_SCR" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode">
        <Enum name="0" start="0b0" description="do not sleep when returning to Thread mode" />
        <Enum name="1" start="0b1" description="enter sleep, or deep sleep, on return from an ISR" />
      </BitField>
      <BitField start="2" size="1" name="SLEEPDEEP" description="Controls whether the processor uses sleep or deep sleep as its low power mode">
        <Enum name="0" start="0b0" description="sleep" />
        <Enum name="1" start="0b1" description="deep sleep" />
      </BitField>
      <BitField start="4" size="1" name="SEVONPEND" description="Send Event on Pending bit">
        <Enum name="0" start="0b0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" />
        <Enum name="1" start="0b1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" />
      </BitField>
    </Register>
    <Register start="+0xD14" size="4" name="SCB_CCR" access="ReadOnly" description="Configuration and Control Register" reset_value="0x208" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Always reads as one, indicates that all unaligned accesses generate a HardFault" />
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry" />
    </Register>
    <Register start="+0xD1C" size="4" name="SCB_SHPR2" access="Read/Write" description="System Handler Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="2" name="PRI_11" description="Priority of system handler 11, SVCall" />
    </Register>
    <Register start="+0xD20" size="4" name="SCB_SHPR3" access="Read/Write" description="System Handler Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="22" size="2" name="PRI_14" description="Priority of system handler 14, PendSV" />
      <BitField start="30" size="2" name="PRI_15" description="Priority of system handler 15, SysTick exception" />
    </Register>
    <Register start="+0xD24" size="4" name="SCB_SHCSR" access="Read/Write" description="System Handler Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="SVCALLPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD30" size="4" name="SCB_DFSR" access="Read/Write" description="Debug Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALTED" description="no description available">
        <Enum name="0" start="0b0" description="No active halt request debug event" />
        <Enum name="1" start="0b1" description="Halt request debug event active" />
      </BitField>
      <BitField start="1" size="1" name="BKPT" description="no description available">
        <Enum name="0" start="0b0" description="No current breakpoint debug event" />
        <Enum name="1" start="0b1" description="At least one current breakpoint debug event" />
      </BitField>
      <BitField start="2" size="1" name="DWTTRAP" description="no description available">
        <Enum name="0" start="0b0" description="No current debug events generated by the DWT" />
        <Enum name="1" start="0b1" description="At least one current debug event generated by the DWT" />
      </BitField>
      <BitField start="3" size="1" name="VCATCH" description="no description available">
        <Enum name="0" start="0b0" description="No Vector catch triggered" />
        <Enum name="1" start="0b1" description="Vector catch triggered" />
      </BitField>
      <BitField start="4" size="1" name="EXTERNAL" description="no description available">
        <Enum name="0" start="0b0" description="No EDBGRQ debug event" />
        <Enum name="1" start="0b1" description="EDBGRQ debug event" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="System timer">
    <Register start="+0" size="4" name="SYST_CSR" access="Read/Write" description="SysTick Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="no description available">
        <Enum name="0" start="0b0" description="counter disabled" />
        <Enum name="1" start="0b1" description="counter enabled" />
      </BitField>
      <BitField start="1" size="1" name="TICKINT" description="no description available">
        <Enum name="0" start="0b0" description="counting down to 0 does not assert the SysTick exception request" />
        <Enum name="1" start="0b1" description="counting down to 0 asserts the SysTick exception request" />
      </BitField>
      <BitField start="2" size="1" name="CLKSOURCE" description="no description available">
        <Enum name="0" start="0b0" description="external clock" />
        <Enum name="1" start="0b1" description="processor clock" />
      </BitField>
      <BitField start="16" size="1" name="COUNTFLAG" description="no description available" />
    </Register>
    <Register start="+0x4" size="4" name="SYST_RVR" access="Read/Write" description="SysTick Reload Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RELOAD" description="Value to load into the SysTick Current Value Register when the counter reaches 0" />
    </Register>
    <Register start="+0x8" size="4" name="SYST_CVR" access="Read/Write" description="SysTick Current Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CURRENT" description="Current value at the time the register is accessed" />
    </Register>
    <Register start="+0xC" size="4" name="SYST_CALIB" access="ReadOnly" description="SysTick Calibration Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TENMS" description="Reload value to use for 10ms timing" />
      <BitField start="30" size="1" name="SKEW" description="no description available">
        <Enum name="0" start="0b0" description="10ms calibration value is exact" />
        <Enum name="1" start="0b1" description="10ms calibration value is inexact, because of the clock frequency" />
      </BitField>
      <BitField start="31" size="1" name="NOREF" description="no description available">
        <Enum name="0" start="0b0" description="The reference clock is provided" />
        <Enum name="1" start="0b1" description="The reference clock is not provided" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC0" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register start="+0" size="4" name="NVIC0_ISER" access="Read/Write" description="Interrupt Set Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SETENA0" description="DMA0 channel 0/4 transfer complete interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 0/4 transfer complete interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable DMA0 channel 0/4 transfer complete interrupt; read: DMA0 channel 0/4 transfer complete interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="SETENA1" description="DMA0 channel 1/5 transfer complete interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 1/5 transfer complete interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable DMA0 channel 1/5 transfer complete interrupt; read: DMA0 channel 1/5 transfer complete interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="SETENA2" description="DMA0 channel 2/6 transfer complete interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 2/6 transfer complete interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable DMA0 channel 2/6 transfer complete interrupt; read: DMA0 channel 2/6 transfer complete interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="SETENA3" description="DMA0 channel 3/7 transfer complete interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 3/7 transfer complete interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable DMA0 channel 3/7 transfer complete interrupt; read: DMA0 channel 3/7 transfer complete interrupt enabled" />
      </BitField>
      <BitField start="4" size="1" name="SETENA4" description="CTI0 or DMA0 error interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: CTI0 or DMA0 error interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable CTI0 or DMA0 error interrupt; read: CTI0 or DMA0 error interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="SETENA5" description="FLEXIO0 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: FLEXIO0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable FLEXIO0 interrupt; read: FLEXIO0 interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="SETENA6" description="Timer/PWM module 0 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Timer/PWM module 0 interrupt; read: Timer/PWM module 0 interrupt enabled" />
      </BitField>
      <BitField start="7" size="1" name="SETENA7" description="Timer/PWM module 1 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 1 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Timer/PWM module 1 interrupt; read: Timer/PWM module 1 interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="SETENA8" description="Timer/PWM module 2 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 2 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Timer/PWM module 2 interrupt; read: Timer/PWM module 2 interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="SETENA9" description="Low Power Periodic Interrupt Timer interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low Power Periodic Interrupt Timer interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Low Power Periodic Interrupt Timer interrupt; read: Low Power Periodic Interrupt Timer interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="SETENA10" description="Serial Peripheral Interface 0 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Serial Peripheral Interface 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Serial Peripheral Interface 0 interrupt; read: Serial Peripheral Interface 0 interrupt enabled" />
      </BitField>
      <BitField start="11" size="1" name="SETENA11" description="Serial Peripheral Interface 1 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Serial Peripheral Interface 1 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Serial Peripheral Interface 1 interrupt; read: Serial Peripheral Interface 1 interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="SETENA12" description="LPUART0 status and error interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: LPUART0 status and error interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable LPUART0 status and error interrupt; read: LPUART0 status and error interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="SETENA13" description="LPUART1 status and error interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: LPUART1 status and error interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable LPUART1 status and error interrupt; read: LPUART1 status and error interrupt enabled" />
      </BitField>
      <BitField start="14" size="1" name="SETENA14" description="Inter-Integrated Circuit 0 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Inter-Integrated Circuit 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Inter-Integrated Circuit 0 interrupt; read: Inter-Integrated Circuit 0 interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="SETENA15" description="Inter-Integrated Circuit 0 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Inter-Integrated Circuit 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Inter-Integrated Circuit 0 interrupt; read: Inter-Integrated Circuit 0 interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SETENA16" description="Reserved iv 32 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Reserved iv 32 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Reserved iv 32 interrupt; read: Reserved iv 32 interrupt enabled" />
      </BitField>
      <BitField start="17" size="1" name="SETENA17" description="PORTA Pin detect interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTA Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable PORTA Pin detect interrupt; read: PORTA Pin detect interrupt enabled" />
      </BitField>
      <BitField start="18" size="1" name="SETENA18" description="PORTB Pin detect interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTB Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable PORTB Pin detect interrupt; read: PORTB Pin detect interrupt enabled" />
      </BitField>
      <BitField start="19" size="1" name="SETENA19" description="PORTC Pin detect interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTC Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable PORTC Pin detect interrupt; read: PORTC Pin detect interrupt enabled" />
      </BitField>
      <BitField start="20" size="1" name="SETENA20" description="PORTD Pin detect interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTD Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable PORTD Pin detect interrupt; read: PORTD Pin detect interrupt enabled" />
      </BitField>
      <BitField start="21" size="1" name="SETENA21" description="PORTE Pin detect interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTE Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable PORTE Pin detect interrupt; read: PORTE Pin detect interrupt enabled" />
      </BitField>
      <BitField start="22" size="1" name="SETENA22" description="Low Leakage Wakeup 0 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low Leakage Wakeup 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Low Leakage Wakeup 0 interrupt; read: Low Leakage Wakeup 0 interrupt enabled" />
      </BitField>
      <BitField start="23" size="1" name="SETENA23" description="Integrated interchip sound 0 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Integrated interchip sound 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Integrated interchip sound 0 interrupt; read: Integrated interchip sound 0 interrupt enabled" />
      </BitField>
      <BitField start="24" size="1" name="SETENA24" description="Universal Serial Bus interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Universal Serial Bus interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Universal Serial Bus interrupt; read: Universal Serial Bus interrupt enabled" />
      </BitField>
      <BitField start="25" size="1" name="SETENA25" description="Analog-to-Digital Converter 0 interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Analog-to-Digital Converter 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Analog-to-Digital Converter 0 interrupt; read: Analog-to-Digital Converter 0 interrupt enabled" />
      </BitField>
      <BitField start="26" size="1" name="SETENA26" description="Low-Power Timer interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low-Power Timer interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable Low-Power Timer interrupt; read: Low-Power Timer interrupt enabled" />
      </BitField>
      <BitField start="27" size="1" name="SETENA27" description="RTC seconds interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: RTC seconds interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable RTC seconds interrupt; read: RTC seconds interrupt enabled" />
      </BitField>
      <BitField start="28" size="1" name="SETENA28" description="INTMUX0 channel 0 interrupt interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 0 interrupt interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable INTMUX0 channel 0 interrupt interrupt; read: INTMUX0 channel 0 interrupt interrupt enabled" />
      </BitField>
      <BitField start="29" size="1" name="SETENA29" description="INTMUX0 channel 1 interrupt interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 1 interrupt interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable INTMUX0 channel 1 interrupt interrupt; read: INTMUX0 channel 1 interrupt interrupt enabled" />
      </BitField>
      <BitField start="30" size="1" name="SETENA30" description="INTMUX0 channel 2 interrupt interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 2 interrupt interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable INTMUX0 channel 2 interrupt interrupt; read: INTMUX0 channel 2 interrupt interrupt enabled" />
      </BitField>
      <BitField start="31" size="1" name="SETENA31" description="INTMUX0 channel 3 interrupt interrupt set-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 3 interrupt interrupt disabled" />
        <Enum name="1" start="0b1" description="write: enable INTMUX0 channel 3 interrupt interrupt; read: INTMUX0 channel 3 interrupt interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="NVIC0_ICER" access="Read/Write" description="Interrupt Clear Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLRENA0" description="DMA0 channel 0/4 transfer complete interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 0/4 transfer complete interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable DMA0 channel 0/4 transfer complete interrupt; read: DMA0 channel 0/4 transfer complete interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="CLRENA1" description="DMA0 channel 1/5 transfer complete interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 1/5 transfer complete interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable DMA0 channel 1/5 transfer complete interrupt; read: DMA0 channel 1/5 transfer complete interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="CLRENA2" description="DMA0 channel 2/6 transfer complete interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 2/6 transfer complete interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable DMA0 channel 2/6 transfer complete interrupt; read: DMA0 channel 2/6 transfer complete interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="CLRENA3" description="DMA0 channel 3/7 transfer complete interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 3/7 transfer complete interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable DMA0 channel 3/7 transfer complete interrupt; read: DMA0 channel 3/7 transfer complete interrupt enabled" />
      </BitField>
      <BitField start="4" size="1" name="CLRENA4" description="CTI0 or DMA0 error interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: CTI0 or DMA0 error interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable CTI0 or DMA0 error interrupt; read: CTI0 or DMA0 error interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="CLRENA5" description="FLEXIO0 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: FLEXIO0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable FLEXIO0 interrupt; read: FLEXIO0 interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="CLRENA6" description="Timer/PWM module 0 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Timer/PWM module 0 interrupt; read: Timer/PWM module 0 interrupt enabled" />
      </BitField>
      <BitField start="7" size="1" name="CLRENA7" description="Timer/PWM module 1 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 1 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Timer/PWM module 1 interrupt; read: Timer/PWM module 1 interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="CLRENA8" description="Timer/PWM module 2 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 2 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Timer/PWM module 2 interrupt; read: Timer/PWM module 2 interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="CLRENA9" description="Low Power Periodic Interrupt Timer interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low Power Periodic Interrupt Timer interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Low Power Periodic Interrupt Timer interrupt; read: Low Power Periodic Interrupt Timer interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="CLRENA10" description="Serial Peripheral Interface 0 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Serial Peripheral Interface 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Serial Peripheral Interface 0 interrupt; read: Serial Peripheral Interface 0 interrupt enabled" />
      </BitField>
      <BitField start="11" size="1" name="CLRENA11" description="Serial Peripheral Interface 1 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Serial Peripheral Interface 1 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Serial Peripheral Interface 1 interrupt; read: Serial Peripheral Interface 1 interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="CLRENA12" description="LPUART0 status and error interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: LPUART0 status and error interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable LPUART0 status and error interrupt; read: LPUART0 status and error interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="CLRENA13" description="LPUART1 status and error interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: LPUART1 status and error interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable LPUART1 status and error interrupt; read: LPUART1 status and error interrupt enabled" />
      </BitField>
      <BitField start="14" size="1" name="CLRENA14" description="Inter-Integrated Circuit 0 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Inter-Integrated Circuit 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Inter-Integrated Circuit 0 interrupt; read: Inter-Integrated Circuit 0 interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="CLRENA15" description="Inter-Integrated Circuit 0 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Inter-Integrated Circuit 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Inter-Integrated Circuit 0 interrupt; read: Inter-Integrated Circuit 0 interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="CLRENA16" description="Reserved iv 32 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Reserved iv 32 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Reserved iv 32 interrupt; read: Reserved iv 32 interrupt enabled" />
      </BitField>
      <BitField start="17" size="1" name="CLRENA17" description="PORTA Pin detect interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTA Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable PORTA Pin detect interrupt; read: PORTA Pin detect interrupt enabled" />
      </BitField>
      <BitField start="18" size="1" name="CLRENA18" description="PORTB Pin detect interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTB Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable PORTB Pin detect interrupt; read: PORTB Pin detect interrupt enabled" />
      </BitField>
      <BitField start="19" size="1" name="CLRENA19" description="PORTC Pin detect interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTC Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable PORTC Pin detect interrupt; read: PORTC Pin detect interrupt enabled" />
      </BitField>
      <BitField start="20" size="1" name="CLRENA20" description="PORTD Pin detect interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTD Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable PORTD Pin detect interrupt; read: PORTD Pin detect interrupt enabled" />
      </BitField>
      <BitField start="21" size="1" name="CLRENA21" description="PORTE Pin detect interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTE Pin detect interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable PORTE Pin detect interrupt; read: PORTE Pin detect interrupt enabled" />
      </BitField>
      <BitField start="22" size="1" name="CLRENA22" description="Low Leakage Wakeup 0 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low Leakage Wakeup 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Low Leakage Wakeup 0 interrupt; read: Low Leakage Wakeup 0 interrupt enabled" />
      </BitField>
      <BitField start="23" size="1" name="CLRENA23" description="Integrated interchip sound 0 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Integrated interchip sound 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Integrated interchip sound 0 interrupt; read: Integrated interchip sound 0 interrupt enabled" />
      </BitField>
      <BitField start="24" size="1" name="CLRENA24" description="Universal Serial Bus interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Universal Serial Bus interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Universal Serial Bus interrupt; read: Universal Serial Bus interrupt enabled" />
      </BitField>
      <BitField start="25" size="1" name="CLRENA25" description="Analog-to-Digital Converter 0 interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Analog-to-Digital Converter 0 interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Analog-to-Digital Converter 0 interrupt; read: Analog-to-Digital Converter 0 interrupt enabled" />
      </BitField>
      <BitField start="26" size="1" name="CLRENA26" description="Low-Power Timer interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low-Power Timer interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable Low-Power Timer interrupt; read: Low-Power Timer interrupt enabled" />
      </BitField>
      <BitField start="27" size="1" name="CLRENA27" description="RTC seconds interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: RTC seconds interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable RTC seconds interrupt; read: RTC seconds interrupt enabled" />
      </BitField>
      <BitField start="28" size="1" name="CLRENA28" description="INTMUX0 channel 0 interrupt interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 0 interrupt interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable INTMUX0 channel 0 interrupt interrupt; read: INTMUX0 channel 0 interrupt interrupt enabled" />
      </BitField>
      <BitField start="29" size="1" name="CLRENA29" description="INTMUX0 channel 1 interrupt interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 1 interrupt interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable INTMUX0 channel 1 interrupt interrupt; read: INTMUX0 channel 1 interrupt interrupt enabled" />
      </BitField>
      <BitField start="30" size="1" name="CLRENA30" description="INTMUX0 channel 2 interrupt interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 2 interrupt interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable INTMUX0 channel 2 interrupt interrupt; read: INTMUX0 channel 2 interrupt interrupt enabled" />
      </BitField>
      <BitField start="31" size="1" name="CLRENA31" description="INTMUX0 channel 3 interrupt interrupt clear-enable bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 3 interrupt interrupt disabled" />
        <Enum name="1" start="0b1" description="write: disable INTMUX0 channel 3 interrupt interrupt; read: INTMUX0 channel 3 interrupt interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="NVIC0_ISPR" access="Read/Write" description="Interrupt Set Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SETPEND0" description="DMA0 channel 0/4 transfer complete interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 0/4 transfer complete interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the DMA0 channel 0/4 transfer complete interrupt state to pending; read: DMA0 channel 0/4 transfer complete interrupt is pending" />
      </BitField>
      <BitField start="1" size="1" name="SETPEND1" description="DMA0 channel 1/5 transfer complete interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 1/5 transfer complete interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the DMA0 channel 1/5 transfer complete interrupt state to pending; read: DMA0 channel 1/5 transfer complete interrupt is pending" />
      </BitField>
      <BitField start="2" size="1" name="SETPEND2" description="DMA0 channel 2/6 transfer complete interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 2/6 transfer complete interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the DMA0 channel 2/6 transfer complete interrupt state to pending; read: DMA0 channel 2/6 transfer complete interrupt is pending" />
      </BitField>
      <BitField start="3" size="1" name="SETPEND3" description="DMA0 channel 3/7 transfer complete interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 3/7 transfer complete interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the DMA0 channel 3/7 transfer complete interrupt state to pending; read: DMA0 channel 3/7 transfer complete interrupt is pending" />
      </BitField>
      <BitField start="4" size="1" name="SETPEND4" description="CTI0 or DMA0 error interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: CTI0 or DMA0 error interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the CTI0 or DMA0 error interrupt state to pending; read: CTI0 or DMA0 error interrupt is pending" />
      </BitField>
      <BitField start="5" size="1" name="SETPEND5" description="FLEXIO0 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: FLEXIO0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the FLEXIO0 interrupt state to pending; read: FLEXIO0 interrupt is pending" />
      </BitField>
      <BitField start="6" size="1" name="SETPEND6" description="Timer/PWM module 0 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Timer/PWM module 0 interrupt state to pending; read: Timer/PWM module 0 interrupt is pending" />
      </BitField>
      <BitField start="7" size="1" name="SETPEND7" description="Timer/PWM module 1 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 1 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Timer/PWM module 1 interrupt state to pending; read: Timer/PWM module 1 interrupt is pending" />
      </BitField>
      <BitField start="8" size="1" name="SETPEND8" description="Timer/PWM module 2 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 2 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Timer/PWM module 2 interrupt state to pending; read: Timer/PWM module 2 interrupt is pending" />
      </BitField>
      <BitField start="9" size="1" name="SETPEND9" description="Low Power Periodic Interrupt Timer interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low Power Periodic Interrupt Timer interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Low Power Periodic Interrupt Timer interrupt state to pending; read: Low Power Periodic Interrupt Timer interrupt is pending" />
      </BitField>
      <BitField start="10" size="1" name="SETPEND10" description="Serial Peripheral Interface 0 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Serial Peripheral Interface 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Serial Peripheral Interface 0 interrupt state to pending; read: Serial Peripheral Interface 0 interrupt is pending" />
      </BitField>
      <BitField start="11" size="1" name="SETPEND11" description="Serial Peripheral Interface 1 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Serial Peripheral Interface 1 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Serial Peripheral Interface 1 interrupt state to pending; read: Serial Peripheral Interface 1 interrupt is pending" />
      </BitField>
      <BitField start="12" size="1" name="SETPEND12" description="LPUART0 status and error interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: LPUART0 status and error interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the LPUART0 status and error interrupt state to pending; read: LPUART0 status and error interrupt is pending" />
      </BitField>
      <BitField start="13" size="1" name="SETPEND13" description="LPUART1 status and error interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: LPUART1 status and error interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the LPUART1 status and error interrupt state to pending; read: LPUART1 status and error interrupt is pending" />
      </BitField>
      <BitField start="14" size="1" name="SETPEND14" description="Inter-Integrated Circuit 0 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Inter-Integrated Circuit 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Inter-Integrated Circuit 0 interrupt state to pending; read: Inter-Integrated Circuit 0 interrupt is pending" />
      </BitField>
      <BitField start="15" size="1" name="SETPEND15" description="Inter-Integrated Circuit 0 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Inter-Integrated Circuit 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Inter-Integrated Circuit 0 interrupt state to pending; read: Inter-Integrated Circuit 0 interrupt is pending" />
      </BitField>
      <BitField start="16" size="1" name="SETPEND16" description="Reserved iv 32 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Reserved iv 32 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Reserved iv 32 interrupt state to pending; read: Reserved iv 32 interrupt is pending" />
      </BitField>
      <BitField start="17" size="1" name="SETPEND17" description="PORTA Pin detect interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTA Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the PORTA Pin detect interrupt state to pending; read: PORTA Pin detect interrupt is pending" />
      </BitField>
      <BitField start="18" size="1" name="SETPEND18" description="PORTB Pin detect interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTB Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the PORTB Pin detect interrupt state to pending; read: PORTB Pin detect interrupt is pending" />
      </BitField>
      <BitField start="19" size="1" name="SETPEND19" description="PORTC Pin detect interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTC Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the PORTC Pin detect interrupt state to pending; read: PORTC Pin detect interrupt is pending" />
      </BitField>
      <BitField start="20" size="1" name="SETPEND20" description="PORTD Pin detect interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTD Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the PORTD Pin detect interrupt state to pending; read: PORTD Pin detect interrupt is pending" />
      </BitField>
      <BitField start="21" size="1" name="SETPEND21" description="PORTE Pin detect interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTE Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the PORTE Pin detect interrupt state to pending; read: PORTE Pin detect interrupt is pending" />
      </BitField>
      <BitField start="22" size="1" name="SETPEND22" description="Low Leakage Wakeup 0 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low Leakage Wakeup 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Low Leakage Wakeup 0 interrupt state to pending; read: Low Leakage Wakeup 0 interrupt is pending" />
      </BitField>
      <BitField start="23" size="1" name="SETPEND23" description="Integrated interchip sound 0 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Integrated interchip sound 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Integrated interchip sound 0 interrupt state to pending; read: Integrated interchip sound 0 interrupt is pending" />
      </BitField>
      <BitField start="24" size="1" name="SETPEND24" description="Universal Serial Bus interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Universal Serial Bus interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Universal Serial Bus interrupt state to pending; read: Universal Serial Bus interrupt is pending" />
      </BitField>
      <BitField start="25" size="1" name="SETPEND25" description="Analog-to-Digital Converter 0 interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Analog-to-Digital Converter 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Analog-to-Digital Converter 0 interrupt state to pending; read: Analog-to-Digital Converter 0 interrupt is pending" />
      </BitField>
      <BitField start="26" size="1" name="SETPEND26" description="Low-Power Timer interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low-Power Timer interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the Low-Power Timer interrupt state to pending; read: Low-Power Timer interrupt is pending" />
      </BitField>
      <BitField start="27" size="1" name="SETPEND27" description="RTC seconds interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: RTC seconds interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the RTC seconds interrupt state to pending; read: RTC seconds interrupt is pending" />
      </BitField>
      <BitField start="28" size="1" name="SETPEND28" description="INTMUX0 channel 0 interrupt interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 0 interrupt interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the INTMUX0 channel 0 interrupt interrupt state to pending; read: INTMUX0 channel 0 interrupt interrupt is pending" />
      </BitField>
      <BitField start="29" size="1" name="SETPEND29" description="INTMUX0 channel 1 interrupt interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 1 interrupt interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the INTMUX0 channel 1 interrupt interrupt state to pending; read: INTMUX0 channel 1 interrupt interrupt is pending" />
      </BitField>
      <BitField start="30" size="1" name="SETPEND30" description="INTMUX0 channel 2 interrupt interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 2 interrupt interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the INTMUX0 channel 2 interrupt interrupt state to pending; read: INTMUX0 channel 2 interrupt interrupt is pending" />
      </BitField>
      <BitField start="31" size="1" name="SETPEND31" description="INTMUX0 channel 3 interrupt interrupt set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 3 interrupt interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: changes the INTMUX0 channel 3 interrupt interrupt state to pending; read: INTMUX0 channel 3 interrupt interrupt is pending" />
      </BitField>
    </Register>
    <Register start="+0x180" size="4" name="NVIC0_ICPR" access="Read/Write" description="Interrupt Clear Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLRPEND0" description="DMA0 channel 0/4 transfer complete interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 0/4 transfer complete interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the DMA0 channel 0/4 transfer complete interrupt; read: DMA0 channel 0/4 transfer complete interrupt is pending" />
      </BitField>
      <BitField start="1" size="1" name="CLRPEND1" description="DMA0 channel 1/5 transfer complete interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 1/5 transfer complete interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the DMA0 channel 1/5 transfer complete interrupt; read: DMA0 channel 1/5 transfer complete interrupt is pending" />
      </BitField>
      <BitField start="2" size="1" name="CLRPEND2" description="DMA0 channel 2/6 transfer complete interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 2/6 transfer complete interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the DMA0 channel 2/6 transfer complete interrupt; read: DMA0 channel 2/6 transfer complete interrupt is pending" />
      </BitField>
      <BitField start="3" size="1" name="CLRPEND3" description="DMA0 channel 3/7 transfer complete interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: DMA0 channel 3/7 transfer complete interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the DMA0 channel 3/7 transfer complete interrupt; read: DMA0 channel 3/7 transfer complete interrupt is pending" />
      </BitField>
      <BitField start="4" size="1" name="CLRPEND4" description="CTI0 or DMA0 error interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: CTI0 or DMA0 error interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the CTI0 or DMA0 error interrupt; read: CTI0 or DMA0 error interrupt is pending" />
      </BitField>
      <BitField start="5" size="1" name="CLRPEND5" description="FLEXIO0 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: FLEXIO0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the FLEXIO0 interrupt; read: FLEXIO0 interrupt is pending" />
      </BitField>
      <BitField start="6" size="1" name="CLRPEND6" description="Timer/PWM module 0 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Timer/PWM module 0 interrupt; read: Timer/PWM module 0 interrupt is pending" />
      </BitField>
      <BitField start="7" size="1" name="CLRPEND7" description="Timer/PWM module 1 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 1 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Timer/PWM module 1 interrupt; read: Timer/PWM module 1 interrupt is pending" />
      </BitField>
      <BitField start="8" size="1" name="CLRPEND8" description="Timer/PWM module 2 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Timer/PWM module 2 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Timer/PWM module 2 interrupt; read: Timer/PWM module 2 interrupt is pending" />
      </BitField>
      <BitField start="9" size="1" name="CLRPEND9" description="Low Power Periodic Interrupt Timer interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low Power Periodic Interrupt Timer interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Low Power Periodic Interrupt Timer interrupt; read: Low Power Periodic Interrupt Timer interrupt is pending" />
      </BitField>
      <BitField start="10" size="1" name="CLRPEND10" description="Serial Peripheral Interface 0 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Serial Peripheral Interface 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Serial Peripheral Interface 0 interrupt; read: Serial Peripheral Interface 0 interrupt is pending" />
      </BitField>
      <BitField start="11" size="1" name="CLRPEND11" description="Serial Peripheral Interface 1 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Serial Peripheral Interface 1 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Serial Peripheral Interface 1 interrupt; read: Serial Peripheral Interface 1 interrupt is pending" />
      </BitField>
      <BitField start="12" size="1" name="CLRPEND12" description="LPUART0 status and error interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: LPUART0 status and error interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the LPUART0 status and error interrupt; read: LPUART0 status and error interrupt is pending" />
      </BitField>
      <BitField start="13" size="1" name="CLRPEND13" description="LPUART1 status and error interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: LPUART1 status and error interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the LPUART1 status and error interrupt; read: LPUART1 status and error interrupt is pending" />
      </BitField>
      <BitField start="14" size="1" name="CLRPEND14" description="Inter-Integrated Circuit 0 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Inter-Integrated Circuit 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Inter-Integrated Circuit 0 interrupt; read: Inter-Integrated Circuit 0 interrupt is pending" />
      </BitField>
      <BitField start="15" size="1" name="CLRPEND15" description="Inter-Integrated Circuit 0 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Inter-Integrated Circuit 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Inter-Integrated Circuit 0 interrupt; read: Inter-Integrated Circuit 0 interrupt is pending" />
      </BitField>
      <BitField start="16" size="1" name="CLRPEND16" description="Reserved iv 32 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Reserved iv 32 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Reserved iv 32 interrupt; read: Reserved iv 32 interrupt is pending" />
      </BitField>
      <BitField start="17" size="1" name="CLRPEND17" description="PORTA Pin detect interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTA Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the PORTA Pin detect interrupt; read: PORTA Pin detect interrupt is pending" />
      </BitField>
      <BitField start="18" size="1" name="CLRPEND18" description="PORTB Pin detect interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTB Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the PORTB Pin detect interrupt; read: PORTB Pin detect interrupt is pending" />
      </BitField>
      <BitField start="19" size="1" name="CLRPEND19" description="PORTC Pin detect interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTC Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the PORTC Pin detect interrupt; read: PORTC Pin detect interrupt is pending" />
      </BitField>
      <BitField start="20" size="1" name="CLRPEND20" description="PORTD Pin detect interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTD Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the PORTD Pin detect interrupt; read: PORTD Pin detect interrupt is pending" />
      </BitField>
      <BitField start="21" size="1" name="CLRPEND21" description="PORTE Pin detect interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PORTE Pin detect interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the PORTE Pin detect interrupt; read: PORTE Pin detect interrupt is pending" />
      </BitField>
      <BitField start="22" size="1" name="CLRPEND22" description="Low Leakage Wakeup 0 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low Leakage Wakeup 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Low Leakage Wakeup 0 interrupt; read: Low Leakage Wakeup 0 interrupt is pending" />
      </BitField>
      <BitField start="23" size="1" name="CLRPEND23" description="Integrated interchip sound 0 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Integrated interchip sound 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Integrated interchip sound 0 interrupt; read: Integrated interchip sound 0 interrupt is pending" />
      </BitField>
      <BitField start="24" size="1" name="CLRPEND24" description="Universal Serial Bus interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Universal Serial Bus interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Universal Serial Bus interrupt; read: Universal Serial Bus interrupt is pending" />
      </BitField>
      <BitField start="25" size="1" name="CLRPEND25" description="Analog-to-Digital Converter 0 interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Analog-to-Digital Converter 0 interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Analog-to-Digital Converter 0 interrupt; read: Analog-to-Digital Converter 0 interrupt is pending" />
      </BitField>
      <BitField start="26" size="1" name="CLRPEND26" description="Low-Power Timer interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: Low-Power Timer interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the Low-Power Timer interrupt; read: Low-Power Timer interrupt is pending" />
      </BitField>
      <BitField start="27" size="1" name="CLRPEND27" description="RTC seconds interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: RTC seconds interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the RTC seconds interrupt; read: RTC seconds interrupt is pending" />
      </BitField>
      <BitField start="28" size="1" name="CLRPEND28" description="INTMUX0 channel 0 interrupt interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 0 interrupt interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the INTMUX0 channel 0 interrupt interrupt; read: INTMUX0 channel 0 interrupt interrupt is pending" />
      </BitField>
      <BitField start="29" size="1" name="CLRPEND29" description="INTMUX0 channel 1 interrupt interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 1 interrupt interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the INTMUX0 channel 1 interrupt interrupt; read: INTMUX0 channel 1 interrupt interrupt is pending" />
      </BitField>
      <BitField start="30" size="1" name="CLRPEND30" description="INTMUX0 channel 2 interrupt interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 2 interrupt interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the INTMUX0 channel 2 interrupt interrupt; read: INTMUX0 channel 2 interrupt interrupt is pending" />
      </BitField>
      <BitField start="31" size="1" name="CLRPEND31" description="INTMUX0 channel 3 interrupt interrupt clear-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: INTMUX0 channel 3 interrupt interrupt is not pending" />
        <Enum name="1" start="0b1" description="write: removes pending state from the INTMUX0 channel 3 interrupt interrupt; read: INTMUX0 channel 3 interrupt interrupt is pending" />
      </BitField>
    </Register>
    <Register start="+0x300" size="4" name="NVIC0_IPR0" access="Read/Write" description="Interrupt Priority Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PRI_0" description="Priority of the DMA0 channel 0/4 transfer complete interrupt" />
      <BitField start="14" size="2" name="PRI_1" description="Priority of the DMA0 channel 1/5 transfer complete interrupt" />
      <BitField start="22" size="2" name="PRI_2" description="Priority of the DMA0 channel 2/6 transfer complete interrupt" />
      <BitField start="30" size="2" name="PRI_3" description="Priority of the DMA0 channel 3/7 transfer complete interrupt" />
    </Register>
    <Register start="+0x304" size="4" name="NVIC0_IPR1" access="Read/Write" description="Interrupt Priority Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PRI_4" description="Priority of the CTI0 or DMA0 error interrupt" />
      <BitField start="14" size="2" name="PRI_5" description="Priority of the FLEXIO0 interrupt" />
      <BitField start="22" size="2" name="PRI_6" description="Priority of the Timer/PWM module 0 interrupt" />
      <BitField start="30" size="2" name="PRI_7" description="Priority of the Timer/PWM module 1 interrupt" />
    </Register>
    <Register start="+0x308" size="4" name="NVIC0_IPR2" access="Read/Write" description="Interrupt Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PRI_8" description="Priority of the Timer/PWM module 2 interrupt" />
      <BitField start="14" size="2" name="PRI_9" description="Priority of the Low Power Periodic Interrupt Timer interrupt" />
      <BitField start="22" size="2" name="PRI_10" description="Priority of the Serial Peripheral Interface 0 interrupt" />
      <BitField start="30" size="2" name="PRI_11" description="Priority of the Serial Peripheral Interface 1 interrupt" />
    </Register>
    <Register start="+0x30C" size="4" name="NVIC0_IPR3" access="Read/Write" description="Interrupt Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PRI_12" description="Priority of the LPUART0 status and error interrupt" />
      <BitField start="14" size="2" name="PRI_13" description="Priority of the LPUART1 status and error interrupt" />
      <BitField start="22" size="2" name="PRI_14" description="Priority of the Inter-Integrated Circuit 0 interrupt" />
      <BitField start="30" size="2" name="PRI_15" description="Priority of the Inter-Integrated Circuit 0 interrupt" />
    </Register>
    <Register start="+0x310" size="4" name="NVIC0_IPR4" access="Read/Write" description="Interrupt Priority Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PRI_16" description="Priority of the Reserved iv 32 interrupt" />
      <BitField start="14" size="2" name="PRI_17" description="Priority of the PORTA Pin detect interrupt" />
      <BitField start="22" size="2" name="PRI_18" description="Priority of the PORTB Pin detect interrupt" />
      <BitField start="30" size="2" name="PRI_19" description="Priority of the PORTC Pin detect interrupt" />
    </Register>
    <Register start="+0x314" size="4" name="NVIC0_IPR5" access="Read/Write" description="Interrupt Priority Register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PRI_20" description="Priority of the PORTD Pin detect interrupt" />
      <BitField start="14" size="2" name="PRI_21" description="Priority of the PORTE Pin detect interrupt" />
      <BitField start="22" size="2" name="PRI_22" description="Priority of the Low Leakage Wakeup 0 interrupt" />
      <BitField start="30" size="2" name="PRI_23" description="Priority of the Integrated interchip sound 0 interrupt" />
    </Register>
    <Register start="+0x318" size="4" name="NVIC0_IPR6" access="Read/Write" description="Interrupt Priority Register 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PRI_24" description="Priority of the Universal Serial Bus interrupt" />
      <BitField start="14" size="2" name="PRI_25" description="Priority of the Analog-to-Digital Converter 0 interrupt" />
      <BitField start="22" size="2" name="PRI_26" description="Priority of the Low-Power Timer interrupt" />
      <BitField start="30" size="2" name="PRI_27" description="Priority of the RTC seconds interrupt" />
    </Register>
    <Register start="+0x31C" size="4" name="NVIC0_IPR7" access="Read/Write" description="Interrupt Priority Register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PRI_28" description="Priority of the INTMUX0 channel 0 interrupt interrupt" />
      <BitField start="14" size="2" name="PRI_29" description="Priority of the INTMUX0 channel 1 interrupt interrupt" />
      <BitField start="22" size="2" name="PRI_30" description="Priority of the INTMUX0 channel 2 interrupt interrupt" />
      <BitField start="30" size="2" name="PRI_31" description="Priority of the INTMUX0 channel 3 interrupt interrupt" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTB0" start="0xF0000000" description="Micro Trace Buffer">
    <Register start="+0" size="4" name="MTB0_POSITION" access="Read/Write" description="MTB Position Register" reset_value="0" reset_mask="0x3">
      <BitField start="2" size="1" name="WRAP" description="WRAP" />
      <BitField start="3" size="29" name="POINTER" description="Trace Packet Address Pointer[28:0]" />
    </Register>
    <Register start="+0x4" size="4" name="MTB0_MASTER" access="Read/Write" description="MTB Master Register" reset_value="0x80" reset_mask="0xFFFFFFE0">
      <BitField start="0" size="5" name="MASK" description="Mask" />
      <BitField start="5" size="1" name="TSTARTEN" description="Trace Start Input Enable" />
      <BitField start="6" size="1" name="TSTOPEN" description="Trace Stop Input Enable" />
      <BitField start="7" size="1" name="SFRWPRIV" description="Special Function Register Write Privilege" />
      <BitField start="8" size="1" name="RAMPRIV" description="RAM Privilege" />
      <BitField start="9" size="1" name="HALTREQ" description="Halt Request" />
      <BitField start="31" size="1" name="EN" description="Main Trace Enable" />
    </Register>
    <Register start="+0x8" size="4" name="MTB0_FLOW" access="Read/Write" description="MTB Flow Register" reset_value="0" reset_mask="0x4">
      <BitField start="0" size="1" name="AUTOSTOP" description="AUTOSTOP" />
      <BitField start="1" size="1" name="AUTOHALT" description="AUTOHALT" />
      <BitField start="3" size="29" name="WATERMARK" description="WATERMARK[28:0]" />
    </Register>
    <Register start="+0xC" size="4" name="MTB0_BASE" access="ReadOnly" description="MTB Base Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="BASEADDR" description="BASEADDR" />
    </Register>
    <Register start="+0xF00" size="4" name="MTB0_MODECTRL" access="ReadOnly" description="Integration Mode Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MODECTRL" description="MODECTRL" />
    </Register>
    <Register start="+0xFA0" size="4" name="MTB0_TAGSET" access="ReadOnly" description="Claim TAG Set Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGSET" description="TAGSET" />
    </Register>
    <Register start="+0xFA4" size="4" name="MTB0_TAGCLEAR" access="ReadOnly" description="Claim TAG Clear Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGCLEAR" description="TAGCLEAR" />
    </Register>
    <Register start="+0xFB0" size="4" name="MTB0_LOCKACCESS" access="ReadOnly" description="Lock Access Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKACCESS" description="Hardwired to 0x0000_0000" />
    </Register>
    <Register start="+0xFB4" size="4" name="MTB0_LOCKSTAT" access="ReadOnly" description="Lock Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKSTAT" description="LOCKSTAT" />
    </Register>
    <Register start="+0xFB8" size="4" name="MTB0_AUTHSTAT" access="ReadOnly" description="Authentication Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BIT0" description="Connected to DBGEN." />
      <BitField start="1" size="1" name="BIT1" description="BIT1" />
      <BitField start="2" size="1" name="BIT2" description="BIT2" />
      <BitField start="3" size="1" name="BIT3" description="BIT3" />
    </Register>
    <Register start="+0xFBC" size="4" name="MTB0_DEVICEARCH" access="ReadOnly" description="Device Architecture Register" reset_value="0x47700A31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICEARCH" description="DEVICEARCH" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTB0_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTB0_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTB0_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTB0_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTB0_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTB0_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTB0_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTB0_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTB0_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTB0_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTB0_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTB0_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTB0_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTB0_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTB0_DWT" start="0xF0001000" description="MTB data watchpoint and trace">
    <Register start="+0" size="4" name="MTB0_DWT_CTRL" access="ReadOnly" description="MTB DWT Control Register" reset_value="0x2F000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="DWTCFGCTRL" description="DWT configuration controls" />
      <BitField start="28" size="4" name="NUMCMP" description="Number of comparators" />
    </Register>
    <Register start="+0x20+0" size="4" name="MTB0_DWT_COMP0" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x20+16" size="4" name="MTB0_DWT_COMP1" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x24+0" size="4" name="MTB0_DWT_MASK0" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x24+16" size="4" name="MTB0_DWT_MASK1" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x28" size="4" name="MTB0_DWT_FCT0" access="Read/Write" description="MTB_DWT Comparator Function Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="0000" start="0b0000" description="Disabled." />
        <Enum name="0100" start="0b0100" description="Instruction fetch." />
        <Enum name="0101" start="0b0101" description="Data operand read." />
        <Enum name="0110" start="0b0110" description="Data operand write." />
        <Enum name="0111" start="0b0111" description="Data operand (read + write)." />
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH" description="Data Value Match">
        <Enum name="0" start="0b0" description="Perform address comparison." />
        <Enum name="1" start="0b1" description="Perform data value comparison." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="Data Value Size">
        <Enum name="00" start="0b00" description="Byte." />
        <Enum name="01" start="0b01" description="Halfword." />
        <Enum name="10" start="0b10" description="Word." />
        <Enum name="11" start="0b11" description="Reserved. Any attempts to use this value results in UNPREDICTABLE behavior." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="Data Value Address 0" />
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="0" start="0b0" description="No match." />
        <Enum name="1" start="0b1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="MTB0_DWT_FCT1" access="Read/Write" description="MTB_DWT Comparator Function Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="0000" start="0b0000" description="Disabled." />
        <Enum name="0100" start="0b0100" description="Instruction fetch." />
        <Enum name="0101" start="0b0101" description="Data operand read." />
        <Enum name="0110" start="0b0110" description="Data operand write." />
        <Enum name="0111" start="0b0111" description="Data operand (read + write)." />
      </BitField>
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="0" start="0b0" description="No match." />
        <Enum name="1" start="0b1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="MTB0_DWT_TBCTRL" access="Read/Write" description="MTB_DWT Trace Buffer Control Register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ACOMP0" description="Action based on Comparator 0 match">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED]." />
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED]." />
      </BitField>
      <BitField start="1" size="1" name="ACOMP1" description="Action based on Comparator 1 match">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED]." />
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED]." />
      </BitField>
      <BitField start="28" size="4" name="NUMCOMP" description="Number of Comparators" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTB0_DWT_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTB0_DWT_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTB0_DWT_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTB0_DWT_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTB0_DWT_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTB0_DWT_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTB0_DWT_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTB0_DWT_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTB0_DWT_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTB0_DWT_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTB0_DWT_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTB0_DWT_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTB0_DWT_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTB0_DWT_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTB0_ROM" start="0xF0002000" description="System ROM">
    <Register start="+0+0" size="4" name="MTB0_ROM_ENTRY0" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+4" size="4" name="MTB0_ROM_ENTRY1" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+8" size="4" name="MTB0_ROM_ENTRY2" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+12" size="4" name="MTB0_ROM_ENTRY3" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0x10" size="4" name="MTB0_ROM_TABLEMARK" access="ReadOnly" description="End of Table Marker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MARK" description="MARK" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTB0_ROM_SYSACCESS" access="ReadOnly" description="System Access Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SYSACCESS" description="SYSACCESS" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTB0_ROM_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTB0_ROM_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTB0_ROM_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTB0_ROM_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTB0_ROM_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTB0_ROM_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTB0_ROM_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTB0_ROM_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTB0_ROM_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTB0_ROM_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTB0_ROM_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTB0_ROM_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM0" start="0xF0003000" description="Core Platform Miscellaneous Control Module">
    <Register start="+0x8" size="2" name="MCM0_PLASC" access="ReadOnly" description="Crossbar Switch (AXBS) Slave Configuration" reset_value="0xF" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC" description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.">
        <Enum name="0" start="0b0" description="A bus slave connection to AXBS input port n is absent." />
        <Enum name="1" start="0b1" description="A bus slave connection to AXBS input port n is present." />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM0_PLAMC" access="ReadOnly" description="Crossbar Switch (AXBS) Master Configuration" reset_value="0xF" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC" description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.">
        <Enum name="0" start="0b0" description="A bus master connection to AXBS input port n is absent" />
        <Enum name="1" start="0b1" description="A bus master connection to AXBS input port n is present" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM0_PLACR" access="Read/Write" description="Platform Control Register" reset_value="0x240" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="MMCAU" description="MMCAU Present">
        <Enum name="0" start="0b0" description="MMCAU is disabled" />
        <Enum name="1" start="0b1" description="MMCAU is enabled" />
      </BitField>
      <BitField start="9" size="1" name="ARB" description="Arbitration select">
        <Enum name="0" start="0b0" description="Fixed-priority arbitration for the crossbar masters" />
        <Enum name="1" start="0b1" description="Round-robin arbitration for the crossbar masters" />
      </BitField>
      <BitField start="10" size="1" name="CFCC" description="Clear Flash Controller Cache" />
      <BitField start="11" size="1" name="DFCDA" description="Disable Flash Controller Data Caching">
        <Enum name="0" start="0b0" description="Enable flash controller data caching" />
        <Enum name="1" start="0b1" description="Disable flash controller data caching." />
      </BitField>
      <BitField start="12" size="1" name="DFCIC" description="Disable Flash Controller Instruction Caching">
        <Enum name="0" start="0b0" description="Enable flash controller instruction caching." />
        <Enum name="1" start="0b1" description="Disable flash controller instruction caching." />
      </BitField>
      <BitField start="13" size="1" name="DFCC" description="Disable Flash Controller Cache">
        <Enum name="0" start="0b0" description="Enable flash controller cache." />
        <Enum name="1" start="0b1" description="Disable flash controller cache." />
      </BitField>
      <BitField start="14" size="1" name="EFDS" description="Enable Flash Data Speculation">
        <Enum name="0" start="0b0" description="Disable flash data speculation." />
        <Enum name="1" start="0b1" description="Enable flash data speculation." />
      </BitField>
      <BitField start="15" size="1" name="DFCS" description="Disable Flash Controller Speculation">
        <Enum name="0" start="0b0" description="Enable flash controller speculation." />
        <Enum name="1" start="0b1" description="Disable flash controller speculation." />
      </BitField>
      <BitField start="16" size="1" name="ESFC" description="Enable Stalling Flash Controller">
        <Enum name="0" start="0b0" description="Disable stalling flash controller when flash is busy." />
        <Enum name="1" start="0b1" description="Enable stalling flash controller when flash is busy." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="MCM0_CPO" access="Read/Write" description="Compute Operation Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPOREQ" description="Compute Operation Request">
        <Enum name="0" start="0b0" description="Request is cleared." />
        <Enum name="1" start="0b1" description="Request Compute Operation." />
      </BitField>
      <BitField start="1" size="1" name="CPOACK" description="Compute Operation Acknowledge">
        <Enum name="0" start="0b0" description="Compute operation entry has not completed or compute operation exit has completed." />
        <Enum name="1" start="0b1" description="Compute operation entry has completed or compute operation exit has not completed." />
      </BitField>
      <BitField start="2" size="1" name="CPOWOI" description="Compute Operation Wake-up on Interrupt">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MMDVSQ0" start="0xF0004000" description="Divide and Square Root">
    <Register start="+0" size="4" name="MMDVSQ0_DEND" access="Read/Write" description="Dividend Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DIVIDEND" description="Dividend" />
    </Register>
    <Register start="+0x4" size="4" name="MMDVSQ0_DSOR" access="Read/Write" description="Divisor Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DIVISOR" description="Divisor" />
    </Register>
    <Register start="+0x8" size="4" name="MMDVSQ0_CSR" access="Read/Write" description="Control/Status Register" reset_value="0" reset_mask="0x9FFFFFFF">
      <BitField start="0" size="1" name="SRT" description="Start">
        <Enum name="0" start="0b0" description="No operation initiated" />
        <Enum name="1" start="0b1" description="If CSR[DFS] = 1, then initiate a divide calculation, else ignore" />
      </BitField>
      <BitField start="1" size="1" name="USGN" description="Unsigned calculation">
        <Enum name="0" start="0b0" description="Perform a signed divide" />
        <Enum name="1" start="0b1" description="Perform an unsigned divide" />
      </BitField>
      <BitField start="2" size="1" name="REM" description="REMainder calculation">
        <Enum name="0" start="0b0" description="Return the quotient in the RES for the divide calculation" />
        <Enum name="1" start="0b1" description="Return the remainder in the RES for the divide calculation" />
      </BitField>
      <BitField start="3" size="1" name="DZE" description="Divide-by-Zero-Enable">
        <Enum name="0" start="0b0" description="Reads of the RES register return the register contents" />
        <Enum name="1" start="0b1" description="If CSR[DZ] = 1, an attempted read of RES register is error terminated to signal a divide-by-zero, else the register contents are returned" />
      </BitField>
      <BitField start="4" size="1" name="DZ" description="Divide-by-Zero">
        <Enum name="0" start="0b0" description="The last divide operation had a non-zero divisor, that is, DSOR != 0" />
        <Enum name="1" start="0b1" description="The last divide operation had a zero divisor, that is, DSOR = 0" />
      </BitField>
      <BitField start="5" size="1" name="DFS" description="Disable Fast Start">
        <Enum name="0" start="0b0" description="A divide operation is initiated by a write to the DSOR register" />
        <Enum name="1" start="0b1" description="A divide operation is initiated by a write to the CSR register with CSR[SRT] = 1" />
      </BitField>
      <BitField start="29" size="1" name="SQRT" description="SQUARE ROOT">
        <Enum name="0" start="0b0" description="Current or last MMDVSQ operation was not a square root" />
        <Enum name="1" start="0b1" description="Current or last MMDVSQ operation was a square root" />
      </BitField>
      <BitField start="30" size="1" name="DIV" description="DIVIDE">
        <Enum name="0" start="0b0" description="Current or last MMDVSQ operation was not a divide" />
        <Enum name="1" start="0b1" description="Current or last MMDVSQ operation was a divide" />
      </BitField>
      <BitField start="31" size="1" name="BUSY" description="BUSY">
        <Enum name="0" start="0b0" description="MMDVSQ is idle" />
        <Enum name="1" start="0b1" description="MMDVSQ is busy performing a divide or square root calculation" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MMDVSQ0_RES" access="Read/Write" description="Result Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="RESULT" description="Result" />
    </Register>
    <Register start="+0x10" size="4" name="MMDVSQ0_RCND" access="Read/Write" description="Radicand Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="RADICAND" description="Radicand" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAU0" start="0xF0005000" description="Memory Mapped Cryptographic Acceleration Unit (MMCAU)">
    <Register start="+0" size="4" name="CAU_DIRECT0" access="WriteOnly" description="Direct access register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT0" description="Direct register 0" />
    </Register>
    <Register start="+0x4" size="4" name="CAU_DIRECT1" access="WriteOnly" description="Direct access register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT1" description="Direct register 1" />
    </Register>
    <Register start="+0x8" size="4" name="CAU_DIRECT2" access="WriteOnly" description="Direct access register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT2" description="Direct register 2" />
    </Register>
    <Register start="+0xC" size="4" name="CAU_DIRECT3" access="WriteOnly" description="Direct access register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT3" description="Direct register 3" />
    </Register>
    <Register start="+0x10" size="4" name="CAU_DIRECT4" access="WriteOnly" description="Direct access register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT4" description="Direct register 4" />
    </Register>
    <Register start="+0x14" size="4" name="CAU_DIRECT5" access="WriteOnly" description="Direct access register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT5" description="Direct register 5" />
    </Register>
    <Register start="+0x18" size="4" name="CAU_DIRECT6" access="WriteOnly" description="Direct access register 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT6" description="Direct register 6" />
    </Register>
    <Register start="+0x1C" size="4" name="CAU_DIRECT7" access="WriteOnly" description="Direct access register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT7" description="Direct register 7" />
    </Register>
    <Register start="+0x20" size="4" name="CAU_DIRECT8" access="WriteOnly" description="Direct access register 8" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT8" description="Direct register 8" />
    </Register>
    <Register start="+0x24" size="4" name="CAU_DIRECT9" access="WriteOnly" description="Direct access register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT9" description="Direct register 9" />
    </Register>
    <Register start="+0x28" size="4" name="CAU_DIRECT10" access="WriteOnly" description="Direct access register 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT10" description="Direct register 10" />
    </Register>
    <Register start="+0x2C" size="4" name="CAU_DIRECT11" access="WriteOnly" description="Direct access register 11" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT11" description="Direct register 11" />
    </Register>
    <Register start="+0x30" size="4" name="CAU_DIRECT12" access="WriteOnly" description="Direct access register 12" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT12" description="Direct register 12" />
    </Register>
    <Register start="+0x34" size="4" name="CAU_DIRECT13" access="WriteOnly" description="Direct access register 13" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT13" description="Direct register 13" />
    </Register>
    <Register start="+0x38" size="4" name="CAU_DIRECT14" access="WriteOnly" description="Direct access register 14" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT14" description="Direct register 14" />
    </Register>
    <Register start="+0x3C" size="4" name="CAU_DIRECT15" access="WriteOnly" description="Direct access register 15" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAU_DIRECT15" description="Direct register 15" />
    </Register>
    <Register start="+0x840" size="4" name="CAU_LDR_CASR" access="WriteOnly" description="Status register - Load Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x844" size="4" name="CAU_LDR_CAA" access="WriteOnly" description="Accumulator register - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x848" size="4" name="CAU_LDR_CA0" access="WriteOnly" description="General Purpose Register 0 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x84C" size="4" name="CAU_LDR_CA1" access="WriteOnly" description="General Purpose Register 1 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x850" size="4" name="CAU_LDR_CA2" access="WriteOnly" description="General Purpose Register 2 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x854" size="4" name="CAU_LDR_CA3" access="WriteOnly" description="General Purpose Register 3 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x858" size="4" name="CAU_LDR_CA4" access="WriteOnly" description="General Purpose Register 4 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x85C" size="4" name="CAU_LDR_CA5" access="WriteOnly" description="General Purpose Register 5 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x860" size="4" name="CAU_LDR_CA6" access="WriteOnly" description="General Purpose Register 6 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x864" size="4" name="CAU_LDR_CA7" access="WriteOnly" description="General Purpose Register 7 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x868" size="4" name="CAU_LDR_CA8" access="WriteOnly" description="General Purpose Register 8 - Load Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x880" size="4" name="CAU_STR_CASR" access="ReadOnly" description="Status register - Store Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x884" size="4" name="CAU_STR_CAA" access="ReadOnly" description="Accumulator register - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x888" size="4" name="CAU_STR_CA0" access="ReadOnly" description="General Purpose Register 0 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x88C" size="4" name="CAU_STR_CA1" access="ReadOnly" description="General Purpose Register 1 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x890" size="4" name="CAU_STR_CA2" access="ReadOnly" description="General Purpose Register 2 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x894" size="4" name="CAU_STR_CA3" access="ReadOnly" description="General Purpose Register 3 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x898" size="4" name="CAU_STR_CA4" access="ReadOnly" description="General Purpose Register 4 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x89C" size="4" name="CAU_STR_CA5" access="ReadOnly" description="General Purpose Register 5 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x8A0" size="4" name="CAU_STR_CA6" access="ReadOnly" description="General Purpose Register 6 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x8A4" size="4" name="CAU_STR_CA7" access="ReadOnly" description="General Purpose Register 7 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x8A8" size="4" name="CAU_STR_CA8" access="ReadOnly" description="General Purpose Register 8 - Store Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x8C0" size="4" name="CAU_ADR_CASR" access="WriteOnly" description="Status register - Add Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x8C4" size="4" name="CAU_ADR_CAA" access="WriteOnly" description="Accumulator register - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x8C8" size="4" name="CAU_ADR_CA0" access="WriteOnly" description="General Purpose Register 0 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x8CC" size="4" name="CAU_ADR_CA1" access="WriteOnly" description="General Purpose Register 1 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x8D0" size="4" name="CAU_ADR_CA2" access="WriteOnly" description="General Purpose Register 2 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x8D4" size="4" name="CAU_ADR_CA3" access="WriteOnly" description="General Purpose Register 3 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x8D8" size="4" name="CAU_ADR_CA4" access="WriteOnly" description="General Purpose Register 4 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x8DC" size="4" name="CAU_ADR_CA5" access="WriteOnly" description="General Purpose Register 5 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x8E0" size="4" name="CAU_ADR_CA6" access="WriteOnly" description="General Purpose Register 6 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x8E4" size="4" name="CAU_ADR_CA7" access="WriteOnly" description="General Purpose Register 7 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x8E8" size="4" name="CAU_ADR_CA8" access="WriteOnly" description="General Purpose Register 8 - Add to register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x900" size="4" name="CAU_RADR_CASR" access="WriteOnly" description="Status register - Reverse and Add to Register command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x904" size="4" name="CAU_RADR_CAA" access="WriteOnly" description="Accumulator register - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x908" size="4" name="CAU_RADR_CA0" access="WriteOnly" description="General Purpose Register 0 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x90C" size="4" name="CAU_RADR_CA1" access="WriteOnly" description="General Purpose Register 1 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x910" size="4" name="CAU_RADR_CA2" access="WriteOnly" description="General Purpose Register 2 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x914" size="4" name="CAU_RADR_CA3" access="WriteOnly" description="General Purpose Register 3 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x918" size="4" name="CAU_RADR_CA4" access="WriteOnly" description="General Purpose Register 4 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x91C" size="4" name="CAU_RADR_CA5" access="WriteOnly" description="General Purpose Register 5 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x920" size="4" name="CAU_RADR_CA6" access="WriteOnly" description="General Purpose Register 6 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x924" size="4" name="CAU_RADR_CA7" access="WriteOnly" description="General Purpose Register 7 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x928" size="4" name="CAU_RADR_CA8" access="WriteOnly" description="General Purpose Register 8 - Reverse and Add to Register command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x980" size="4" name="CAU_XOR_CASR" access="WriteOnly" description="Status register - Exclusive Or command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x984" size="4" name="CAU_XOR_CAA" access="WriteOnly" description="Accumulator register - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x988" size="4" name="CAU_XOR_CA0" access="WriteOnly" description="General Purpose Register 0 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x98C" size="4" name="CAU_XOR_CA1" access="WriteOnly" description="General Purpose Register 1 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x990" size="4" name="CAU_XOR_CA2" access="WriteOnly" description="General Purpose Register 2 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x994" size="4" name="CAU_XOR_CA3" access="WriteOnly" description="General Purpose Register 3 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x998" size="4" name="CAU_XOR_CA4" access="WriteOnly" description="General Purpose Register 4 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x99C" size="4" name="CAU_XOR_CA5" access="WriteOnly" description="General Purpose Register 5 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x9A0" size="4" name="CAU_XOR_CA6" access="WriteOnly" description="General Purpose Register 6 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x9A4" size="4" name="CAU_XOR_CA7" access="WriteOnly" description="General Purpose Register 7 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x9A8" size="4" name="CAU_XOR_CA8" access="WriteOnly" description="General Purpose Register 8 - Exclusive Or command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0x9C0" size="4" name="CAU_ROTL_CASR" access="WriteOnly" description="Status register - Rotate Left command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0x9C4" size="4" name="CAU_ROTL_CAA" access="WriteOnly" description="Accumulator register - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0x9C8" size="4" name="CAU_ROTL_CA0" access="WriteOnly" description="General Purpose Register 0 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0x9CC" size="4" name="CAU_ROTL_CA1" access="WriteOnly" description="General Purpose Register 1 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0x9D0" size="4" name="CAU_ROTL_CA2" access="WriteOnly" description="General Purpose Register 2 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0x9D4" size="4" name="CAU_ROTL_CA3" access="WriteOnly" description="General Purpose Register 3 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0x9D8" size="4" name="CAU_ROTL_CA4" access="WriteOnly" description="General Purpose Register 4 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0x9DC" size="4" name="CAU_ROTL_CA5" access="WriteOnly" description="General Purpose Register 5 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0x9E0" size="4" name="CAU_ROTL_CA6" access="WriteOnly" description="General Purpose Register 6 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0x9E4" size="4" name="CAU_ROTL_CA7" access="WriteOnly" description="General Purpose Register 7 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0x9E8" size="4" name="CAU_ROTL_CA8" access="WriteOnly" description="General Purpose Register 8 - Rotate Left command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0xB00" size="4" name="CAU_AESC_CASR" access="WriteOnly" description="Status register - AES Column Operation command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0xB04" size="4" name="CAU_AESC_CAA" access="WriteOnly" description="Accumulator register - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0xB08" size="4" name="CAU_AESC_CA0" access="WriteOnly" description="General Purpose Register 0 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0xB0C" size="4" name="CAU_AESC_CA1" access="WriteOnly" description="General Purpose Register 1 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0xB10" size="4" name="CAU_AESC_CA2" access="WriteOnly" description="General Purpose Register 2 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0xB14" size="4" name="CAU_AESC_CA3" access="WriteOnly" description="General Purpose Register 3 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0xB18" size="4" name="CAU_AESC_CA4" access="WriteOnly" description="General Purpose Register 4 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0xB1C" size="4" name="CAU_AESC_CA5" access="WriteOnly" description="General Purpose Register 5 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0xB20" size="4" name="CAU_AESC_CA6" access="WriteOnly" description="General Purpose Register 6 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0xB24" size="4" name="CAU_AESC_CA7" access="WriteOnly" description="General Purpose Register 7 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0xB28" size="4" name="CAU_AESC_CA8" access="WriteOnly" description="General Purpose Register 8 - AES Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
    <Register start="+0xB40" size="4" name="CAU_AESIC_CASR" access="WriteOnly" description="Status register - AES Inverse Column Operation command" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="no description available">
        <Enum name="0" start="0b0" description="No illegal commands issued" />
        <Enum name="1" start="0b1" description="Illegal command issued" />
      </BitField>
      <BitField start="1" size="1" name="DPE" description="no description available">
        <Enum name="0" start="0b0" description="No error detected" />
        <Enum name="1" start="0b1" description="DES key parity error detected" />
      </BitField>
      <BitField start="28" size="4" name="VER" description="CAU version">
        <Enum name="0001" start="0b0001" description="Initial CAU version" />
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)" />
      </BitField>
    </Register>
    <Register start="+0xB44" size="4" name="CAU_AESIC_CAA" access="WriteOnly" description="Accumulator register - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ACC" description="ACC" />
    </Register>
    <Register start="+0xB48" size="4" name="CAU_AESIC_CA0" access="WriteOnly" description="General Purpose Register 0 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA0" description="CA0" />
    </Register>
    <Register start="+0xB4C" size="4" name="CAU_AESIC_CA1" access="WriteOnly" description="General Purpose Register 1 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA1" description="CA1" />
    </Register>
    <Register start="+0xB50" size="4" name="CAU_AESIC_CA2" access="WriteOnly" description="General Purpose Register 2 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA2" description="CA2" />
    </Register>
    <Register start="+0xB54" size="4" name="CAU_AESIC_CA3" access="WriteOnly" description="General Purpose Register 3 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA3" description="CA3" />
    </Register>
    <Register start="+0xB58" size="4" name="CAU_AESIC_CA4" access="WriteOnly" description="General Purpose Register 4 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA4" description="CA4" />
    </Register>
    <Register start="+0xB5C" size="4" name="CAU_AESIC_CA5" access="WriteOnly" description="General Purpose Register 5 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA5" description="CA5" />
    </Register>
    <Register start="+0xB60" size="4" name="CAU_AESIC_CA6" access="WriteOnly" description="General Purpose Register 6 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA6" description="CA6" />
    </Register>
    <Register start="+0xB64" size="4" name="CAU_AESIC_CA7" access="WriteOnly" description="General Purpose Register 7 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA7" description="CA7" />
    </Register>
    <Register start="+0xB68" size="4" name="CAU_AESIC_CA8" access="WriteOnly" description="General Purpose Register 8 - AES Inverse Column Operation command" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CA8" description="CA8" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOA" start="0xF8000000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="CTI0_DMA0_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="LPIT0" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPI2C0" start="14" size="1" />
      <BitField name="LPI2C1" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="I2S0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="LPSPI2" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM0" start="6" size="1" />
      <BitField name="LPI2C2" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="SCG" start="11" size="1" />
      <BitField name="WDOG0" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG" start="14" size="1" />
      <BitField name="RCM" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="CMP1" start="17" size="1" />
      <BitField name="RTC" start="18" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="CTI0_DMA0_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="LPIT0" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPI2C0" start="14" size="1" />
      <BitField name="LPI2C1" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="I2S0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="LPSPI2" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM0" start="6" size="1" />
      <BitField name="LPI2C2" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="SCG" start="11" size="1" />
      <BitField name="WDOG0" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG" start="14" size="1" />
      <BitField name="RCM" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="CMP1" start="17" size="1" />
      <BitField name="RTC" start="18" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="CTI0_DMA0_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="LPIT0" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPI2C0" start="14" size="1" />
      <BitField name="LPI2C1" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="I2S0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="LPSPI2" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM0" start="6" size="1" />
      <BitField name="LPI2C2" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="SCG" start="11" size="1" />
      <BitField name="WDOG0" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG" start="14" size="1" />
      <BitField name="RCM" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="CMP1" start="17" size="1" />
      <BitField name="RTC" start="18" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="CTI0_DMA0_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="LPIT0" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPI2C0" start="14" size="1" />
      <BitField name="LPI2C1" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="I2S0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="LPSPI2" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM0" start="6" size="1" />
      <BitField name="LPI2C2" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="SCG" start="11" size="1" />
      <BitField name="WDOG0" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG" start="14" size="1" />
      <BitField name="RCM" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="CMP1" start="17" size="1" />
      <BitField name="RTC" start="18" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0_04" start="0" size="1" />
      <BitField name="DMA0_15" start="1" size="1" />
      <BitField name="DMA0_26" start="2" size="1" />
      <BitField name="DMA0_37" start="3" size="1" />
      <BitField name="CTI0_DMA0_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="LPIT0" start="9" size="1" />
      <BitField name="LPSPI0" start="10" size="1" />
      <BitField name="LPSPI1" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="LPI2C0" start="14" size="1" />
      <BitField name="LPI2C1" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU0" start="22" size="1" />
      <BitField name="I2S0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="LPSPI2" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM0" start="6" size="1" />
      <BitField name="LPI2C2" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="SCG" start="11" size="1" />
      <BitField name="WDOG0" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG" start="14" size="1" />
      <BitField name="RCM" start="15" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="CMP1" start="17" size="1" />
      <BitField name="RTC" start="18" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="DMA0_04" start="6" size="2" />
      <BitField name="DMA0_15" start="14" size="2" />
      <BitField name="DMA0_26" start="22" size="2" />
      <BitField name="DMA0_37" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="CTI0_DMA0_Error" start="6" size="2" />
      <BitField name="FLEXIO0" start="14" size="2" />
      <BitField name="TPM0" start="22" size="2" />
      <BitField name="TPM1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="TPM2" start="6" size="2" />
      <BitField name="LPIT0" start="14" size="2" />
      <BitField name="LPSPI0" start="22" size="2" />
      <BitField name="LPSPI1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="LPUART0" start="6" size="2" />
      <BitField name="LPUART1" start="14" size="2" />
      <BitField name="LPI2C0" start="22" size="2" />
      <BitField name="LPI2C1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="PORTA" start="14" size="2" />
      <BitField name="PORTB" start="22" size="2" />
      <BitField name="PORTC" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="PORTD" start="6" size="2" />
      <BitField name="PORTE" start="14" size="2" />
      <BitField name="LLWU0" start="22" size="2" />
      <BitField name="I2S0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="USB0" start="6" size="2" />
      <BitField name="ADC0" start="14" size="2" />
      <BitField name="LPTMR0" start="22" size="2" />
      <BitField name="RTC_Seconds" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="INTMUX0_0" start="6" size="2" />
      <BitField name="INTMUX0_1" start="14" size="2" />
      <BitField name="INTMUX0_2" start="22" size="2" />
      <BitField name="INTMUX0_3" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="LPTMR1" start="6" size="2" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="LPSPI2" start="6" size="2" />
      <BitField name="LPUART2" start="14" size="2" />
      <BitField name="EMVSIM0" start="22" size="2" />
      <BitField name="LPI2C2" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="TSI0" start="6" size="2" />
      <BitField name="PMC" start="14" size="2" />
      <BitField name="FTFA" start="22" size="2" />
      <BitField name="SCG" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="WDOG0" start="6" size="2" />
      <BitField name="DAC0" start="14" size="2" />
      <BitField name="TRNG" start="22" size="2" />
      <BitField name="RCM" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="CMP0" start="6" size="2" />
      <BitField name="CMP1" start="14" size="2" />
      <BitField name="RTC" start="22" size="2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="30" size="2" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="30" size="2" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="22" size="2" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
  </RegisterGroup>
</Processor>
