zynq_design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/zynq_design_1/ip/zynq_design_1_processing_system7_0_0/sim/zynq_design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
zynq_design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/zynq_design_1/ip/zynq_design_1_axi_bram_ctrl_0_0/sim/zynq_design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
zynq_design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/zynq_design_1/ip/zynq_design_1_axi_gpio_0_0/sim/zynq_design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
zynq_design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/zynq_design_1/ip/zynq_design_1_rst_ps7_0_100M_0/sim/zynq_design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
zynq_design_1_axi_bram_ctrl_0_bram_0.v,verilog,xil_defaultlib,../../../bd/zynq_design_1/ip/zynq_design_1_axi_bram_ctrl_0_bram_0/sim/zynq_design_1_axi_bram_ctrl_0_bram_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
zynq_design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/zynq_design_1/ip/zynq_design_1_xbar_0/sim/zynq_design_1_xbar_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
zynq_design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_0/sim/zynq_design_1_auto_pc_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
zynq_design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_1/sim/zynq_design_1_auto_pc_1.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
zynq_design_1.v,verilog,xil_defaultlib,../../../bd/zynq_design_1/hdl/zynq_design_1.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/2527/hdl"incdir="../../../../lab1.srcs/sources_1/bd/zynq_design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
