Samsung-risCV
SAMSUNG-RISCV
---
The RISC-V Talent Development Program, powered by Samsung Semiconductor India Research (SSIR) and VLSI System Design (VSD), is designed to provide hands-on experience in RISC-V architecture and VLSI design.

BASIC DETAILS
---
NAME: PAVITHRA S 

COLLEGE: RV INSTITUTE OF TECHNOLOGY AND MANAGEMENT

MAIL ID : rvit22bec042.rvitm@rvei.edu.in
---
[TASK1](https://github.com/Pavithra041204/samsung-riscv/commit/e30d91e0fb0c5ba48705685fe944c577de27e758)

[TASK2](https://github.com/Pavithra041204/samsung-riscv/blob/main/task2a%20(3).png)

[TASK3](https://github.com/Pavithra041204/samsung-riscv/blob/main/task3b.png)

[TASK4](https://github.com/Pavithra041204/samsung-riscv/blob/main/task4%20e.png)

[TASK5](https://github.com/Pavithra041204/samsung-riscv/blob/main/Task%205%20..)

[TASK6](https://github.com/Pavithra041204/samsung-riscv/blob/main/Task6)

[](https://github.com/Pavithra041204/samsung-riscv/blob/main/FULL%20SUBTRACTOR.mp4)
