Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep 11 15:17:15 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SpaceWire_light_AXI_timing_summary_routed.rpt -pb SpaceWire_light_AXI_timing_summary_routed.pb -rpx SpaceWire_light_AXI_timing_summary_routed.rpx -warn_on_violation
| Design       : SpaceWire_light_AXI
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  10          
TIMING-7   Critical Warning  No common node between related clocks           10          
TIMING-14  Critical Warning  LUT on the clock tree                           1           
LUTAR-1    Warning           LUT drives async reset alert                    1           
TIMING-16  Warning           Large setup violation                           28          
TIMING-18  Warning           Missing input or output delay                   36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (43)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (43)
-------------------------------
 There are 43 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.092     -104.623                     96                 1221        0.056        0.000                      0                 1221        0.345        0.000                       0                   436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
SPW_Din             {0.000 2.500}        5.000           200.000         
SPW_Sin             {0.000 2.500}        5.000           200.000         
SPW_TX_clk          {0.000 1.250}        2.500           400.000         
SPW_main_clk        {0.000 5.000}        10.000          100.000         
axi_register_aclk   {0.000 5.000}        10.000          100.000         
axi_streamin_aclk   {0.000 5.000}        10.000          100.000         
axi_streamout_aclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SPW_Din                  -1.021       -8.280                     21                   38        0.369        0.000                      0                   38        2.000        0.000                       0                    44  
SPW_Sin                  -1.021       -7.133                     19                   36        0.773        0.000                      0                   36        2.000        0.000                       0                    44  
SPW_TX_clk                0.274        0.000                      0                  130        0.167        0.000                      0                  130        0.345        0.000                       0                    93  
SPW_main_clk              2.019        0.000                      0                  646        0.074        0.000                      0                  646        3.750        0.000                       0                   262  
axi_register_aclk         7.921        0.000                      0                   10        0.132        0.000                      0                   10        4.500        0.000                       0                    11  
axi_streamin_aclk         6.447        0.000                      0                   17        0.286        0.000                      0                   17        4.500        0.000                       0                    12  
axi_streamout_aclk        3.452        0.000                      0                   12        5.100        0.000                      0                   12        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SPW_Sin            SPW_Din                 -1.131      -10.048                     33                   36        0.109        0.000                      0                   36  
SPW_Din            SPW_Sin                 -2.092      -46.333                     38                   38        0.587        0.000                      0                   38  
SPW_main_clk       SPW_TX_clk              -0.061       -0.192                      4                   17        0.056        0.000                      0                   17  
SPW_Din            SPW_main_clk            -0.852       -6.842                      9                    9        0.147        0.000                      0                    9  
SPW_Sin            SPW_main_clk            -0.331       -2.158                      9                    9        0.109        0.000                      0                    9  
SPW_TX_clk         SPW_main_clk            -0.255       -0.463                      2                    2        0.228        0.000                      0                    2  
axi_streamin_aclk  SPW_main_clk             3.210        0.000                      0                   19        4.681        0.000                      0                   19  
SPW_main_clk       axi_streamin_aclk        0.980        0.000                      0                    1        5.454        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SPW_Din            SPW_Din                 -0.253       -4.782                     35                   42        0.871        0.000                      0                   42  
**async_default**  SPW_Sin            SPW_Din                 -0.363       -8.906                     38                   42        0.208        0.000                      0                   42  
**async_default**  SPW_main_clk       SPW_Din                 -1.138       -1.138                      1                    1        0.183        0.000                      0                    1  
**async_default**  SPW_Din            SPW_Sin                 -1.324      -49.214                     42                   42        0.686        0.000                      0                   42  
**async_default**  SPW_Sin            SPW_Sin                 -0.253       -4.782                     35                   42        0.871        0.000                      0                   42  
**async_default**  SPW_main_clk       SPW_Sin                 -1.578       -1.578                      1                    1        0.438        0.000                      0                    1  
**async_default**  SPW_TX_clk         SPW_TX_clk               0.215        0.000                      0                   91        0.572        0.000                      0                   91  
**async_default**  SPW_main_clk       SPW_main_clk             4.937        0.000                      0                  202        0.783        0.000                      0                  202  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              SPW_TX_clk                              
(none)              SPW_main_clk                            
(none)              axi_register_aclk                       
(none)              axi_streamin_aclk                       
(none)              axi_streamout_aclk                      
(none)                                  SPW_TX_clk          
(none)                                  SPW_main_clk        
(none)                                  axi_register_aclk   
(none)                                  axi_streamin_aclk   
(none)                                  axi_streamout_aclk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :           21  Failing Endpoints,  Worst Slack       -1.021ns,  Total Violation       -8.280ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.580ns (17.234%)  route 2.785ns (82.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.510ns = ( 8.010 - 2.500 ) 
    Source Clock Delay      (SCD):    6.317ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.829     6.317    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456     6.773 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.693     8.466    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     8.590 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=1, routed)           1.092     9.682    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.652     8.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism              0.745     8.755    
                         clock uncertainty           -0.036     8.719    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)       -0.058     8.661    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.580ns (17.464%)  route 2.741ns (82.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     6.318    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.774 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          2.014     8.788    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_repN
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.124     8.912 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           0.727     9.639    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.745     8.753    
                         clock uncertainty           -0.036     8.717    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)       -0.061     8.656    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 1.037ns (11.730%)  route 7.803ns (88.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           7.803     8.840    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X2Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.000     8.008    
                         clock uncertainty           -0.036     7.972    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)       -0.047     7.925    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.724ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.732%)  route 2.516ns (81.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 8.009 - 2.500 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     6.318    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.774 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.040     7.814    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.938 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           1.476     9.414    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.651     8.009    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism              0.784     8.793    
                         clock uncertainty           -0.036     8.757    
    SLICE_X1Y35          FDCE (Setup_fdce_C_D)       -0.067     8.690    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 -0.724    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.580ns (19.029%)  route 2.468ns (80.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     6.319    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.775 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.006     7.781    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1/O
                         net (fo=1, routed)           1.462     9.366    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.745     8.752    
                         clock uncertainty           -0.036     8.716    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.061     8.655    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.580ns (19.471%)  route 2.399ns (80.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     6.318    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.774 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.886     8.660    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124     8.784 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=2, routed)           0.512     9.296    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/C
                         clock pessimism              0.745     8.752    
                         clock uncertainty           -0.036     8.716    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.067     8.649    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.520ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (20.001%)  route 2.320ns (79.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    6.317ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.829     6.317    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456     6.773 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.043     7.816    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124     7.940 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           1.277     9.216    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.784     8.791    
                         clock uncertainty           -0.036     8.755    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.058     8.697    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                 -0.520    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.474%)  route 2.253ns (79.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     6.318    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.774 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.916     8.690    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X7Y35          LUT6 (Prop_lut6_I2_O)        0.124     8.814 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=2, routed)           0.336     9.150    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                         clock pessimism              0.745     8.753    
                         clock uncertainty           -0.036     8.717    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)       -0.067     8.650    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.622%)  route 2.233ns (79.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 10.509 - 5.000 ) 
    Source Clock Delay      (SCD):    6.319ns = ( 8.819 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     8.819    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     9.275 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.902    11.176    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.300 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=2, routed)           0.331    11.631    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    5.000     5.000 r  
    AA12                                              0.000     5.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     5.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     5.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     8.165    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     8.265 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.766    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.857 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.651    10.509    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/C
                         clock pessimism              0.784    11.293    
                         clock uncertainty           -0.036    11.257    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)       -0.081    11.176    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.642ns (22.986%)  route 2.151ns (77.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     6.318    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     6.836 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=10, routed)          2.151     8.987    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     9.111    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.745     8.752    
                         clock uncertainty           -0.036     8.716    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)        0.031     8.747    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 -0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        3.442ns  (logic 0.265ns (7.701%)  route 3.177ns (92.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns = ( 5.455 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.500 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.177     5.942    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X1Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     5.455    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.455    
                         clock uncertainty            0.036     5.491    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.082     5.573    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         -5.573    
                         arrival time                           5.942    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.265ns (6.917%)  route 3.567ns (93.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.567     3.832    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X2Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.956    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
                         clock pessimism              0.000     2.956    
                         clock uncertainty            0.036     2.992    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.075     3.067    SPW_IF/RECVFRONT_INST/ff_r_di1_reg
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.190ns (21.215%)  route 0.706ns (78.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          0.706     3.131    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_repN
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.049     3.180 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][1]_i_1/O
                         net (fo=1, routed)           0.000     3.180    SPW_IF/RECVFRONT_INST/BinToGray[1]
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.958    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.658     2.300    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107     2.407    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.263%)  route 0.689ns (78.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/Q
                         net (fo=1, routed)           0.689     3.114    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     3.159 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=2, routed)           0.000     3.159    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.673     2.284    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.092     2.376    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.249%)  route 0.689ns (78.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 5.456 - 2.500 ) 
    Source Clock Delay      (SCD):    2.284ns = ( 4.784 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     3.890    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.935 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     4.140    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.166 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.784    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     4.925 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=1, routed)           0.689     5.615    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     5.660 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.000     5.660    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     5.456    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism             -0.672     4.784    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     4.876    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -4.876    
                         arrival time                           5.660    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.222%)  route 0.690ns (78.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns = ( 5.455 - 2.500 ) 
    Source Clock Delay      (SCD):    2.284ns = ( 4.784 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     3.890    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.935 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     4.140    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.166 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.784    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     4.925 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=1, routed)           0.690     5.616    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[1]
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.045     5.661 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=2, routed)           0.000     5.661    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     5.455    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.671     4.784    
    SLICE_X7Y34          FDCE (Hold_fdce_C_D)         0.092     4.876    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -4.876    
                         arrival time                           5.661    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.212%)  route 0.691ns (78.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/Q
                         net (fo=1, routed)           0.691     3.116    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     3.161 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=2, routed)           0.000     3.161    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.956    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism             -0.672     2.284    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.091     2.375    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.985%)  route 0.700ns (79.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 5.456 - 2.500 ) 
    Source Clock Delay      (SCD):    2.284ns = ( 4.784 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     3.890    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.935 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     4.140    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.166 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.784    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     4.925 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/Q
                         net (fo=2, routed)           0.700     5.626    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     5.671 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     5.671    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     5.456    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.672     4.784    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     4.876    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -4.876    
                         arrival time                           5.671    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.957%)  route 0.702ns (79.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 5.456 - 2.500 ) 
    Source Clock Delay      (SCD):    2.284ns = ( 4.784 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     3.890    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.935 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     4.140    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.166 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.784    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     4.925 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/Q
                         net (fo=2, routed)           0.702     5.627    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     5.672 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1/O
                         net (fo=1, routed)           0.000     5.672    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     5.456    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism             -0.672     4.784    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     4.876    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -4.876    
                         arrival time                           5.672    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.857%)  route 0.706ns (79.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           0.706     3.131    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     3.176 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.176    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.673     2.284    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.092     2.376    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.800    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Din
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SPW_Din }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2  reset_reg_reg[0]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y36    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X6Y34    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y35    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X3Y35    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X6Y35    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :           19  Failing Endpoints,  Worst Slack       -1.021ns,  Total Violation       -7.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        3.365ns  (logic 0.580ns (17.234%)  route 2.785ns (82.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 10.069 - 5.000 ) 
    Source Clock Delay      (SCD):    5.796ns = ( 8.296 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.829     8.296    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456     8.752 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.693    10.446    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124    10.570 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=1, routed)           1.092    11.662    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.652    10.069    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism              0.665    10.734    
                         clock uncertainty           -0.036    10.698    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)       -0.058    10.640    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        3.321ns  (logic 0.580ns (17.464%)  route 2.741ns (82.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    5.797ns = ( 8.297 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     8.297    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     8.753 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          2.014    10.768    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_repN
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.124    10.892 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           0.727    11.618    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.665    10.732    
                         clock uncertainty           -0.036    10.696    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)       -0.061    10.635    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.724ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.733%)  route 2.516ns (81.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 10.068 - 5.000 ) 
    Source Clock Delay      (SCD):    5.797ns = ( 8.297 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     8.297    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     8.753 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.040     9.793    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.124     9.917 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           1.476    11.393    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.651    10.068    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism              0.704    10.772    
                         clock uncertainty           -0.036    10.736    
    SLICE_X1Y35          FDCE (Setup_fdce_C_D)       -0.067    10.669    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                 -0.724    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        3.048ns  (logic 0.580ns (19.029%)  route 2.468ns (80.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 10.066 - 5.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 8.298 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     8.298    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     8.754 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.006     9.760    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1/O
                         net (fo=1, routed)           1.462    11.346    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649    10.066    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.665    10.731    
                         clock uncertainty           -0.036    10.695    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.061    10.634    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.580ns (19.471%)  route 2.399ns (80.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     5.797    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.253 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.886     8.139    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124     8.263 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=2, routed)           0.512     8.776    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/C
                         clock pessimism              0.665     8.231    
                         clock uncertainty           -0.036     8.195    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.067     8.128    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.520ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (20.001%)  route 2.320ns (79.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 10.066 - 5.000 ) 
    Source Clock Delay      (SCD):    5.796ns = ( 8.296 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.829     8.296    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456     8.752 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.043     9.795    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124     9.919 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           1.277    11.196    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649    10.066    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.704    10.770    
                         clock uncertainty           -0.036    10.734    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.058    10.676    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                 -0.520    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.474%)  route 2.253ns (79.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    5.797ns = ( 8.297 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     8.297    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     8.753 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.916    10.670    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X7Y35          LUT6 (Prop_lut6_I2_O)        0.124    10.794 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=2, routed)           0.336    11.130    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                         clock pessimism              0.665    10.732    
                         clock uncertainty           -0.036    10.696    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)       -0.067    10.629    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.622%)  route 2.233ns (79.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 10.068 - 5.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 8.298 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     8.298    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     8.754 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.902    10.656    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124    10.780 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=2, routed)           0.331    11.111    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.651    10.068    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/C
                         clock pessimism              0.704    10.772    
                         clock uncertainty           -0.036    10.736    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)       -0.081    10.655    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.642ns (22.986%)  route 2.151ns (77.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     5.797    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     6.315 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=10, routed)          2.151     8.466    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     8.590    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.665     8.231    
                         clock uncertainty           -0.036     8.195    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)        0.031     8.226    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.358ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        2.676ns  (logic 0.580ns (21.678%)  route 2.096ns (78.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 8.298 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     8.298    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     8.754 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.764    10.518    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X7Y35          LUT6 (Prop_lut6_I3_O)        0.124    10.642 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.332    10.974    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.665    10.732    
                         clock uncertainty           -0.036    10.696    
    SLICE_X7Y36          FDCE (Setup_fdce_C_D)       -0.081    10.615    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 -0.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.190ns (21.215%)  route 0.706ns (78.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          0.706     2.907    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_repN
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.049     2.956 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][1]_i_1/O
                         net (fo=1, routed)           0.000     2.956    SPW_IF/RECVFRONT_INST/BinToGray[1]
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.704    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.627     2.077    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107     2.184    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.263%)  route 0.689ns (78.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/Q
                         net (fo=1, routed)           0.689     2.890    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.935 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=2, routed)           0.000     2.935    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.642     2.061    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.092     2.153    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.249%)  route 0.689ns (78.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=1, routed)           0.689     2.891    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.936 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.000     2.936    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism             -0.641     2.061    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     2.153    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.222%)  route 0.690ns (78.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 5.201 - 2.500 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 4.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     3.666    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     3.711 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     3.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.942 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.561    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     4.702 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=1, routed)           0.690     5.392    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[1]
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.045     5.437 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=2, routed)           0.000     5.437    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     4.001    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     4.057 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.286    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.315 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     5.201    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.640     4.561    
    SLICE_X7Y34          FDCE (Hold_fdce_C_D)         0.092     4.653    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -4.653    
                         arrival time                           5.437    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.212%)  route 0.691ns (78.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/Q
                         net (fo=1, routed)           0.691     2.893    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.938 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=2, routed)           0.000     2.938    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism             -0.641     2.061    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.091     2.152    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.985%)  route 0.700ns (79.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/Q
                         net (fo=2, routed)           0.700     2.902    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.947 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     2.947    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.641     2.061    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     2.153    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.957%)  route 0.702ns (79.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/Q
                         net (fo=2, routed)           0.702     2.903    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.948 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1/O
                         net (fo=1, routed)           0.000     2.948    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism             -0.641     2.061    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     2.153    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.857%)  route 0.706ns (79.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           0.706     2.908    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.953 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000     2.953    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.642     2.061    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.092     2.153    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.949%)  route 0.746ns (80.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 5.201 - 2.500 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 4.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     3.666    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     3.711 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     3.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.942 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.561    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     4.702 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=11, routed)          0.746     5.448    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.045     5.493 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.493    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     4.001    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     4.057 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.286    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.315 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     5.201    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.606     4.595    
    SLICE_X5Y34          FDCE (Hold_fdce_C_D)         0.092     4.687    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -4.687    
                         arrival time                           5.493    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.620%)  route 0.716ns (79.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/Q
                         net (fo=2, routed)           0.716     2.918    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[0]
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.045     2.963 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     2.963    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.642     2.061    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.091     2.152    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.811    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_Sin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SPW_Sin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2  reset_reg_reg[0]_i_1/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X2Y36    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X6Y34    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y35    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X3Y35    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X6Y35    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y33    SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X2Y34    SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_TX_clk
  To Clock:  SPW_TX_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.779ns (40.411%)  route 1.149ns (59.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.620     6.930    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X11Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]/C
                         clock pessimism              0.457     7.445    
                         clock uncertainty           -0.036     7.409    
    SLICE_X11Y33         FDCE (Setup_fdce_C_CE)      -0.205     7.204    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][5]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.779ns (40.411%)  route 1.149ns (59.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.620     6.930    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X11Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]/C
                         clock pessimism              0.457     7.445    
                         clock uncertainty           -0.036     7.409    
    SLICE_X11Y33         FDCE (Setup_fdce_C_CE)      -0.205     7.204    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][6]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.779ns (40.411%)  route 1.149ns (59.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.620     6.930    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X11Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]/C
                         clock pessimism              0.457     7.445    
                         clock uncertainty           -0.036     7.409    
    SLICE_X11Y33         FDCE (Setup_fdce_C_CE)      -0.205     7.204    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][7]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.779ns (40.411%)  route 1.149ns (59.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.620     6.930    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X11Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X11Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]/C
                         clock pessimism              0.457     7.445    
                         clock uncertainty           -0.036     7.409    
    SLICE_X11Y33         FDCE (Setup_fdce_C_CE)      -0.205     7.204    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_parity]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.779ns (42.125%)  route 1.070ns (57.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.542     6.852    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X10Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]/C
                         clock pessimism              0.457     7.445    
                         clock uncertainty           -0.036     7.409    
    SLICE_X10Y33         FDCE (Setup_fdce_C_CE)      -0.169     7.240    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][1]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.779ns (42.125%)  route 1.070ns (57.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.542     6.852    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X10Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]/C
                         clock pessimism              0.457     7.445    
                         clock uncertainty           -0.036     7.409    
    SLICE_X10Y33         FDCE (Setup_fdce_C_CE)      -0.169     7.240    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][3]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.779ns (42.125%)  route 1.070ns (57.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.542     6.852    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X10Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]/C
                         clock pessimism              0.457     7.445    
                         clock uncertainty           -0.036     7.409    
    SLICE_X10Y33         FDCE (Setup_fdce_C_CE)      -0.169     7.240    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][8]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.779ns (42.125%)  route 1.070ns (57.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 6.987 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.542     6.852    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X10Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.571     6.987    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]/C
                         clock pessimism              0.457     7.445    
                         clock uncertainty           -0.036     7.409    
    SLICE_X10Y33         FDCE (Setup_fdce_C_CE)      -0.169     7.240    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][9]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/CE
                            (rising edge-triggered cell FDPE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.779ns (43.078%)  route 1.029ns (56.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.501     6.811    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X9Y33          FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y33          FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
                         clock pessimism              0.493     7.480    
                         clock uncertainty           -0.036     7.444    
    SLICE_X9Y33          FDPE (Setup_fdpe_C_CE)      -0.205     7.239    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CE
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.779ns (43.078%)  route 1.029ns (56.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.744     5.003    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.478     5.481 f  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff2_reg/Q
                         net (fo=33, routed)          0.528     6.009    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/synctx[txen]
    SLICE_X11Y31         LUT2 (Prop_lut2_I1_O)        0.301     6.310 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/restx_seq[e_count][9]_i_1/O
                         net (fo=11, routed)          0.501     6.811    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN_n_5
    SLICE_X9Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/C
                         clock pessimism              0.493     7.480    
                         clock uncertainty           -0.036     7.444    
    SLICE_X9Y33          FDCE (Setup_fdce_C_CE)      -0.205     7.239    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  0.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.696%)  route 0.115ns (38.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          0.115     1.749    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.794 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    SPW_IF/XMIT_FAST_INST/restx_com[txclkcnt][3]
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     2.007    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][3]/C
                         clock pessimism             -0.502     1.505    
    SLICE_X8Y32          FDCE (Hold_fdce_C_D)         0.121     1.626    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.556%)  route 0.121ns (39.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.614     1.518    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           0.121     1.780    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip_n_0_0]
    SLICE_X6Y29          LUT3 (Prop_lut3_I2_O)        0.045     1.825 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_txflip]_i_1/O
                         net (fo=1, routed)           0.000     1.825    SPW_IF/XMIT_FAST_INST/restx_com[b_txflip]
    SLICE_X6Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.881     2.033    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.121     1.653    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_txflip]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     1.656 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/Q
                         net (fo=3, routed)           0.072     1.728    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy_n_0_][0]
    SLICE_X9Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.773 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkcy][1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    SPW_IF/XMIT_FAST_INST/restx_seq[txclkcy][1]_i_1_n_0
    SLICE_X9Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     2.007    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]/C
                         clock pessimism             -0.502     1.505    
    SLICE_X9Y32          FDCE (Hold_fdce_C_D)         0.092     1.597    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.908%)  route 0.124ns (40.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.141     1.633 f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]/Q
                         net (fo=29, routed)          0.124     1.758    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclken]__0
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkcy][0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    SPW_IF/XMIT_FAST_INST/restx_seq[txclkcy][0]_i_1_n_0
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     2.007    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/C
                         clock pessimism             -0.502     1.505    
    SLICE_X8Y32          FDCE (Hold_fdce_C_D)         0.121     1.626    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     1.656 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][0]/Q
                         net (fo=3, routed)           0.073     1.729    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy_n_0_][0]
    SLICE_X9Y32          LUT3 (Prop_lut3_I1_O)        0.045     1.774 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][2]_i_1_n_0
    SLICE_X9Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     2.007    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]/C
                         clock pessimism             -0.502     1.505    
    SLICE_X9Y32          FDCE (Hold_fdce_C_D)         0.091     1.596    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.617     1.521    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.116     1.778    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg_n_0
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.884     2.036    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism             -0.515     1.521    
    SLICE_X7Y32          FDCE (Hold_fdce_C_D)         0.075     1.596    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.614     1.518    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.116     1.775    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg_n_0
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.881     2.033    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.071     1.589    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.614     1.518    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.128     1.646 r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.053     1.699    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.881     2.033    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)        -0.007     1.511    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.246%)  route 0.163ns (46.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]/Q
                         net (fo=3, routed)           0.163     1.796    SPW_IF/XMIT_FAST_INST/p_0_in38_in
    SLICE_X10Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.841 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][4]_i_1/O
                         net (fo=1, routed)           0.000     1.841    SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][4]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     2.007    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/C
                         clock pessimism             -0.481     1.526    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.120     1.646    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.643%)  route 0.167ns (47.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.588     1.492    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.141     1.633 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][1]/Q
                         net (fo=3, routed)           0.167     1.800    SPW_IF/XMIT_FAST_INST/p_0_in38_in
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    SPW_IF/XMIT_FAST_INST/restx_seq[txclkcnt][5]_i_1_n_0
    SLICE_X10Y32         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.855     2.007    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/C
                         clock pessimism             -0.481     1.526    
    SLICE_X10Y32         FDCE (Hold_fdce_C_D)         0.121     1.647    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_TX_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { SPW_TX_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1  SPW_TX_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X5Y33    SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X6Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X7Y31    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X7Y28    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X7Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X7Y28    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X7Y31    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X7Y28    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.500       1.500      SLICE_X5Y32    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X5Y33    SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X5Y33    SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X6Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X6Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y31    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y31    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y28    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y28    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X5Y33    SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X5Y33    SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X6Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X6Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_mux]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y31    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y31    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y28    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y28    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.250       0.750      SLICE_X7Y29    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.231ns  (logic 0.613ns (27.480%)  route 1.618ns (72.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.881    11.316    SPW_IF/SPW_TXWRITE
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.154    11.470 r  SPW_IF/__3/s_mem_reg_64_127_0_2_i_1/O
                         net (fo=12, routed)          0.736    12.206    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/WE
    SLICE_X6Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.640    14.539    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/WCLK
    SLICE_X6Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.457    14.996    
                         clock uncertainty           -0.036    14.961    
    SLICE_X6Y23          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    14.225    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.231ns  (logic 0.613ns (27.480%)  route 1.618ns (72.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.881    11.316    SPW_IF/SPW_TXWRITE
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.154    11.470 r  SPW_IF/__3/s_mem_reg_64_127_0_2_i_1/O
                         net (fo=12, routed)          0.736    12.206    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/WE
    SLICE_X6Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.640    14.539    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/WCLK
    SLICE_X6Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.457    14.996    
                         clock uncertainty           -0.036    14.961    
    SLICE_X6Y23          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    14.225    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.231ns  (logic 0.613ns (27.480%)  route 1.618ns (72.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.881    11.316    SPW_IF/SPW_TXWRITE
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.154    11.470 r  SPW_IF/__3/s_mem_reg_64_127_0_2_i_1/O
                         net (fo=12, routed)          0.736    12.206    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/WE
    SLICE_X6Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.640    14.539    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/WCLK
    SLICE_X6Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.457    14.996    
                         clock uncertainty           -0.036    14.961    
    SLICE_X6Y23          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    14.225    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.231ns  (logic 0.613ns (27.480%)  route 1.618ns (72.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.881    11.316    SPW_IF/SPW_TXWRITE
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.154    11.470 r  SPW_IF/__3/s_mem_reg_64_127_0_2_i_1/O
                         net (fo=12, routed)          0.736    12.206    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/WE
    SLICE_X6Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.640    14.539    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/WCLK
    SLICE_X6Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMD/CLK
                         clock pessimism              0.457    14.996    
                         clock uncertainty           -0.036    14.961    
    SLICE_X6Y23          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    14.225    SPW_IF/TXMEM/s_mem_reg_64_127_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.169ns  (logic 0.578ns (26.643%)  route 1.591ns (73.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 14.537 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.480    10.915    SPW_IF/SPW_TXWRITE
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.119    11.034 r  SPW_IF/__3/s_mem_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          1.111    12.145    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/WE
    SLICE_X6Y24          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.638    14.537    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/WCLK
    SLICE_X6Y24          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.457    14.994    
                         clock uncertainty           -0.036    14.959    
    SLICE_X6Y24          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    14.218    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.169ns  (logic 0.578ns (26.643%)  route 1.591ns (73.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 14.537 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.480    10.915    SPW_IF/SPW_TXWRITE
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.119    11.034 r  SPW_IF/__3/s_mem_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          1.111    12.145    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/WE
    SLICE_X6Y24          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.638    14.537    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/WCLK
    SLICE_X6Y24          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.457    14.994    
                         clock uncertainty           -0.036    14.959    
    SLICE_X6Y24          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    14.218    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.169ns  (logic 0.578ns (26.643%)  route 1.591ns (73.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 14.537 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.480    10.915    SPW_IF/SPW_TXWRITE
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.119    11.034 r  SPW_IF/__3/s_mem_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          1.111    12.145    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/WE
    SLICE_X6Y24          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.638    14.537    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/WCLK
    SLICE_X6Y24          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.457    14.994    
                         clock uncertainty           -0.036    14.959    
    SLICE_X6Y24          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    14.218    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.169ns  (logic 0.578ns (26.643%)  route 1.591ns (73.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 14.537 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.480    10.915    SPW_IF/SPW_TXWRITE
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.119    11.034 r  SPW_IF/__3/s_mem_reg_128_191_0_2_i_1/O
                         net (fo=12, routed)          1.111    12.145    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/WE
    SLICE_X6Y24          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.638    14.537    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/WCLK
    SLICE_X6Y24          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMD/CLK
                         clock pessimism              0.457    14.994    
                         clock uncertainty           -0.036    14.959    
    SLICE_X6Y24          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    14.218    SPW_IF/TXMEM/s_mem_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfull]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.914ns  (logic 0.707ns (24.262%)  route 2.207ns (75.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          1.402    11.837    SPW_IF/XMIT_FAST_INST/SPW_TXWRITE
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    11.961 f  SPW_IF/XMIT_FAST_INST/res_seq[txfiforoom][6]_i_1/O
                         net (fo=2, routed)           0.805    12.766    SPW_IF/XMIT_FAST_INST/D[6]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    12.890 r  SPW_IF/XMIT_FAST_INST/res_seq[txfull]_i_1/O
                         net (fo=1, routed)           0.000    12.890    SPW_IF/XMIT_FAST_INST_n_22
    SLICE_X8Y20          FDCE                                         r  SPW_IF/res_seq_reg[txfull]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.566    14.465    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  SPW_IF/res_seq_reg[txfull]/C
                         clock pessimism              0.457    14.922    
                         clock uncertainty           -0.036    14.887    
    SLICE_X8Y20          FDCE (Setup_fdce_C_D)        0.081    14.968    SPW_IF/res_seq_reg[txfull]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_192_255_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        2.357ns  (logic 0.583ns (24.731%)  route 1.774ns (75.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 14.540 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.881    11.316    SPW_IF/SPW_TXWRITE
    SLICE_X11Y24         LUT4 (Prop_lut4_I1_O)        0.124    11.440 r  SPW_IF/__3/s_mem_reg_192_255_0_2_i_1/O
                         net (fo=12, routed)          0.893    12.333    SPW_IF/TXMEM/s_mem_reg_192_255_0_2/WE
    SLICE_X6Y22          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_192_255_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.641    14.540    SPW_IF/TXMEM/s_mem_reg_192_255_0_2/WCLK
    SLICE_X6Y22          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.457    14.997    
                         clock uncertainty           -0.036    14.962    
    SLICE_X6Y22          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.429    SPW_IF/TXMEM/s_mem_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  2.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.634%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.469    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SPW_IF/res_seq_reg[txfifo_waddr][3]/Q
                         net (fo=64, routed)          0.206     1.816    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/ADDRD3
    SLICE_X8Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.848     1.983    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/WCLK
    SLICE_X8Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.481     1.502    
    SLICE_X8Y23          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.742    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.634%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.469    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SPW_IF/res_seq_reg[txfifo_waddr][3]/Q
                         net (fo=64, routed)          0.206     1.816    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/ADDRD3
    SLICE_X8Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.848     1.983    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/WCLK
    SLICE_X8Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.481     1.502    
    SLICE_X8Y23          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.742    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.634%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.469    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SPW_IF/res_seq_reg[txfifo_waddr][3]/Q
                         net (fo=64, routed)          0.206     1.816    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/ADDRD3
    SLICE_X8Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.848     1.983    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/WCLK
    SLICE_X8Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.481     1.502    
    SLICE_X8Y23          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.742    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.634%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.469    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SPW_IF/res_seq_reg[txfifo_waddr][3]/Q
                         net (fo=64, routed)          0.206     1.816    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/ADDRD3
    SLICE_X8Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.848     1.983    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/WCLK
    SLICE_X8Y23          RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.481     1.502    
    SLICE_X8Y23          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.742    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.268%)  route 0.178ns (55.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.581     1.468    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SPW_IF/res_seq_reg[txfifo_waddr][5]/Q
                         net (fo=62, routed)          0.178     1.786    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/ADDRD5
    SLICE_X10Y24         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     1.982    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/WCLK
    SLICE_X10Y24         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMA/CLK
                         clock pessimism             -0.481     1.501    
    SLICE_X10Y24         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.671    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.268%)  route 0.178ns (55.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.581     1.468    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SPW_IF/res_seq_reg[txfifo_waddr][5]/Q
                         net (fo=62, routed)          0.178     1.786    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/ADDRD5
    SLICE_X10Y24         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     1.982    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/WCLK
    SLICE_X10Y24         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMB/CLK
                         clock pessimism             -0.481     1.501    
    SLICE_X10Y24         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.671    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.268%)  route 0.178ns (55.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.581     1.468    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SPW_IF/res_seq_reg[txfifo_waddr][5]/Q
                         net (fo=62, routed)          0.178     1.786    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/ADDRD5
    SLICE_X10Y24         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     1.982    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/WCLK
    SLICE_X10Y24         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMC/CLK
                         clock pessimism             -0.481     1.501    
    SLICE_X10Y24         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.671    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.268%)  route 0.178ns (55.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.581     1.468    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SPW_IF/res_seq_reg[txfifo_waddr][5]/Q
                         net (fo=62, routed)          0.178     1.786    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/ADDRD5
    SLICE_X10Y24         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     1.982    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/WCLK
    SLICE_X10Y24         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMD/CLK
                         clock pessimism             -0.481     1.501    
    SLICE_X10Y24         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.671    SPW_IF/TXMEM/s_mem_reg_128_191_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_64_127_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.521%)  route 0.306ns (68.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.469    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SPW_IF/res_seq_reg[txfifo_waddr][1]/Q
                         net (fo=66, routed)          0.306     1.916    SPW_IF/TXMEM/s_mem_reg_64_127_3_5/ADDRD1
    SLICE_X10Y23         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.848     1.983    SPW_IF/TXMEM/s_mem_reg_64_127_3_5/WCLK
    SLICE_X10Y23         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.501     1.482    
    SLICE_X10Y23         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.791    SPW_IF/TXMEM/s_mem_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SPW_IF/res_seq_reg[txfifo_waddr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/TXMEM/s_mem_reg_64_127_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.521%)  route 0.306ns (68.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.469    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  SPW_IF/res_seq_reg[txfifo_waddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SPW_IF/res_seq_reg[txfifo_waddr][1]/Q
                         net (fo=66, routed)          0.306     1.916    SPW_IF/TXMEM/s_mem_reg_64_127_3_5/ADDRD1
    SLICE_X10Y23         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.848     1.983    SPW_IF/TXMEM/s_mem_reg_64_127_3_5/WCLK
    SLICE_X10Y23         RAMD64E                                      r  SPW_IF/TXMEM/s_mem_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.501     1.482    
    SLICE_X10Y23         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.791    SPW_IF/TXMEM/s_mem_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPW_main_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SPW_main_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  SPW_main_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y24    SPW_IF/res_seq_reg[rxeep]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y24    SPW_IF/res_seq_reg[rxemptydiscard]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y23    SPW_IF/res_seq_reg[rxfiforoom][0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y22    SPW_IF/res_seq_reg[rxfiforoom][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y22    SPW_IF/res_seq_reg[rxfiforoom][2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y23    SPW_IF/res_seq_reg[rxfiforoom][3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y21    SPW_IF/res_seq_reg[rxfiforoom][4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y21    SPW_IF/res_seq_reg[rxfiforoom][5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y21    SPW_IF/res_seq_reg[rxfiforoom][6]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y22   SPW_IF/TXMEM/s_mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y22   SPW_IF/TXMEM/s_mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y23    SPW_IF/TXMEM/s_mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y22   SPW_IF/TXMEM/s_mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y22   SPW_IF/TXMEM/s_mem_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  axi_register_aclk
  To Clock:  axi_register_aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.766ns (36.061%)  route 1.358ns (63.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     5.586 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/Q
                         net (fo=5, routed)           0.688     6.275    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.399 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3/O
                         net (fo=1, routed)           0.670     7.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.193 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     7.193    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644    14.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                         clock pessimism              0.519    15.068    
                         clock uncertainty           -0.036    15.033    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.081    15.114    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             8.337ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.642ns (37.627%)  route 1.064ns (62.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.551 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.824     5.071    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.518     5.589 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           1.064     6.654    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rvalid_OBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.778 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     6.778    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.646    14.551    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                         clock pessimism              0.520    15.071    
                         clock uncertainty           -0.036    15.036    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.079    15.115    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  8.337    

Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.642ns (38.098%)  route 1.043ns (61.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     5.586 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/Q
                         net (fo=5, routed)           1.043     6.630    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.754 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     6.754    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644    14.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                         clock pessimism              0.519    15.068    
                         clock uncertainty           -0.036    15.033    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.077    15.110    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  8.356    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.456ns (31.812%)  route 0.977ns (68.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.456     5.524 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.977     6.502    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.036    15.011    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)       -0.105    14.906    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.642ns (43.458%)  route 0.835ns (56.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.551 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.824     5.071    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.518     5.589 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           0.835     6.425    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rvalid_OBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.549 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     6.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.646    14.551    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                         clock pessimism              0.520    15.071    
                         clock uncertainty           -0.036    15.036    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.077    15.113    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.691%)  route 0.827ns (56.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.551 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.824     5.071    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.518     5.589 f  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/Q
                         net (fo=4, routed)           0.827     6.417    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[0]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     6.541    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.646    14.551    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                         clock pessimism              0.520    15.071    
                         clock uncertainty           -0.036    15.036    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.079    15.115    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.701ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.642ns (47.885%)  route 0.699ns (52.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           0.699     6.286    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awready_OBUF
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.124     6.410 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2/O
                         net (fo=1, routed)           0.000     6.410    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                         clock pessimism              0.519    15.069    
                         clock uncertainty           -0.036    15.034    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.077    15.111    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  8.701    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.642ns (48.173%)  route 0.691ns (51.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           0.691     6.278    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awready_OBUF
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.124     6.402 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     6.402    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                         clock pessimism              0.519    15.069    
                         clock uncertainty           -0.036    15.034    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.081    15.115    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.642ns (48.379%)  route 0.685ns (51.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.551 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.824     5.071    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.518     5.589 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.685     6.274    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arready_OBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.398 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     6.398    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.646    14.551    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                         clock pessimism              0.520    15.071    
                         clock uncertainty           -0.036    15.036    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.081    15.117    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_register_aclk rise@10.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.456ns (47.136%)  route 0.511ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.456     5.524 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.511     6.036    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645    14.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism              0.496    15.046    
                         clock uncertainty           -0.036    15.011    
    SLICE_X1Y20          FDRE (Setup_fdre_C_CE)      -0.205    14.806    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  8.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.079     1.726    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.120     1.639    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.486%)  route 0.182ns (49.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.182     1.829    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     1.874    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                         clock pessimism             -0.502     1.521    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.121     1.642    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.282%)  route 0.162ns (43.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/Q
                         net (fo=5, routed)           0.162     1.832    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg_n_0_[1]
    SLICE_X0Y20          LUT5 (Prop_lut5_I3_O)        0.045     1.877 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2/O
                         net (fo=1, routed)           0.000     1.877    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.120     1.641    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.145%)  route 0.150ns (41.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.616     1.509    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/Q
                         net (fo=4, routed)           0.150     1.823    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[1]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.884     2.025    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.120     1.629    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.790%)  route 0.159ns (43.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.616     1.509    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.159     1.832    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arready_OBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.877    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.884     2.025    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.121     1.630    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.483%)  route 0.161ns (43.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.616     1.509    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.161     1.834    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arready_OBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     1.879    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.884     2.025    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.121     1.630    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.616     1.509    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/Q
                         net (fo=4, routed)           0.186     1.859    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/state_read[0]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.904 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.904    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.884     2.025    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.121     1.630    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.231ns (51.759%)  route 0.215ns (48.241%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.161     1.808    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_2/O
                         net (fo=1, routed)           0.054     1.907    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.952 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.952    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                         clock pessimism             -0.503     1.519    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.121     1.640    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.328%)  route 0.184ns (56.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.184     1.831    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism             -0.502     1.521    
    SLICE_X1Y20          FDRE (Hold_fdre_C_CE)       -0.039     1.482    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_register_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_register_aclk rise@0.000ns - axi_register_aclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.868%)  route 0.347ns (71.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/Q
                         net (fo=5, routed)           0.347     1.994    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                         clock pessimism             -0.502     1.521    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.061     1.582    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_register_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_register_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  axi_register_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_streamin_aclk
  To Clock:  axi_streamin_aclk

Setup :            0  Failing Endpoints,  Worst Slack        6.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.794ns (25.745%)  route 2.290ns (74.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     7.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.532 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.572     8.104    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X13Y26         FDRE (Setup_fdre_C_CE)      -0.407    14.551    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.794ns (25.745%)  route 2.290ns (74.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     7.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.532 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.572     8.104    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X13Y26         FDRE (Setup_fdre_C_CE)      -0.407    14.551    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.792ns (25.752%)  route 2.283ns (74.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.991     7.544    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X12Y25         LUT4 (Prop_lut4_I1_O)        0.150     7.694 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.401     8.095    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.560    14.497    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism              0.495    14.992    
                         clock uncertainty           -0.036    14.956    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.271    14.685    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.794ns (27.428%)  route 2.101ns (72.572%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     7.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.532 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     7.914    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.371    14.587    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.794ns (27.428%)  route 2.101ns (72.572%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     7.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.532 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     7.914    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.371    14.587    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.794ns (27.428%)  route 2.101ns (72.572%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     7.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.532 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     7.914    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.371    14.587    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.794ns (27.428%)  route 2.101ns (72.572%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     7.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.532 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     7.914    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.371    14.587    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.794ns (27.428%)  route 2.101ns (72.572%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     7.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.532 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     7.914    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.371    14.587    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.794ns (27.428%)  route 2.101ns (72.572%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     7.380    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.532 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     7.914    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562    14.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                         clock pessimism              0.495    14.994    
                         clock uncertainty           -0.036    14.958    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.371    14.587    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_streamin_aclk rise@10.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.766ns (41.831%)  route 1.065ns (58.169%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 14.502 - 10.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     5.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518     5.538 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.891     6.429    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.553 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.174     6.727    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.851 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1/O
                         net (fo=1, routed)           0.000     6.851    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565    14.502    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
                         clock pessimism              0.518    15.020    
                         clock uncertainty           -0.036    14.984    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.081    15.065    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  8.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.309%)  route 0.198ns (48.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.198     1.871    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.916 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1/O
                         net (fo=1, routed)           0.000     1.916    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.121     1.630    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.803%)  route 0.247ns (54.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.247     1.920    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT4 (Prop_lut4_I1_O)        0.045     1.965 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1/O
                         net (fo=1, routed)           0.000     1.965    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.120     1.629    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.207ns (42.056%)  route 0.285ns (57.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.285     1.958    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.043     2.001 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_3/O
                         net (fo=1, routed)           0.000     2.001    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_3_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.131     1.651    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.291%)  route 0.285ns (57.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.285     1.958    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045     2.003 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1/O
                         net (fo=1, routed)           0.000     2.003    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.121     1.641    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.795%)  route 0.316ns (60.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.316     1.989    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045     2.034 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1/O
                         net (fo=1, routed)           0.000     2.034    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.121     1.641    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.208ns (37.464%)  route 0.347ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.347     2.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.044     2.064 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=1, routed)           0.000     2.064    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.131     1.651    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.712%)  route 0.345ns (62.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.345     2.018    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045     2.063 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1/O
                         net (fo=1, routed)           0.000     2.063    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.120     1.640    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.209ns (37.577%)  route 0.347ns (62.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.347     2.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045     2.065 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1/O
                         net (fo=1, routed)           0.000     2.065    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.121     1.641    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.187ns (29.272%)  route 0.452ns (70.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.581     1.506    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.278     1.925    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.046     1.971 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.174     2.145    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.847     2.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism             -0.515     1.506    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.004     1.510    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_streamin_aclk rise@0.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.253ns (25.253%)  route 0.749ns (74.747%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/Q
                         net (fo=10, routed)          0.328     2.001    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.046 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.301     2.347    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.044     2.391 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.119     2.511    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X12Y26         FDRE (Hold_fdre_C_CE)       -0.078     1.442    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_streamin_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_streamin_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  axi_streamin_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y25   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26   SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_streamout_aclk
  To Clock:  axi_streamout_aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.478%)  route 0.742ns (60.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.484    10.636 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           0.742    11.378    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[1]
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657    14.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                         clock pessimism              0.500    15.130    
                         clock uncertainty           -0.036    15.095    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.264    14.831    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.777%)  route 0.842ns (59.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836     5.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.608 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/Q
                         net (fo=1, routed)           0.842     6.451    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.575 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     6.575    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism              0.500    10.130    
                         clock uncertainty           -0.036    10.095    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.086    10.181    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.718ns (52.165%)  route 0.658ns (47.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836     5.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.419     5.571 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/Q
                         net (fo=1, routed)           0.658     6.230    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.299     6.529 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000     6.529    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism              0.500    10.130    
                         clock uncertainty           -0.036    10.095    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.084    10.179    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                         10.179    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        1.026ns  (logic 0.484ns (47.166%)  route 0.542ns (52.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.484    10.636 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           0.542    11.178    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[5]
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657    14.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                         clock pessimism              0.500    15.130    
                         clock uncertainty           -0.036    15.095    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.234    14.861    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        1.197ns  (logic 0.524ns (43.764%)  route 0.673ns (56.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.524    10.676 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           0.673    11.350    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[2]
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657    14.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                         clock pessimism              0.500    15.130    
                         clock uncertainty           -0.036    15.095    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.061    15.034    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.608ns (47.570%)  route 0.670ns (52.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836     5.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.608 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/Q
                         net (fo=1, routed)           0.670     6.278    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.152     6.430 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     6.430    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism              0.500    10.130    
                         clock uncertainty           -0.036    10.095    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.123    10.218    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.744ns (58.836%)  route 0.521ns (41.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836     5.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.419     5.571 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/Q
                         net (fo=1, routed)           0.521     6.092    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.325     6.417 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000     6.417    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
                         clock pessimism              0.500    10.130    
                         clock uncertainty           -0.036    10.095    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.123    10.218    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.606ns (57.272%)  route 0.452ns (42.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     1.010 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.316 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836     5.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.608 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/Q
                         net (fo=1, routed)           0.452     6.060    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.150     6.210 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     6.210    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism              0.500    10.130    
                         clock uncertainty           -0.036    10.095    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.123    10.218    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.694ns  (logic 0.484ns (69.778%)  route 0.210ns (30.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.484    10.636 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           0.210    10.846    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[3]
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657    14.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
                         clock pessimism              0.500    15.130    
                         clock uncertainty           -0.036    15.095    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.235    14.860    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamout_aclk rise@10.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.878ns  (logic 0.524ns (59.656%)  route 0.354ns (40.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.524    10.676 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           0.354    11.031    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[4]
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876    10.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657    14.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                         clock pessimism              0.500    15.130    
                         clock uncertainty           -0.036    15.095    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)       -0.047    15.048    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  4.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.100ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624    11.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    11.703 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/Q
                         net (fo=1, routed)           0.087    11.790    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045    11.835 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000    11.835    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.575    
                         clock uncertainty            0.036     6.611    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.124     6.735    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -6.735    
                         arrival time                          11.835    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.143ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624    11.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    11.703 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/Q
                         net (fo=1, routed)           0.140    11.843    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.046    11.889 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000    11.889    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.575    
                         clock uncertainty            0.036     6.611    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.135     6.746    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -6.746    
                         arrival time                          11.889    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.156ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.261ns  (logic 0.167ns (63.911%)  route 0.094ns (36.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns = ( 6.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.167     6.729 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/Q
                         net (fo=2, routed)           0.094     6.824    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[0]
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
                         clock pessimism             -0.507     1.575    
                         clock uncertainty            0.036     1.611    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.057     1.668    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           6.824    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.160ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.227ns  (logic 0.151ns (66.629%)  route 0.076ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns = ( 6.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.151     6.713 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           0.076     6.789    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[3]
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
                         clock pessimism             -0.507     1.575    
                         clock uncertainty            0.036     1.611    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.018     1.629    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           6.789    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.171ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.731%)  route 0.127ns (43.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns = ( 6.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.167     6.729 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           0.127     6.857    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[4]
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                         clock pessimism             -0.507     1.575    
                         clock uncertainty            0.036     1.611    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.075     1.686    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           6.857    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.206ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.390ns  (logic 0.224ns (57.504%)  route 0.166ns (42.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624    11.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.128    11.690 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/Q
                         net (fo=1, routed)           0.166    11.856    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.096    11.952 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000    11.952    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.575    
                         clock uncertainty            0.036     6.611    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.135     6.746    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0
  -------------------------------------------------------------------
                         required time                         -6.746    
                         arrival time                          11.952    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.226ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.354%)  route 0.224ns (54.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624    11.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    11.703 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/Q
                         net (fo=1, routed)           0.224    11.927    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045    11.972 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000    11.972    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.575    
                         clock uncertainty            0.036     6.611    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.135     6.746    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -6.746    
                         arrival time                          11.972    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.276ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk rise@0.000ns - axi_streamout_aclk fall@5.000ns)
  Data Path Delay:        0.343ns  (logic 0.151ns (44.002%)  route 0.192ns (55.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns = ( 6.562 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.151     6.713 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           0.192     6.905    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/Q[5]
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C
                         clock pessimism             -0.507     1.575    
                         clock uncertainty            0.036     1.611    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.018     1.629    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           6.905    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.278ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.287%)  route 0.224ns (49.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624    11.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.128    11.690 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/Q
                         net (fo=1, routed)           0.224    11.915    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.099    12.014 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000    12.014    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.575    
                         clock uncertainty            0.036     6.611    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.125     6.736    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -6.736    
                         arrival time                          12.014    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.294ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamout_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamout_aclk fall@5.000ns - axi_streamout_aclk rise@10.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.796%)  route 0.281ns (60.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk rise edge)
                                                     10.000    10.000 r  
    W16                                               0.000    10.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239    10.239 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    10.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    10.939 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624    11.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    11.703 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/Q
                         net (fo=1, routed)           0.281    11.985    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045    12.030 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000    12.030    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.575    
                         clock uncertainty            0.036     6.611    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.125     6.736    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -6.736    
                         arrival time                          12.030    
  -------------------------------------------------------------------
                         slack                                  5.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_streamout_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_streamout_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  axi_streamout_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Setup :           33  Failing Endpoints,  Worst Slack       -1.131ns,  Total Violation      -10.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.131ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.580ns (17.234%)  route 2.785ns (82.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.510ns = ( 8.010 - 2.500 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.829     5.796    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456     6.252 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.693     7.946    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124     8.070 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=1, routed)           1.092     9.162    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.652     8.010    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism              0.115     8.124    
                         clock uncertainty           -0.036     8.088    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)       -0.058     8.030    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 -1.131    

Slack (VIOLATED) :        -1.093ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.580ns (17.464%)  route 2.741ns (82.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     5.797    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.253 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          2.014     8.268    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_repN
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.124     8.392 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           0.727     9.118    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.036     8.086    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)       -0.061     8.025    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                 -1.093    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.733%)  route 2.516ns (81.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 8.009 - 2.500 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     5.797    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.253 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.040     7.293    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.417 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           1.476     8.893    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.651     8.009    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism              0.154     8.162    
                         clock uncertainty           -0.036     8.126    
    SLICE_X1Y35          FDCE (Setup_fdce_C_D)       -0.067     8.059    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.059    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.580ns (19.029%)  route 2.468ns (80.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     5.798    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.254 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.006     7.260    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.384 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1/O
                         net (fo=1, routed)           1.462     8.846    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.115     8.121    
                         clock uncertainty           -0.036     8.085    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.061     8.024    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.580ns (19.471%)  route 2.399ns (80.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     5.797    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.253 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.886     8.139    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124     8.263 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=2, routed)           0.512     8.776    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/C
                         clock pessimism              0.115     8.121    
                         clock uncertainty           -0.036     8.085    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.067     8.018    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (20.001%)  route 2.320ns (79.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.829     5.796    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456     6.252 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.043     7.295    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124     7.419 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           1.277     8.696    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.154     8.160    
                         clock uncertainty           -0.036     8.124    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.058     8.066    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.474%)  route 2.253ns (79.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     5.797    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.253 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.916     8.170    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X7Y35          LUT6 (Prop_lut6_I2_O)        0.124     8.294 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=2, routed)           0.336     8.630    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.036     8.086    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)       -0.067     8.019    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica
  -------------------------------------------------------------------
                         required time                          8.019    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.622%)  route 2.233ns (79.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 8.009 - 2.500 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     5.798    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.254 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.902     8.156    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124     8.280 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=2, routed)           0.331     8.611    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.651     8.009    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/C
                         clock pessimism              0.154     8.162    
                         clock uncertainty           -0.036     8.126    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)       -0.081     8.045    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                 -0.566    

Slack (VIOLATED) :        -0.474ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.642ns (22.986%)  route 2.151ns (77.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     5.797    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     6.315 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=10, routed)          2.151     8.466    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     8.590    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.115     8.121    
                         clock uncertainty           -0.036     8.085    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)        0.031     8.116    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 -0.474    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.580ns (21.678%)  route 2.096ns (78.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     5.798    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.254 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.764     8.018    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X7Y35          LUT6 (Prop_lut6_I3_O)        0.124     8.142 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.332     8.474    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.036     8.086    
    SLICE_X7Y36          FDCE (Setup_fdce_C_D)       -0.081     8.005    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                          8.005    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                 -0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.190ns (21.215%)  route 0.706ns (78.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          0.706     2.907    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_repN
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.049     2.956 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][1]_i_1/O
                         net (fo=1, routed)           0.000     2.956    SPW_IF/RECVFRONT_INST/BinToGray[1]
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.958    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.254     2.704    
                         clock uncertainty            0.036     2.740    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107     2.847    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.263%)  route 0.689ns (78.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/Q
                         net (fo=1, routed)           0.689     2.890    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.935 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=2, routed)           0.000     2.935    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.269     2.688    
                         clock uncertainty            0.036     2.724    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.092     2.816    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.249%)  route 0.689ns (78.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 5.456 - 2.500 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 4.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     3.666    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     3.711 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     3.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.942 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.561    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     4.702 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=1, routed)           0.689     5.391    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     5.436 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.000     5.436    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     5.456    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism             -0.268     5.188    
                         clock uncertainty            0.036     5.224    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     5.316    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -5.316    
                         arrival time                           5.436    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.222%)  route 0.690ns (78.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns = ( 5.455 - 2.500 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 4.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     3.666    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     3.711 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     3.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.942 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.561    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     4.702 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=1, routed)           0.690     5.392    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[1]
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.045     5.437 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=2, routed)           0.000     5.437    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     5.455    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.267     5.188    
                         clock uncertainty            0.036     5.224    
    SLICE_X7Y34          FDCE (Hold_fdce_C_D)         0.092     5.316    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -5.316    
                         arrival time                           5.437    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.212%)  route 0.691ns (78.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/Q
                         net (fo=1, routed)           0.691     2.893    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.938 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=2, routed)           0.000     2.938    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.956    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism             -0.268     2.688    
                         clock uncertainty            0.036     2.724    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.091     2.815    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.985%)  route 0.700ns (79.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 5.456 - 2.500 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 4.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     3.666    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     3.711 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     3.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.942 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.561    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     4.702 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/Q
                         net (fo=2, routed)           0.700     5.402    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     5.447 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     5.447    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     5.456    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.268     5.188    
                         clock uncertainty            0.036     5.224    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     5.316    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -5.316    
                         arrival time                           5.447    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.957%)  route 0.702ns (79.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 5.456 - 2.500 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 4.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     3.666    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     3.711 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     3.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.942 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.561    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     4.702 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/Q
                         net (fo=2, routed)           0.702     5.403    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     5.448 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1/O
                         net (fo=1, routed)           0.000     5.448    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     5.456    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism             -0.268     5.188    
                         clock uncertainty            0.036     5.224    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     5.316    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -5.316    
                         arrival time                           5.448    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.857%)  route 0.706ns (79.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           0.706     2.908    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     2.953 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000     2.953    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.269     2.688    
                         clock uncertainty            0.036     2.724    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.092     2.816    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din fall@2.500ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.949%)  route 0.746ns (80.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns = ( 5.455 - 2.500 ) 
    Source Clock Delay      (SCD):    2.061ns = ( 4.561 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     2.682 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     3.666    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     3.711 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     3.916    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.942 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     4.561    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     4.702 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=11, routed)          0.746     5.448    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.045     5.493 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.493    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     2.955 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     4.255    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.311 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.540    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.569 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     5.455    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.233     5.222    
                         clock uncertainty            0.036     5.258    
    SLICE_X5Y34          FDCE (Hold_fdce_C_D)         0.092     5.350    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -5.350    
                         arrival time                           5.493    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Din
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.620%)  route 0.716ns (79.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/Q
                         net (fo=2, routed)           0.716     2.918    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[0]
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.045     2.963 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1/O
                         net (fo=1, routed)           0.000     2.963    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][0]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/C
                         clock pessimism             -0.269     2.688    
                         clock uncertainty            0.036     2.724    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.091     2.815    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Setup :           38  Failing Endpoints,  Worst Slack       -2.092ns,  Total Violation      -46.333ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.092ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        3.365ns  (logic 0.580ns (17.234%)  route 2.785ns (82.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 10.069 - 5.000 ) 
    Source Clock Delay      (SCD):    6.317ns = ( 8.817 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.829     8.817    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456     9.273 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.693    10.966    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.124    11.090 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][2]_i_1/O
                         net (fo=1, routed)           1.092    12.182    SPW_IF/RECVFRONT_INST/p_10_in
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.652    10.069    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism              0.115    10.184    
                         clock uncertainty           -0.036    10.148    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)       -0.058    10.090    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         10.090    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                 -2.092    

Slack (VIOLATED) :        -2.054ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        3.321ns  (logic 0.580ns (17.464%)  route 2.741ns (82.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    6.318ns = ( 8.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     8.818    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     9.274 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          2.014    11.288    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_repN
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.124    11.412 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr][1]_i_1/O
                         net (fo=1, routed)           0.727    12.139    SPW_IF/RECVFRONT_INST/vresrx[headptr][1]
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism              0.115    10.182    
                         clock uncertainty           -0.036    10.146    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)       -0.061    10.085    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         10.085    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                 -2.054    

Slack (VIOLATED) :        -1.795ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.732%)  route 2.516ns (81.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 7.568 - 2.500 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     6.318    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.774 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.040     7.814    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X3Y36          LUT6 (Prop_lut6_I3_O)        0.124     7.938 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1/O
                         net (fo=1, routed)           1.476     9.414    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][0]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.651     7.568    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism              0.154     7.722    
                         clock uncertainty           -0.036     7.686    
    SLICE_X1Y35          FDCE (Setup_fdce_C_D)       -0.067     7.619    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 -1.795    

Slack (VIOLATED) :        -1.783ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.580ns (19.029%)  route 2.468ns (80.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     6.319    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     6.775 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.006     7.781    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1/O
                         net (fo=1, routed)           1.462     9.366    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.115     7.681    
                         clock uncertainty           -0.036     7.645    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.061     7.584    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 -1.783    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.580ns (19.471%)  route 2.399ns (80.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     6.318    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     6.774 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.886     8.660    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X7Y34          LUT6 (Prop_lut6_I3_O)        0.124     8.784 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=2, routed)           0.512     9.296    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/C
                         clock pessimism              0.115     7.681    
                         clock uncertainty           -0.036     7.645    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.067     7.578    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (20.001%)  route 2.320ns (79.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    6.317ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.829     6.317    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.456     6.773 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/Q
                         net (fo=20, routed)          1.043     7.816    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][1]
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124     7.940 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1/O
                         net (fo=1, routed)           1.277     9.216    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[1][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.154     7.720    
                         clock uncertainty           -0.036     7.684    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)       -0.058     7.626    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        2.833ns  (logic 0.580ns (20.474%)  route 2.253ns (79.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    6.318ns = ( 8.818 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     8.818    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     9.274 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          1.916    11.190    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]_repN_alias
    SLICE_X7Y35          LUT6 (Prop_lut6_I2_O)        0.124    11.314 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=2, routed)           0.336    11.650    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                         clock pessimism              0.115    10.182    
                         clock uncertainty           -0.036    10.146    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)       -0.067    10.079    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                 -1.572    

Slack (VIOLATED) :        -1.526ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        2.813ns  (logic 0.580ns (20.622%)  route 2.233ns (79.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 10.068 - 5.000 ) 
    Source Clock Delay      (SCD):    6.319ns = ( 8.819 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     8.819    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     9.275 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.902    11.176    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.300 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=2, routed)           0.331    11.631    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.651    10.068    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica/C
                         clock pessimism              0.154    10.222    
                         clock uncertainty           -0.036    10.186    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)       -0.081    10.105    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]_replica
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 -1.526    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.642ns (22.986%)  route 2.151ns (77.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    6.318ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830     6.318    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     6.836 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/Q
                         net (fo=10, routed)          2.151     8.987    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     9.111    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.115     7.681    
                         clock uncertainty           -0.036     7.645    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)        0.031     7.676    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.429ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        2.676ns  (logic 0.580ns (21.678%)  route 2.096ns (78.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    6.319ns = ( 8.819 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831     8.819    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     9.275 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          1.764    11.038    SPW_IF/RECVFRONT_INST/FIFOMEM/resrx_seq_reg[headptr][2]
    SLICE_X7Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.162 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.332    11.494    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.115    10.182    
                         clock uncertainty           -0.036    10.146    
    SLICE_X7Y36          FDCE (Setup_fdce_C_D)       -0.081    10.065    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                         10.065    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                 -1.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.190ns (21.215%)  route 0.706ns (78.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/Q
                         net (fo=11, routed)          0.706     3.131    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_repN
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.049     3.180 r  SPW_IF/RECVFRONT_INST/resrx_seq[headptr_gray][1]_i_1/O
                         net (fo=1, routed)           0.000     3.180    SPW_IF/RECVFRONT_INST/BinToGray[1]
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.704    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.254     2.449    
                         clock uncertainty            0.036     2.486    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107     2.593    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.263%)  route 0.689ns (78.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/Q
                         net (fo=1, routed)           0.689     3.114    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     3.159 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1/O
                         net (fo=2, routed)           0.000     3.159    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][0]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.269     2.433    
                         clock uncertainty            0.036     2.470    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.092     2.562    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.249%)  route 0.689ns (78.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/Q
                         net (fo=1, routed)           0.689     3.115    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6]_6[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     3.160 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1/O
                         net (fo=2, routed)           0.000     3.160    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[6][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism             -0.268     2.433    
                         clock uncertainty            0.036     2.470    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     2.562    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.222%)  route 0.690ns (78.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/Q
                         net (fo=1, routed)           0.690     3.116    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3]_3[1]
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.045     3.161 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1/O
                         net (fo=2, routed)           0.000     3.161    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[3][1]_i_1_n_0
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     2.701    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/C
                         clock pessimism             -0.267     2.433    
                         clock uncertainty            0.036     2.470    
    SLICE_X7Y34          FDCE (Hold_fdce_C_D)         0.092     2.562    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.212%)  route 0.691ns (78.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/Q
                         net (fo=1, routed)           0.691     3.116    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     3.161 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1/O
                         net (fo=2, routed)           0.000     3.161    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[7][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism             -0.268     2.433    
                         clock uncertainty            0.036     2.470    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.091     2.561    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.985%)  route 0.700ns (79.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/Q
                         net (fo=2, routed)           0.700     3.126    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     3.171 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1/O
                         net (fo=1, routed)           0.000     3.171    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[5][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism             -0.268     2.433    
                         clock uncertainty            0.036     2.470    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     2.562    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.957%)  route 0.702ns (79.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/Q
                         net (fo=2, routed)           0.702     3.127    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4]_4[1]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     3.172 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1/O
                         net (fo=1, routed)           0.000     3.172    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[4][1]_i_1_n_0
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism             -0.268     2.433    
                         clock uncertainty            0.036     2.470    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.092     2.562    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.186ns (20.857%)  route 0.706ns (79.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           0.706     3.131    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     3.176 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.176    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[0][0]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.269     2.433    
                         clock uncertainty            0.036     2.470    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.092     2.562    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.949%)  route 0.746ns (80.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/Q
                         net (fo=11, routed)          0.746     3.172    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_1
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.045     3.217 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1/O
                         net (fo=1, routed)           0.000     3.217    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem[2][1]_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     2.701    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism             -0.233     2.467    
                         clock uncertainty            0.036     2.504    
    SLICE_X5Y34          FDCE (Hold_fdce_C_D)         0.092     2.596    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SPW_Sin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin fall@2.500ns - SPW_Din fall@2.500ns)
  Data Path Delay:        3.442ns  (logic 0.265ns (7.701%)  route 3.177ns (92.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 5.201 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.500 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     2.765 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           3.177     5.942    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X1Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     2.871 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     4.001    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     4.057 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     4.286    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.315 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     5.201    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.201    
                         clock uncertainty            0.036     5.237    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.082     5.319    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                         -5.319    
                         arrival time                           5.942    
  -------------------------------------------------------------------
                         slack                                  0.623    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  SPW_TX_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.061ns,  Total Violation       -0.192ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.478ns (26.701%)  route 1.312ns (73.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 7.063 - 2.500 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.825     5.066    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.478     5.544 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivsafe]/Q
                         net (fo=6, routed)           1.312     6.857    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivsafe]__0
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.647     7.063    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism              0.000     7.063    
                         clock uncertainty           -0.036     7.027    
    SLICE_X7Y32          FDCE (Setup_fdce_C_D)       -0.232     6.795    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.718ns (34.910%)  route 1.339ns (65.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 7.063 - 2.500 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.817     5.058    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.477 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]/Q
                         net (fo=1, routed)           1.339     6.816    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][6]
    SLICE_X5Y32          LUT3 (Prop_lut3_I0_O)        0.299     7.115 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1/O
                         net (fo=1, routed)           0.000     7.115    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][6]_i_1_n_0
    SLICE_X5Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.647     7.063    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]/C
                         clock pessimism              0.000     7.063    
                         clock uncertainty           -0.036     7.027    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.031     7.058    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][6]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.655%)  route 1.425ns (73.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 7.060 - 2.500 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.820     5.061    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518     5.579 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip1]/Q
                         net (fo=5, routed)           1.425     7.005    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/res_seq_reg[sysflip1]__0
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.644     7.060    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.036     7.024    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)       -0.058     6.966    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.966    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.668ns (30.947%)  route 1.490ns (69.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 7.061 - 2.500 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.736     4.977    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.495 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]/Q
                         net (fo=1, routed)           1.490     6.986    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][char][0]
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.150     7.136 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     7.136    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X7Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.645     7.061    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.000     7.061    
                         clock uncertainty           -0.036     7.025    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)        0.075     7.100    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                          7.100    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.642ns (31.631%)  route 1.388ns (68.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 7.060 - 2.500 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.816     5.057    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.518     5.575 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct]/Q
                         net (fo=2, routed)           1.388     6.963    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fct_n_0_]
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.124     7.087 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1/O
                         net (fo=1, routed)           0.000     7.087    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.644     7.060    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.036     7.024    
    SLICE_X6Y30          FDCE (Setup_fdce_C_D)        0.077     7.101    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                          7.101    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.456ns (24.370%)  route 1.415ns (75.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 7.060 - 2.500 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.820     5.061    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.456     5.517 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[sysflip0]/Q
                         net (fo=6, routed)           1.415     6.933    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/res_seq_reg[sysflip0]__0
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.644     7.060    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.036     7.024    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)       -0.047     6.977    SPW_IF/XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.580ns (29.752%)  route 1.369ns (70.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 7.059 - 2.500 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.817     5.058    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     5.514 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]/Q
                         net (fo=1, routed)           1.369     6.884    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][5]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.124     7.008 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1/O
                         net (fo=1, routed)           0.000     7.008    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][5]_i_1_n_0
    SLICE_X7Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.643     7.059    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]/C
                         clock pessimism              0.000     7.059    
                         clock uncertainty           -0.036     7.023    
    SLICE_X7Y28          FDCE (Setup_fdce_C_D)        0.031     7.054    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][5]
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.580ns (28.743%)  route 1.438ns (71.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 7.061 - 2.500 ) 
    Source Clock Delay      (SCD):    4.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.736     4.977    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.433 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/Q
                         net (fo=1, routed)           1.438     6.871    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.124     6.995 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     6.995    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X7Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.645     7.061    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.000     7.061    
                         clock uncertainty           -0.036     7.025    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)        0.029     7.054    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.478ns (29.531%)  route 1.141ns (70.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 6.985 - 2.500 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.825     5.066    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.478     5.544 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txenreg]/Q
                         net (fo=2, routed)           1.141     6.685    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/res_seq_reg[txenreg]__0
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.569     6.985    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg/C
                         clock pessimism              0.000     6.985    
                         clock uncertainty           -0.036     6.949    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)       -0.188     6.761    SPW_IF/XMIT_FAST_INST/SYNCTXTXEN/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.642ns (33.762%)  route 1.260ns (66.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 7.063 - 2.500 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.825     5.066    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.518     5.584 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivreg][0]/Q
                         net (fo=2, routed)           1.260     6.844    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivreg][0]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.124     6.968 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/restx_seq[txclkdiv][0]_i_1/O
                         net (fo=1, routed)           0.000     6.968    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE_n_0
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.647     7.063    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]/C
                         clock pessimism              0.000     7.063    
                         clock uncertainty           -0.036     7.027    
    SLICE_X7Y32          FDCE (Setup_fdce_C_D)        0.029     7.056    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdiv][0]
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                  0.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.870%)  route 0.562ns (75.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.471    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]/Q
                         net (fo=1, routed)           0.562     2.174    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][4]
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.045     2.219 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1/O
                         net (fo=1, routed)           0.000     2.219    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][4]_i_1_n_0
    SLICE_X7Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.883     2.035    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]/C
                         clock pessimism              0.000     2.035    
                         clock uncertainty            0.036     2.071    
    SLICE_X7Y31          FDCE (Hold_fdce_C_D)         0.091     2.162    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][4]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.901%)  route 0.532ns (74.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.613     1.500    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][3]/Q
                         net (fo=1, routed)           0.532     2.173    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][3]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.045     2.218 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1/O
                         net (fo=1, routed)           0.000     2.218    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][3]_i_1_n_0
    SLICE_X7Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.880     2.032    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/C
                         clock pessimism              0.000     2.032    
                         clock uncertainty            0.036     2.068    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.092     2.160    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.208ns (27.002%)  route 0.562ns (72.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.471    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]/Q
                         net (fo=1, routed)           0.562     2.197    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][0]
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.044     2.241 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1/O
                         net (fo=1, routed)           0.000     2.241    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][0]_i_1_n_0
    SLICE_X7Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.883     2.035    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]/C
                         clock pessimism              0.000     2.035    
                         clock uncertainty            0.036     2.071    
    SLICE_X7Y31          FDCE (Hold_fdce_C_D)         0.107     2.178    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][0]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.590%)  route 0.522ns (71.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.617     1.504    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[txdivnorm]/Q
                         net (fo=2, routed)           0.522     2.190    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/res_seq_reg[txdivnorm]__0
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.045     2.235 r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/restx_seq[txdivnorm]_i_1/O
                         net (fo=1, routed)           0.000     2.235    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE_n_1
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.884     2.036    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.036     2.072    
    SLICE_X7Y32          FDCE (Hold_fdce_C_D)         0.092     2.164    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txdivnorm]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.203%)  route 0.552ns (74.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.613     1.500    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]/Q
                         net (fo=1, routed)           0.552     2.193    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][2]
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.045     2.238 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1/O
                         net (fo=1, routed)           0.000     2.238    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][2]_i_1_n_0
    SLICE_X7Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.881     2.033    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/C
                         clock pessimism              0.000     2.033    
                         clock uncertainty            0.036     2.069    
    SLICE_X7Y29          FDCE (Hold_fdce_C_D)         0.091     2.160    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.209ns (28.017%)  route 0.537ns (71.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.611     1.498    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164     1.662 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag]/Q
                         net (fo=2, routed)           0.537     2.199    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][flag_n_0_]
    SLICE_X5Y32          LUT3 (Prop_lut3_I0_O)        0.045     2.244 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1/O
                         net (fo=1, routed)           0.000     2.244    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][flag]_i_1_n_0
    SLICE_X5Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.884     2.036    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.036     2.072    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.091     2.163    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][flag]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.109%)  route 0.555ns (74.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.613     1.500    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]/Q
                         net (fo=1, routed)           0.555     2.196    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][1]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.045     2.241 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1/O
                         net (fo=1, routed)           0.000     2.241    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][1]_i_1_n_0
    SLICE_X7Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.880     2.032    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]/C
                         clock pessimism              0.000     2.032    
                         clock uncertainty            0.036     2.068    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.091     2.159    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][1]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.863%)  route 0.562ns (75.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.611     1.498    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy]/Q
                         net (fo=2, routed)           0.562     2.201    SPW_IF/XMIT_FAST_INST/res_seq_reg[token0][fctpiggy_n_0_]
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.045     2.246 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1/O
                         net (fo=1, routed)           0.000     2.246    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fctpiggy]_i_1_n_0
    SLICE_X5Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.884     2.036    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.036     2.072    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.092     2.164    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.226ns (29.785%)  route 0.533ns (70.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.613     1.500    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.128     1.628 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]/Q
                         net (fo=1, routed)           0.533     2.161    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][char][7]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.098     2.259 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1/O
                         net (fo=1, routed)           0.000     2.259    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][char][7]_i_1_n_0
    SLICE_X7Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.880     2.032    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]/C
                         clock pessimism              0.000     2.032    
                         clock uncertainty            0.036     2.068    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.092     2.160    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][7]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             SPW_TX_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.105%)  route 0.619ns (76.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.611     1.498    SPW_IF/XMIT_FAST_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct]/Q
                         net (fo=2, routed)           0.619     2.258    SPW_IF/XMIT_FAST_INST/res_seq_reg[token1][fct_n_0_]
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.045     2.303 r  SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1/O
                         net (fo=1, routed)           0.000     2.303    SPW_IF/XMIT_FAST_INST/restx_seq[b_token][fct]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.882     2.034    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/C
                         clock pessimism              0.000     2.034    
                         clock uncertainty            0.036     2.070    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.120     2.190    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Din
  To Clock:  SPW_main_clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.852ns,  Total Violation       -6.842ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.577ns  (logic 0.704ns (44.631%)  route 0.873ns (55.369%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    6.318ns = ( 13.818 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658    11.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830    13.818    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456    14.274 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           0.478    14.752    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X2Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.876 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_comp_1/O
                         net (fo=1, routed)           0.395    15.271    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124    15.395 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.395    SPW_IF/RECVFRONT_INST/res_com[bufdout][0]
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.651    14.550    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    14.550    
                         clock uncertainty           -0.036    14.514    
    SLICE_X1Y36          FDCE (Setup_fdce_C_D)        0.029    14.543    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.839ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.566ns  (logic 0.704ns (44.950%)  route 0.862ns (55.050%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 13.815 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658    11.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827    13.815    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.456    14.271 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=2, routed)           0.461    14.732    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[1]
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124    14.856 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_comp_1/O
                         net (fo=1, routed)           0.401    15.257    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.124    15.381 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    15.381    SPW_IF/RECVFRONT_INST/res_com[bufdout][1]
    SLICE_X5Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.029    14.542    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -15.381    
  -------------------------------------------------------------------
                         slack                                 -0.839    

Slack (VIOLATED) :        -0.826ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.554ns  (logic 0.642ns (41.304%)  route 0.912ns (58.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 13.816 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658    11.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.828    13.816    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518    14.334 f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)           0.912    15.246    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg_1[0]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.124    15.370 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000    15.370    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)        0.031    14.544    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 -0.826    

Slack (VIOLATED) :        -0.802ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.313ns  (logic 0.419ns (31.905%)  route 0.894ns (68.095%))
  Logic Levels:           0  
  Clock Path Skew:        -1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.551 - 10.000 ) 
    Source Clock Delay      (SCD):    6.319ns = ( 13.819 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658    11.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831    13.819    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    14.238 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.894    15.132    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.652    14.551    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.551    
                         clock uncertainty           -0.036    14.515    
    SLICE_X0Y37          FDCE (Setup_fdce_C_D)       -0.185    14.330    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                 -0.802    

Slack (VIOLATED) :        -0.765ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.193%)  route 0.960ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        -1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.551 - 10.000 ) 
    Source Clock Delay      (SCD):    6.319ns = ( 13.819 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658    11.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831    13.819    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456    14.275 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.960    15.235    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.652    14.551    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.551    
                         clock uncertainty           -0.036    14.515    
    SLICE_X0Y37          FDCE (Setup_fdce_C_D)       -0.045    14.470    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -0.765    

Slack (VIOLATED) :        -0.729ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.502ns  (logic 0.716ns (47.680%)  route 0.786ns (52.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.318ns = ( 13.818 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658    11.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830    13.818    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.419    14.237 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.786    15.022    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[3]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.297    15.319 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    15.319    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.077    14.590    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -15.319    
  -------------------------------------------------------------------
                         slack                                 -0.729    

Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.191ns  (logic 0.478ns (40.135%)  route 0.713ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        -1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    6.318ns = ( 13.818 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658    11.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830    13.818    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.478    14.296 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.713    15.009    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.651    14.550    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.550    
                         clock uncertainty           -0.036    14.514    
    SLICE_X1Y36          FDCE (Setup_fdce_C_D)       -0.219    14.295    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                 -0.713    

Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.439ns  (logic 0.583ns (40.507%)  route 0.856ns (59.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 13.816 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658    11.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.319 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.988 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.828    13.816    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.459    14.275 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.856    15.131    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg_1[1]
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124    15.255 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000    15.255    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.081    14.594    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -15.255    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Din fall@7.500ns)
  Data Path Delay:        1.383ns  (logic 0.716ns (51.766%)  route 0.667ns (48.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    6.318ns = ( 13.818 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    7.500     7.500 f  
    AA12                                              0.000     7.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     7.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     8.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658    11.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830    13.818    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.419    14.237 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.667    14.904    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[1]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.297    15.201 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000    15.201    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)        0.031    14.544    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -15.201    
  -------------------------------------------------------------------
                         slack                                 -0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 1.003ns (18.155%)  route 4.520ns (81.845%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     0.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.520     5.423    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Din_IBUF
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.100     5.523 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000     5.523    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.828     5.069    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.036     5.106    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.270     5.376    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.523    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.003ns (17.360%)  route 4.773ns (82.640%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     0.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.773     5.676    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_Din_IBUF
    SLICE_X0Y34          LUT6 (Prop_lut6_I3_O)        0.100     5.776 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000     5.776    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.828     5.069    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.036     5.106    
    SLICE_X0Y34          FDCE (Hold_fdce_C_D)         0.333     5.439    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.439    
                         arrival time                           5.776    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.003ns (17.339%)  route 4.780ns (82.661%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     0.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.780     5.683    SPW_IF/RECVFRONT_INST/SPW_Din_IBUF
    SLICE_X0Y34          LUT4 (Prop_lut4_I2_O)        0.100     5.783 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000     5.783    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.828     5.069    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.036     5.106    
    SLICE_X0Y34          FDCE (Hold_fdce_C_D)         0.330     5.436    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.436    
                         arrival time                           5.783    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 SPW_Din
                            (clock source 'SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.003ns (17.104%)  route 4.860ns (82.896%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     0.903 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           4.860     5.762    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_Din_IBUF
    SLICE_X3Y34          LUT6 (Prop_lut6_I3_O)        0.100     5.862 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000     5.862    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.828     5.069    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.036     5.106    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.270     5.376    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.862    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.231ns (58.411%)  route 0.164ns (41.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           0.068     2.494    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.045     2.539 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3_comp_1/O
                         net (fo=1, routed)           0.096     2.635    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045     2.680 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.680    SPW_IF/RECVFRONT_INST/res_com[bufdout][0]
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.888     2.023    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.036     2.059    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091     2.150    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.949%)  route 0.210ns (53.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     2.425 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/Q
                         net (fo=1, routed)           0.210     2.635    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]_repN
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.045     2.680 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.680    SPW_IF/RECVFRONT_INST/res_com[bufdout][1]
    SLICE_X5Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.887     2.022    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.036     2.058    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.091     2.149    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.745%)  route 0.234ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.284    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.148     2.432 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.234     2.666    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.888     2.023    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.036     2.059    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.022     2.081    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.619%)  route 0.319ns (71.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.620     2.285    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.128     2.413 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.319     2.733    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.889     2.024    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.036     2.060    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.011     2.071    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.782%)  route 0.385ns (73.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.620     2.285    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     2.426 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.385     2.812    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.889     2.024    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.036     2.060    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.076     2.136    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.676    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_Sin
  To Clock:  SPW_main_clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.331ns,  Total Violation       -2.158ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.577ns  (logic 0.704ns (44.631%)  route 0.873ns (55.369%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.797ns = ( 13.297 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222    10.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830    13.297    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456    13.753 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/Q
                         net (fo=2, routed)           0.478    14.231    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[0]
    SLICE_X2Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.355 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_comp_1/O
                         net (fo=1, routed)           0.395    14.751    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124    14.875 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    14.875    SPW_IF/RECVFRONT_INST/res_com[bufdout][0]
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.651    14.550    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000    14.550    
                         clock uncertainty           -0.036    14.514    
    SLICE_X1Y36          FDCE (Setup_fdce_C_D)        0.029    14.543    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.566ns  (logic 0.704ns (44.950%)  route 0.862ns (55.050%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.794ns = ( 13.294 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222    10.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827    13.294    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.456    13.750 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/Q
                         net (fo=2, routed)           0.461    14.211    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0]_0[1]
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124    14.335 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_comp_1/O
                         net (fo=1, routed)           0.401    14.736    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_2_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.124    14.860 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    14.860    SPW_IF/RECVFRONT_INST/res_com[bufdout][1]
    SLICE_X5Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.029    14.542    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -14.860    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.554ns  (logic 0.642ns (41.304%)  route 0.912ns (58.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.795ns = ( 13.295 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222    10.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.828    13.295    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X2Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518    13.813 f  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[1]/Q
                         net (fo=5, routed)           0.912    14.726    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg_1[0]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.124    14.850 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000    14.850    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)        0.031    14.544    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.281ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.313ns  (logic 0.419ns (31.905%)  route 0.894ns (68.095%))
  Logic Levels:           0  
  Clock Path Skew:        -1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.551 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 13.298 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222    10.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831    13.298    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    13.717 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.894    14.611    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.652    14.551    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.551    
                         clock uncertainty           -0.036    14.515    
    SLICE_X0Y37          FDCE (Setup_fdce_C_D)       -0.185    14.330    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                 -0.281    

Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.193%)  route 0.960ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        -1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.551 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 13.298 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222    10.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.831    13.298    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456    13.754 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.960    14.715    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.652    14.551    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.551    
                         clock uncertainty           -0.036    14.515    
    SLICE_X0Y37          FDCE (Setup_fdce_C_D)       -0.045    14.470    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -14.715    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.502ns  (logic 0.716ns (47.680%)  route 0.786ns (52.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.797ns = ( 13.297 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222    10.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830    13.297    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.419    13.716 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.786    14.502    SPW_IF/RECVFRONT_INST/rxcnt_r_reg_n_0_[3]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.297    14.799 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000    14.799    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.077    14.590    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -14.799    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.191ns  (logic 0.478ns (40.135%)  route 0.713ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        -1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.550 - 10.000 ) 
    Source Clock Delay      (SCD):    5.797ns = ( 13.297 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222    10.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830    13.297    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.478    13.775 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.713    14.488    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.651    14.550    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.550    
                         clock uncertainty           -0.036    14.514    
    SLICE_X1Y36          FDCE (Setup_fdce_C_D)       -0.219    14.295    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.439ns  (logic 0.583ns (40.507%)  route 0.856ns (59.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.795ns = ( 13.295 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222    10.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.799 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.467 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.828    13.295    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.459    13.754 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.856    14.610    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg_1[1]
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.124    14.734 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000    14.734    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X0Y34          FDCE (Setup_fdce_C_D)        0.081    14.594    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_Sin fall@7.500ns)
  Data Path Delay:        1.383ns  (logic 0.716ns (51.766%)  route 0.667ns (48.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.797ns = ( 13.297 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    7.500     7.500 f  
    U9                                                0.000     7.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     7.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     8.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222    10.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567    11.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.830    13.297    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.419    13.716 r  SPW_IF/RECVFRONT_INST/rxcnt_r_reg[3]/Q
                         net (fo=3, routed)           0.667    14.383    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/Q[1]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.297    14.680 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000    14.680    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.650    14.549    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.549    
                         clock uncertainty           -0.036    14.513    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)        0.031    14.544    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                 -0.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.920ns (16.587%)  route 4.624ns (83.413%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     0.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.624     5.444    SPW_IF/RECVFRONT_INST/SPW_Sin_IBUF
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.100     5.544 r  SPW_IF/RECVFRONT_INST/rxcnt_ddr/O
                         net (fo=1, routed)           0.000     5.544    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/p_0_in2_in
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.828     5.069    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.036     5.106    
    SLICE_X0Y34          FDCE (Hold_fdce_C_D)         0.330     5.436    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.436    
                         arrival time                           5.544    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.191ns (53.898%)  route 0.163ns (46.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.146     2.207 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[1]/Q
                         net (fo=5, routed)           0.163     2.370    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg_1[0]
    SLICE_X0Y34          LUT6 (Prop_lut6_I5_O)        0.045     2.415 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_i_1/O
                         net (fo=1, routed)           0.000     2.415    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/BinToGray01_out
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.887     2.022    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.036     2.058    
    SLICE_X0Y34          FDCE (Hold_fdce_C_D)         0.121     2.179    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.191ns (49.829%)  route 0.192ns (50.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.146     2.207 r  SPW_IF/RECVFRONT_INST/rxcnt_f_reg[2]/Q
                         net (fo=4, routed)           0.192     2.399    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg_1[0]
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.045     2.444 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_i_1__0/O
                         net (fo=1, routed)           0.000     2.444    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/BinToGray03_out
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.887     2.022    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.036     2.058    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.092     2.150    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.231ns (58.411%)  route 0.164ns (41.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/Q
                         net (fo=2, routed)           0.068     2.270    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5]_5[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I4_O)        0.045     2.315 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3_comp_1/O
                         net (fo=1, routed)           0.096     2.411    SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045     2.456 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.456    SPW_IF/RECVFRONT_INST/res_com[bufdout][0]
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.888     2.023    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.036     2.059    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091     2.150    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.949%)  route 0.210ns (53.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     2.202 r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/Q
                         net (fo=1, routed)           0.210     2.412    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7]_7[1]_repN
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.045     2.457 r  SPW_IF/RECVFRONT_INST/FIFOMEM/res_seq[bufdout][1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     2.457    SPW_IF/RECVFRONT_INST/res_com[bufdout][1]
    SLICE_X5Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.887     2.022    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty            0.036     2.058    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.091     2.149    SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 SPW_Sin
                            (clock source 'SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 0.920ns (16.112%)  route 4.788ns (83.888%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     0.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           4.788     5.607    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_Sin_IBUF
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.100     5.707 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1/O
                         net (fo=1, routed)           0.000     5.707    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_i_1__1_n_0
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.828     5.069    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/SPW_main_clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                         clock pessimism              0.000     5.069    
                         clock uncertainty            0.036     5.106    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.270     5.376    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.707    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.745%)  route 0.234ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.619     2.061    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X0Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.148     2.209 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.234     2.443    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.888     2.023    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/SPW_main_clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty            0.036     2.059    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.022     2.081    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.619%)  route 0.319ns (71.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.620     2.062    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.128     2.190 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/Q
                         net (fo=1, routed)           0.319     2.509    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/Q[0]
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.889     2.024    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.036     2.060    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.011     2.071    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.782%)  route 0.385ns (73.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.620     2.062    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     2.203 r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/Q
                         net (fo=19, routed)          0.385     2.588    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/resrx_seq_reg[headptr][0]
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.889     2.024    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.036     2.060    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.076     2.136    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_TX_clk
  To Clock:  SPW_main_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.255ns,  Total Violation       -0.463ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.255ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_TX_clk rise@7.500ns)
  Data Path Delay:        2.137ns  (logic 0.456ns (21.343%)  route 1.681ns (78.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 14.542 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns = ( 12.580 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      7.500     7.500 r  
    AA7                                               0.000     7.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     7.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     8.487 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.658    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.759 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.821    12.580    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    13.036 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           1.681    14.716    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg_0
    SLICE_X6Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.643    14.542    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.542    
                         clock uncertainty           -0.036    14.506    
    SLICE_X6Y28          FDCE (Setup_fdce_C_D)       -0.045    14.461    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                 -0.255    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_main_clk rise@10.000ns - SPW_TX_clk rise@7.500ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.205%)  route 1.598ns (77.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 14.542 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns = ( 12.580 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      7.500     7.500 r  
    AA7                                               0.000     7.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     7.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     8.487 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    10.658    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    10.759 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.821    12.580    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456    13.036 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           1.598    14.633    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg_0
    SLICE_X5Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.643    14.542    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.000    14.542    
                         clock uncertainty           -0.036    14.506    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)       -0.081    14.425    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 -0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.037%)  route 0.687ns (82.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.614     1.518    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip0]/Q
                         net (fo=3, routed)           0.687     2.346    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg_0
    SLICE_X5Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.880     2.015    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/SPW_main_clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.036     2.051    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.066     2.117    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP0/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.679%)  route 0.820ns (85.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.614     1.518    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txflip1]/Q
                         net (fo=3, routed)           0.820     2.479    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg_0
    SLICE_X6Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.880     2.015    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/SPW_main_clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty            0.036     2.051    
    SLICE_X6Y28          FDCE (Hold_fdce_C_D)         0.052     2.103    SPW_IF/XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
From Clock:  axi_streamin_aclk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.478ns (47.748%)  route 0.523ns (52.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.736     5.016    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.478     5.494 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/Q
                         net (fo=1, routed)           0.523     6.017    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)       -0.197     9.226    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.456ns (44.891%)  route 0.560ns (55.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.560     6.029    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y24         FDRE (Setup_fdre_C_CE)      -0.164     9.259    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.456ns (44.891%)  route 0.560ns (55.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.560     6.029    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y24         FDRE (Setup_fdre_C_CE)      -0.164     9.259    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.605%)  route 0.544ns (54.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.544     6.013    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.164     9.259    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.605%)  route 0.544ns (54.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.544     6.013    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.164     9.259    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.605%)  route 0.544ns (54.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.544     6.013    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.164     9.259    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.605%)  route 0.544ns (54.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.544     6.013    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.164     9.259    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.605%)  route 0.544ns (54.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.544     6.013    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.164     9.259    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.605%)  route 0.544ns (54.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.544     6.013    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.164     9.259    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg/CE
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.605%)  route 0.544ns (54.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 9.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.544     6.013    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     5.836 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.899 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.560     9.459    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     9.459    
                         clock uncertainty           -0.036     9.423    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.164     9.259    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  3.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.681ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 11.507 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582    11.507    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164    11.671 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/Q
                         net (fo=1, routed)           0.108    11.779    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.080     7.098    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.098    
                         arrival time                          11.779    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.683ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 11.507 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582    11.507    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164    11.671 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/Q
                         net (fo=1, routed)           0.110    11.781    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.080     7.098    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.098    
                         arrival time                          11.781    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.701ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.534%)  route 0.150ns (51.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.506ns = ( 11.506 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.581    11.506    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    11.647 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.150    11.796    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.077     7.095    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg
  -------------------------------------------------------------------
                         required time                         -7.095    
                         arrival time                          11.796    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.712ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.135%)  route 0.146ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 11.507 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582    11.507    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    11.648 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/Q
                         net (fo=1, routed)           0.146    11.794    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[0]
    SLICE_X12Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.063     7.081    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.081    
                         arrival time                          11.794    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.713ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.893%)  route 0.140ns (46.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 11.507 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582    11.507    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164    11.671 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/Q
                         net (fo=1, routed)           0.140    11.811    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.080     7.098    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.098    
                         arrival time                          11.811    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.719ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.135%)  route 0.146ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 11.507 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582    11.507    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141    11.648 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/Q
                         net (fo=1, routed)           0.146    11.794    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[1]
    SLICE_X12Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.056     7.074    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.074    
                         arrival time                          11.794    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.755ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 11.507 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582    11.507    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164    11.671 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/Q
                         net (fo=1, routed)           0.166    11.837    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.063     7.081    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.081    
                         arrival time                          11.837    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.771ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (49.973%)  route 0.148ns (50.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 11.507 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582    11.507    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.148    11.655 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/Q
                         net (fo=1, routed)           0.148    11.803    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.014     7.032    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.032    
                         arrival time                          11.803    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.094%)  route 0.184ns (52.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 11.509 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584    11.509    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164    11.673 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/Q
                         net (fo=2, routed)           0.184    11.857    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.068     7.086    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFLAG_reg
  -------------------------------------------------------------------
                         required time                         -7.086    
                         arrival time                          11.857    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.830ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SPW_main_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (SPW_main_clk fall@5.000ns - axi_streamin_aclk rise@10.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.889%)  route 0.197ns (57.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.507ns = ( 11.507 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236    10.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    10.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582    11.507    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.148    11.655 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/Q
                         net (fo=1, routed)           0.197    11.852    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     5.387 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     6.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.135 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.847     6.982    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X12Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.982    
                         clock uncertainty            0.036     7.018    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.004     7.022    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.022    
                         arrival time                          11.852    
  -------------------------------------------------------------------
                         slack                                  4.830    





---------------------------------------------------------------------------------------------------
From Clock:  SPW_main_clk
  To Clock:  axi_streamin_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (axi_streamin_aclk rise@10.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        3.235ns  (logic 0.947ns (29.275%)  route 2.288ns (70.724%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     5.969 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     8.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.241 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.734     9.975    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.459    10.434 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.326    10.761    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXWRITE
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.124    10.885 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_4/O
                         net (fo=1, routed)           0.475    11.360    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_4_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.484 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_3/O
                         net (fo=1, routed)           0.466    11.950    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full__15
    SLICE_X12Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.074 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_2/O
                         net (fo=1, routed)           0.620    12.693    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_2_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I2_O)        0.116    12.809 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.401    13.210    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000    10.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.560    14.497    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism              0.000    14.497    
                         clock uncertainty           -0.036    14.461    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.271    14.190    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.454ns  (arrival time - required time)
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C
                            (falling edge-triggered cell FDRE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_streamin_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (axi_streamin_aclk rise@0.000ns - SPW_main_clk fall@5.000ns)
  Data Path Delay:        1.046ns  (logic 0.239ns (22.851%)  route 0.807ns (77.149%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk fall edge)
                                                      5.000     5.000 f  
    Y6                                                0.000     5.000 f  SPW_main_clk (IN)
                         net (fo=0)                   0.000     5.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     5.198 f  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     5.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.887 f  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.581     6.468    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/CLK
    SLICE_X13Y24         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_clear_reg/Q
                         net (fo=20, routed)          0.370     6.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXWRITE
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.045     7.029 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_2/O
                         net (fo=1, routed)           0.263     7.292    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_2_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I2_O)        0.048     7.340 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.174     7.514    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.847     2.020    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.036     2.056    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.004     2.060    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           7.514    
  -------------------------------------------------------------------
                         slack                                  5.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Din

Setup :           35  Failing Endpoints,  Worst Slack       -0.253ns,  Total Violation       -4.782ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041     8.565    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.745     8.753    
                         clock uncertainty           -0.036     8.717    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     8.312    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041     8.565    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.745     8.753    
                         clock uncertainty           -0.036     8.717    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     8.312    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041     8.565    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.745     8.753    
                         clock uncertainty           -0.036     8.717    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     8.312    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041     8.565    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.745     8.753    
                         clock uncertainty           -0.036     8.717    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     8.312    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.537    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.745     8.752    
                         clock uncertainty           -0.036     8.716    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     8.311    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.537    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.745     8.752    
                         clock uncertainty           -0.036     8.716    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     8.311    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.537    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.745     8.752    
                         clock uncertainty           -0.036     8.716    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     8.311    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.537    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/C
                         clock pessimism              0.745     8.752    
                         clock uncertainty           -0.036     8.716    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     8.311    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.143%)  route 1.639ns (73.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.009     8.533    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.745     8.753    
                         clock uncertainty           -0.036     8.717    
    SLICE_X7Y36          FDCE (Recov_fdce_C_CLR)     -0.405     8.312    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.185ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.580ns (26.083%)  route 1.644ns (73.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.784ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.014     8.538    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.784     8.791    
                         clock uncertainty           -0.036     8.755    
    SLICE_X1Y33          FDCE (Recov_fdce_C_CLR)     -0.402     8.353    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 -0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.658     2.299    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.207    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.658     2.299    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.207    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     3.078    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/C
                         clock pessimism             -0.658     2.299    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.207    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     3.078    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                         clock pessimism             -0.658     2.299    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.207    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.564%)  route 0.638ns (77.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.314     3.108    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.956    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                         clock pessimism             -0.637     2.319    
    SLICE_X5Y36          FDCE (Remov_fdce_C_CLR)     -0.092     2.227    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.564%)  route 0.638ns (77.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.314     3.108    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X5Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.956    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.637     2.319    
    SLICE_X5Y36          FDCE (Remov_fdce_C_CLR)     -0.092     2.227    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     3.119    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.958    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.658     2.300    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     2.208    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     3.119    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.958    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.658     2.300    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     2.208    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.270%)  route 0.649ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     3.118    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X1Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism             -0.658     2.299    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.207    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.270%)  route 0.649ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     3.118    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                         clock pessimism             -0.658     2.299    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.207    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.911    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Din

Setup :           38  Failing Endpoints,  Worst Slack       -0.363ns,  Total Violation       -8.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041     8.044    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.036     8.086    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     7.681    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041     8.044    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.036     8.086    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     7.681    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041     8.044    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.036     8.086    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     7.681    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041     8.044    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.036     8.086    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     7.681    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.016    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.115     8.121    
                         clock uncertainty           -0.036     8.085    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.680    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.016    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.115     8.121    
                         clock uncertainty           -0.036     8.085    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.680    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.016    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.115     8.121    
                         clock uncertainty           -0.036     8.085    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.680    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.016    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/C
                         clock pessimism              0.115     8.121    
                         clock uncertainty           -0.036     8.085    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.680    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.143%)  route 1.639ns (73.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 8.008 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.009     8.013    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650     8.008    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.036     8.086    
    SLICE_X7Y36          FDCE (Recov_fdce_C_CLR)     -0.405     7.681    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.296ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.580ns (26.083%)  route 1.644ns (73.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.014     8.018    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.154     8.160    
                         clock uncertainty           -0.036     8.124    
    SLICE_X1Y33          FDCE (Recov_fdce_C_CLR)     -0.402     7.722    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 -0.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     2.855    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.254     2.703    
                         clock uncertainty            0.036     2.739    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.647    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     2.855    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.254     2.703    
                         clock uncertainty            0.036     2.739    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.647    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     2.855    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/C
                         clock pessimism             -0.254     2.703    
                         clock uncertainty            0.036     2.739    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.647    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     2.855    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                         clock pessimism             -0.254     2.703    
                         clock uncertainty            0.036     2.739    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.647    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.564%)  route 0.638ns (77.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.314     2.884    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.956    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                         clock pessimism             -0.233     2.723    
                         clock uncertainty            0.036     2.759    
    SLICE_X5Y36          FDCE (Remov_fdce_C_CLR)     -0.092     2.667    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.564%)  route 0.638ns (77.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.314     2.884    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X5Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.956    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.233     2.723    
                         clock uncertainty            0.036     2.759    
    SLICE_X5Y36          FDCE (Remov_fdce_C_CLR)     -0.092     2.667    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     2.895    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.958    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.254     2.704    
                         clock uncertainty            0.036     2.740    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     2.648    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     2.895    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.958    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.254     2.704    
                         clock uncertainty            0.036     2.740    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     2.648    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.270%)  route 0.649ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     2.895    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X1Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism             -0.254     2.703    
                         clock uncertainty            0.036     2.739    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.647    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.270%)  route 0.649ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     2.895    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.957    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                         clock pessimism             -0.254     2.703    
                         clock uncertainty            0.036     2.739    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.647    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_main_clk
  To Clock:  SPW_Din

Setup :            1  Failing Endpoint ,  Worst Slack       -1.138ns,  Total Violation       -1.138ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Din fall@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.642ns (17.609%)  route 3.004ns (82.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 8.007 - 2.500 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.816     5.057    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.518     5.575 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=21, routed)          1.475     7.051    SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           1.529     8.703    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X3Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.903     3.403 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.262     5.665    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.100     5.765 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     6.266    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.357 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     8.007    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     8.007    
                         clock uncertainty           -0.036     7.971    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405     7.566    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 -1.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Din rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.209ns (13.188%)  route 1.376ns (86.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.611     1.498    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.164     1.662 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=21, routed)          0.715     2.377    SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     2.422 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           0.661     3.083    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X3Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.455     0.455 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.300     1.755    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.811 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     2.040    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.069 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     2.955    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     2.955    
                         clock uncertainty            0.036     2.991    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.092     2.899    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Din
  To Clock:  SPW_Sin

Setup :           42  Failing Endpoints,  Worst Slack       -1.324ns,  Total Violation      -49.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 8.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.815    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     9.271 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.900    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041    11.065    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.115    10.182    
                         clock uncertainty           -0.036    10.146    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     9.741    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 8.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.815    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     9.271 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.900    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041    11.065    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.115    10.182    
                         clock uncertainty           -0.036    10.146    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     9.741    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 8.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.815    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     9.271 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.900    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041    11.065    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.115    10.182    
                         clock uncertainty           -0.036    10.146    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     9.741    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 8.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.815    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     9.271 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.900    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041    11.065    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.115    10.182    
                         clock uncertainty           -0.036    10.146    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405     9.741    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.537    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.115     7.681    
                         clock uncertainty           -0.036     7.645    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.240    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.537    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.115     7.681    
                         clock uncertainty           -0.036     7.645    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.240    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.537    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.115     7.681    
                         clock uncertainty           -0.036     7.645    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.240    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.297ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.537    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/C
                         clock pessimism              0.115     7.681    
                         clock uncertainty           -0.036     7.645    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.240    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                 -1.297    

Slack (VIOLATED) :        -1.292ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Din fall@2.500ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.143%)  route 1.639ns (73.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 8.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din fall edge)    2.500     2.500 f  
    AA12                                              0.000     2.500 f  SPW_Din (IN)
                         net (fo=0)                   0.000     2.500    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     3.537 f  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     6.195    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.319 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.887    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.988 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.815    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     9.271 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.900    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124    10.024 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.009    11.033    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.115    10.182    
                         clock uncertainty           -0.036    10.146    
    SLICE_X7Y36          FDCE (Recov_fdce_C_CLR)     -0.405     9.741    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                 -1.292    

Slack (VIOLATED) :        -1.257ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Din rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.580ns (26.083%)  route 1.644ns (73.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    6.315ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         1.037     1.037 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           2.658     3.695    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     4.387    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.488 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     6.315    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.771 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     7.400    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.524 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.014     8.538    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.154     7.720    
                         clock uncertainty           -0.036     7.684    
    SLICE_X1Y33          FDCE (Recov_fdce_C_CLR)     -0.402     7.282    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 -1.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.254     2.448    
                         clock uncertainty            0.036     2.485    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.393    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     3.078    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.254     2.448    
                         clock uncertainty            0.036     2.485    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.393    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     3.078    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/C
                         clock pessimism             -0.254     2.448    
                         clock uncertainty            0.036     2.485    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.393    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     3.078    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                         clock pessimism             -0.254     2.448    
                         clock uncertainty            0.036     2.485    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.393    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.564%)  route 0.638ns (77.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.314     3.108    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                         clock pessimism             -0.233     2.468    
                         clock uncertainty            0.036     2.505    
    SLICE_X5Y36          FDCE (Remov_fdce_C_CLR)     -0.092     2.413    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.564%)  route 0.638ns (77.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.314     3.108    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X5Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.233     2.468    
                         clock uncertainty            0.036     2.505    
    SLICE_X5Y36          FDCE (Remov_fdce_C_CLR)     -0.092     2.413    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     3.119    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.704    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.254     2.449    
                         clock uncertainty            0.036     2.486    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     2.394    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     3.119    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.704    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.254     2.449    
                         clock uncertainty            0.036     2.486    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     2.394    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.270%)  route 0.649ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     3.118    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X1Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism             -0.254     2.448    
                         clock uncertainty            0.036     2.485    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.393    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Din  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Din rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.270%)  route 0.649ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Din rise edge)    0.000     0.000 r  
    AA12                                              0.000     0.000 r  SPW_Din (IN)
                         net (fo=0)                   0.000     0.000    SPW_Din
    AA12                 IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SPW_Din_IBUF_inst/O
                         net (fo=7, routed)           1.124     1.390    SPW_Din_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.435 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.640    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.666 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.283    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.424 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.749    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     3.118    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                         clock pessimism             -0.254     2.448    
                         clock uncertainty            0.036     2.485    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     2.393    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.726    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_Sin
  To Clock:  SPW_Sin

Setup :           35  Failing Endpoints,  Worst Slack       -0.253ns,  Total Violation       -4.782ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    5.794ns = ( 8.294 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.294    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     8.750 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.380    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     9.504 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041    10.544    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/C
                         clock pessimism              0.665    10.732    
                         clock uncertainty           -0.036    10.696    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405    10.291    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    5.794ns = ( 8.294 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.294    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     8.750 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.380    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     9.504 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041    10.544    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/C
                         clock pessimism              0.665    10.732    
                         clock uncertainty           -0.036    10.696    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405    10.291    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    5.794ns = ( 8.294 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.294    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     8.750 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.380    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     9.504 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041    10.544    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/C
                         clock pessimism              0.665    10.732    
                         clock uncertainty           -0.036    10.696    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405    10.291    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    5.794ns = ( 8.294 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.294    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     8.750 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.380    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     9.504 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.041    10.544    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/C
                         clock pessimism              0.665    10.732    
                         clock uncertainty           -0.036    10.696    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405    10.291    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.016    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C
                         clock pessimism              0.665     8.231    
                         clock uncertainty           -0.036     8.195    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.790    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.016    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/C
                         clock pessimism              0.665     8.231    
                         clock uncertainty           -0.036     8.195    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.790    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.016    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/C
                         clock pessimism              0.665     8.231    
                         clock uncertainty           -0.036     8.195    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.790    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.100%)  route 1.642ns (73.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.013     8.016    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica/C
                         clock pessimism              0.665     8.231    
                         clock uncertainty           -0.036     8.195    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405     7.790    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]_replica
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin rise@5.000ns - SPW_Sin fall@2.500ns)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.143%)  route 1.639ns (73.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 10.067 - 5.000 ) 
    Source Clock Delay      (SCD):    5.794ns = ( 8.294 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     3.453 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     5.675    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.799 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     6.366    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.467 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     8.294    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     8.750 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     9.380    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     9.504 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.009    10.513    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X7Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    5.000     5.000 r  
    U9                                                0.000     5.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     5.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     5.820 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     7.725    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     7.825 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     8.326    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.417 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.650    10.067    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X7Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica/C
                         clock pessimism              0.665    10.732    
                         clock uncertainty           -0.036    10.696    
    SLICE_X7Y36          FDCE (Recov_fdce_C_CLR)     -0.405    10.291    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]_replica
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.185ns  (required time - arrival time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
                            (recovery check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.580ns (26.083%)  route 1.644ns (73.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    5.794ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           2.222     3.175    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.299 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.567     3.866    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.967 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.827     5.794    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     6.250 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.629     6.880    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.004 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          1.014     8.018    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 f  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 f  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C  (IS_INVERTED)
                         clock pessimism              0.704     8.270    
                         clock uncertainty           -0.036     8.234    
    SLICE_X1Y33          FDCE (Recov_fdce_C_CLR)     -0.402     7.832    SPW_IF/RECVFRONT_INST/ff_f_di1_reg
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 -0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     2.855    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/C
                         clock pessimism             -0.627     2.076    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.984    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     2.855    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/C
                         clock pessimism             -0.627     2.076    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.984    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     2.855    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica/C
                         clock pessimism             -0.627     2.076    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.984    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]_replica
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.398%)  route 0.609ns (76.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.285     2.855    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X3Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X3Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C
                         clock pessimism             -0.627     2.076    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.984    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.564%)  route 0.638ns (77.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.314     2.884    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X5Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica/C
                         clock pessimism             -0.606     2.096    
    SLICE_X5Y36          FDCE (Remov_fdce_C_CLR)     -0.092     2.004    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]_replica
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.564%)  route 0.638ns (77.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.314     2.884    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X5Y36          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.887     2.702    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X5Y36          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C
                         clock pessimism             -0.606     2.096    
    SLICE_X5Y36          FDCE (Remov_fdce_C_CLR)     -0.092     2.004    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     2.895    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.704    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C
                         clock pessimism             -0.627     2.077    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.985    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     2.895    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.889     2.704    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/C
                         clock pessimism             -0.627     2.077    
    SLICE_X1Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.985    SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.270%)  route 0.649ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     2.895    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]_2
    SLICE_X1Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/FIFOMEM/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/C
                         clock pessimism             -0.627     2.076    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.984    SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_Sin rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.270%)  route 0.649ns (77.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           0.984     1.166    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.205     1.416    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.442 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.618     2.060    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.201 r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.324     2.525    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     2.570 f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/resrx_seq[bufwrite]_i_1/O
                         net (fo=42, routed)          0.325     2.895    SPW_IF/RECVFRONT_INST/RXRSTLOGIC_n_0
    SLICE_X1Y35          FDCE                                         f  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.888     2.703    SPW_IF/RECVFRONT_INST/CLK
    SLICE_X1Y35          FDCE                                         r  SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C
                         clock pessimism             -0.627     2.076    
    SLICE_X1Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.984    SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.911    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_main_clk
  To Clock:  SPW_Sin

Setup :            1  Failing Endpoint ,  Worst Slack       -1.578ns,  Total Violation       -1.578ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.578ns  (required time - arrival time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_Sin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_Sin fall@2.500ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.642ns (17.609%)  route 3.004ns (82.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 7.566 - 2.500 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.816     5.057    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.518     5.575 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=21, routed)          1.475     7.051    SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           1.529     8.703    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X3Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin fall edge)    2.500     2.500 f  
    U9                                                0.000     2.500 f  SPW_Sin (IN)
                         net (fo=0)                   0.000     2.500    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.820     3.320 f  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.905     5.225    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.100     5.325 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.501     5.826    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.917 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          1.649     7.566    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     7.566    
                         clock uncertainty           -0.036     7.530    
    SLICE_X3Y33          FDCE (Recov_fdce_C_CLR)     -0.405     7.125    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 -1.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 SPW_IF/LINK_INST/state_seq_reg[rxen]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_Sin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_Sin rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.209ns (13.188%)  route 1.376ns (86.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.014ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.611     1.498    SPW_IF/LINK_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  SPW_IF/LINK_INST/state_seq_reg[rxen]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.164     1.662 r  SPW_IF/LINK_INST/state_seq_reg[rxen]/Q
                         net (fo=21, routed)          0.715     2.377    SPW_IF/LINK_INST/recv_rxen
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     2.422 f  SPW_IF/LINK_INST/reset_reg[0]_i_2/O
                         net (fo=1, routed)           0.661     3.083    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/load
    SLICE_X3Y33          FDCE                                         f  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_Sin rise edge)    0.000     0.000 r  
    U9                                                0.000     0.000 r  SPW_Sin (IN)
                         net (fo=0)                   0.000     0.000    SPW_Sin
    U9                   IBUF (Prop_ibuf_I_O)         0.371     0.371 r  SPW_Sin_IBUF_inst/O
                         net (fo=5, routed)           1.130     1.501    SPW_Sin_IBUF
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  reset_reg[0]_i_3/O
                         net (fo=1, routed)           0.229     1.786    reset_reg[0]_i_3_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.815 r  reset_reg_reg[0]_i_1/O
                         net (fo=43, routed)          0.886     2.701    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/CLK
    SLICE_X3Y33          FDCE                                         r  SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]/C
                         clock pessimism              0.000     2.701    
                         clock uncertainty            0.036     2.737    
    SLICE_X3Y33          FDCE (Remov_fdce_C_CLR)     -0.092     2.645    SPW_IF/RECVFRONT_INST/RXRSTLOGIC/reset_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_TX_clk
  To Clock:  SPW_TX_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.580ns (34.061%)  route 1.123ns (65.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.840     6.788    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X9Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]/C
                         clock pessimism              0.457     7.444    
                         clock uncertainty           -0.036     7.408    
    SLICE_X9Y33          FDCE (Recov_fdce_C_CLR)     -0.405     7.003    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][2]
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.580ns (34.061%)  route 1.123ns (65.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.840     6.788    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X9Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]/C
                         clock pessimism              0.457     7.444    
                         clock uncertainty           -0.036     7.408    
    SLICE_X9Y33          FDCE (Recov_fdce_C_CLR)     -0.405     7.003    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][4]
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.124%)  route 1.171ns (66.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.888     6.836    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X10Y32         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]/C
                         clock pessimism              0.457     7.444    
                         clock uncertainty           -0.036     7.408    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319     7.089    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][4]
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.124%)  route 1.171ns (66.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.888     6.836    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X10Y32         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]/C
                         clock pessimism              0.457     7.444    
                         clock uncertainty           -0.036     7.408    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319     7.089    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcnt][5]
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.124%)  route 1.171ns (66.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.888     6.836    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X10Y32         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]/C
                         clock pessimism              0.457     7.444    
                         clock uncertainty           -0.036     7.408    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319     7.089    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkcy][2]
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.124%)  route 1.171ns (66.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.888     6.836    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X10Y32         FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/C
                         clock pessimism              0.457     7.444    
                         clock uncertainty           -0.036     7.408    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.319     7.089    SPW_IF/XMIT_FAST_INST/restx_seq_reg[txclkdone][1]
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/PRE
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.580ns (34.061%)  route 1.123ns (65.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.840     6.788    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X9Y33          FDPE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X9Y33          FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]/C
                         clock pessimism              0.457     7.444    
                         clock uncertainty           -0.036     7.408    
    SLICE_X9Y33          FDPE (Recov_fdpe_C_PRE)     -0.359     7.049    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_count][0]
  -------------------------------------------------------------------
                         required time                          7.049    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.580ns (33.755%)  route 1.138ns (66.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 6.983 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.855     6.803    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X8Y31          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.567     6.983    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]/C
                         clock pessimism              0.457     7.441    
                         clock uncertainty           -0.036     7.405    
    SLICE_X8Y31          FDCE (Recov_fdce_C_CLR)     -0.319     7.086    SPW_IF/XMIT_FAST_INST/restx_seq_reg[f_spwdo]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.580ns (34.061%)  route 1.123ns (65.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.840     6.788    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X8Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]/C
                         clock pessimism              0.457     7.444    
                         clock uncertainty           -0.036     7.408    
    SLICE_X8Y33          FDCE (Recov_fdce_C_CLR)     -0.319     7.089    SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][3]
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (SPW_TX_clk rise@2.500ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.580ns (34.061%)  route 1.123ns (65.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 6.986 - 2.500 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.826     5.085    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.283     5.824    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     5.948 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.840     6.788    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X8Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      2.500     2.500 r  
    AA7                                               0.000     2.500 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     2.500    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     3.353 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.325    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.416 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.570     6.986    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X8Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]/C
                         clock pessimism              0.457     7.444    
                         clock uncertainty           -0.036     7.408    
    SLICE_X8Y33          FDCE (Recov_fdce_C_CLR)     -0.319     7.089    SPW_IF/XMIT_FAST_INST/restx_seq_reg[d_bits][4]
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.882%)  route 0.332ns (64.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.236     2.040    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X4Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.885     2.037    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X4Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.882%)  route 0.332ns (64.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.236     2.040    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X4Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.885     2.037    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X4Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.882%)  route 0.332ns (64.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.236     2.040    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X4Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.885     2.037    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X4Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][6]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][9]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.882%)  route 0.332ns (64.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.236     2.040    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X4Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.885     2.037    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][9]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X4Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.468    SPW_IF/XMIT_FAST_INST/restx_seq_reg[e_shift][9]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][4]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.463%)  route 0.338ns (64.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.242     2.047    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X6Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.885     2.037    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][4]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][4]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][5]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.463%)  route 0.338ns (64.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.242     2.047    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X6Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.885     2.037    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][5]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][5]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][8]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.463%)  route 0.338ns (64.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.242     2.047    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X6Y33          FDCE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.885     2.037    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][8]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][8]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][2]/PRE
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.463%)  route 0.338ns (64.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.242     2.047    SPW_IF/XMIT_FAST_INST/syncdff_ff1_reg_0
    SLICE_X6Y33          FDPE                                         f  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.885     2.037    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y33          FDPE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][2]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X6Y33          FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    SPW_IF/XMIT_FAST_INST/restx_seq_reg[c_bits][2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.736%)  route 0.334ns (64.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.238     2.043    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg_0
    SLICE_X7Y32          FDCE                                         f  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.884     2.036    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg/C
                         clock pessimism             -0.501     1.535    
    SLICE_X7Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_TX_clk rise@0.000ns - SPW_TX_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.736%)  route 0.334ns (64.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.618     1.522    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.759    SPW_IF/TXRSTLOGIC/tx_rst_n
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.045     1.804 f  SPW_IF/TXRSTLOGIC/restx_seq[txclkcy][2]_i_2/O
                         net (fo=91, routed)          0.238     2.043    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff1_reg_0
    SLICE_X7Y32          FDCE                                         f  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.884     2.036    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/SPW_TX_clk_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg/C
                         clock pessimism             -0.501     1.535    
    SLICE_X7Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    SPW_IF/XMIT_FAST_INST/SYNCTXTXDIVSAFE/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.599    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPW_main_clk
  To Clock:  SPW_main_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfiforoom][0]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.606ns (14.181%)  route 3.667ns (85.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.687     9.341    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X9Y19          FDCE                                         f  SPW_IF/res_seq_reg[txfiforoom][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.566    14.465    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  SPW_IF/res_seq_reg[txfiforoom][0]/C
                         clock pessimism              0.457    14.922    
                         clock uncertainty           -0.036    14.887    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.609    14.278    SPW_IF/res_seq_reg[txfiforoom][0]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfiforoom][1]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.606ns (14.181%)  route 3.667ns (85.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.687     9.341    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X9Y19          FDCE                                         f  SPW_IF/res_seq_reg[txfiforoom][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.566    14.465    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  SPW_IF/res_seq_reg[txfiforoom][1]/C
                         clock pessimism              0.457    14.922    
                         clock uncertainty           -0.036    14.887    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.609    14.278    SPW_IF/res_seq_reg[txfiforoom][1]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfiforoom][3]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.606ns (14.181%)  route 3.667ns (85.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.687     9.341    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X9Y19          FDCE                                         f  SPW_IF/res_seq_reg[txfiforoom][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.566    14.465    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  SPW_IF/res_seq_reg[txfiforoom][3]/C
                         clock pessimism              0.457    14.922    
                         clock uncertainty           -0.036    14.887    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.609    14.278    SPW_IF/res_seq_reg[txfiforoom][3]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfifo_rvalid]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.606ns (14.181%)  route 3.667ns (85.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.687     9.341    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X8Y19          FDCE                                         f  SPW_IF/res_seq_reg[txfifo_rvalid]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.566    14.465    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  SPW_IF/res_seq_reg[txfifo_rvalid]/C
                         clock pessimism              0.457    14.922    
                         clock uncertainty           -0.036    14.887    
    SLICE_X8Y19          FDCE (Recov_fdce_C_CLR)     -0.523    14.364    SPW_IF/res_seq_reg[txfifo_rvalid]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfiforoom][2]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.606ns (14.181%)  route 3.667ns (85.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.687     9.341    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X8Y19          FDCE                                         f  SPW_IF/res_seq_reg[txfiforoom][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.566    14.465    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  SPW_IF/res_seq_reg[txfiforoom][2]/C
                         clock pessimism              0.457    14.922    
                         clock uncertainty           -0.036    14.887    
    SLICE_X8Y19          FDCE (Recov_fdce_C_CLR)     -0.523    14.364    SPW_IF/res_seq_reg[txfiforoom][2]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfiforoom][4]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.606ns (14.216%)  route 3.657ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.676     9.330    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X10Y20         FDCE                                         f  SPW_IF/res_seq_reg[txfiforoom][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.567    14.466    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X10Y20         FDCE                                         r  SPW_IF/res_seq_reg[txfiforoom][4]/C
                         clock pessimism              0.457    14.923    
                         clock uncertainty           -0.036    14.888    
    SLICE_X10Y20         FDCE (Recov_fdce_C_CLR)     -0.523    14.365    SPW_IF/res_seq_reg[txfiforoom][4]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfiforoom][5]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.606ns (14.250%)  route 3.647ns (85.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.666     9.320    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X8Y20          FDCE                                         f  SPW_IF/res_seq_reg[txfiforoom][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.566    14.465    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  SPW_IF/res_seq_reg[txfiforoom][5]/C
                         clock pessimism              0.457    14.922    
                         clock uncertainty           -0.036    14.887    
    SLICE_X8Y20          FDCE (Recov_fdce_C_CLR)     -0.523    14.364    SPW_IF/res_seq_reg[txfiforoom][5]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfull]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.606ns (14.250%)  route 3.647ns (85.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.666     9.320    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X8Y20          FDCE                                         f  SPW_IF/res_seq_reg[txfull]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.566    14.465    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  SPW_IF/res_seq_reg[txfull]/C
                         clock pessimism              0.457    14.922    
                         clock uncertainty           -0.036    14.887    
    SLICE_X8Y20          FDCE (Recov_fdce_C_CLR)     -0.523    14.364    SPW_IF/res_seq_reg[txfull]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfifo_raddr][0]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.606ns (14.711%)  route 3.513ns (85.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.533     9.187    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X9Y21          FDCE                                         f  SPW_IF/res_seq_reg[txfifo_raddr][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.565    14.464    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  SPW_IF/res_seq_reg[txfifo_raddr][0]/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.609    14.277    SPW_IF/res_seq_reg[txfifo_raddr][0]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/res_seq_reg[txfifo_raddr][1]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SPW_main_clk rise@10.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.606ns (14.711%)  route 3.513ns (85.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.826     5.067    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.456     5.523 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.980     6.504    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.150     6.654 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         2.533     9.187    SPW_IF/SYSRSTLOGIC_n_2
    SLICE_X9Y21          FDCE                                         f  SPW_IF/res_seq_reg[txfifo_raddr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                     10.000    10.000 r  
    Y6                                                0.000    10.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000    10.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836    10.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.565    14.464    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  SPW_IF/res_seq_reg[txfifo_raddr][1]/C
                         clock pessimism              0.457    14.921    
                         clock uncertainty           -0.036    14.886    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.609    14.277    SPW_IF/res_seq_reg[txfifo_raddr][1]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.185ns (26.891%)  route 0.503ns (73.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.044     2.021 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         0.172     2.193    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg_0
    SLICE_X0Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.889     2.024    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg/C
                         clock pessimism             -0.481     1.543    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.133     1.410    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR1/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.185ns (26.891%)  route 0.503ns (73.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.044     2.021 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         0.172     2.193    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg_0
    SLICE_X0Y37          FDCE                                         f  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.889     2.024    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/SPW_main_clk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg/C
                         clock pessimism             -0.481     1.543    
    SLICE_X0Y37          FDCE (Remov_fdce_C_CLR)     -0.133     1.410    SPW_IF/RECVFRONT_INST/SYNCSYSHEADPTR2/syncdff_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff2_reg/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.185ns (27.068%)  route 0.498ns (72.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.044     2.021 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         0.167     2.188    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg_0
    SLICE_X4Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff2_reg/C
                         clock pessimism             -0.501     1.520    
    SLICE_X4Y34          FDCE (Remov_fdce_C_CLR)     -0.133     1.387    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[bitcntp_gray][3]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.185ns (27.068%)  route 0.498ns (72.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.044     2.021 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         0.167     2.188    SPW_IF/RECVFRONT_INST/syncdff_ff1_reg
    SLICE_X4Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/res_seq_reg[bitcntp_gray][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[bitcntp_gray][3]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X4Y34          FDCE (Remov_fdce_C_CLR)     -0.133     1.387    SPW_IF/RECVFRONT_INST/res_seq_reg[bitcntp_gray][3]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[inbvalid]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.185ns (27.068%)  route 0.498ns (72.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.044     2.021 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         0.167     2.188    SPW_IF/RECVFRONT_INST/syncdff_ff1_reg
    SLICE_X4Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/res_seq_reg[inbvalid]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[inbvalid]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X4Y34          FDCE (Remov_fdce_C_CLR)     -0.133     1.387    SPW_IF/RECVFRONT_INST/res_seq_reg[inbvalid]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.185ns (27.068%)  route 0.498ns (72.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.044     2.021 f  SPW_IF/SYSRSTLOGIC/FSM_onehot_state_seq[state][5]_i_2/O
                         net (fo=162, routed)         0.167     2.188    SPW_IF/RECVFRONT_INST/syncdff_ff1_reg
    SLICE_X4Y34          FDCE                                         f  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.886     2.021    SPW_IF/RECVFRONT_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X4Y34          FDCE (Remov_fdce_C_CLR)     -0.133     1.387    SPW_IF/RECVFRONT_INST/res_seq_reg[splitvalid]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECV_INST/res_seq_reg[erresc]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.618%)  route 0.602ns (76.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.045     2.022 f  SPW_IF/SYSRSTLOGIC/res_seq[bitshift][8]_i_1/O
                         net (fo=40, routed)          0.270     2.293    SPW_IF/RECV_INST/AR[0]
    SLICE_X2Y30          FDCE                                         f  SPW_IF/RECV_INST/res_seq_reg[erresc]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.883     2.018    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[erresc]/C
                         clock pessimism             -0.481     1.537    
    SLICE_X2Y30          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    SPW_IF/RECV_INST/res_seq_reg[erresc]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECV_INST/res_seq_reg[errpar]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.618%)  route 0.602ns (76.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.045     2.022 f  SPW_IF/SYSRSTLOGIC/res_seq[bitshift][8]_i_1/O
                         net (fo=40, routed)          0.270     2.293    SPW_IF/RECV_INST/AR[0]
    SLICE_X2Y30          FDCE                                         f  SPW_IF/RECV_INST/res_seq_reg[errpar]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.883     2.018    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[errpar]/C
                         clock pessimism             -0.481     1.537    
    SLICE_X2Y30          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    SPW_IF/RECV_INST/res_seq_reg[errpar]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECV_INST/res_seq_reg[tick_out]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.186ns (23.618%)  route 0.602ns (76.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.045     2.022 f  SPW_IF/SYSRSTLOGIC/res_seq[bitshift][8]_i_1/O
                         net (fo=40, routed)          0.270     2.293    SPW_IF/RECV_INST/AR[0]
    SLICE_X2Y30          FDCE                                         f  SPW_IF/RECV_INST/res_seq_reg[tick_out]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.883     2.018    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  SPW_IF/RECV_INST/res_seq_reg[tick_out]/C
                         clock pessimism             -0.481     1.537    
    SLICE_X2Y30          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    SPW_IF/RECV_INST/res_seq_reg[tick_out]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPW_IF/RECV_INST/res_seq_reg[bitshift][3]/PRE
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPW_main_clk rise@0.000ns - SPW_main_clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.698%)  route 0.599ns (76.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.618     1.505    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.331     1.977    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.045     2.022 f  SPW_IF/SYSRSTLOGIC/res_seq[bitshift][8]_i_1/O
                         net (fo=40, routed)          0.268     2.290    SPW_IF/RECV_INST/AR[0]
    SLICE_X4Y31          FDPE                                         f  SPW_IF/RECV_INST/res_seq_reg[bitshift][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.883     2.018    SPW_IF/RECV_INST/SPW_main_clk_IBUF_BUFG
    SLICE_X4Y31          FDPE                                         r  SPW_IF/RECV_INST/res_seq_reg[bitshift][3]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X4Y31          FDPE (Remov_fdpe_C_PRE)     -0.071     1.446    SPW_IF/RECV_INST/res_seq_reg[bitshift][3]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.844    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_TX_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.449ns  (logic 3.152ns (57.858%)  route 2.296ns (42.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.823     5.082    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.518     5.600 r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           2.296     7.896    SPW_Sout_OBUF
    AB6                  OBUF (Prop_obuf_I_O)         2.634    10.530 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000    10.530    SPW_Sout
    AB6                                                               r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.429ns  (logic 3.125ns (57.571%)  route 2.303ns (42.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.259 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.823     5.082    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.518     5.600 r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           2.303     7.903    SPW_Dout_OBUF
    Y4                   OBUF (Prop_obuf_I_O)         2.607    10.510 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000    10.510    SPW_Dout
    Y4                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_Dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.288ns (67.998%)  route 0.606ns (32.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.616     1.520    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  SPW_IF/XMIT_FAST_INST/s_spwdo_reg/Q
                         net (fo=1, routed)           0.606     2.290    SPW_Dout_OBUF
    Y4                   OBUF (Prop_obuf_I_O)         1.124     3.415 r  SPW_Dout_OBUF_inst/O
                         net (fo=0)                   0.000     3.415    SPW_Dout
    Y4                                                                r  SPW_Dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
                            (rising edge-triggered cell FDCE clocked by SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            SPW_Sout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.315ns (68.311%)  route 0.610ns (31.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.616     1.520    SPW_IF/XMIT_FAST_INST/SPW_TX_clk_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  SPW_IF/XMIT_FAST_INST/s_spwso_reg/Q
                         net (fo=1, routed)           0.610     2.294    SPW_Sout_OBUF
    AB6                  OBUF (Prop_obuf_I_O)         1.151     3.445 r  SPW_Sout_OBUF_inst/O
                         net (fo=0)                   0.000     3.445    SPW_Sout
    AB6                                                               r  SPW_Sout (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SPW_main_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 3.285ns (47.124%)  route 3.685ns (52.876%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.140    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.241 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.740     4.981    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.499 f  SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=13, routed)          1.500     6.999    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.123 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.186     9.309    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         2.643    11.952 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000    11.952    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/res_seq_reg[txfull]/C
                            (rising edge-triggered cell FDCE clocked by SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.368ns (52.389%)  route 1.243ns (47.611%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.861    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.887 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.585     1.472    SPW_IF/SPW_main_clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  SPW_IF/res_seq_reg[txfull]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  SPW_IF/res_seq_reg[txfull]/Q
                         net (fo=13, routed)          0.618     2.254    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/res_seq_reg[txfull]__0
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.299 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.626     2.924    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         1.159     4.084 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000     4.084    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_register_aclk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.980ns  (logic 3.161ns (63.469%)  route 1.819ns (36.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.824     5.071    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.518     5.589 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           1.819     7.409    axi_register_arready_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         2.643    10.052 r  axi_register_arready_OBUF_inst/O
                         net (fo=0)                   0.000    10.052    axi_register_arready
    AB7                                                               r  axi_register_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.894ns  (logic 3.147ns (64.306%)  route 1.747ns (35.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.518     5.587 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.747     7.334    axi_register_awready_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         2.629     9.964 r  axi_register_awready_OBUF_inst/O
                         net (fo=0)                   0.000     9.964    axi_register_awready
    AB4                                                               r  axi_register_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.882ns  (logic 3.147ns (64.447%)  route 1.736ns (35.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.821     5.068    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     5.586 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           1.736     7.322    axi_register_bvalid_OBUF
    AB5                  OBUF (Prop_obuf_I_O)         2.629     9.951 r  axi_register_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     9.951    axi_register_bvalid
    AB5                                                               r  axi_register_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 3.184ns (65.376%)  route 1.687ns (34.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.824     5.071    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.518     5.589 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           1.687     7.276    axi_register_rvalid_OBUF
    AB1                  OBUF (Prop_obuf_I_O)         2.666     9.942 r  axi_register_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     9.942    axi_register_rvalid
    AB1                                                               r  axi_register_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.637ns  (logic 3.108ns (67.015%)  route 1.530ns (32.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     3.247 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.822     5.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.525 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/Q
                         net (fo=1, routed)           1.530     7.055    axi_register_wready_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         2.652     9.706 r  axi_register_wready_OBUF_inst/O
                         net (fo=0)                   0.000     9.706    axi_register_wready
    AB2                                                               r  axi_register_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.309ns (82.249%)  route 0.283ns (17.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/Q
                         net (fo=1, routed)           0.283     1.930    axi_register_wready_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         1.168     3.099 r  axi_register_wready_OBUF_inst/O
                         net (fo=0)                   0.000     3.099    axi_register_wready
    AB2                                                               r  axi_register_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.309ns (77.467%)  route 0.381ns (22.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.613     1.506    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.381     2.051    axi_register_bvalid_OBUF
    AB5                  OBUF (Prop_obuf_I_O)         1.145     3.196 r  axi_register_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.196    axi_register_bvalid
    AB5                                                               r  axi_register_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.347ns (79.256%)  route 0.353ns (20.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.616     1.509    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/Q
                         net (fo=5, routed)           0.353     2.025    axi_register_rvalid_OBUF
    AB1                  OBUF (Prop_obuf_I_O)         1.183     3.208 r  axi_register_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.208    axi_register_rvalid
    AB1                                                               r  axi_register_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.310ns (76.973%)  route 0.392ns (23.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.614     1.507    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/Q
                         net (fo=6, routed)           0.392     2.063    axi_register_awready_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         1.146     3.209 r  axi_register_awready_OBUF_inst/O
                         net (fo=0)                   0.000     3.209    axi_register_awready
    AB4                                                               r  axi_register_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_register_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.324ns (76.690%)  route 0.402ns (23.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.893 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.616     1.509    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/Q
                         net (fo=5, routed)           0.402     2.075    axi_register_arready_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         1.160     3.235 r  axi_register_arready_OBUF_inst/O
                         net (fo=0)                   0.000     3.235    axi_register_arready
    AB7                                                               r  axi_register_arready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_streamin_aclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.214ns  (logic 3.223ns (51.859%)  route 2.991ns (48.141%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     3.280 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     5.014    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     5.470 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.806     6.275    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.399 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.186     8.585    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         2.643    11.228 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000    11.228    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamin_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.345ns (59.823%)  route 0.903ns (40.177%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.925 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.581     1.506    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/Q
                         net (fo=12, routed)          0.278     1.925    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg_n_0
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.970 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.626     2.595    axi_streamin_tready_OBUF
    AA6                  OBUF (Prop_obuf_I_O)         1.159     3.754 r  axi_streamin_tready_OBUF_inst/O
                         net (fo=0)                   0.000     3.754    axi_streamin_tready
    AA6                                                               r  axi_streamin_tready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axi_streamout_aclk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.080ns  (logic 3.246ns (63.891%)  route 1.834ns (36.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.484    10.636 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           1.834    12.471    axi_streamout_tdata_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         2.762    15.233 r  axi_streamout_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.233    axi_streamout_tdata[4]
    V7                                                                r  axi_streamout_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 3.236ns (65.162%)  route 1.730ns (34.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.484    10.636 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           1.730    12.366    axi_streamout_tdata_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         2.752    15.118 r  axi_streamout_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.118    axi_streamout_tdata[6]
    U6                                                                r  axi_streamout_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 3.112ns (62.816%)  route 1.842ns (37.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.524    10.676 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           1.842    12.519    axi_streamout_tdata_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         2.588    15.107 r  axi_streamout_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.107    axi_streamout_tdata[3]
    W7                                                                r  axi_streamout_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.938ns  (logic 3.253ns (65.884%)  route 1.685ns (34.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.484    10.636 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           1.685    12.321    axi_streamout_tdata_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         2.769    15.090 r  axi_streamout_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.090    axi_streamout_tdata[2]
    W6                                                                r  axi_streamout_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.837ns  (logic 3.104ns (64.160%)  route 1.734ns (35.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.524    10.676 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           1.734    12.410    axi_streamout_tdata_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         2.580    14.989 r  axi_streamout_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.989    axi_streamout_tdata[5]
    U5                                                                r  axi_streamout_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.786ns  (logic 3.102ns (64.801%)  route 1.685ns (35.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.836    10.152    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.524    10.676 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/Q
                         net (fo=2, routed)           1.685    12.361    axi_streamout_tdata_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         2.578    14.939 r  axi_streamout_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.939    axi_streamout_tdata[0]
    U7                                                                r  axi_streamout_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.700ns  (logic 3.170ns (67.455%)  route 1.530ns (32.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         1.010     6.010 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     8.215    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     8.316 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.815    10.131    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.524    10.655 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=1, routed)           1.530    12.185    axi_streamout_tvalid_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         2.646    14.831 r  axi_streamout_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000    14.831    axi_streamout_tvalid
    Y8                                                                r  axi_streamout_tvalid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.330ns (82.477%)  route 0.283ns (17.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.610     6.548    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.167     6.715 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/Q
                         net (fo=1, routed)           0.283     6.998    axi_streamout_tvalid_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         1.163     8.161 r  axi_streamout_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     8.161    axi_streamout_tvalid
    Y8                                                                r  axi_streamout_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 1.262ns (78.104%)  route 0.354ns (21.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.167     6.729 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/Q
                         net (fo=2, routed)           0.354     7.083    axi_streamout_tdata_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.095     8.178 r  axi_streamout_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.178    axi_streamout_tdata[0]
    U7                                                                r  axi_streamout_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.264ns (77.608%)  route 0.365ns (22.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.167     6.729 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/Q
                         net (fo=2, routed)           0.365     7.094    axi_streamout_tdata_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         1.097     8.191 r  axi_streamout_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.191    axi_streamout_tdata[5]
    U5                                                                r  axi_streamout_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.319ns (79.052%)  route 0.350ns (20.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.151     6.713 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/Q
                         net (fo=2, routed)           0.350     7.063    axi_streamout_tdata_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.168     8.231 r  axi_streamout_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.231    axi_streamout_tdata[2]
    W6                                                                r  axi_streamout_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.301ns (77.771%)  route 0.372ns (22.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.151     6.713 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/Q
                         net (fo=2, routed)           0.372     7.085    axi_streamout_tdata_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         1.150     8.235 r  axi_streamout_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.235    axi_streamout_tdata[6]
    U6                                                                r  axi_streamout_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.676ns  (logic 1.273ns (75.929%)  route 0.403ns (24.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.167     6.729 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/Q
                         net (fo=2, routed)           0.403     7.133    axi_streamout_tdata_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         1.106     8.238 r  axi_streamout_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.238    axi_streamout_tdata[3]
    W7                                                                r  axi_streamout_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_streamout_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.307ns (76.728%)  route 0.396ns (23.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.239     5.239 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     5.913    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.939 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.624     6.562    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.151     6.713 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/Q
                         net (fo=2, routed)           0.396     7.110    axi_streamout_tdata_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         1.156     8.266 r  axi_streamout_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.266    axi_streamout_tdata[4]
    V7                                                                r  axi_streamout_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SPW_TX_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.170ns  (logic 1.094ns (34.499%)  route 2.076ns (65.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           1.420     2.390    SPW_IF/SYSRSTLOGIC/SPW_rst_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.124     2.514 f  SPW_IF/SYSRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.656     3.170    SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X5Y33          FDCE                                         f  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853     0.853 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.825    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.916 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.648     4.564    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_TX_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.243ns (23.683%)  route 0.784ns (76.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           0.537     0.736    SPW_IF/SYSRSTLOGIC/SPW_rst_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.045     0.781 f  SPW_IF/SYSRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.247     1.028    SPW_IF/TXRSTLOGIC/reset_reg_reg[0]_1
    SLICE_X5Y33          FDCE                                         f  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_TX_clk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  SPW_TX_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_TX_clk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SPW_TX_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    SPW_TX_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  SPW_TX_clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.885     2.037    SPW_IF/TXRSTLOGIC/SPW_TX_clk_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  SPW_IF/TXRSTLOGIC/reset_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SPW_main_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
                            (recovery check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.185ns  (logic 1.094ns (34.339%)  route 2.091ns (65.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           1.420     2.390    SPW_IF/SYSRSTLOGIC/SPW_rst_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.124     2.514 f  SPW_IF/SYSRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.671     3.185    SPW_IF/SYSRSTLOGIC/SPW_rst
    SLICE_X7Y33          FDCE                                         f  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.836     0.836 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.808    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.899 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.648     4.547    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_rst
                            (input port)
  Destination:            SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
                            (removal check against rising-edge clock SPW_main_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.243ns (21.436%)  route 0.892ns (78.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  SPW_rst (IN)
                         net (fo=0)                   0.000     0.000    SPW_rst
    U10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  SPW_rst_IBUF_inst/O
                         net (fo=1, routed)           0.537     0.736    SPW_IF/SYSRSTLOGIC/SPW_rst_IBUF
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.045     0.781 f  SPW_IF/SYSRSTLOGIC/reset_reg[0]_i_1/O
                         net (fo=2, routed)           0.355     1.136    SPW_IF/SYSRSTLOGIC/SPW_rst
    SLICE_X7Y33          FDCE                                         f  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPW_main_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  SPW_main_clk (IN)
                         net (fo=0)                   0.000     0.000    SPW_main_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SPW_main_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.106    SPW_main_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  SPW_main_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.885     2.020    SPW_IF/SYSRSTLOGIC/SPW_main_clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_register_aclk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.316ns  (logic 1.405ns (32.546%)  route 2.911ns (67.454%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         1.157     1.157 r  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           2.241     3.398    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.124     3.522 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3/O
                         net (fo=1, routed)           0.670     4.192    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.124     4.316 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     4.316    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.038ns  (logic 1.233ns (30.539%)  route 2.805ns (69.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.826    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.088     4.038    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.646     4.551    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.038ns  (logic 1.233ns (30.539%)  route 2.805ns (69.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.826    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.088     4.038    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.646     4.551    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.038ns  (logic 1.233ns (30.539%)  route 2.805ns (69.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.826    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.088     4.038    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.646     4.551    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.038ns  (logic 1.233ns (30.539%)  route 2.805ns (69.461%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.826    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          1.088     4.038    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.646     4.551    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.233ns (31.582%)  route 2.671ns (68.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.826    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.954     3.904    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.233ns (31.582%)  route 2.671ns (68.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.826    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.954     3.904    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.233ns (31.582%)  route 2.671ns (68.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.826    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.954     3.904    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.645     4.550    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_wready_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 1.233ns (32.851%)  route 2.520ns (67.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.826    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.804     3.753    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 1.233ns (32.851%)  route 2.520ns (67.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.826    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.124     2.950 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.804     3.753    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     2.905 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.644     4.549    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_register_arvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.374ns (35.028%)  route 0.694ns (64.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  axi_register_arvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_arvalid
    U12                  IBUF (Prop_ibuf_I_O)         0.329     0.329 r  axi_register_arvalid_IBUF_inst/O
                         net (fo=4, routed)           0.694     1.024    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arvalid_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.069 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.069    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[1]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.884     2.025    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[1]/C

Slack:                    inf
  Source:                 axi_register_wvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.363ns (32.048%)  route 0.769ns (67.952%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  axi_register_wvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_wvalid
    W11                  IBUF (Prop_ibuf_I_O)         0.318     0.318 r  axi_register_wvalid_IBUF_inst/O
                         net (fo=6, routed)           0.769     1.087    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_wvalid_IBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.132    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_bvalid_reg/C

Slack:                    inf
  Source:                 axi_register_arvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.374ns (31.895%)  route 0.799ns (68.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  axi_register_arvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_arvalid
    U12                  IBUF (Prop_ibuf_I_O)         0.329     0.329 f  axi_register_arvalid_IBUF_inst/O
                         net (fo=4, routed)           0.799     1.129    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_arvalid_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.174 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.174    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read[0]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.884     2.025    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_sequential_state_read_reg[0]/C

Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.428ns (34.679%)  route 0.807ns (65.321%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 f  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         0.383     0.383 f  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           0.807     1.191    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.236 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1/O
                         net (fo=1, routed)           0.000     1.236    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_awready_reg/C

Slack:                    inf
  Source:                 axi_register_awvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.428ns (34.651%)  route 0.808ns (65.349%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  axi_register_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_awvalid
    W12                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  axi_register_awvalid_IBUF_inst/O
                         net (fo=5, routed)           0.808     1.192    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_awvalid_IBUF
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.045     1.237 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2/O
                         net (fo=1, routed)           0.000     1.237    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_2_n_0
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.882     2.023    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[2]/C

Slack:                    inf
  Source:                 axi_register_wvalid
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.363ns (29.269%)  route 0.876ns (70.731%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  axi_register_wvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_register_wvalid
    W11                  IBUF (Prop_ibuf_I_O)         0.318     0.318 r  axi_register_wvalid_IBUF_inst/O
                         net (fo=6, routed)           0.876     1.194    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_wvalid_IBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.239 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1/O
                         net (fo=1, routed)           0.000     1.239    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[1]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C

Slack:                    inf
  Source:                 axi_register_rready
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.359ns (28.825%)  route 0.887ns (71.175%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 f  axi_register_rready (IN)
                         net (fo=0)                   0.000     0.000    axi_register_rready
    W10                  IBUF (Prop_ibuf_I_O)         0.314     0.314 f  axi_register_rready_IBUF_inst/O
                         net (fo=4, routed)           0.887     1.201    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rready_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.246 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.246    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.884     2.025    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_rvalid_reg/C

Slack:                    inf
  Source:                 axi_register_rready
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.359ns (28.619%)  route 0.896ns (71.381%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  axi_register_rready (IN)
                         net (fo=0)                   0.000     0.000    axi_register_rready
    W10                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  axi_register_rready_IBUF_inst/O
                         net (fo=4, routed)           0.896     1.210    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_rready_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.045     1.255 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1/O
                         net (fo=1, routed)           0.000     1.255    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.884     2.025    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_arready_reg/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.468ns  (logic 0.381ns (25.988%)  route 1.086ns (74.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         0.336     0.336 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.019    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.045     1.064 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.404     1.468    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X1Y21          FDSE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[0]/C

Slack:                    inf
  Source:                 axi_register_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_register_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.468ns  (logic 0.381ns (25.988%)  route 1.086ns (74.012%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  axi_register_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aresetn
    U11                  IBUF (Prop_ibuf_I_O)         0.336     0.336 f  axi_register_aresetn_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.019    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aresetn_IBUF
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.045     1.064 r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1/O
                         net (fo=10, routed)          0.404     1.468    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write[2]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_register_aclk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  axi_register_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_register_aclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  axi_register_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    axi_register_aclk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.141 r  axi_register_aclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.881     2.022    SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/axi_register_aclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  SpaceWire_light_AXI_slave_lite_v0_2_AXI_Register_inst/FSM_onehot_state_write_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_streamin_aclk

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamin_tdata[2]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.758ns  (logic 1.520ns (26.401%)  route 4.238ns (73.599%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  axi_streamin_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[2]
    Y11                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  axi_streamin_tdata_IBUF[2]_inst/O
                         net (fo=5, routed)           2.277     3.309    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[2]
    SLICE_X13Y24         LUT4 (Prop_lut4_I0_O)        0.124     3.433 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_4/O
                         net (fo=1, routed)           0.475     3.908    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_4_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.032 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_3/O
                         net (fo=1, routed)           0.466     4.498    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full__15
    SLICE_X12Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.622 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_2/O
                         net (fo=1, routed)           0.620     5.241    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_2_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I2_O)        0.116     5.357 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1/O
                         net (fo=1, routed)           0.401     5.758    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.560     4.497    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/fifo_full_reg/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.587ns  (logic 1.403ns (25.112%)  route 4.184ns (74.888%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           2.406     3.409    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.533 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5/O
                         net (fo=1, routed)           0.378     3.912    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     4.863    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.015 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.572     5.587    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.587ns  (logic 1.403ns (25.112%)  route 4.184ns (74.888%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           2.406     3.409    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.533 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5/O
                         net (fo=1, routed)           0.378     3.912    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     4.863    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.015 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.572     5.587    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.397ns  (logic 1.403ns (25.993%)  route 3.994ns (74.007%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           2.406     3.409    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.533 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5/O
                         net (fo=1, routed)           0.378     3.912    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     4.863    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.015 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     5.397    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.397ns  (logic 1.403ns (25.993%)  route 3.994ns (74.007%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           2.406     3.409    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.533 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5/O
                         net (fo=1, routed)           0.378     3.912    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     4.863    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.015 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     5.397    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.397ns  (logic 1.403ns (25.993%)  route 3.994ns (74.007%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           2.406     3.409    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.533 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5/O
                         net (fo=1, routed)           0.378     3.912    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     4.863    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.015 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     5.397    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.397ns  (logic 1.403ns (25.993%)  route 3.994ns (74.007%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           2.406     3.409    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.533 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5/O
                         net (fo=1, routed)           0.378     3.912    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     4.863    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.015 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     5.397    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.397ns  (logic 1.403ns (25.993%)  route 3.994ns (74.007%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           2.406     3.409    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.533 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5/O
                         net (fo=1, routed)           0.378     3.912    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     4.863    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.015 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     5.397    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.397ns  (logic 1.403ns (25.993%)  route 3.994ns (74.007%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           2.406     3.409    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.124     3.533 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5/O
                         net (fo=1, routed)           0.378     3.912    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_5_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.827     4.863    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X13Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.015 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2/O
                         net (fo=8, routed)           0.382     5.397    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_2_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     4.499    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.685ns  (logic 1.375ns (29.349%)  route 3.310ns (70.651%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         1.003     1.003 f  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           2.257     3.260    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I2_O)        0.124     3.384 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_3/O
                         net (fo=1, routed)           0.452     3.836    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_3_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I4_O)        0.124     3.960 f  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_2/O
                         net (fo=2, routed)           0.601     4.561    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape__5
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1/O
                         net (fo=1, routed)           0.000     4.685    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     2.937 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     4.502    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamin_tdata[3]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.276ns (30.154%)  route 0.638ns (69.846%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 r  axi_streamin_tdata[3] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[3]
    AB9                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  axi_streamin_tdata_IBUF[3]_inst/O
                         net (fo=5, routed)           0.638     0.869    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[3]
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.914 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1/O
                         net (fo=1, routed)           0.000     0.914    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[3]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[3]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[0]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.231ns (24.812%)  route 0.701ns (75.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  axi_streamin_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[0]
    AA8                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  axi_streamin_tdata_IBUF[0]_inst/O
                         net (fo=5, routed)           0.701     0.933    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[0]
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[0]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[1]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.253ns (25.600%)  route 0.736ns (74.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  axi_streamin_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[1]
    Y10                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  axi_streamin_tdata_IBUF[1]_inst/O
                         net (fo=5, routed)           0.736     0.989    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[1]
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[1]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[4]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.301ns (29.889%)  route 0.706ns (70.111%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  axi_streamin_tdata[4] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[4]
    AB10                 IBUF (Prop_ibuf_I_O)         0.256     0.256 r  axi_streamin_tdata_IBUF[4]_inst/O
                         net (fo=5, routed)           0.706     0.963    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[4]
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.008 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1/O
                         net (fo=1, routed)           0.000     1.008    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[4]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[4]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.302ns (29.393%)  route 0.726ns (70.607%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         0.257     0.257 f  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=9, routed)           0.726     0.984    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.029 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1/O
                         net (fo=1, routed)           0.000     1.029    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[2]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[2]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.302ns (29.138%)  route 0.735ns (70.862%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         0.257     0.257 f  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=9, routed)           0.735     0.993    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.038 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1/O
                         net (fo=1, routed)           0.000     1.038    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[5]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[5]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.306ns (29.410%)  route 0.735ns (70.590%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 f  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         0.257     0.257 f  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=9, routed)           0.735     0.993    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X12Y26         LUT4 (Prop_lut4_I2_O)        0.049     1.042 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1/O
                         net (fo=1, routed)           0.000     1.042    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[6]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[6]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[7]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.304ns (28.395%)  route 0.768ns (71.605%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  axi_streamin_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[7]
    AB12                 IBUF (Prop_ibuf_I_O)         0.257     0.257 r  axi_streamin_tdata_IBUF[7]_inst/O
                         net (fo=9, routed)           0.768     1.025    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[7]
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.047     1.072 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_3/O
                         net (fo=1, routed)           0.000     1.072    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_3_n_0
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.848     2.021    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo_reg[7]/C

Slack:                    inf
  Source:                 axi_streamin_tdata[1]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.343ns (31.328%)  route 0.752ns (68.672%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  axi_streamin_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[1]
    Y10                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  axi_streamin_tdata_IBUF[1]_inst/O
                         net (fo=5, routed)           0.631     0.884    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[1]
    SLICE_X12Y29         LUT5 (Prop_lut5_I2_O)        0.045     0.929 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_2/O
                         net (fo=2, routed)           0.122     1.050    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape__5
    SLICE_X12Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.095 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1/O
                         net (fo=1, routed)           0.000     1.095    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/previous_escape_reg/C

Slack:                    inf
  Source:                 axi_streamin_tdata[1]
                            (input port)
  Destination:            SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by axi_streamin_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.343ns (29.809%)  route 0.808ns (70.191%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  axi_streamin_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_tdata[1]
    Y10                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  axi_streamin_tdata_IBUF[1]_inst/O
                         net (fo=5, routed)           0.742     0.995    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_tdata_IBUF[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.040 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/char_fifo[7]_i_4/O
                         net (fo=3, routed)           0.066     1.106    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo3_out
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.151 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1/O
                         net (fo=1, routed)           0.000     1.151    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamin_aclk rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  axi_streamin_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamin_aclk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  axi_streamin_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    axi_streamin_aclk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.173 r  axi_streamin_aclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.024    SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/axi_streamin_aclk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/txflag_fifo_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axi_streamout_aclk

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.095ns (25.043%)  route 3.279ns (74.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.710     3.681    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.805 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.569     4.374    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.095ns (25.043%)  route 3.279ns (74.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.710     3.681    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.805 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.569     4.374    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.095ns (25.043%)  route 3.279ns (74.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.710     3.681    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.805 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.569     4.374    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.095ns (25.043%)  route 3.279ns (74.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.710     3.681    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.805 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.569     4.374    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.095ns (25.043%)  route 3.279ns (74.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.710     3.681    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.805 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.569     4.374    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.095ns (25.043%)  route 3.279ns (74.957%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.971     0.971 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           2.710     3.681    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124     3.805 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.569     4.374    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     0.876 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.973 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     4.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.276ns  (logic 1.134ns (26.515%)  route 3.142ns (73.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           3.142     4.126    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.150     4.276 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1/O
                         net (fo=1, routed)           0.000     4.276    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[2]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.134ns (26.639%)  route 3.122ns (73.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           3.122     4.106    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.150     4.256 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     4.256    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.108ns (26.066%)  route 3.142ns (73.934%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           3.142     4.126    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     4.250 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1/O
                         net (fo=1, routed)           0.000     4.250    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[0]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.108ns (26.189%)  route 3.122ns (73.811%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 9.631 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.010ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.984     0.984 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           3.122     4.106    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     4.230 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1/O
                         net (fo=1, routed)           0.000     4.230    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[3]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.876     5.876 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.882    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.973 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.657     9.631    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]__0/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.212ns (24.802%)  route 0.644ns (75.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns = ( 7.065 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           0.644     0.857    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y25          FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.877     7.065    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TVALID_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.257ns (18.225%)  route 1.155ns (81.775%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           1.155     1.368    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     1.413 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1/O
                         net (fo=1, routed)           0.000     1.413    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[5]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.261ns (18.455%)  route 1.155ns (81.545%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           1.155     1.368    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.049     1.417 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1/O
                         net (fo=1, routed)           0.000     1.417    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]__0/C  (IS_INVERTED)

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.245ns (15.942%)  route 1.293ns (84.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.303    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.190     1.538    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[0]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.245ns (15.942%)  route 1.293ns (84.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.303    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.190     1.538    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[2]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.245ns (15.942%)  route 1.293ns (84.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.303    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.190     1.538    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[3]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.245ns (15.942%)  route 1.293ns (84.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.303    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.190     1.538    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.245ns (15.942%)  route 1.293ns (84.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.303    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.190     1.538    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[5]/C

Slack:                    inf
  Source:                 axi_streamout_aresetn
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.245ns (15.942%)  route 1.293ns (84.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  axi_streamout_aresetn (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aresetn
    V9                   IBUF (Prop_ibuf_I_O)         0.200     0.200 f  axi_streamout_aresetn_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.303    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aresetn_IBUF
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.348 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1/O
                         net (fo=6, routed)           0.190     1.538    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[6]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk rise edge)
                                                      0.000     0.000 r  
    W16                                               0.000     0.000 r  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.188 r  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     2.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[6]/C

Slack:                    inf
  Source:                 axi_streamout_tready
                            (input port)
  Destination:            SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
                            (falling edge-triggered cell FDRE clocked by axi_streamout_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.255ns (16.591%)  route 1.284ns (83.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 7.082 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  axi_streamout_tready (IN)
                         net (fo=0)                   0.000     0.000    axi_streamout_tready
    V10                  IBUF (Prop_ibuf_I_O)         0.212     0.212 f  axi_streamout_tready_IBUF_inst/O
                         net (fo=7, routed)           1.284     1.497    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_tready_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.043     1.540 r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1/O
                         net (fo=1, routed)           0.000     1.540    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA[4]__0_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_streamout_aclk fall edge)
                                                      5.000     5.000 f  
    W16                                               0.000     5.000 f  axi_streamout_aclk (IN)
                         net (fo=0)                   0.000     5.000    axi_streamout_aclk
    W16                  IBUF (Prop_ibuf_I_O)         0.428     5.428 f  axi_streamout_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.159    axi_streamout_aclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     6.188 f  axi_streamout_aclk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.894     7.082    SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/axi_streamout_aclk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  SpaceWire_light_AXI_master_stream_v0_2_AXI_StreamOut_inst/M_AXIS_TDATA_reg[4]__0/C  (IS_INVERTED)





