{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678807860168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678807860168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 08:31:00 2023 " "Processing started: Tue Mar 14 08:31:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678807860168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807860168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_lab -c VGA_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807860168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678807860457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678807860458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_lab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_lab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_lab " "Found entity 1: VGA_lab" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807865801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807865801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_control-vga " "Found design unit 1: vga_control-vga" {  } { { "vga_control.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/vga_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866063 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/vga_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866063 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"â\";  expecting \"begin\", or a declaration statement make_image1.vhd(30) " "VHDL syntax error at make_image1.vhd(30) near text \"â\";  expecting \"begin\", or a declaration statement" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866064 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ make_image1.vhd(30) " "VHDL syntax error at make_image1.vhd(30) near text €" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866064 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "‚ make_image1.vhd(30) " "VHDL syntax error at make_image1.vhd(30) near text ‚" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866064 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ make_image1.vhd(377) " "VHDL syntax error at make_image1.vhd(377) near text €" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 377 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \"(\", or \"'\", or \".\" make_image1.vhd(377) " "VHDL syntax error at make_image1.vhd(377) near text \"€\";  expecting \"(\", or \"'\", or \".\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 377 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "‚ make_image1.vhd(377) " "VHDL syntax error at make_image1.vhd(377) near text ‚" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 377 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"â\";  expecting \"begin\", or a declaration statement make_image1.vhd(378) " "VHDL syntax error at make_image1.vhd(378) near text \"â\";  expecting \"begin\", or a declaration statement" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 378 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ make_image1.vhd(378) " "VHDL syntax error at make_image1.vhd(378) near text €" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 378 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "‚ make_image1.vhd(378) " "VHDL syntax error at make_image1.vhd(378) near text ‚" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 378 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ make_image1.vhd(379) " "VHDL syntax error at make_image1.vhd(379) near text €" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 379 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "‚ make_image1.vhd(379) " "VHDL syntax error at make_image1.vhd(379) near text ‚" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 379 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ make_image1.vhd(380) " "VHDL syntax error at make_image1.vhd(380) near text €" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 380 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "‚ make_image1.vhd(380) " "VHDL syntax error at make_image1.vhd(380) near text ‚" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 380 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ make_image1.vhd(381) " "VHDL syntax error at make_image1.vhd(381) near text €" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 381 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "‚ make_image1.vhd(381) " "VHDL syntax error at make_image1.vhd(381) near text ‚" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 381 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ make_image1.vhd(382) " "VHDL syntax error at make_image1.vhd(382) near text €" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 382 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "‚ make_image1.vhd(382) " "VHDL syntax error at make_image1.vhd(382) near text ‚" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 382 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ make_image1.vhd(383) " "VHDL syntax error at make_image1.vhd(383) near text €" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 383 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "‚ make_image1.vhd(383) " "VHDL syntax error at make_image1.vhd(383) near text ‚" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 383 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_image1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file make_image1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_2-rtl " "Found design unit 1: lfsr_2-rtl" {  } { { "lfsr_2.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866067 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_2 " "Found entity 1: lfsr_2" {  } { { "lfsr_2.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_1-rtl " "Found design unit 1: lfsr_1-rtl" {  } { { "lfsr_1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866069 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_1 " "Found entity 1: lfsr_1" {  } { { "lfsr_1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-rtl " "Found design unit 1: lfsr-rtl" {  } { { "lfsr.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866070 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-clock_divider " "Found design unit 1: clock_divider-clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866071 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678807866071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678807866161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 14 08:31:06 2023 " "Processing ended: Tue Mar 14 08:31:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678807866161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678807866161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678807866161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678807866161 ""}
