#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 25 14:19:15 2019
# Process ID: 10496
# Current directory: C:/Users/Joseph Morga/Desktop/Single-cycle Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10820 C:\Users\Joseph Morga\Desktop\Single-cycle Processor\Single-cycle Processor.xpr
# Log file: C:/Users/Joseph Morga/Desktop/Single-cycle Processor/vivado.log
# Journal file: C:/Users/Joseph Morga/Desktop/Single-cycle Processor\vivado.jou
#-----------------------------------------------------------
start_guopopen_project {C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 735.117 ; gain = 69.469
update_compile_order -fileset sources_laexit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 14:19:51 2019...
 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SingleCycle_behav -key {Behavioral:sim_1:Functional:tb_SingleCycle} -tclbatch {tb_SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 760.930 ; gain = 26.922
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 760.930 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 773.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 773.254 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 786.559 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 786.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SingleCycle_behav -key {Behavioral:sim_1:Functional:tb_SingleCycle} -tclbatch {tb_SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 825.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 825.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 825.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 825.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 825.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 825.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 825.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SingleCycle_behav -key {Behavioral:sim_1:Functional:tb_SingleCycle} -tclbatch {tb_SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 825.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 862.563 ; gain = 11.641
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 864.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 902.391 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 902.391 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 902.391 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 902.391 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 902.391 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory_default
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file DataMemory.mem
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 902.391 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 902.391 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 975.039 ; gain = 72.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SingleCycle_behav -key {Behavioral:sim_1:Functional:tb_SingleCycle} -tclbatch {tb_SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 993.738 ; gain = 0.000
WARNING: [Wavedata 42-489] Can't add object "/tb_SingleCycle/singleCycle/dataMemory/RAM" to the wave window because it has 2097120 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 993.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 993.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 993.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SingleCycle_behav -key {Behavioral:sim_1:Functional:tb_SingleCycle} -tclbatch {tb_SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 993.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 997.168 ; gain = 0.094
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1125.230 ; gain = 79.691
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1125.230 ; gain = 79.691
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1126.512 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.512 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1126.512 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.512 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1126.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SingleCycle_behav -key {Behavioral:sim_1:Functional:tb_SingleCycle} -tclbatch {tb_SingleCycle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_SingleCycle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SingleCycle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1129.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 130 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 130 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 140 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 140 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 140 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 140 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 160 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/SingleCycleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SingleCycle
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux(WL=5)
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BitExtend
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.SingleCycleProcessor
Compiling module xil_defaultlib.tb_SingleCycle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SingleCycle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SingleCycle' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/MemoryFile.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim/DataMemory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SingleCycle_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.sim/sim_1/behav/xsim'
"xelab -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 326f8bbbacc049d98abce180d3937997 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SingleCycle_behav xil_defaultlib.tb_SingleCycle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/Joseph Morga/Desktop/Single-cycle Processor/Single-cycle Processor.srcs/sources_1/new/tb_SingleCycle.v" Line 14
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 18:27:07 2019...
