 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 16:17:29 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.01
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3210
  Leaf Cell Count:              45455
  Buf/Inv Cell Count:            3800
  Buf Cell Count:                 443
  Inv Cell Count:                3357
  CT Buf/Inv Cell Count:          229
  Combinational Cell Count:     38268
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   297595.702425
  Noncombinational Area:
                        171795.456142
  Buf/Inv Area:          25790.976468
  Total Buffer Area:          7076.97
  Total Inverter Area:       18714.01
  Macro/Black Box Area:      0.000000
  Net Area:              89661.057380
  Net XLength        :     1019754.75
  Net YLength        :     1009587.38
  -----------------------------------
  Cell Area:            469391.158567
  Design Area:          559052.215947
  Net Length        :      2029342.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         47493
  Nets With Violations:             4
  Max Trans Violations:             0
  Max Cap Violations:               4
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.75
  Logic Optimization:                 76.82
  Mapping Optimization:              320.18
  -----------------------------------------
  Overall Compile Time:              624.56
  Overall Compile Wall Clock Time:   639.24

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
