/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [2:0] _01_;
  reg [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [18:0] celloutsig_1_17z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_7z[7] & celloutsig_1_2z[9]);
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[60];
  assign celloutsig_1_8z = celloutsig_1_0z[6] ^ celloutsig_1_6z;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_4z[4:0];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= celloutsig_1_0z[5:3];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_1_7z[5:0], celloutsig_1_11z };
  assign celloutsig_0_8z = { in_data[90:87], celloutsig_0_1z } & celloutsig_0_3z[4:0];
  assign celloutsig_0_14z = celloutsig_0_12z[6:2] & celloutsig_0_12z[6:2];
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[11:3], _02_, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_13z = { celloutsig_0_3z[3:2], celloutsig_0_5z } / { 1'h1, in_data[18], celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_2z[8:7], celloutsig_1_13z, celloutsig_1_3z } == celloutsig_1_0z[3:0];
  assign celloutsig_0_7z = { celloutsig_0_4z[7:6], celloutsig_0_3z, celloutsig_0_3z } == { in_data[95:81], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[20:15] <= in_data[45:40];
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, _00_, celloutsig_0_7z } <= { celloutsig_0_4z[8:2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_15z = { celloutsig_1_2z[10:5], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, _02_, _01_, celloutsig_1_12z } <= { celloutsig_1_2z[11], _01_, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_1_13z = ! { celloutsig_1_0z[2:0], _01_, celloutsig_1_8z };
  assign celloutsig_1_10z = { celloutsig_1_7z[1], celloutsig_1_6z, _01_, celloutsig_1_8z } < celloutsig_1_7z[6:1];
  assign celloutsig_1_1z = in_data[161] & ~(in_data[172]);
  assign celloutsig_1_12z = celloutsig_1_11z & ~(celloutsig_1_0z[4]);
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, in_data[66], celloutsig_0_3z[6:1], in_data[0] };
  assign celloutsig_0_12z = { _00_[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[55:50], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, _00_ };
  assign celloutsig_1_19z = { celloutsig_1_6z, _01_, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z } !== { in_data[156:151], celloutsig_1_1z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_3z[4:0] };
  assign celloutsig_1_4z = & celloutsig_1_2z[12:10];
  assign celloutsig_1_6z = & celloutsig_1_0z[7:4];
  assign celloutsig_1_18z = { celloutsig_1_17z[18:3], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_6z } >> { celloutsig_1_17z[18:1], celloutsig_1_12z };
  assign celloutsig_1_2z = { in_data[132:121], celloutsig_1_1z } <<< { celloutsig_1_0z[6:3], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_2z[8:2] - in_data[20:14];
  assign celloutsig_0_15z = { celloutsig_0_12z[6:1], celloutsig_0_13z } - { in_data[48:43], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[185:178] ~^ in_data[132:125];
  assign celloutsig_0_2z = { in_data[7:0], celloutsig_0_1z } ~^ { in_data[4:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[149:148], _01_, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } ~^ { in_data[169:158], _01_ };
  assign celloutsig_1_3z = ~((in_data[175] & in_data[183]) | (celloutsig_1_1z & celloutsig_1_0z[7]));
  assign celloutsig_1_11z = ~((celloutsig_1_2z[9] & celloutsig_1_8z) | (celloutsig_1_6z & celloutsig_1_0z[7]));
  assign { out_data[146:128], out_data[96], out_data[36:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
