# 
# IC Compiler II write_def
# Release      : O-2018.06-SP1
# User Name    : ICer
# Date         : Wed Sep  3 16:49:16 2025
# 
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN SYSTEM_TOP ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 267680 ) ( 268960 267680 ) ( 268960 0 ) ;
ROW unit_row_1 unit 10000 10000 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_2 unit 10000 12880 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_3 unit 10000 15760 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_4 unit 10000 18640 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_5 unit 10000 21520 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_6 unit 10000 24400 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_7 unit 10000 27280 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_8 unit 10000 30160 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_9 unit 10000 33040 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_10 unit 10000 35920 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_11 unit 10000 38800 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_12 unit 10000 41680 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_13 unit 10000 44560 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_14 unit 10000 47440 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_15 unit 10000 50320 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_16 unit 10000 53200 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_17 unit 10000 56080 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_18 unit 10000 58960 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_19 unit 10000 61840 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_20 unit 10000 64720 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_21 unit 10000 67600 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_22 unit 10000 70480 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_23 unit 10000 73360 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_24 unit 10000 76240 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_25 unit 10000 79120 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_26 unit 10000 82000 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_27 unit 10000 84880 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_28 unit 10000 87760 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_29 unit 10000 90640 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_30 unit 10000 93520 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_31 unit 10000 96400 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_32 unit 10000 99280 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_33 unit 10000 102160 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_34 unit 10000 105040 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_35 unit 10000 107920 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_36 unit 10000 110800 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_37 unit 10000 113680 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_38 unit 10000 116560 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_39 unit 10000 119440 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_40 unit 10000 122320 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_41 unit 10000 125200 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_42 unit 10000 128080 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_43 unit 10000 130960 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_44 unit 10000 133840 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_45 unit 10000 136720 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_46 unit 10000 139600 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_47 unit 10000 142480 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_48 unit 10000 145360 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_49 unit 10000 148240 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_50 unit 10000 151120 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_51 unit 10000 154000 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_52 unit 10000 156880 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_53 unit 10000 159760 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_54 unit 10000 162640 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_55 unit 10000 165520 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_56 unit 10000 168400 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_57 unit 10000 171280 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_58 unit 10000 174160 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_59 unit 10000 177040 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_60 unit 10000 179920 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_61 unit 10000 182800 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_62 unit 10000 185680 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_63 unit 10000 188560 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_64 unit 10000 191440 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_65 unit 10000 194320 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_66 unit 10000 197200 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_67 unit 10000 200080 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_68 unit 10000 202960 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_69 unit 10000 205840 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_70 unit 10000 208720 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_71 unit 10000 211600 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_72 unit 10000 214480 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_73 unit 10000 217360 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_74 unit 10000 220240 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_75 unit 10000 223120 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_76 unit 10000 226000 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_77 unit 10000 228880 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_78 unit 10000 231760 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_79 unit 10000 234640 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_80 unit 10000 237520 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_81 unit 10000 240400 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_82 unit 10000 243280 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_83 unit 10000 246160 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_84 unit 10000 249040 FS DO 778 BY 1 STEP 320 0 ;
ROW unit_row_85 unit 10000 251920 N DO 778 BY 1 STEP 320 0 ;
ROW unit_row_86 unit 10000 254800 FS DO 778 BY 1 STEP 320 0 ;
TRACKS Y 110 DO 837 STEP 320 LAYER M1 ;
TRACKS X 110 DO 841 STEP 320 LAYER M1 ;
TRACKS Y 120 DO 837 STEP 320 LAYER M2 ;
TRACKS X 120 DO 841 STEP 320 LAYER M2 ;
TRACKS Y 400 DO 418 STEP 640 LAYER M3 ;
TRACKS X 400 DO 420 STEP 640 LAYER M3 ;
TRACKS Y 400 DO 418 STEP 640 LAYER M4 ;
TRACKS X 400 DO 420 STEP 640 LAYER M4 ;
TRACKS Y 1040 DO 209 STEP 1280 LAYER M5 ;
TRACKS X 1040 DO 210 STEP 1280 LAYER M5 ;
TRACKS Y 1040 DO 209 STEP 1280 LAYER M6 ;
TRACKS X 1040 DO 210 STEP 1280 LAYER M6 ;
TRACKS Y 2320 DO 104 STEP 2560 LAYER M7 ;
TRACKS X 2320 DO 105 STEP 2560 LAYER M7 ;
TRACKS Y 2320 DO 70 STEP 3840 LAYER M8 ;
TRACKS X 2320 DO 70 STEP 3840 LAYER M8 ;
TRACKS Y 4880 DO 52 STEP 5120 LAYER M9 ;
TRACKS X 4880 DO 52 STEP 5120 LAYER M9 ;
VIAS 12 ;
 - VIA23C_1_16 + VIARULE VIA23C
   + CUTSIZE 140 140
   + LAYERS M2 VIA2 M3
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 16
   + PATTERN 1_R4F ;
 - VIA34C_1_16 + VIARULE VIA34C
   + CUTSIZE 140 140
   + LAYERS M3 VIA3 M4
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 16
   + PATTERN 1_R4F ;
 - VIA45C_1_16 + VIARULE VIA45C
   + CUTSIZE 140 140
   + LAYERS M4 VIA4 M5
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 16
   + PATTERN 1_R4F ;
 - VIA56C_1_16 + VIARULE VIA56C
   + CUTSIZE 140 140
   + LAYERS M5 VIA5 M6
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 16
   + PATTERN 1_R4F ;
 - VIA67C_1_16 + VIARULE VIA67C
   + CUTSIZE 140 140
   + LAYERS M6 VIA6 M7
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 16
   + PATTERN 1_R4F ;
 - VIA78C_1_16 + VIARULE VIA78C
   + CUTSIZE 140 140
   + LAYERS M7 VIA7 M8
   + CUTSPACING 160 160
   + ENCLOSURE 10 50 50 10
   + ROWCOL 1 16
   + PATTERN 1_R4F ;
 - VIA89C_1_7 + VIARULE VIA89C
   + CUTSIZE 360 360
   + LAYERS M8 VIA8 M9
   + CUTSPACING 340 340
   + ENCLOSURE 45 80 80 45
   + ROWCOL 1 7
   + PATTERN 1_FE ;
 - VIA89C_3_3 + VIARULE VIA89C
   + CUTSIZE 360 360
   + LAYERS M8 VIA8 M9
   + CUTSPACING 340 340
   + ENCLOSURE 45 80 80 45
   + ROWCOL 3 3
   + PATTERN 3_E ;
 - VIA89C_3_7 + VIARULE VIA89C
   + CUTSIZE 360 360
   + LAYERS M8 VIA8 M9
   + CUTSPACING 340 340
   + ENCLOSURE 45 80 80 45
   + ROWCOL 3 7
   + PATTERN 3_FE ;
 - VIA89C_7_3 + VIARULE VIA89C
   + CUTSIZE 360 360
   + LAYERS M8 VIA8 M9
   + CUTSPACING 340 340
   + ENCLOSURE 45 80 80 45
   + ROWCOL 7 3
   + PATTERN 7_E ;
 - VIA89C_7_7 + VIARULE VIA89C
   + CUTSIZE 360 360
   + LAYERS M8 VIA8 M9
   + CUTSPACING 340 340
   + ENCLOSURE 45 80 80 45
   + ROWCOL 7 7
   + PATTERN 7_FE ;
 - VIA12B_1_16 + VIARULE VIA12B
   + CUTSIZE 140 140
   + LAYERS M1 VIA1 M2
   + CUTSPACING 160 160
   + ENCLOSURE 50 10 50 10
   + ROWCOL 1 16
   + PATTERN 1_R4F ;
END VIAS
COMPONENTS 1936 ;
 - U0_REG_FILE/PLACE_HFSBUF_131_59 NBUFFX2 + PLACED ( 126160 96400 ) FN ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/PLACE_HFSBUF_846_99 NBUFFX2 + PLACED ( 226000 93520 ) FS ;
 - PLACE_HFSBUF_908_100 NBUFFX2 + PLACED ( 237200 139600 ) FS ;
 - U0_UART/U0_TX/PLACE_HFSBUF_982_101 NBUFFX2 + PLACED ( 237520 174160 ) S ;
 - TX_CLK_DIV/PLACE_APS_CLK_ISO_36 NBUFFX2 + PLACED ( 111760 10000 ) FN ;
 - PLACE_optlc_1689 TIEL + PLACED ( 21200 53200 ) FS ;
 - U0_ALU/PLACE_HFSBUF_609_276 NBUFFX2 + PLACED ( 178320 58960 ) FS ;
 - PLACE_HFSINV_907_243 INVX2 + PLACED ( 125200 171280 ) N ;
 - PLACE_optlc_1691 TIEL + PLACED ( 20240 251920 ) N ;
 - U0_MUX2x1/U2 MUX21X1 + PLACED ( 83920 47440 ) FS ;
 - U0_MUX2x1/U1 INVX1 + PLACED ( 83280 41680 ) FS ;
 - U1_MUX2x1/U2 MUX21X1 + PLACED ( 121360 38800 ) FN ;
 - U1_MUX2x1/U1 INVX1 + PLACED ( 122640 44560 ) FN ;
 - U2_MUX2x1/U2 MUX21X1 + PLACED ( 126160 35920 ) FS ;
 - U2_MUX2x1/U1 INVX1 + PLACED ( 121040 35920 ) S ;
 - U3_MUX2x1/U2 MUX21X1 + PLACED ( 73360 44560 ) FN ;
 - U3_MUX2x1/U1 INVX1 + PLACED ( 76560 47440 ) S ;
 - U4_MUX2x1/U2 MUX21X1 + PLACED ( 116560 10000 ) FN ;
 - U4_MUX2x1/U1 INVX0 + PLACED ( 114320 10000 ) FN ;
 - U5_MUX2x1/U2 MUX21X1 + PLACED ( 119120 30160 ) FS ;
 - U5_MUX2x1/U1 INVX0 + PLACED ( 122640 33040 ) N ;
 - U6_MUX2x1/U2 MUX21X2 + PLACED ( 119120 24400 ) FS ;
 - U6_MUX2x1/U1 INVX0 + PLACED ( 118800 21520 ) FN ;
 - RST_SYNC_1/sync_rst_reg\[0\] SDFFARX1 + PLACED ( 106640 38800 ) N ;
 - RST_SYNC_1/sync_rst_reg\[1\] SDFFARX1 + PLACED ( 106000 33040 ) N ;
 - RST_SYNC_2/sync_rst_reg\[0\] SDFFARX1 + PLACED ( 105680 15760 ) N ;
 - RST_SYNC_2/sync_rst_reg\[1\] SDFFARX1 + PLACED ( 104400 24400 ) FS ;
 - TX_CLK_DIV/U3 XOR3X1 + PLACED ( 74960 21520 ) N ;
 - TX_CLK_DIV/U4 XNOR3X1 + PLACED ( 94480 30160 ) FS ;
 - TX_CLK_DIV/U5 XNOR3X1 + PLACED ( 87760 10000 ) N ;
 - TX_CLK_DIV/U6 XOR3X1 + PLACED ( 76880 10000 ) N ;
 - TX_CLK_DIV/U7 XNOR3X1 + PLACED ( 95440 24400 ) S ;
 - U0_UART/U0_TX/PLACE_HFSBUF_1046_102 NBUFFX2 + PLACED ( 241360 223120 ) FN ;
 - TX_CLK_DIV/U14 AND2X1 + PLACED ( 84560 24400 ) S ;
 - TX_CLK_DIV/U15 AND2X1 + PLACED ( 82960 18640 ) S ;
 - TX_CLK_DIV/U16 AND2X1 + PLACED ( 84880 10000 ) FN ;
 - TX_CLK_DIV/U17 AND2X1 + PLACED ( 92560 21520 ) FN ;
 - TX_CLK_DIV/U18 AND2X1 + PLACED ( 97040 35920 ) S ;
 - TX_CLK_DIV/U19 AND2X1 + PLACED ( 93840 33040 ) N ;
 - TX_CLK_DIV/U20 XOR2X1 + PLACED ( 88080 35920 ) S ;
 - TX_CLK_DIV/U23 AO21X1 + PLACED ( 97360 38800 ) FN ;
 - TX_CLK_DIV/U25 AO21X1 + PLACED ( 100560 33040 ) FN ;
 - TX_CLK_DIV/U27 AO21X1 + PLACED ( 90320 41680 ) S ;
 - TX_CLK_DIV/U29 AO21X1 + PLACED ( 83600 35920 ) S ;
 - TX_CLK_DIV/U30 XNOR2X1 + PLACED ( 75280 41680 ) S ;
 - TX_CLK_DIV/U32 XOR2X1 + PLACED ( 78800 47440 ) FS ;
 - TX_CLK_DIV/U33 MUX21X1 + PLACED ( 113360 30160 ) FS ;
 - TX_CLK_DIV/U34 XOR2X1 + PLACED ( 97680 10000 ) N ;
 - TX_CLK_DIV/U35 XOR2X1 + PLACED ( 103120 10000 ) FN ;
 - TX_CLK_DIV/U36 AND2X1 + PLACED ( 69520 10000 ) FN ;
 - TX_CLK_DIV/U37 AND2X1 + PLACED ( 65680 15760 ) FN ;
 - TX_CLK_DIV/U38 AND2X1 + PLACED ( 49360 15760 ) N ;
 - TX_CLK_DIV/U39 AND2X1 + PLACED ( 53840 24400 ) S ;
 - TX_CLK_DIV/U40 AND2X1 + PLACED ( 62480 27280 ) N ;
 - TX_CLK_DIV/U41 AND2X1 + PLACED ( 59920 35920 ) FS ;
 - TX_CLK_DIV/U42 AND2X1 + PLACED ( 68880 35920 ) S ;
 - TX_CLK_DIV/U44 MUX21X1 + PLACED ( 100560 21520 ) FN ;
 - TX_CLK_DIV/U46 NAND4X0 + PLACED ( 83600 21520 ) FN ;
 - TX_CLK_DIV/U48 XOR2X1 + PLACED ( 72720 35920 ) FS ;
 - TX_CLK_DIV/U50 XNOR2X1 + PLACED ( 82000 15760 ) N ;
 - TX_CLK_DIV/U51 XNOR2X1 + PLACED ( 83280 30160 ) S ;
 - TX_CLK_DIV/U52 XNOR2X1 + PLACED ( 79440 27280 ) N ;
 - TX_CLK_DIV/U53 NAND4X0 + PLACED ( 86160 27280 ) N ;
 - TX_CLK_DIV/U54 XOR2X1 + PLACED ( 89680 27280 ) FN ;
 - TX_CLK_DIV/U55 XOR2X1 + PLACED ( 86800 15760 ) FN ;
 - TX_CLK_DIV/U56 XOR2X1 + PLACED ( 88400 30160 ) S ;
 - TX_CLK_DIV/U57 XOR2X1 + PLACED ( 77840 35920 ) FS ;
 - TX_CLK_DIV/U58 AND2X1 + PLACED ( 107920 30160 ) FS ;
 - TX_CLK_DIV/U59 OR4X1 + PLACED ( 103440 44560 ) N ;
 - TX_CLK_DIV/U60 OR4X1 + PLACED ( 85520 44560 ) FN ;
 - TX_CLK_DIV/counter_reg\[0\] SDFFARX1 + PLACED ( 61200 41680 ) FS ;
 - TX_CLK_DIV/counter_reg\[6\] SDFFARX1 + PLACED ( 68240 15760 ) N ;
 - TX_CLK_DIV/odd_flag_toggle_reg SDFFARX1 + PLACED ( 91600 15760 ) N ;
 - TX_CLK_DIV/counter_reg\[5\] SDFFARX1 + PLACED ( 61840 21520 ) N ;
 - TX_CLK_DIV/counter_reg\[4\] SDFFARX1 + PLACED ( 52560 15760 ) N ;
 - TX_CLK_DIV/counter_reg\[3\] SDFFARX1 + PLACED ( 48080 21520 ) N ;
 - TX_CLK_DIV/counter_reg\[2\] SDFFARX1 + PLACED ( 65360 27280 ) N ;
 - TX_CLK_DIV/counter_reg\[1\] SDFFARX1 + PLACED ( 60560 30160 ) FS ;
 - TX_CLK_DIV/div_clk_reg SDFFARX1 + PLACED ( 105040 21520 ) N ;
 - TX_CLK_DIV/U9 XOR3X1 + PLACED ( 74960 30160 ) FS ;
 - TX_CLK_DIV/U10 INVX0 + PLACED ( 102480 35920 ) FS ;
 - TX_CLK_DIV/U11 NOR2X0 + PLACED ( 104720 30160 ) S ;
 - TX_CLK_DIV/U12 INVX0 + PLACED ( 94480 35920 ) S ;
 - TX_CLK_DIV/U13 NOR2X0 + PLACED ( 95440 41680 ) S ;
 - TX_CLK_DIV/U21 NOR2X0 + PLACED ( 97680 41680 ) FS ;
 - TX_CLK_DIV/U22 INVX0 + PLACED ( 92880 38800 ) N ;
 - TX_CLK_DIV/U24 NOR2X0 + PLACED ( 88080 41680 ) S ;
 - TX_CLK_DIV/U26 INVX0 + PLACED ( 84560 33040 ) FN ;
 - TX_CLK_DIV/U28 NOR2X0 + PLACED ( 80080 41680 ) FS ;
 - TX_CLK_DIV/U31 INVX0 + PLACED ( 102480 38800 ) N ;
 - TX_CLK_DIV/U43 NOR4X0 + PLACED ( 89360 21520 ) FN ;
 - TX_CLK_DIV/U45 NOR4X0 + PLACED ( 95120 21520 ) N ;
 - TX_CLK_DIV/U47 INVX1 + PLACED ( 95440 10000 ) FN ;
 - TX_CLK_DIV/add_30/U1_1_5 HADDX1 + PLACED ( 64080 10000 ) N ;
 - TX_CLK_DIV/add_30/U1_1_4 HADDX1 + PLACED ( 58000 10000 ) FN ;
 - TX_CLK_DIV/add_30/U1_1_3 HADDX1 + PLACED ( 57040 27280 ) FN ;
 - TX_CLK_DIV/add_30/U1_1_2 HADDX1 + PLACED ( 53200 30160 ) FS ;
 - TX_CLK_DIV/add_30/U1_1_1 HADDX1 + PLACED ( 62480 35920 ) S ;
 - TX_CLK_DIV/add_30/U1 XOR2X1 + PLACED ( 72080 10000 ) N ;
 - TX_CLK_DIV/add_30/U2 INVX0 + PLACED ( 69520 38800 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_4269_135 NBUFFX2 + PLACED ( 31760 128080 ) S ;
 - RX_CLK_DIV/U3 XOR3X1 + PLACED ( 14800 10000 ) FN ;
 - RX_CLK_DIV/U4 XOR3X1 + PLACED ( 22480 10000 ) FN ;
 - RX_CLK_DIV/U5 XNOR3X1 + PLACED ( 15760 41680 ) S ;
 - RX_CLK_DIV/U6 XNOR3X1 + PLACED ( 15440 27280 ) N ;
 - RX_CLK_DIV/U7 XOR3X1 + PLACED ( 15120 21520 ) FN ;
 - RX_CLK_DIV/U8 XNOR3X1 + PLACED ( 13200 35920 ) S ;
 - RX_CLK_DIV/U13 AND2X1 + PLACED ( 20880 15760 ) FN ;
 - RX_CLK_DIV/U14 AND2X1 + PLACED ( 21840 18640 ) FS ;
 - RX_CLK_DIV/U15 AND2X1 + PLACED ( 12560 27280 ) N ;
 - RX_CLK_DIV/U16 AND2X1 + PLACED ( 15120 33040 ) N ;
 - RX_CLK_DIV/U17 AND2X1 + PLACED ( 14160 44560 ) FN ;
 - RX_CLK_DIV/U18 AND2X1 + PLACED ( 18640 50320 ) FN ;
 - RX_CLK_DIV/U19 XOR2X1 + PLACED ( 12240 50320 ) N ;
 - RX_CLK_DIV/U22 AO21X1 + PLACED ( 10000 56080 ) FN ;
 - RX_CLK_DIV/U24 AO21X1 + PLACED ( 11280 41680 ) FS ;
 - RX_CLK_DIV/U26 AO21X1 + PLACED ( 12240 30160 ) FS ;
 - RX_CLK_DIV/U28 AO21X1 + PLACED ( 11280 21520 ) N ;
 - RX_CLK_DIV/U29 XNOR2X1 + PLACED ( 13200 15760 ) N ;
 - RX_CLK_DIV/U31 XOR2X1 + PLACED ( 10000 10000 ) N ;
 - RX_CLK_DIV/U32 MUX21X1 + PLACED ( 56400 44560 ) N ;
 - RX_CLK_DIV/U33 XOR2X1 + PLACED ( 46800 30160 ) S ;
 - RX_CLK_DIV/U34 XOR2X1 + PLACED ( 50000 44560 ) FN ;
 - RX_CLK_DIV/U35 AND2X1 + PLACED ( 46800 15760 ) N ;
 - RX_CLK_DIV/U36 AND2X1 + PLACED ( 35280 15760 ) N ;
 - RX_CLK_DIV/U37 AND2X1 + PLACED ( 37840 15760 ) FN ;
 - RX_CLK_DIV/U38 AND2X1 + PLACED ( 42000 30160 ) S ;
 - RX_CLK_DIV/U39 AND2X1 + PLACED ( 40720 35920 ) S ;
 - RX_CLK_DIV/U40 AND2X1 + PLACED ( 37200 44560 ) FN ;
 - RX_CLK_DIV/U41 AND2X1 + PLACED ( 45840 47440 ) S ;
 - RX_CLK_DIV/U43 MUX21X1 + PLACED ( 29520 35920 ) FS ;
 - RX_CLK_DIV/U45 NAND4X0 + PLACED ( 18000 15760 ) FN ;
 - RX_CLK_DIV/U46 XOR2X1 + PLACED ( 17680 47440 ) S ;
 - RX_CLK_DIV/U48 XNOR2X1 + PLACED ( 23120 27280 ) N ;
 - RX_CLK_DIV/U49 XNOR2X1 + PLACED ( 21840 50320 ) N ;
 - RX_CLK_DIV/U50 XNOR2X1 + PLACED ( 22800 21520 ) N ;
 - RX_CLK_DIV/U51 NAND4X0 + PLACED ( 25680 35920 ) S ;
 - RX_CLK_DIV/U52 XOR2X1 + PLACED ( 24400 38800 ) FN ;
 - RX_CLK_DIV/U53 XOR2X1 + PLACED ( 23440 30160 ) FS ;
 - RX_CLK_DIV/U54 XOR2X1 + PLACED ( 20880 35920 ) FS ;
 - RX_CLK_DIV/U55 XOR2X1 + PLACED ( 24400 15760 ) N ;
 - RX_CLK_DIV/U56 AND2X1 + PLACED ( 26640 50320 ) N ;
 - RX_CLK_DIV/U57 OR4X1 + PLACED ( 20240 56080 ) N ;
 - RX_CLK_DIV/PLACE_APS_CLK_ISO_37 NBUFFX2 + PLACED ( 53840 47440 ) S ;
 - RX_CLK_DIV/counter_reg\[0\] SDFFARX1 + PLACED ( 30800 50320 ) FN ;
 - RX_CLK_DIV/counter_reg\[6\] SDFFARX1 + PLACED ( 43920 10000 ) FN ;
 - RX_CLK_DIV/odd_flag_toggle_reg SDFFARX1 + PLACED ( 45200 33040 ) N ;
 - RX_CLK_DIV/counter_reg\[5\] SDFFARX1 + PLACED ( 30160 10000 ) FN ;
 - RX_CLK_DIV/counter_reg\[4\] SDFFARX1 + PLACED ( 27600 21520 ) FN ;
 - RX_CLK_DIV/counter_reg\[3\] SDFFARX1 + PLACED ( 29200 24400 ) S ;
 - RX_CLK_DIV/counter_reg\[2\] SDFFARX1 + PLACED ( 30800 38800 ) FN ;
 - RX_CLK_DIV/counter_reg\[1\] SDFFARX1 + PLACED ( 23760 44560 ) FN ;
 - RX_CLK_DIV/div_clk_reg SDFFARX1 + PLACED ( 46160 38800 ) N ;
 - RX_CLK_DIV/U9 INVX0 + PLACED ( 10320 50320 ) FN ;
 - RX_CLK_DIV/U10 NOR2X0 + PLACED ( 10320 44560 ) N ;
 - RX_CLK_DIV/U11 INVX0 + PLACED ( 10320 38800 ) FN ;
 - RX_CLK_DIV/U12 NOR2X0 + PLACED ( 11280 35920 ) S ;
 - RX_CLK_DIV/U20 NOR2X0 + PLACED ( 10000 58960 ) FS ;
 - RX_CLK_DIV/U21 INVX0 + PLACED ( 10320 30160 ) S ;
 - RX_CLK_DIV/U23 NOR2X0 + PLACED ( 10320 24400 ) FS ;
 - RX_CLK_DIV/U25 INVX0 + PLACED ( 10960 18640 ) S ;
 - RX_CLK_DIV/U27 NOR2X0 + PLACED ( 10000 15760 ) N ;
 - RX_CLK_DIV/U30 INVX0 + PLACED ( 17360 53200 ) FS ;
 - RX_CLK_DIV/U42 NOR4X0 + PLACED ( 30800 30160 ) S ;
 - RX_CLK_DIV/U44 NOR4X0 + PLACED ( 18000 33040 ) N ;
 - RX_CLK_DIV/U47 INVX0 + PLACED ( 41360 33040 ) N ;
 - RX_CLK_DIV/add_30/U1_1_5 HADDX1 + PLACED ( 29520 15760 ) N ;
 - RX_CLK_DIV/add_30/U1_1_4 HADDX1 + PLACED ( 41360 21520 ) FN ;
 - RX_CLK_DIV/add_30/U1_1_3 HADDX1 + PLACED ( 34960 30160 ) FS ;
 - RX_CLK_DIV/add_30/U1_1_2 HADDX1 + PLACED ( 34320 35920 ) FS ;
 - RX_CLK_DIV/add_30/U1_1_1 HADDX1 + PLACED ( 40080 44560 ) FN ;
 - RX_CLK_DIV/add_30/U1 XOR2X1 + PLACED ( 40720 15760 ) N ;
 - RX_CLK_DIV/add_30/U2 INVX0 + PLACED ( 42000 53200 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_4371_136 NBUFFX2 + PLACED ( 25040 128080 ) FS ;
 - Mux3x1/U7 AO21X1 + PLACED ( 13520 56080 ) FN ;
 - Mux3x1/U14 NAND3X0 + PLACED ( 43920 93520 ) S ;
 - Mux3x1/U15 OR3X1 + PLACED ( 39120 87760 ) S ;
 - Mux3x1/U19 OR3X1 + PLACED ( 33040 84880 ) FN ;
 - Mux3x1/PLACE_HFSINV_197_270 INVX0 + PLACED ( 65040 84880 ) FN ;
 - Mux3x1/PLACE_HFSINV_259_268 INVX0 + PLACED ( 65040 102160 ) FN ;
 - Mux3x1/U18 NOR2X0 + PLACED ( 25040 56080 ) FN ;
 - Mux3x1/U20 NOR2X0 + PLACED ( 17040 56080 ) N ;
 - PLACE_optlc_1693 TIEL + PLACED ( 186960 202960 ) FS ;
 - U0_REG_FILE/PLACE_HFSINV_920_39 INVX0 + PLACED ( 34320 87760 ) FS ;
 - PLACE_optlc_1695 TIEL + PLACED ( 143440 246160 ) N ;
 - U0_REG_FILE/PLACE_HFSINV_740_41 INVX0 + PLACED ( 51600 70480 ) S ;
 - PLACE_optlc_1697 TIEL + PLACED ( 130640 44560 ) N ;
 - U0_REG_FILE/U57 AO22X1 + PLACED ( 84880 96400 ) FN ;
 - U0_REG_FILE/U60 AO22X1 + PLACED ( 79120 76240 ) S ;
 - U0_REG_FILE/U66 AO22X1 + PLACED ( 103760 58960 ) FS ;
 - U0_REG_FILE/U67 AO22X1 + PLACED ( 92880 56080 ) FN ;
 - U0_REG_FILE/U68 AO22X1 + PLACED ( 99280 56080 ) FN ;
 - U0_REG_FILE/U69 AO22X1 + PLACED ( 97680 67600 ) N ;
 - U0_REG_FILE/U71 AO22X1 + PLACED ( 87760 56080 ) FN ;
 - U0_REG_FILE/U72 AO22X1 + PLACED ( 89680 61840 ) FN ;
 - U0_REG_FILE/U74 AO22X1 + PLACED ( 58640 76240 ) FS ;
 - U0_REG_FILE/U75 AO22X1 + PLACED ( 41680 64720 ) S ;
 - U0_REG_FILE/U76 AO22X1 + PLACED ( 42960 76240 ) FS ;
 - U0_REG_FILE/U77 AO22X1 + PLACED ( 48400 73360 ) N ;
 - U0_REG_FILE/U78 AO22X1 + PLACED ( 55120 70480 ) FS ;
 - U0_REG_FILE/U80 AO22X1 + PLACED ( 53200 76240 ) FS ;
 - U0_REG_FILE/U81 AO22X1 + PLACED ( 25360 70480 ) S ;
 - U0_REG_FILE/U83 AO22X1 + PLACED ( 28240 84880 ) FN ;
 - U0_REG_FILE/U84 AO22X1 + PLACED ( 26320 82000 ) S ;
 - U0_REG_FILE/U85 AO22X1 + PLACED ( 21520 76240 ) S ;
 - U0_REG_FILE/U89 AO22X1 + PLACED ( 32400 76240 ) S ;
 - U0_REG_FILE/U91 AO22X1 + PLACED ( 30800 70480 ) S ;
 - U0_REG_FILE/U92 AO22X1 + PLACED ( 31120 79120 ) FN ;
 - U0_REG_FILE/U93 AO22X1 + PLACED ( 27280 73360 ) FN ;
 - U0_REG_FILE/U95 AO22X1 + PLACED ( 26640 105040 ) S ;
 - U0_REG_FILE/U96 AO22X1 + PLACED ( 31440 107920 ) FN ;
 - U0_REG_FILE/U100 AO22X1 + PLACED ( 26640 110800 ) S ;
 - U0_REG_FILE/U101 AO22X1 + PLACED ( 26320 119440 ) FN ;
 - U0_REG_FILE/U102 AO22X1 + PLACED ( 26640 116560 ) S ;
 - U0_REG_FILE/U103 AO22X1 + PLACED ( 32080 125200 ) N ;
 - U0_REG_FILE/U115 AO22X1 + PLACED ( 26960 151120 ) S ;
 - U0_REG_FILE/U116 AO22X1 + PLACED ( 35920 136720 ) FN ;
 - U0_REG_FILE/U117 AO22X1 + PLACED ( 26960 142480 ) FN ;
 - U0_REG_FILE/U118 AO22X1 + PLACED ( 30480 136720 ) N ;
 - U0_REG_FILE/U119 AO22X1 + PLACED ( 25360 136720 ) FN ;
 - U0_REG_FILE/U120 AO22X1 + PLACED ( 25360 145360 ) S ;
 - U0_REG_FILE/U123 AO22X1 + PLACED ( 60560 177040 ) FN ;
 - U0_REG_FILE/U127 AO22X1 + PLACED ( 57040 179920 ) S ;
 - U0_REG_FILE/U128 AO22X1 + PLACED ( 55440 177040 ) FN ;
 - U0_REG_FILE/U129 AO22X1 + PLACED ( 64400 179920 ) FS ;
 - U0_REG_FILE/U130 AO22X1 + PLACED ( 65360 177040 ) N ;
 - U0_REG_FILE/U131 AO22X1 + PLACED ( 56400 159760 ) FN ;
 - U0_REG_FILE/U132 AO22X1 + PLACED ( 51600 156880 ) S ;
 - U0_REG_FILE/U135 AO22X1 + PLACED ( 51920 139600 ) S ;
 - U0_REG_FILE/U136 AO22X1 + PLACED ( 53840 145360 ) FS ;
 - U0_REG_FILE/U137 AO22X1 + PLACED ( 62800 139600 ) S ;
 - U0_REG_FILE/U138 AO22X1 + PLACED ( 57360 139600 ) S ;
 - U0_REG_FILE/U139 AO22X1 + PLACED ( 91280 177040 ) FN ;
 - U0_REG_FILE/U140 AO22X1 + PLACED ( 86160 177040 ) FN ;
 - U0_REG_FILE/U141 AO22X1 + PLACED ( 90320 174160 ) S ;
 - U0_REG_FILE/U142 AO22X1 + PLACED ( 81040 177040 ) FN ;
 - U0_REG_FILE/U147 AO22X1 + PLACED ( 122960 156880 ) FS ;
 - U0_REG_FILE/U148 AO22X1 + PLACED ( 119760 145360 ) FS ;
 - U0_REG_FILE/U149 AO22X1 + PLACED ( 117520 151120 ) FS ;
 - U0_REG_FILE/U150 AO22X1 + PLACED ( 116240 159760 ) N ;
 - U0_REG_FILE/U153 AO22X1 + PLACED ( 114640 145360 ) FS ;
 - U0_REG_FILE/U154 AO22X1 + PLACED ( 115280 154000 ) N ;
 - U0_REG_FILE/U156 AO22X1 + PLACED ( 110160 154000 ) N ;
 - U0_REG_FILE/U157 AO22X1 + PLACED ( 105360 159760 ) N ;
 - U0_REG_FILE/U158 AO22X1 + PLACED ( 100240 159760 ) FN ;
 - U0_REG_FILE/U159 AO22X1 + PLACED ( 110800 159760 ) N ;
 - U0_REG_FILE/U160 AO22X1 + PLACED ( 89040 142480 ) FN ;
 - U0_REG_FILE/U165 AO22X1 + PLACED ( 109840 125200 ) N ;
 - U0_REG_FILE/U166 AO22X1 + PLACED ( 115600 125200 ) FN ;
 - U0_REG_FILE/U167 AO22X1 + PLACED ( 120080 119440 ) N ;
 - U0_REG_FILE/U168 AO22X1 + PLACED ( 114640 119440 ) N ;
 - U0_REG_FILE/U169 AO22X1 + PLACED ( 109520 119440 ) N ;
 - U0_REG_FILE/U170 AO22X1 + PLACED ( 109520 116560 ) FS ;
 - U0_REG_FILE/U176 AO22X1 + PLACED ( 134160 116560 ) S ;
 - U0_REG_FILE/U178 AO22X1 + PLACED ( 138640 133840 ) S ;
 - U0_REG_FILE/U179 AO22X1 + PLACED ( 144720 130960 ) N ;
 - U0_REG_FILE/U180 AO22X1 + PLACED ( 136720 125200 ) FN ;
 - U0_REG_FILE/U181 AO22X1 + PLACED ( 141200 125200 ) N ;
 - U0_REG_FILE/U182 AO22X1 + PLACED ( 146320 122320 ) FS ;
 - U0_REG_FILE/U7 MUX21X1 + PLACED ( 79440 99280 ) S ;
 - U0_REG_FILE/U10 MUX21X1 + PLACED ( 89040 82000 ) FS ;
 - U0_REG_FILE/U18 MUX21X1 + PLACED ( 23440 165520 ) FN ;
 - U0_REG_FILE/U23 MUX21X1 + PLACED ( 15120 165520 ) FN ;
 - U0_REG_FILE/U25 MUX21X1 + PLACED ( 40720 165520 ) FN ;
 - U0_REG_FILE/U26 MUX21X1 + PLACED ( 48400 179920 ) S ;
 - U0_REG_FILE/U29 MUX21X1 + PLACED ( 109840 145360 ) FS ;
 - U0_REG_FILE/U30 MUX21X1 + PLACED ( 104080 116560 ) FS ;
 - U0_REG_FILE/U31 MUX21X1 + PLACED ( 100880 99280 ) FS ;
 - U0_REG_FILE/U33 MUX21X1 + PLACED ( 44240 179920 ) FS ;
 - U0_REG_FILE/U34 MUX21X1 + PLACED ( 51280 177040 ) FN ;
 - U0_REG_FILE/U37 MUX21X1 + PLACED ( 128080 156880 ) S ;
 - U0_REG_FILE/U38 MUX21X1 + PLACED ( 104720 145360 ) FS ;
 - U0_REG_FILE/U39 MUX21X1 + PLACED ( 106640 99280 ) FS ;
 - U0_REG_FILE/U40 AND2X1 + PLACED ( 95440 174160 ) S ;
 - U0_REG_FILE/U45 AND2X1 + PLACED ( 69200 162640 ) S ;
 - PLACE_optlc_1699 TIEL + PLACED ( 12880 18640 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_123_57 NBUFFX2 + PLACED ( 101200 182800 ) N ;
 - U0_REG_FILE/U65 AO22X1 + PLACED ( 100240 93520 ) S ;
 - U0_REG_FILE/U70 AO22X1 + PLACED ( 108240 87760 ) S ;
 - U0_REG_FILE/U73 AO22X1 + PLACED ( 121360 61840 ) N ;
 - U0_REG_FILE/U79 AO22X1 + PLACED ( 116560 61840 ) N ;
 - U0_REG_FILE/U82 AO22X1 + PLACED ( 122000 70480 ) FS ;
 - U0_REG_FILE/U86 AO22X1 + PLACED ( 117200 70480 ) FS ;
 - U0_REG_FILE/U87 AO22X1 + PLACED ( 92240 67600 ) N ;
 - U0_REG_FILE/U90 AO22X1 + PLACED ( 72720 84880 ) FN ;
 - U0_REG_FILE/U94 MUX21X1 + PLACED ( 67920 84880 ) FN ;
 - U0_REG_FILE/U97 AO22X1 + PLACED ( 85200 174160 ) S ;
 - PLACE_HFSBUF_224_269 NBUFFX2 + PLACED ( 68240 102160 ) N ;
 - U0_REG_FILE/U112 AO22X1 + PLACED ( 108560 56080 ) N ;
 - U0_REG_FILE/U113 AO22X1 + PLACED ( 120720 67600 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_632_212 NBUFFX2 + PLACED ( 65040 116560 ) FS ;
 - U0_REG_FILE/U125 AO22X1 + PLACED ( 95760 139600 ) S ;
 - U0_REG_FILE/U126 AO22X1 + PLACED ( 99280 145360 ) S ;
 - U0_REG_FILE/U133 AO22X1 + PLACED ( 37200 151120 ) FS ;
 - U0_REG_FILE/U134 AO22X1 + PLACED ( 103440 84880 ) FN ;
 - U0_REG_FILE/U152 AO22X1 + PLACED ( 42640 84880 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_107_51 NBUFFX2 + PLACED ( 95760 116560 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_287_52 NBUFFX2 + PLACED ( 102480 107920 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_127_53 NBUFFX2 + PLACED ( 118160 171280 ) N ;
 - PLACE_optlc_1701 TIEL + PLACED ( 157840 208720 ) FS ;
 - U0_REG_FILE/U192 AO22X1 + PLACED ( 106320 93520 ) S ;
 - PLACE_HFSBUF_383_271 NBUFFX2 + PLACED ( 77200 87760 ) FS ;
 - U0_UART/U0_RX/PLACE_HFSBUF_85_258 NBUFFX2 + PLACED ( 29520 90640 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_78_226 NBUFFX2 + PLACED ( 65680 145360 ) FS ;
 - PLACE_optlc_1703 TIEL + PLACED ( 67280 79120 ) N ;
 - PLACE_optlc_1705 TIEL + PLACED ( 131600 93520 ) FS ;
 - U0_REG_FILE/U228 AND2X1 + PLACED ( 75920 145360 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_201_60 NBUFFX2 + PLACED ( 122960 96400 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_71_61 NBUFFX2 + PLACED ( 128720 47440 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_520_62 NBUFFX2 + PLACED ( 71760 47440 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_578_63 NBUFFX2 + PLACED ( 63440 50320 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_647_64 NBUFFX2 + PLACED ( 68560 47440 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_795_65 NBUFFX2 + PLACED ( 125200 47440 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_2663_66 NBUFFX2 + PLACED ( 174480 136720 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_2590_67 NBUFFX2 + PLACED ( 165840 119440 ) N ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/PLACE_HFSBUF_2898_68 NBUFFX2 + PLACED ( 219920 107920 ) N ;
 - PLACE_HFSBUF_2817_69 NBUFFX2 + PLACED ( 208080 113680 ) N ;
 - U0_ALU/PLACE_HFSBUF_2763_70 NBUFFX2 + PLACED ( 190800 116560 ) S ;
 - U0_ALU/PLACE_HFSBUF_2533_71 NBUFFX2 + PLACED ( 165520 116560 ) FS ;
 - PLACE_HFSBUF_3159_72 NBUFFX2 + PLACED ( 138320 119440 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3892_74 NBUFFX2 + PLACED ( 183440 185680 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_162_55 NBUFFX2 + PLACED ( 109520 179920 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_105_56 NBUFFX2 + PLACED ( 77200 185680 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_105_58 NBUFFX2 + PLACED ( 114640 148240 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3949_75 NBUFFX2 + PLACED ( 198160 177040 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3777_76 NBUFFX2 + PLACED ( 154640 174160 ) FS ;
 - U0_REG_FILE/U261 AND2X1 + PLACED ( 127760 136720 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3726_77 NBUFFX2 + PLACED ( 155920 182800 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_4144_78 NBUFFX2 + PLACED ( 159120 171280 ) N ;
 - U0_REG_FILE/U267 AO22X1 + PLACED ( 28240 165520 ) N ;
 - U0_REG_FILE/U268 AO22X1 + PLACED ( 29520 185680 ) S ;
 - U0_REG_FILE/U269 AO22X1 + PLACED ( 26640 171280 ) FN ;
 - U0_REG_FILE/U270 AO22X1 + PLACED ( 39440 179920 ) S ;
 - U0_REG_FILE/U271 AO22X1 + PLACED ( 24400 185680 ) S ;
 - U0_REG_FILE/U272 AO22X1 + PLACED ( 25040 174160 ) S ;
 - U0_REG_FILE/U273 AO22X1 + PLACED ( 106320 82000 ) S ;
 - U0_REG_FILE/U275 AO22X1 + PLACED ( 101520 76240 ) S ;
 - U0_REG_FILE/U276 AO22X1 + PLACED ( 113360 87760 ) FS ;
 - U0_REG_FILE/U278 AO22X1 + PLACED ( 100880 82000 ) S ;
 - U0_REG_FILE/U280 AO221X1 + PLACED ( 63120 159760 ) N ;
 - U0_REG_FILE/U282 AO221X1 + PLACED ( 103440 133840 ) S ;
 - U0_REG_FILE/U283 AO221X1 + PLACED ( 37840 102160 ) N ;
 - U0_REG_FILE/U284 AO221X1 + PLACED ( 95760 90640 ) N ;
 - U0_REG_FILE/U285 AO22X1 + PLACED ( 95120 99280 ) FS ;
 - U0_REG_FILE/U286 AO221X1 + PLACED ( 95120 119440 ) N ;
 - U0_REG_FILE/U288 AO221X1 + PLACED ( 57360 154000 ) N ;
 - U0_REG_FILE/U289 AO221X1 + PLACED ( 103440 130960 ) FN ;
 - U0_REG_FILE/U290 AO22X1 + PLACED ( 51280 99280 ) FS ;
 - U0_REG_FILE/U291 AO221X1 + PLACED ( 56720 102160 ) N ;
 - U0_REG_FILE/U292 AO221X1 + PLACED ( 102160 90640 ) N ;
 - U0_REG_FILE/U293 AO22X1 + PLACED ( 89360 102160 ) N ;
 - U0_REG_FILE/U294 AO221X1 + PLACED ( 90640 130960 ) N ;
 - U0_REG_FILE/U295 AO22X1 + PLACED ( 34000 156880 ) FS ;
 - U0_REG_FILE/U296 AO221X1 + PLACED ( 49680 151120 ) S ;
 - U0_REG_FILE/U297 AO221X1 + PLACED ( 96720 133840 ) S ;
 - U0_REG_FILE/U298 AO22X1 + PLACED ( 37520 84880 ) FN ;
 - U0_REG_FILE/U299 AO221X1 + PLACED ( 32400 96400 ) N ;
 - U0_REG_FILE/U300 AO221X1 + PLACED ( 94800 82000 ) FS ;
 - U0_REG_FILE/U301 AO22X1 + PLACED ( 83920 102160 ) N ;
 - U0_REG_FILE/U302 AO221X1 + PLACED ( 84560 130960 ) N ;
 - U0_REG_FILE/U303 AO221X1 + PLACED ( 48720 148240 ) N ;
 - U0_REG_FILE/U305 AO221X1 + PLACED ( 103440 125200 ) FN ;
 - U0_REG_FILE/U306 AO22X1 + PLACED ( 33040 90640 ) FN ;
 - U0_REG_FILE/U307 AO221X1 + PLACED ( 38160 96400 ) N ;
 - U0_REG_FILE/U308 AO221X1 + PLACED ( 98320 84880 ) N ;
 - U0_REG_FILE/U309 AO22X1 + PLACED ( 90000 99280 ) FS ;
 - U0_REG_FILE/U310 AO221X1 + PLACED ( 91280 128080 ) FS ;
 - U0_REG_FILE/U312 AO221X1 + PLACED ( 59920 145360 ) FS ;
 - U0_REG_FILE/U313 AO221X1 + PLACED ( 97040 125200 ) FN ;
 - U0_REG_FILE/U314 AO22X1 + PLACED ( 37520 76240 ) S ;
 - U0_REG_FILE/U315 AO221X1 + PLACED ( 32080 102160 ) N ;
 - U0_REG_FILE/U316 AO221X1 + PLACED ( 92880 84880 ) N ;
 - U0_REG_FILE/U317 AO22X1 + PLACED ( 85840 107920 ) N ;
 - U0_REG_FILE/U318 AO221X1 + PLACED ( 85200 128080 ) FS ;
 - U0_REG_FILE/U319 AO22X1 + PLACED ( 32080 151120 ) FS ;
 - U0_REG_FILE/U320 AO221X1 + PLACED ( 56080 148240 ) N ;
 - U0_REG_FILE/U321 AO221X1 + PLACED ( 97040 130960 ) FN ;
 - U0_REG_FILE/U323 AO221X1 + PLACED ( 43920 102160 ) N ;
 - U0_REG_FILE/U324 AO221X1 + PLACED ( 89680 87760 ) FS ;
 - U0_REG_FILE/U325 AO22X1 + PLACED ( 81040 107920 ) FN ;
 - U0_REG_FILE/U326 AO221X1 + PLACED ( 89680 122320 ) FS ;
 - U0_REG_FILE/U328 AO221X1 + PLACED ( 64080 154000 ) N ;
 - U0_REG_FILE/U329 AO22X1 + PLACED ( 101520 139600 ) FS ;
 - U0_REG_FILE/U330 AO221X1 + PLACED ( 101200 119440 ) N ;
 - U0_REG_FILE/U331 AO22X1 + PLACED ( 38480 93520 ) FS ;
 - U0_REG_FILE/U332 AO221X1 + PLACED ( 60560 107920 ) N ;
 - U0_REG_FILE/U333 AO22X1 + PLACED ( 112400 76240 ) S ;
 - U0_REG_FILE/U334 AO221X1 + PLACED ( 86800 84880 ) FN ;
 - U0_REG_FILE/U335 AO22X1 + PLACED ( 85520 113680 ) N ;
 - U0_REG_FILE/U336 AO221X1 + PLACED ( 88720 119440 ) N ;
 - U0_REG_FILE/U338 AO221X1 + PLACED ( 62480 151120 ) S ;
 - U0_REG_FILE/U339 AO22X1 + PLACED ( 99600 151120 ) S ;
 - U0_REG_FILE/U340 AO221X1 + PLACED ( 98320 116560 ) S ;
 - U0_REG_FILE/U341 AO22X1 + PLACED ( 50320 102160 ) N ;
 - U0_REG_FILE/U342 AO221X1 + PLACED ( 60880 110800 ) FS ;
 - U0_REG_FILE/U343 AO221X1 + PLACED ( 93200 93520 ) FS ;
 - U0_REG_FILE/U344 AO22X1 + PLACED ( 90960 107920 ) N ;
 - U0_REG_FILE/U345 AO221X1 + PLACED ( 90960 113680 ) N ;
 - U0_REG_FILE/U370 AO22X1 + PLACED ( 112400 90640 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3431_79 NBUFFX2 + PLACED ( 193680 254800 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3494_80 NBUFFX2 + PLACED ( 170320 254800 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3274_81 NBUFFX2 + PLACED ( 148560 240400 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_110_245 NBUFFX2 + PLACED ( 143440 145360 ) S ;
 - U0_REG_FILE/U174 AND2X1 + PLACED ( 77200 156880 ) FS ;
 - PLACE_optlc_1706 TIEL + PLACED ( 47120 139600 ) FS ;
 - U0_REG_FILE/RdData_Valid_reg SDFFARX1 + PLACED ( 127440 105040 ) FS ;
 - U0_REG_FILE/RdData_reg\[7\] SDFFARX1 + PLACED ( 144400 142480 ) N ;
 - U0_REG_FILE/RdData_reg\[6\] SDFFARX1 + PLACED ( 150160 116560 ) FS ;
 - U0_REG_FILE/RdData_reg\[5\] SDFFARX1 + PLACED ( 152400 122320 ) FS ;
 - U0_REG_FILE/RdData_reg\[4\] SDFFARX1 + PLACED ( 140880 113680 ) N ;
 - U0_REG_FILE/RdData_reg\[3\] SDFFARX1 + PLACED ( 151760 130960 ) N ;
 - U0_REG_FILE/RdData_reg\[2\] SDFFARX1 + PLACED ( 150480 136720 ) N ;
 - U0_REG_FILE/RdData_reg\[1\] SDFFARX1 + PLACED ( 146640 128080 ) FS ;
 - U0_REG_FILE/RdData_reg\[0\] SDFFARX1 + PLACED ( 141840 107920 ) N ;
 - U0_REG_FILE/regfile_reg\[15\]\[7\] SDFFARX1 + PLACED ( 112400 102160 ) N ;
 - U0_REG_FILE/regfile_reg\[15\]\[6\] SDFFARX1 + PLACED ( 95440 105040 ) S ;
 - U0_REG_FILE/regfile_reg\[15\]\[5\] SDFFARX1 + PLACED ( 111440 105040 ) S ;
 - U0_REG_FILE/regfile_reg\[15\]\[4\] SDFFARX1 + PLACED ( 115280 116560 ) S ;
 - U0_REG_FILE/regfile_reg\[15\]\[3\] SDFFARX1 + PLACED ( 112400 110800 ) S ;
 - U0_REG_FILE/regfile_reg\[15\]\[2\] SDFFARX1 + PLACED ( 129360 130960 ) FN ;
 - U0_REG_FILE/regfile_reg\[15\]\[1\] SDFFARX1 + PLACED ( 121680 125200 ) FN ;
 - U0_REG_FILE/regfile_reg\[15\]\[0\] SDFFARX1 + PLACED ( 111440 130960 ) FN ;
 - U0_REG_FILE/regfile_reg\[14\]\[7\] SDFFARX1 + PLACED ( 97040 110800 ) S ;
 - U0_REG_FILE/regfile_reg\[14\]\[6\] SDFFARX1 + PLACED ( 111440 133840 ) S ;
 - U0_REG_FILE/regfile_reg\[13\]\[7\] SDFFARX1 + PLACED ( 122320 159760 ) N ;
 - U0_REG_FILE/regfile_reg\[13\]\[6\] SDFFARX1 + PLACED ( 125840 139600 ) S ;
 - U0_REG_FILE/regfile_reg\[13\]\[5\] SDFFARX1 + PLACED ( 123600 151120 ) FS ;
 - U0_REG_FILE/regfile_reg\[13\]\[4\] SDFFARX1 + PLACED ( 108240 139600 ) S ;
 - U0_REG_FILE/regfile_reg\[13\]\[3\] SDFFARX1 + PLACED ( 118480 165520 ) N ;
 - U0_REG_FILE/regfile_reg\[13\]\[2\] SDFFARX1 + PLACED ( 140560 151120 ) S ;
 - U0_REG_FILE/regfile_reg\[13\]\[1\] SDFFARX1 + PLACED ( 128080 145360 ) FS ;
 - U0_REG_FILE/regfile_reg\[13\]\[0\] SDFFARX1 + PLACED ( 134800 156880 ) S ;
 - U0_REG_FILE/regfile_reg\[12\]\[5\] SDFFARX1 + PLACED ( 74320 202960 ) FS ;
 - U0_REG_FILE/regfile_reg\[12\]\[4\] SDFFARX1 + PLACED ( 63440 130960 ) N ;
 - U0_REG_FILE/regfile_reg\[11\]\[7\] SDFFARX1 + PLACED ( 54800 125200 ) N ;
 - U0_REG_FILE/regfile_reg\[11\]\[6\] SDFFARX1 + PLACED ( 60880 136720 ) N ;
 - U0_REG_FILE/regfile_reg\[11\]\[5\] SDFFARX1 + PLACED ( 42640 133840 ) FS ;
 - U0_REG_FILE/regfile_reg\[11\]\[4\] SDFFARX1 + PLACED ( 47120 130960 ) N ;
 - U0_REG_FILE/regfile_reg\[11\]\[3\] SDFFARX1 + PLACED ( 35600 142480 ) N ;
 - U0_REG_FILE/regfile_reg\[11\]\[2\] SDFFARX1 + PLACED ( 39440 159760 ) N ;
 - U0_REG_FILE/regfile_reg\[11\]\[1\] SDFFARX1 + PLACED ( 48080 165520 ) N ;
 - U0_REG_FILE/regfile_reg\[11\]\[0\] SDFFARX1 + PLACED ( 50640 171280 ) N ;
 - U0_REG_FILE/regfile_reg\[10\]\[3\] SDFFARX1 + PLACED ( 35920 185680 ) FS ;
 - U0_REG_FILE/regfile_reg\[10\]\[2\] SDFFARX1 + PLACED ( 37520 174160 ) FS ;
 - U0_REG_FILE/regfile_reg\[9\]\[7\] SDFFARX1 + PLACED ( 11600 156880 ) FS ;
 - U0_REG_FILE/regfile_reg\[9\]\[6\] SDFFARX1 + PLACED ( 10320 162640 ) FS ;
 - U0_REG_FILE/regfile_reg\[9\]\[5\] SDFFARX1 + PLACED ( 10960 148240 ) N ;
 - U0_REG_FILE/regfile_reg\[9\]\[4\] SDFFARX1 + PLACED ( 10960 133840 ) FS ;
 - U0_REG_FILE/regfile_reg\[9\]\[3\] SDFFARX1 + PLACED ( 10960 139600 ) FS ;
 - U0_REG_FILE/regfile_reg\[9\]\[2\] SDFFARX1 + PLACED ( 10960 142480 ) N ;
 - U0_REG_FILE/regfile_reg\[9\]\[1\] SDFFARX1 + PLACED ( 26320 130960 ) FN ;
 - U0_REG_FILE/regfile_reg\[9\]\[0\] SDFFARX1 + PLACED ( 11920 154000 ) N ;
 - U0_REG_FILE/regfile_reg\[8\]\[7\] SDFFARX1 + PLACED ( 11280 168400 ) FS ;
 - U0_REG_FILE/regfile_reg\[8\]\[6\] SDFFARX1 + PLACED ( 10640 179920 ) FS ;
 - U0_REG_FILE/regfile_reg\[8\]\[5\] SDFFARX1 + PLACED ( 10960 174160 ) FS ;
 - U0_REG_FILE/regfile_reg\[8\]\[4\] SDFFARX1 + PLACED ( 10320 185680 ) FS ;
 - U0_REG_FILE/regfile_reg\[8\]\[3\] SDFFARX1 + PLACED ( 19920 188560 ) N ;
 - U0_REG_FILE/regfile_reg\[8\]\[2\] SDFFARX1 + PLACED ( 25360 179920 ) FS ;
 - U0_REG_FILE/regfile_reg\[8\]\[1\] SDFFARX1 + PLACED ( 35280 188560 ) FN ;
 - U0_REG_FILE/regfile_reg\[8\]\[0\] SDFFARX1 + PLACED ( 33360 168400 ) S ;
 - U0_REG_FILE/regfile_reg\[7\]\[7\] SDFFARX1 + PLACED ( 50000 122320 ) FS ;
 - U0_REG_FILE/regfile_reg\[7\]\[6\] SDFFARX1 + PLACED ( 49360 116560 ) FS ;
 - U0_REG_FILE/regfile_reg\[7\]\[5\] SDFFARX1 + PLACED ( 32720 122320 ) FS ;
 - U0_REG_FILE/regfile_reg\[7\]\[4\] SDFFARX1 + PLACED ( 11280 119440 ) N ;
 - U0_REG_FILE/regfile_reg\[7\]\[3\] SDFFARX1 + PLACED ( 10960 125200 ) N ;
 - U0_REG_FILE/regfile_reg\[7\]\[2\] SDFFARX1 + PLACED ( 11600 110800 ) FS ;
 - U0_REG_FILE/regfile_reg\[7\]\[1\] SDFFARX1 + PLACED ( 38800 125200 ) N ;
 - U0_REG_FILE/regfile_reg\[7\]\[0\] SDFFARX1 + PLACED ( 10640 128080 ) FS ;
 - U0_REG_FILE/regfile_reg\[6\]\[7\] SDFFARX1 + PLACED ( 11600 113680 ) N ;
 - U0_REG_FILE/regfile_reg\[6\]\[6\] SDFFARX1 + PLACED ( 11600 105040 ) FS ;
 - U0_REG_FILE/regfile_reg\[6\]\[5\] SDFFARX1 + PLACED ( 45200 90640 ) FN ;
 - U0_REG_FILE/regfile_reg\[6\]\[4\] SDFFARX1 + PLACED ( 10960 70480 ) FS ;
 - U0_REG_FILE/regfile_reg\[6\]\[3\] SDFFARX1 + PLACED ( 27280 64720 ) FS ;
 - U0_REG_FILE/regfile_reg\[6\]\[2\] SDFFARX1 + PLACED ( 27280 56080 ) FN ;
 - U0_REG_FILE/regfile_reg\[6\]\[1\] SDFFARX1 + PLACED ( 48400 79120 ) FN ;
 - U0_REG_FILE/regfile_reg\[6\]\[0\] SDFFARX1 + PLACED ( 28240 58960 ) FS ;
 - U0_REG_FILE/regfile_reg\[5\]\[7\] SDFFARX1 + PLACED ( 44240 107920 ) FN ;
 - U0_REG_FILE/regfile_reg\[5\]\[6\] SDFFARX1 + PLACED ( 11600 96400 ) N ;
 - U0_REG_FILE/regfile_reg\[5\]\[5\] SDFFARX1 + PLACED ( 11600 99280 ) FS ;
 - U0_REG_FILE/regfile_reg\[5\]\[4\] SDFFARX1 + PLACED ( 11600 64720 ) FS ;
 - U0_REG_FILE/regfile_reg\[5\]\[3\] SDFFARX1 + PLACED ( 11280 79120 ) N ;
 - U0_REG_FILE/regfile_reg\[5\]\[2\] SDFFARX1 + PLACED ( 13200 84880 ) N ;
 - U0_REG_FILE/regfile_reg\[5\]\[1\] SDFFARX1 + PLACED ( 33040 110800 ) FS ;
 - U0_REG_FILE/regfile_reg\[5\]\[0\] SDFFARX1 + PLACED ( 13840 61840 ) N ;
 - U0_REG_FILE/regfile_reg\[4\]\[7\] SDFFARX1 + PLACED ( 47440 50320 ) FN ;
 - U0_REG_FILE/regfile_reg\[4\]\[6\] SDFFARX1 + PLACED ( 50000 93520 ) S ;
 - U0_REG_FILE/regfile_reg\[4\]\[5\] SDFFARX1 + PLACED ( 55760 61840 ) FN ;
 - U0_REG_FILE/regfile_reg\[4\]\[4\] SDFFARX1 + PLACED ( 41360 61840 ) FN ;
 - U0_REG_FILE/regfile_reg\[4\]\[3\] SDFFARX1 + PLACED ( 35600 70480 ) S ;
 - U0_REG_FILE/regfile_reg\[4\]\[2\] SDFFARX1 + PLACED ( 42960 56080 ) FN ;
 - U0_REG_FILE/regfile_reg\[4\]\[1\] SDFFARX1 + PLACED ( 48080 67600 ) N ;
 - U0_REG_FILE/regfile_reg\[4\]\[0\] SDFFARX1 + PLACED ( 58640 56080 ) FN ;
 - U0_REG_FILE/regfile_reg\[3\]\[7\] SDFFARX1 + PLACED ( 75280 53200 ) FS ;
 - U0_REG_FILE/regfile_reg\[3\]\[6\] SDFFARX1 + PLACED ( 73360 56080 ) N ;
 - U0_REG_FILE/regfile_reg\[3\]\[5\] SDFFASX1 + PLACED ( 77840 73360 ) N ;
 - U0_REG_FILE/regfile_reg\[3\]\[4\] SDFFARX1 + PLACED ( 94800 61840 ) FN ;
 - U0_REG_FILE/regfile_reg\[3\]\[3\] SDFFARX1 + PLACED ( 88720 47440 ) FS ;
 - U0_REG_FILE/regfile_reg\[3\]\[2\] SDFFARX1 + PLACED ( 90960 53200 ) FS ;
 - U0_REG_FILE/regfile_reg\[3\]\[1\] SDFFARX1 + PLACED ( 102800 47440 ) S ;
 - U0_REG_FILE/regfile_reg\[3\]\[0\] SDFFARX1 + PLACED ( 70160 61840 ) N ;
 - U0_REG_FILE/regfile_reg\[2\]\[7\] SDFFASX1 + PLACED ( 65360 96400 ) FN ;
 - U0_REG_FILE/regfile_reg\[2\]\[6\] SDFFARX1 + PLACED ( 60560 90640 ) N ;
 - U0_REG_FILE/regfile_reg\[2\]\[5\] SDFFARX1 + PLACED ( 66640 82000 ) S ;
 - U0_REG_FILE/regfile_reg\[2\]\[4\] SDFFARX1 + PLACED ( 61200 70480 ) FS ;
 - U0_REG_FILE/regfile_reg\[2\]\[3\] SDFFARX1 + PLACED ( 64080 76240 ) S ;
 - U0_REG_FILE/regfile_reg\[2\]\[2\] SDFFARX1 + PLACED ( 76880 67600 ) N ;
 - U0_REG_FILE/regfile_reg\[2\]\[1\] SDFFARX1 + PLACED ( 85520 76240 ) S ;
 - U0_REG_FILE/regfile_reg\[1\]\[7\] SDFFARX1 + PLACED ( 127760 73360 ) N ;
 - U0_REG_FILE/regfile_reg\[1\]\[6\] SDFFARX1 + PLACED ( 126800 67600 ) N ;
 - U0_REG_FILE/regfile_reg\[1\]\[5\] SDFFARX1 + PLACED ( 130320 87760 ) FS ;
 - U0_REG_FILE/regfile_reg\[1\]\[4\] SDFFARX1 + PLACED ( 129040 58960 ) FS ;
 - U0_REG_FILE/regfile_reg\[1\]\[3\] SDFFARX1 + PLACED ( 114000 58960 ) FS ;
 - U0_REG_FILE/regfile_reg\[1\]\[2\] SDFFARX2 + PLACED ( 107920 41680 ) FS ;
 - U0_REG_FILE/regfile_reg\[1\]\[1\] SDFFARX1 + PLACED ( 122640 53200 ) S ;
 - U0_REG_FILE/regfile_reg\[0\]\[7\] SDFFARX1 + PLACED ( 130640 96400 ) N ;
 - U0_REG_FILE/regfile_reg\[0\]\[6\] SDFFARX1 + PLACED ( 118480 76240 ) S ;
 - U0_REG_FILE/regfile_reg\[0\]\[5\] SDFFARX1 + PLACED ( 135440 76240 ) FS ;
 - U0_REG_FILE/regfile_reg\[0\]\[4\] SDFFARX1 + PLACED ( 97040 70480 ) FS ;
 - U0_REG_FILE/regfile_reg\[0\]\[3\] SDFFARX1 + PLACED ( 127760 61840 ) N ;
 - U0_REG_FILE/regfile_reg\[0\]\[2\] SDFFARX1 + PLACED ( 104400 67600 ) N ;
 - U0_REG_FILE/regfile_reg\[0\]\[1\] SDFFARX1 + PLACED ( 128080 90640 ) N ;
 - U0_REG_FILE/regfile_reg\[0\]\[0\] SDFFARX1 + PLACED ( 128080 99280 ) FS ;
 - U0_REG_FILE/regfile_reg\[1\]\[0\] SDFFARX1 + PLACED ( 106640 53200 ) FS ;
 - U0_REG_FILE/regfile_reg\[14\]\[5\] SDFFARX1 + PLACED ( 82960 156880 ) FS ;
 - U0_REG_FILE/regfile_reg\[12\]\[7\] SDFFARX1 + PLACED ( 83920 168400 ) FS ;
 - U0_REG_FILE/regfile_reg\[12\]\[6\] SDFFARX1 + PLACED ( 79120 136720 ) N ;
 - U0_REG_FILE/regfile_reg\[14\]\[1\] SDFFARX1 + PLACED ( 102800 168400 ) S ;
 - U0_REG_FILE/regfile_reg\[14\]\[0\] SDFFARX1 + PLACED ( 102160 165520 ) FN ;
 - U0_REG_FILE/regfile_reg\[12\]\[1\] SDFFARX1 + PLACED ( 80400 191440 ) FS ;
 - U0_REG_FILE/regfile_reg\[12\]\[0\] SDFFARX1 + PLACED ( 82960 188560 ) N ;
 - U0_REG_FILE/regfile_reg\[14\]\[2\] SDFFARX1 + PLACED ( 85520 162640 ) FS ;
 - U0_REG_FILE/regfile_reg\[12\]\[2\] SDFFARX1 + PLACED ( 86160 182800 ) N ;
 - U0_REG_FILE/regfile_reg\[14\]\[4\] SDFFARX1 + PLACED ( 81360 145360 ) FS ;
 - U0_REG_FILE/regfile_reg\[14\]\[3\] SDFFARX1 + PLACED ( 111120 174160 ) S ;
 - U0_REG_FILE/regfile_reg\[12\]\[3\] SDFFARX1 + PLACED ( 76880 197200 ) FS ;
 - U0_REG_FILE/regfile_reg\[10\]\[6\] SDFFARX1 + PLACED ( 62160 197200 ) FS ;
 - U0_REG_FILE/regfile_reg\[10\]\[7\] SDFFARX1 + PLACED ( 64720 191440 ) FS ;
 - U0_REG_FILE/regfile_reg\[10\]\[5\] SDFFARX1 + PLACED ( 50000 191440 ) S ;
 - U0_REG_FILE/regfile_reg\[10\]\[1\] SDFFARX1 + PLACED ( 47440 194320 ) N ;
 - U0_REG_FILE/regfile_reg\[10\]\[0\] SDFFARX1 + PLACED ( 52560 185680 ) FS ;
 - U0_REG_FILE/regfile_reg\[10\]\[4\] SDFFARX1 + PLACED ( 49360 200080 ) N ;
 - U0_ALU/PLACE_HFSBUF_712_305 NBUFFX2 + PLACED ( 171920 38800 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_102_198 NBUFFX2 + PLACED ( 76880 182800 ) FN ;
 - PLACE_optlc_1710 TIEL + PLACED ( 35600 174160 ) FS ;
 - U0_REG_FILE/U53 AO22X1 + PLACED ( 107280 76240 ) S ;
 - U0_REG_FILE/U105 AO22X1 + PLACED ( 143440 136720 ) N ;
 - U0_REG_FILE/U107 AO22X1 + PLACED ( 44240 96400 ) N ;
 - U0_REG_FILE/U109 MUX21X1 + PLACED ( 52560 179920 ) S ;
 - U0_REG_FILE/U111 MUX21X1 + PLACED ( 98960 154000 ) FN ;
 - U0_REG_FILE/U124 OAI21X1 + PLACED ( 68240 67600 ) FN ;
 - U0_REG_FILE/U144 MUX21X1 + PLACED ( 42320 145360 ) S ;
 - U0_REG_FILE/U145 AO21X1 + PLACED ( 129680 116560 ) S ;
 - U0_REG_FILE/U161 OR2X1 + PLACED ( 81040 116560 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_220_50 NBUFFX2 + PLACED ( 99280 174160 ) FS ;
 - PLACE_optlc_1712 TIEL + PLACED ( 90000 217360 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_165_54 NBUFFX2 + PLACED ( 98640 179920 ) FS ;
 - U0_REG_FILE/U376 MUX21X1 + PLACED ( 45840 156880 ) S ;
 - PLACE_optlc_1714 TIEL + PLACED ( 223440 228880 ) N ;
 - PLACE_optlc_1716 TIEL + PLACED ( 249360 125200 ) N ;
 - U0_REG_FILE/U17 INVX0 + PLACED ( 74960 159760 ) N ;
 - PLACE_optlc_1718 TIEL + PLACED ( 12240 38800 ) N ;
 - U0_REG_FILE/U186 INVX0 + PLACED ( 75920 125200 ) N ;
 - U0_REG_FILE/U379 INVX0 + PLACED ( 81360 125200 ) FN ;
 - U0_REG_FILE/U380 INVX0 + PLACED ( 85840 122320 ) FS ;
 - PLACE_optlc_1721 TIEL + PLACED ( 172560 139600 ) FS ;
 - PLACE_optlc_1723 TIEL + PLACED ( 173520 174160 ) FS ;
 - PLACE_optlc_1725 TIEL + PLACED ( 208080 67600 ) N ;
 - PLACE_optlc_1726 TIEL + PLACED ( 235600 24400 ) FS ;
 - PLACE_optlc_1729 TIEH + PLACED ( 110480 30160 ) FS ;
 - PLACE_optlc_1730 TIEH + PLACED ( 29200 50320 ) N ;
 - PLACE_optlc_1731 TIEH + PLACED ( 255440 168400 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_219_227 NBUFFX2 + PLACED ( 81680 96400 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_318_228 NBUFFX2 + PLACED ( 75920 105040 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_459_213 NBUFFX2 + PLACED ( 97360 96400 ) N ;
 - U0_REG_FILE/U240 INVX1 + PLACED ( 79120 119440 ) FN ;
 - U0_REG_FILE/U250 INVX0 + PLACED ( 63120 82000 ) S ;
 - U0_REG_FILE/PLACE_HFSINV_182_194 INVX0 + PLACED ( 26960 76240 ) FS ;
 - U0_REG_FILE/PLACE_HFSINV_330_195 INVX0 + PLACED ( 31760 116560 ) FS ;
 - U0_REG_FILE/U347 INVX1 + PLACED ( 36560 145360 ) FS ;
 - U0_REG_FILE/PLACE_HFSINV_524_123 INVX0 + PLACED ( 59280 156880 ) FS ;
 - U0_REG_FILE/PLACE_HFSINV_305_121 INVX0 + PLACED ( 119760 154000 ) N ;
 - U0_REG_FILE/U357 INVX0 + PLACED ( 106640 119440 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_934_214 NBUFFX2 + PLACED ( 68240 139600 ) S ;
 - U0_UART/U0_RX/PLACE_HFSINV_534_229 INVX2 + PLACED ( 39120 228880 ) N ;
 - U0_ALU/PLACE_HFSBUF_309_230 NBUFFX2 + PLACED ( 168720 47440 ) FS ;
 - U0_REG_FILE/PLACE_HFSINV_1195_216 INVX2 + PLACED ( 63760 165520 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_709_217 NBUFFX2 + PLACED ( 48400 145360 ) FS ;
 - U0_ALU/PLACE_HFSINV_1252_233 INVX2 + PLACED ( 162640 93520 ) S ;
 - U0_REG_FILE/regfile_reg\[2\]\[0\] SDFFASX2 + PLACED ( 76240 93520 ) FS ;
 - U0_REG_FILE/U9 AND2X1 + PLACED ( 67280 110800 ) S ;
 - U0_REG_FILE/U12 AND2X2 + PLACED ( 78800 165520 ) FN ;
 - U0_REG_FILE/U14 AND2X1 + PLACED ( 81680 174160 ) FS ;
 - U0_REG_FILE/U16 AND2X1 + PLACED ( 76240 171280 ) FN ;
 - U0_REG_FILE/U19 INVX0 + PLACED ( 66640 171280 ) FN ;
 - U0_REG_FILE/U20 INVX0 + PLACED ( 74320 165520 ) N ;
 - U0_REG_FILE/U24 INVX0 + PLACED ( 68560 171280 ) FN ;
 - U0_REG_FILE/PLACE_HFSINV_282_115 INVX0 + PLACED ( 97680 148240 ) FN ;
 - U0_REG_FILE/PLACE_HFSINV_299_117 INVX0 + PLACED ( 62160 179920 ) S ;
 - U0_REG_FILE/PLACE_HFSINV_347_119 INVX1 + PLACED ( 108560 90640 ) N ;
 - U0_UART/U0_RX/deser_inst/PLACE_HFSINV_346_124 INVX0 + PLACED ( 92560 234640 ) N ;
 - U0_REG_FILE/U48 NOR2X0 + PLACED ( 83920 122320 ) S ;
 - U0_REG_FILE/U49 NOR2X1 + PLACED ( 75920 116560 ) FS ;
 - U0_DATA_SYNC/PLACE_HFSINV_738_197 INVX0 + PLACED ( 106640 231760 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_341_200 INVX1 + PLACED ( 217040 154000 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_37_201 NBUFFX2 + PLACED ( 206800 220240 ) S ;
 - U0_REG_FILE/U61 NAND2X0 + PLACED ( 72080 125200 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_765_126 INVX0 + PLACED ( 204880 165520 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_105_202 NBUFFX2 + PLACED ( 208080 208720 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_763_204 INVX0 + PLACED ( 183440 174160 ) FS ;
 - U0_SYS_CTRL/PLACE_HFSINV_473_247 INVX2 + PLACED ( 168080 130960 ) N ;
 - U0_REG_FILE/U143 INVX0 + PLACED ( 71440 159760 ) FN ;
 - U0_REG_FILE/U173 NAND2X2 + PLACED ( 66640 107920 ) N ;
 - U0_REG_FILE/U175 NAND2X2 + PLACED ( 71120 107920 ) N ;
 - U0_REG_FILE/U177 MUX21X1 + PLACED ( 55760 110800 ) S ;
 - U0_REG_FILE/U187 MUX21X1 + PLACED ( 42000 116560 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_741_206 INVX0 + PLACED ( 185360 148240 ) FN ;
 - U0_REG_FILE/PLACE_HFSINV_823_43 INVX0 + PLACED ( 114000 61840 ) N ;
 - U0_REG_FILE/U191 MUX21X1 + PLACED ( 123600 87760 ) FS ;
 - U0_REG_FILE/U193 MUX21X1 + PLACED ( 109520 61840 ) FN ;
 - U0_REG_FILE/PLACE_HFSINV_800_45 INVX0 + PLACED ( 92880 70480 ) S ;
 - U0_REG_FILE/U198 MUX21X1 + PLACED ( 85200 61840 ) FN ;
 - U0_REG_FILE/U199 MUX21X1 + PLACED ( 83600 82000 ) S ;
 - U0_REG_FILE/PLACE_HFSINV_711_47 INVX0 + PLACED ( 96400 177040 ) N ;
 - U0_REG_FILE/U202 MUX21X1 + PLACED ( 53200 84880 ) N ;
 - U0_REG_FILE/U203 MUX21X1 + PLACED ( 58960 84880 ) FN ;
 - U0_REG_FILE/PLACE_HFSINV_827_49 INVX0 + PLACED ( 30800 174160 ) FS ;
 - U0_DATA_SYNC/PLACE_HFSBUF_3339_82 NBUFFX2 + PLACED ( 137680 240400 ) FN ;
 - U0_REG_FILE/U208 MUX21X1 + PLACED ( 62480 64720 ) FS ;
 - U0_REG_FILE/U209 MUX21X1 + PLACED ( 58640 99280 ) S ;
 - PLACE_HFSBUF_3659_83 NBUFFX2 + PLACED ( 146640 159760 ) FN ;
 - U0_REG_FILE/U212 AND2X1 + PLACED ( 72080 116560 ) S ;
 - U0_REG_FILE/U215 NOR2X0 + PLACED ( 80720 130960 ) FN ;
 - PLACE_HFSINV_350_248 INVX0 + PLACED ( 200400 130960 ) N ;
 - U0_REG_FILE/PLACE_HFSINV_297_113 INVX1 + PLACED ( 80400 84880 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_886_128 INVX0 + PLACED ( 176400 200080 ) N ;
 - U0_REG_FILE/U223 NAND2X1 + PLACED ( 72400 110800 ) S ;
 - U0_REG_FILE/U224 NAND2X0 + PLACED ( 75280 162640 ) FS ;
 - U0_REG_FILE/U225 INVX0 + PLACED ( 71760 171280 ) FN ;
 - U0_REG_FILE/U226 AND2X1 + PLACED ( 75600 113680 ) FN ;
 - U0_REG_FILE/U241 AO22X1 + PLACED ( 112080 73360 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_524_238 NBUFFX2 + PLACED ( 105040 96400 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_700_239 NBUFFX2 + PLACED ( 62800 102160 ) N ;
 - U0_REG_FILE/U249 INVX0 + PLACED ( 80080 122320 ) FS ;
 - U0_REG_FILE/U251 INVX0 + PLACED ( 84560 159760 ) N ;
 - U0_REG_FILE/U254 NOR2X1 + PLACED ( 85520 116560 ) S ;
 - U0_REG_FILE/U258 INVX0 + PLACED ( 78800 113680 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_1785_84 NBUFFX2 + PLACED ( 74000 122320 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_1910_85 NBUFFX2 + PLACED ( 48400 76240 ) S ;
 - U0_REG_FILE/U262 NAND2X2 + PLACED ( 89360 159760 ) N ;
 - U0_REG_FILE/U266 NAND2X1 + PLACED ( 67920 165520 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_1847_86 NBUFFX2 + PLACED ( 18320 76240 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_1581_87 NBUFFX2 + PLACED ( 26320 162640 ) FS ;
 - U0_REG_FILE/U281 OR2X1 + PLACED ( 71760 154000 ) FN ;
 - U0_UART/U0_RX/counter_inst/PLACE_HFSINV_87_207 INVX0 + PLACED ( 48720 254800 ) FS ;
 - U0_REG_FILE/U311 MUX21X1 + PLACED ( 27280 99280 ) S ;
 - U0_REG_FILE/U327 MUX21X1 + PLACED ( 49360 110800 ) FS ;
 - U0_REG_FILE/U337 MUX21X1 + PLACED ( 37200 107920 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_997_240 NBUFFX2 + PLACED ( 76240 148240 ) FN ;
 - U0_REG_FILE/U350 MUX21X1 + PLACED ( 81040 182800 ) FN ;
 - U0_REG_FILE/U353 MUX21X1 + PLACED ( 72080 139600 ) S ;
 - U0_REG_FILE/U355 MUX21X1 + PLACED ( 83920 142480 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_1628_88 NBUFFX2 + PLACED ( 35920 165520 ) FN ;
 - U0_REG_FILE/U362 AO22X1 + PLACED ( 132560 136720 ) FN ;
 - U0_REG_FILE/U363 AO22X1 + PLACED ( 104400 154000 ) N ;
 - U0_REG_FILE/U366 AO22X1 + PLACED ( 87120 151120 ) S ;
 - U0_REG_FILE/U367 AO22X1 + PLACED ( 31120 148240 ) N ;
 - U0_REG_FILE/U373 AO22X1 + PLACED ( 31440 162640 ) FS ;
 - U0_REG_FILE/U375 AO22X1 + PLACED ( 39760 156880 ) FS ;
 - U0_REG_FILE/PLACE_HFSINV_1147_242 INVX2 + PLACED ( 73680 151120 ) S ;
 - U0_REG_FILE/U378 OR2X1 + PLACED ( 80080 151120 ) S ;
 - U0_REG_FILE/U381 INVX0 + PLACED ( 75920 154000 ) N ;
 - U0_REG_FILE/U382 INVX0 + PLACED ( 83600 151120 ) FS ;
 - U0_REG_FILE/U384 NAND2X0 + PLACED ( 72720 64720 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_348_130 INVX0 + PLACED ( 181200 214480 ) S ;
 - U0_ALU/PLACE_HFSINV_319_209 INVX0 + PLACED ( 172240 113680 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_101_210 NBUFFX2 + PLACED ( 200720 191440 ) S ;
 - U0_REG_FILE/U388 AO22X1 + PLACED ( 27920 156880 ) FS ;
 - U0_REG_FILE/U389 AO22X1 + PLACED ( 42640 151120 ) FS ;
 - U0_REG_FILE/U390 AO22X1 + PLACED ( 105040 151120 ) FS ;
 - U0_REG_FILE/U391 AO22X1 + PLACED ( 93200 151120 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_710_250 INVX0 + PLACED ( 228880 208720 ) FS ;
 - U0_REG_FILE/U396 AND2X1 + PLACED ( 67280 116560 ) S ;
 - U0_REG_FILE/U397 NAND2X2 + PLACED ( 79120 102160 ) N ;
 - U0_REG_FILE/U398 NAND2X2 + PLACED ( 80720 110800 ) FS ;
 - U0_REG_FILE/U399 MUX21X1 + PLACED ( 27600 96400 ) FN ;
 - U0_REG_FILE/U400 NAND2X2 + PLACED ( 79440 162640 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_826_218 NBUFFX2 + PLACED ( 67600 145360 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_114_219 NBUFFX2 + PLACED ( 94800 142480 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_404_220 NBUFFX2 + PLACED ( 73040 145360 ) S ;
 - U0_REG_FILE/PLACE_HFSINV_940_221 INVX0 + PLACED ( 70800 145360 ) S ;
 - U0_ALU/PLACE_HFSBUF_112_222 NBUFFX2 + PLACED ( 166800 58960 ) FS ;
 - U0_REG_FILE/U406 MUX21X1 + PLACED ( 27280 125200 ) FN ;
 - U0_REG_FILE/U407 MUX21X1 + PLACED ( 35920 116560 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_336_132 INVX0 + PLACED ( 209680 231760 ) S ;
 - U0_REG_FILE/U411 AO22X1 + PLACED ( 117520 90640 ) N ;
 - U0_REG_FILE/U412 AO22X1 + PLACED ( 117520 82000 ) FS ;
 - U0_REG_FILE/U413 NAND2X2 + PLACED ( 76240 107920 ) N ;
 - U0_REG_FILE/U414 NOR2X0 + PLACED ( 80080 171280 ) N ;
 - U0_REG_FILE/U415 NAND2X2 + PLACED ( 71120 168400 ) S ;
 - U0_REG_FILE/U416 NAND2X0 + PLACED ( 70160 125200 ) FN ;
 - U0_REG_FILE/U417 NAND2X0 + PLACED ( 69840 156880 ) S ;
 - U0_REG_FILE/U418 NAND2X2 + PLACED ( 78160 142480 ) N ;
 - U0_REG_FILE/U419 NAND2X0 + PLACED ( 79120 133840 ) S ;
 - U0_REG_FILE/U420 NAND2X2 + PLACED ( 68560 151120 ) S ;
 - U0_REG_FILE/U421 AO22X1 + PLACED ( 111760 82000 ) S ;
 - U0_REG_FILE/U422 AO22X1 + PLACED ( 118480 84880 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_4429_137 NBUFFX2 + PLACED ( 24720 125200 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_4317_138 NBUFFX2 + PLACED ( 24720 142480 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_4205_139 NBUFFX2 + PLACED ( 38800 145360 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_4588_140 NBUFFX2 + PLACED ( 41360 130960 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_4672_141 NBUFFX2 + PLACED ( 36560 79120 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_4810_143 NBUFFX2 + PLACED ( 43280 130960 ) N ;
 - U0_UART/U0_RX/PLACE_HFSBUF_5209_144 NBUFFX2 + PLACED ( 70800 234640 ) FN ;
 - U0_UART/U0_RX/counter_inst/PLACE_HFSBUF_5156_145 NBUFFX2 + PLACED ( 46480 234640 ) N ;
 - PLACE_HFSBUF_5080_146 NBUFFX2 + PLACED ( 65040 200080 ) N ;
 - PLACE_HFSBUF_5316_147 NBUFFX2 + PLACED ( 67920 200080 ) N ;
 - PLACE_HFSBUF_5393_148 NBUFFX2 + PLACED ( 80720 205840 ) FN ;
 - PLACE_HFSBUF_5460_149 NBUFFX2 + PLACED ( 96400 214480 ) FS ;
 - PLACE_HFSBUF_5576_150 NBUFFX2 + PLACED ( 132240 231760 ) FS ;
 - PLACE_HFSBUF_5641_151 NBUFFX2 + PLACED ( 138000 226000 ) S ;
 - PLACE_HFSBUF_5504_152 NBUFFX2 + PLACED ( 105040 228880 ) FN ;
 - U0_UART/U0_TX/U0_PARITY_CALC/PLACE_HFSBUF_1085_103 NBUFFX2 + PLACED ( 241360 231760 ) S ;
 - U0_UART/U0_TX/U0_SER/U11 AO222X1 + PLACED ( 253520 194320 ) N ;
 - U0_UART/U0_TX/U0_SER/U12 AO22X1 + PLACED ( 230160 217360 ) FN ;
 - U0_UART/U0_TX/U0_SER/U13 AO222X1 + PLACED ( 235280 217360 ) N ;
 - U0_UART/U0_TX/U0_SER/U14 AO222X1 + PLACED ( 240720 217360 ) N ;
 - U0_UART/U0_TX/U0_SER/U15 AO222X1 + PLACED ( 250320 214480 ) FS ;
 - U0_UART/U0_TX/U0_SER/U16 AO222X1 + PLACED ( 232080 205840 ) FN ;
 - U0_UART/U0_TX/U0_SER/U17 AO222X1 + PLACED ( 238160 205840 ) N ;
 - U0_UART/U0_TX/U0_SER/U18 AO222X1 + PLACED ( 239760 200080 ) FN ;
 - U0_UART/U0_TX/U0_SER/U20 AO22X1 + PLACED ( 237200 182800 ) FN ;
 - U0_UART/U0_TX/U0_SER/U21 AO22X1 + PLACED ( 242640 182800 ) FN ;
 - U0_UART/U0_TX/U0_SER/U22 XNOR2X1 + PLACED ( 231120 182800 ) FN ;
 - U0_UART/U0_TX/U0_SER/U3 NOR3X0 + PLACED ( 244880 177040 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_501_134 INVX0 + PLACED ( 171600 231760 ) FS ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[7\] SDFFARX1 + PLACED ( 231760 220240 ) FS ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[6\] SDFFARX1 + PLACED ( 231440 211600 ) N ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[5\] SDFFARX1 + PLACED ( 245840 217360 ) N ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[4\] SDFFARX1 + PLACED ( 245840 208720 ) FS ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[3\] SDFFARX1 + PLACED ( 245520 200080 ) N ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[2\] SDFFARX1 + PLACED ( 244560 205840 ) N ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[1\] SDFFARX1 + PLACED ( 238800 194320 ) N ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[0\] SDFFARX1 + PLACED ( 245200 191440 ) FS ;
 - U0_UART/U0_TX/U0_SER/counter_reg\[0\] SDFFARX1 + PLACED ( 231440 185680 ) FS ;
 - U0_UART/U0_TX/U0_SER/counter_reg\[1\] SDFFARX1 + PLACED ( 230160 177040 ) N ;
 - U0_UART/U0_TX/U0_SER/counter_reg\[2\] SDFFARX1 + PLACED ( 245520 185680 ) FS ;
 - U0_UART/U0_TX/U0_SER/U4 NOR2X2 + PLACED ( 255120 179920 ) S ;
 - U0_UART/U0_TX/U0_SER/U6 NOR2X2 + PLACED ( 238800 191440 ) S ;
 - U0_UART/U0_TX/U0_SER/U7 INVX0 + PLACED ( 242000 191440 ) FS ;
 - U0_UART/U0_TX/PLACE_HFSINV_874_236 INVX2 + PLACED ( 246800 179920 ) S ;
 - U0_UART/U0_TX/U0_SER/U10 NOR2X2 + PLACED ( 234640 197200 ) FS ;
 - U0_UART/U0_TX/U0_SER/U19 NOR2X0 + PLACED ( 250320 179920 ) S ;
 - U0_UART/U0_TX/U0_SER/U23 NOR2X0 + PLACED ( 230480 188560 ) N ;
 - U0_UART/U0_TX/U0_SER/U24 NOR2X0 + PLACED ( 234960 191440 ) FS ;
 - PLACE_HFSBUF_5823_153 NBUFFX2 + PLACED ( 70480 200080 ) FN ;
 - U0_UART/U0_TX/U0_FSM/U13 NAND3X0 + PLACED ( 227600 162640 ) FS ;
 - U0_UART/U0_TX/U0_FSM/U14 AO21X1 + PLACED ( 230480 162640 ) FS ;
 - U0_UART/U0_TX/U0_FSM/U15 NAND3X0 + PLACED ( 250000 174160 ) S ;
 - U0_UART/U0_TX/U0_FSM/U16 NAND3X0 + PLACED ( 229200 165520 ) N ;
 - U0_UART/U0_TX/U0_FSM/U17 AND2X1 + PLACED ( 247120 171280 ) FN ;
 - U0_UART/U0_TX/U0_FSM/U19 NAND3X0 + PLACED ( 251920 165520 ) FN ;
 - U0_UART/U0_TX/U0_FSM/U20 NAND3X0 + PLACED ( 248720 165520 ) FN ;
 - U0_UART/U0_TX/U0_FSM/U21 NAND3X0 + PLACED ( 244240 162640 ) FS ;
 - U0_UART/U0_TX/U0_FSM/U3 AO221X1 + PLACED ( 248720 168400 ) FS ;
 - U0_UART/U0_TX/U0_FSM/U4 NAND3X0 + PLACED ( 246800 162640 ) S ;
 - U0_UART/U0_TX/U0_FSM/cs_reg\[0\] SDFFARX1 + PLACED ( 232400 171280 ) N ;
 - U0_UART/U0_TX/U0_FSM/cs_reg\[2\] SDFFARX1 + PLACED ( 241680 156880 ) FS ;
 - U0_UART/U0_TX/U0_FSM/cs_reg\[1\] SDFFARX1 + PLACED ( 234000 168400 ) FS ;
 - U0_UART/U0_TX/U0_FSM/busy_reg SDFFARX1 + PLACED ( 245200 145360 ) FS ;
 - U0_UART/U0_TX/U0_FSM/U5 NAND2X1 + PLACED ( 250320 159760 ) N ;
 - U0_UART/U0_TX/U0_FSM/U7 NOR2X0 + PLACED ( 254480 171280 ) FN ;
 - U0_UART/U0_TX/U0_FSM/U8 NAND2X1 + PLACED ( 237200 162640 ) FS ;
 - U0_UART/U0_TX/U0_FSM/U9 NAND2X1 + PLACED ( 240720 162640 ) FS ;
 - U0_UART/U0_TX/U0_FSM/U10 INVX0 + PLACED ( 234320 162640 ) FS ;
 - U0_UART/U0_TX/U0_FSM/U11 NAND2X1 + PLACED ( 228240 171280 ) FN ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U3 XOR3X1 + PLACED ( 238160 249040 ) S ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U4 XOR3X1 + PLACED ( 237520 254800 ) FS ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U5 XOR2X1 + PLACED ( 249680 251920 ) N ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U6 XOR3X1 + PLACED ( 237200 240400 ) N ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U7 XOR2X1 + PLACED ( 254160 237520 ) S ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U8 AO22X1 + PLACED ( 251280 220240 ) S ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U10 AO22X1 + PLACED ( 254480 228880 ) N ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U12 AO22X1 + PLACED ( 234960 226000 ) S ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U14 AO22X1 + PLACED ( 234640 228880 ) FN ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U16 AO22X1 + PLACED ( 249680 237520 ) FS ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U18 AO22X1 + PLACED ( 245200 237520 ) FS ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U20 AO22X1 + PLACED ( 232400 240400 ) FN ;
 - U0_UART/U0_TX/U0_PARITY_CALC/U22 AO22X1 + PLACED ( 227600 240400 ) FN ;
 - U0_UART/U0_RX/counter_inst/PLACE_HFSBUF_382_105 NBUFFX2 + PLACED ( 74960 240400 ) FN ;
 - U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[7\] SDFFARX1 + PLACED ( 223120 254800 ) FS ;
 - U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[6\] SDFFARX1 + PLACED ( 230480 243280 ) FS ;
 - U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[5\] SDFFARX1 + PLACED ( 245840 246160 ) N ;
 - U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[4\] SDFFARX1 + PLACED ( 245200 243280 ) FS ;
 - U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[3\] SDFFARX1 + PLACED ( 230800 234640 ) N ;
 - U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[2\] SDFFARX1 + PLACED ( 240080 228880 ) FN ;
 - U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[1\] SDFFARX1 + PLACED ( 245520 231760 ) FS ;
 - U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[0\] SDFFARX1 + PLACED ( 245840 223120 ) N ;
 - U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg SDFFARX1 + PLACED ( 245840 254800 ) FS ;
 - U0_UART/U0_TX/PLACE_HFSBUF_604_237 NBUFFX2 + PLACED ( 250960 177040 ) FN ;
 - PLACE_HFSBUF_6556_154 NBUFFX2 + PLACED ( 46800 58960 ) FS ;
 - U0_UART/U0_TX/U0_MUX/U5 AO22X1 + PLACED ( 254800 159760 ) N ;
 - U0_UART/U0_TX/U0_MUX/U6 AO22X1 + PLACED ( 254480 165520 ) N ;
 - U0_UART/U0_TX/U0_MUX/U7 AO22X1 + PLACED ( 254480 177040 ) FN ;
 - U0_UART/U0_TX/U0_MUX/TX_OUT_reg SDFFASX1 + PLACED ( 246160 142480 ) N ;
 - U0_UART/U0_TX/U0_MUX/U3 INVX0 + PLACED ( 256400 171280 ) N ;
 - U0_UART/U0_TX/U0_MUX/U4 INVX0 + PLACED ( 256720 156880 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_1206_155 NBUFFX2 + PLACED ( 122960 139600 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_1292_156 NBUFFX2 + PLACED ( 110800 148240 ) N ;
 - U0_UART/U0_RX/PLACE_HFSBUF_456_106 NBUFFX2 + PLACED ( 77520 211600 ) N ;
 - U0_UART/U0_RX/PLACE_HFSBUF_314_107 NBUFFX2 + PLACED ( 79120 240400 ) FN ;
 - U0_UART/U0_RX/PLACE_HFSBUF_260_108 NBUFFX2 + PLACED ( 85200 205840 ) N ;
 - U0_UART/U0_RX/fsm_inst/U24 NOR3X0 + PLACED ( 78160 228880 ) N ;
 - U0_UART/U0_RX/fsm_inst/U27 OAI21X1 + PLACED ( 66960 220240 ) S ;
 - U0_UART/U0_RX/fsm_inst/U28 OR4X1 + PLACED ( 63120 223120 ) N ;
 - U0_UART/U0_RX/fsm_inst/U29 NAND3X0 + PLACED ( 69200 217360 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U30 OA22X1 + PLACED ( 68560 226000 ) S ;
 - U0_UART/U0_RX/fsm_inst/U31 OA22X1 + PLACED ( 65360 214480 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U32 NAND3X0 + PLACED ( 75280 228880 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U33 OR4X1 + PLACED ( 64400 234640 ) N ;
 - U0_UART/U0_RX/fsm_inst/U34 OA22X1 + PLACED ( 62800 220240 ) S ;
 - U0_UART/U0_RX/fsm_inst/U35 AO21X1 + PLACED ( 64720 226000 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U36 NAND3X0 + PLACED ( 58000 234640 ) N ;
 - U0_UART/U0_RX/fsm_inst/U37 NOR3X1 + PLACED ( 80080 223120 ) N ;
 - U0_UART/U0_RX/fsm_inst/U38 NAND3X1 + PLACED ( 72080 220240 ) S ;
 - U0_UART/U0_RX/fsm_inst/U39 NAND3X0 + PLACED ( 78480 214480 ) S ;
 - U0_UART/U0_RX/fsm_inst/U3 OAI21X1 + PLACED ( 15120 217360 ) N ;
 - U0_UART/U0_RX/fsm_inst/U5 XNOR2X1 + PLACED ( 27280 202960 ) S ;
 - U0_UART/U0_RX/fsm_inst/U11 OR4X1 + PLACED ( 26320 220240 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U13 XNOR2X1 + PLACED ( 32400 205840 ) N ;
 - U0_UART/U0_RX/fsm_inst/U15 XOR2X1 + PLACED ( 22160 205840 ) N ;
 - U0_UART/U0_RX/fsm_inst/U18 AOI21X1 + PLACED ( 77520 220240 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U19 OR3X1 + PLACED ( 77200 234640 ) N ;
 - U0_UART/U0_RX/fsm_inst/U20 OR3X1 + PLACED ( 76240 226000 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U43 AND2X1 + PLACED ( 20240 200080 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_295_251 NBUFFX2 + PLACED ( 228880 200080 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U46 XOR2X1 + PLACED ( 18640 226000 ) S ;
 - U0_UART/U0_RX/fsm_inst/U47 XNOR2X1 + PLACED ( 37200 202960 ) S ;
 - U0_UART/U0_RX/fsm_inst/U49 XOR2X1 + PLACED ( 20880 220240 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U51 OA22X1 + PLACED ( 16400 220240 ) FS ;
 - U0_UART/U0_RX/fsm_inst/cs_reg\[0\] SDFFARX1 + PLACED ( 60560 205840 ) N ;
 - U0_UART/U0_RX/fsm_inst/cs_reg\[2\] SDFFARX1 + PLACED ( 79120 208720 ) S ;
 - U0_UART/U0_RX/fsm_inst/cs_reg\[1\] SDFFARX1 + PLACED ( 63120 208720 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U4 INVX0 + PLACED ( 10320 223120 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U6 NAND2X1 + PLACED ( 33680 200080 ) N ;
 - U0_UART/U0_RX/fsm_inst/U7 NAND2X1 + PLACED ( 12880 220240 ) S ;
 - U0_UART/U0_RX/fsm_inst/U8 NOR2X0 + PLACED ( 15760 223120 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U9 NAND2X1 + PLACED ( 25360 208720 ) S ;
 - U0_UART/U0_RX/fsm_inst/U10 INVX0 + PLACED ( 61840 237520 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U12 INVX0 + PLACED ( 68560 234640 ) N ;
 - U0_UART/U0_RX/fsm_inst/U14 NOR2X0 + PLACED ( 66320 231760 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U16 NAND2X1 + PLACED ( 74960 214480 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U17 INVX0 + PLACED ( 60880 234640 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U21 INVX0 + PLACED ( 72720 226000 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U22 NAND2X1 + PLACED ( 72720 214480 ) S ;
 - U0_UART/U0_RX/fsm_inst/U23 INVX0 + PLACED ( 63760 231760 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U25 NAND2X1 + PLACED ( 74640 234640 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U26 INVX0 + PLACED ( 78480 237520 ) FS ;
 - U0_UART/U0_RX/fsm_inst/U40 NOR2X0 + PLACED ( 81680 217360 ) N ;
 - U0_UART/U0_RX/fsm_inst/U41 NOR2X0 + PLACED ( 60560 226000 ) S ;
 - U0_UART/U0_RX/fsm_inst/U44 NOR2X0 + PLACED ( 76560 205840 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U48 OA21X1 + PLACED ( 71120 228880 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U50 NOR2X0 + PLACED ( 85840 223120 ) FN ;
 - U0_UART/U0_RX/fsm_inst/U42 NOR2X0 + PLACED ( 75280 223120 ) FN ;
 - U0_UART/U0_RX/counter_inst/U14 NAND3X0 + PLACED ( 62160 251920 ) FN ;
 - U0_UART/U0_RX/counter_inst/U15 NAND3X0 + PLACED ( 59920 243280 ) S ;
 - U0_UART/U0_RX/counter_inst/U16 AO221X1 + PLACED ( 62800 240400 ) N ;
 - U0_UART/U0_RX/counter_inst/U17 AO22X1 + PLACED ( 61840 246160 ) FN ;
 - U0_UART/U0_RX/counter_inst/U18 NOR3X0 + PLACED ( 55120 234640 ) FN ;
 - U0_UART/U0_RX/counter_inst/U19 AOI21X1 + PLACED ( 69200 243280 ) FS ;
 - U0_UART/U0_RX/counter_inst/U20 AO22X1 + PLACED ( 49360 240400 ) FN ;
 - U0_UART/U0_RX/counter_inst/U21 NAND3X0 + PLACED ( 54800 246160 ) FN ;
 - U0_UART/U0_RX/counter_inst/U22 OAI21X1 + PLACED ( 53200 254800 ) S ;
 - U0_UART/U0_RX/counter_inst/U23 OR4X1 + PLACED ( 48400 234640 ) N ;
 - U0_UART/U0_RX/counter_inst/U25 AND2X1 + PLACED ( 24400 254800 ) S ;
 - U0_UART/U0_RX/counter_inst/U26 AND2X1 + PLACED ( 26000 243280 ) S ;
 - U0_UART/U0_RX/counter_inst/U27 AND2X1 + PLACED ( 44240 249040 ) S ;
 - U0_UART/U0_RX/counter_inst/U28 AND2X1 + PLACED ( 34000 243280 ) FS ;
 - U0_UART/U0_RX/counter_inst/U29 AND2X1 + PLACED ( 18960 237520 ) FS ;
 - U0_UART/U0_RX/counter_inst/U30 AND2X1 + PLACED ( 23440 243280 ) S ;
 - U0_UART/U0_RX/counter_inst/add_24\/U1_1_1 HADDX1 + PLACED ( 12560 237520 ) FS ;
 - U0_UART/U0_RX/counter_inst/add_24\/U1_1_2 HADDX1 + PLACED ( 28240 240400 ) N ;
 - U0_UART/U0_RX/counter_inst/add_24\/U1_1_3 HADDX1 + PLACED ( 37840 249040 ) FS ;
 - U0_UART/U0_RX/counter_inst/add_24\/U1_1_4 HADDX1 + PLACED ( 28560 243280 ) S ;
 - U0_UART/U0_RX/counter_inst/U3 OAI22X1 + PLACED ( 14480 234640 ) N ;
 - U0_UART/U0_RX/counter_inst/U4 AO22X1 + PLACED ( 10000 231760 ) S ;
 - U0_UART/U0_RX/counter_inst/U5 AND3X1 + PLACED ( 57360 246160 ) FN ;
 - U0_UART/U0_RX/counter_inst/U37 AO21X1 + PLACED ( 10000 228880 ) FN ;
 - U0_UART/U0_RX/counter_inst/U39 AO21X1 + PLACED ( 19920 234640 ) N ;
 - U0_UART/U0_RX/counter_inst/U41 AO21X1 + PLACED ( 28880 228880 ) N ;
 - U0_UART/U0_RX/counter_inst/U43 AO21X1 + PLACED ( 35280 226000 ) FS ;
 - U0_UART/U0_RX/counter_inst/U45 AO21X1 + PLACED ( 30800 234640 ) N ;
 - U0_UART/U0_RX/counter_inst/U46 XOR2X1 + PLACED ( 27280 254800 ) S ;
 - U0_UART/U0_RX/counter_inst/U47 XOR2X1 + PLACED ( 23120 240400 ) N ;
 - U0_UART/U0_RX/counter_inst/U48 OR4X1 + PLACED ( 25040 234640 ) N ;
 - U0_UART/U0_RX/counter_inst/U49 XOR2X1 + PLACED ( 33360 228880 ) FN ;
 - U0_UART/U0_RX/counter_inst/U50 XOR2X1 + PLACED ( 23120 231760 ) FS ;
 - U0_UART/U0_RX/counter_inst/U51 XOR2X1 + PLACED ( 39120 226000 ) S ;
 - U0_UART/U0_RX/counter_inst/U52 NOR4X1 + PLACED ( 35280 234640 ) N ;
 - U0_UART/U0_RX/counter_inst/edge_cnt_reg\[0\] SDFFARX1 + PLACED ( 10000 249040 ) FS ;
 - U0_UART/U0_RX/counter_inst/edge_cnt_reg\[5\] SDFFARX1 + PLACED ( 11280 254800 ) FS ;
 - U0_UART/U0_RX/counter_inst/edge_cnt_reg\[4\] SDFFARX1 + PLACED ( 23760 249040 ) FS ;
 - U0_UART/U0_RX/counter_inst/edge_cnt_reg\[3\] SDFFARX1 + PLACED ( 33360 254800 ) S ;
 - U0_UART/U0_RX/counter_inst/edge_cnt_reg\[2\] SDFFARX1 + PLACED ( 34960 240400 ) FN ;
 - U0_UART/U0_RX/counter_inst/edge_cnt_reg\[1\] SDFFARX1 + PLACED ( 10000 243280 ) S ;
 - U0_UART/U0_RX/counter_inst/bit_cnt_reg\[0\] SDFFARX1 + PLACED ( 47440 251920 ) N ;
 - U0_UART/U0_RX/counter_inst/bit_cnt_reg\[1\] SDFFARX1 + PLACED ( 37200 243280 ) FS ;
 - U0_UART/U0_RX/counter_inst/bit_cnt_reg\[2\] SDFFARX1 + PLACED ( 66960 249040 ) S ;
 - U0_UART/U0_RX/counter_inst/bit_cnt_reg\[3\] SDFFARX1 + PLACED ( 65040 254800 ) S ;
 - U0_UART/U0_RX/counter_inst/U6 NOR2X2 + PLACED ( 41040 234640 ) N ;
 - U0_UART/U0_RX/counter_inst/U7 NOR2X0 + PLACED ( 13840 228880 ) N ;
 - U0_UART/U0_RX/counter_inst/U8 INVX0 + PLACED ( 23440 226000 ) FS ;
 - U0_UART/U0_RX/counter_inst/U9 NOR2X0 + PLACED ( 25680 226000 ) FS ;
 - U0_UART/U0_RX/counter_inst/U10 INVX0 + PLACED ( 27920 223120 ) N ;
 - U0_UART/U0_RX/counter_inst/U11 NOR2X0 + PLACED ( 29840 226000 ) FS ;
 - U0_UART/U0_RX/counter_inst/U12 INVX0 + PLACED ( 10320 237520 ) S ;
 - U0_UART/U0_RX/counter_inst/U13 INVX0 + PLACED ( 33360 223120 ) N ;
 - U0_UART/U0_RX/counter_inst/U24 INVX0 + PLACED ( 17360 228880 ) N ;
 - U0_UART/U0_RX/counter_inst/U31 NOR2X0 + PLACED ( 20880 231760 ) S ;
 - U0_UART/U0_RX/counter_inst/U32 NOR2X0 + PLACED ( 28880 231760 ) FS ;
 - U0_UART/U0_RX/counter_inst/U34 NAND2X1 + PLACED ( 51920 234640 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_102_211 NBUFFX2 + PLACED ( 213200 182800 ) N ;
 - U0_UART/U0_RX/counter_inst/U38 NAND2X1 + PLACED ( 60560 254800 ) S ;
 - U0_UART/U0_RX/counter_inst/U40 OA21X1 + PLACED ( 57360 240400 ) N ;
 - U0_UART/U0_RX/counter_inst/U42 NOR2X0 + PLACED ( 54800 240400 ) FN ;
 - U0_UART/U0_RX/counter_inst/U44 OA21X1 + PLACED ( 51600 246160 ) FN ;
 - U0_UART/U0_RX/counter_inst/U33 NOR2X0 + PLACED ( 66640 243280 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_1249_157 NBUFFX2 + PLACED ( 112720 151120 ) S ;
 - U0_UART/U0_RX/samp_inst/add_18\/U1_1_2 HADDX1 + PLACED ( 18640 211600 ) N ;
 - U0_UART/U0_RX/samp_inst/U4 HADDX1 + PLACED ( 29840 214480 ) FS ;
 - U0_UART/U0_RX/samp_inst/U5 XNOR2X1 + PLACED ( 32400 194320 ) FN ;
 - U0_UART/U0_RX/samp_inst/U6 XOR2X1 + PLACED ( 27600 208720 ) FS ;
 - U0_UART/U0_RX/samp_inst/U9 XNOR2X1 + PLACED ( 10000 194320 ) FN ;
 - U0_UART/U0_RX/samp_inst/U10 XOR2X1 + PLACED ( 10000 217360 ) N ;
 - U0_UART/U0_RX/samp_inst/U11 XNOR2X1 + PLACED ( 37520 197200 ) S ;
 - U0_UART/U0_RX/samp_inst/U12 XNOR2X1 + PLACED ( 42320 194320 ) FN ;
 - U0_UART/U0_RX/samp_inst/U13 XNOR2X1 + PLACED ( 39120 211600 ) N ;
 - U0_UART/U0_RX/samp_inst/U14 XNOR2X1 + PLACED ( 35600 214480 ) FS ;
 - U0_UART/U0_RX/samp_inst/U15 HADDX1 + PLACED ( 12880 208720 ) S ;
 - U0_UART/U0_RX/samp_inst/U17 AO21X1 + PLACED ( 15440 194320 ) N ;
 - U0_UART/U0_RX/samp_inst/U19 AO21X1 + PLACED ( 19920 197200 ) S ;
 - U0_UART/U0_RX/samp_inst/U21 MUX21X1 + PLACED ( 42000 220240 ) FS ;
 - U0_UART/U0_RX/samp_inst/U23 XOR2X1 + PLACED ( 24720 214480 ) S ;
 - U0_UART/U0_RX/samp_inst/U24 XOR2X1 + PLACED ( 36560 220240 ) S ;
 - U0_UART/U0_RX/samp_inst/U26 XNOR2X1 + PLACED ( 10000 211600 ) N ;
 - U0_UART/U0_RX/samp_inst/U28 MUX21X1 + PLACED ( 38160 205840 ) N ;
 - U0_UART/U0_RX/samp_inst/U30 XOR2X1 + PLACED ( 19600 214480 ) FS ;
 - U0_UART/U0_RX/samp_inst/U31 XOR2X1 + PLACED ( 31120 220240 ) FS ;
 - U0_UART/U0_RX/samp_inst/U33 XOR2X1 + PLACED ( 10000 200080 ) N ;
 - U0_UART/U0_RX/samp_inst/U34 XOR2X1 + PLACED ( 15440 202960 ) FS ;
 - U0_UART/U0_RX/samp_inst/U36 MUX21X1 + PLACED ( 43280 200080 ) N ;
 - U0_UART/U0_RX/samp_inst/U38 XOR2X1 + PLACED ( 23120 200080 ) FN ;
 - U0_UART/U0_RX/samp_inst/U39 XOR2X1 + PLACED ( 25360 194320 ) FN ;
 - U0_UART/U0_RX/samp_inst/U42 XOR2X1 + PLACED ( 10000 188560 ) N ;
 - U0_UART/U0_RX/samp_inst/U44 AND2X1 + PLACED ( 46160 220240 ) S ;
 - U0_UART/U0_RX/samp_inst/U47 MUX21X1 + PLACED ( 48400 226000 ) FS ;
 - U0_UART/U0_RX/samp_inst/U48 OAI22X1 + PLACED ( 44240 211600 ) FN ;
 - U0_UART/U0_RX/samp_inst/samples_reg\[2\] SDFFARX1 + PLACED ( 47440 214480 ) FS ;
 - U0_UART/U0_RX/samp_inst/samples_reg\[1\] SDFFARX1 + PLACED ( 49040 211600 ) N ;
 - U0_UART/U0_RX/samp_inst/samples_reg\[0\] SDFFARX1 + PLACED ( 46480 205840 ) N ;
 - U0_UART/U0_RX/samp_inst/sampled_bit_reg SDFFARX1 + PLACED ( 49040 220240 ) FS ;
 - U0_UART/U0_RX/samp_inst/U3 NOR2X0 + PLACED ( 16080 188560 ) FN ;
 - U0_UART/U0_RX/samp_inst/U7 INVX0 + PLACED ( 16720 191440 ) FS ;
 - U0_UART/U0_RX/samp_inst/U8 NOR2X0 + PLACED ( 21520 194320 ) N ;
 - U0_UART/U0_RX/samp_inst/U16 INVX0 + PLACED ( 30160 194320 ) N ;
 - U0_UART/U0_RX/samp_inst/U18 INVX0 + PLACED ( 12240 202960 ) S ;
 - U0_UART/U0_RX/samp_inst/U20 INVX0 + PLACED ( 10320 205840 ) FN ;
 - U0_UART/U0_RX/samp_inst/U22 NOR2X0 + PLACED ( 39120 194320 ) FN ;
 - U0_ASYN_FIFO/PLACE_HFSINV_305_253 INVX0 + PLACED ( 214800 151120 ) FS ;
 - U0_UART/U0_RX/samp_inst/U27 NOR2X0 + PLACED ( 62800 214480 ) S ;
 - U0_UART/U0_RX/samp_inst/U29 NOR4X0 + PLACED ( 28240 200080 ) N ;
 - U0_UART/U0_RX/samp_inst/U32 NOR2X0 + PLACED ( 44560 202960 ) S ;
 - U0_UART/U0_RX/samp_inst/U35 NAND2X1 + PLACED ( 15440 197200 ) FS ;
 - U0_UART/U0_RX/samp_inst/U37 NOR4X0 + PLACED ( 32720 208720 ) FS ;
 - U0_UART/U0_RX/samp_inst/U40 NOR2X0 + PLACED ( 43920 205840 ) FN ;
 - U0_UART/U0_RX/samp_inst/U41 NAND2X1 + PLACED ( 18960 205840 ) N ;
 - U0_UART/U0_RX/samp_inst/U43 NOR4X0 + PLACED ( 41040 214480 ) FS ;
 - U0_UART/U0_RX/samp_inst/U45 NOR2X0 + PLACED ( 45840 226000 ) S ;
 - U0_UART/U0_RX/samp_inst/U46 NAND2X1 + PLACED ( 15120 211600 ) N ;
 - U0_UART/U0_RX/deser_inst/U9 AO22X1 + PLACED ( 88080 234640 ) FN ;
 - U0_UART/U0_RX/deser_inst/U11 AO22X1 + PLACED ( 100560 228880 ) N ;
 - U0_UART/U0_RX/deser_inst/U13 AO22X1 + PLACED ( 96400 228880 ) FN ;
 - U0_UART/U0_RX/deser_inst/U15 AO22X1 + PLACED ( 88080 223120 ) FN ;
 - U0_UART/U0_RX/deser_inst/U2 MUX21X1 + PLACED ( 102800 243280 ) S ;
 - U0_UART/U0_RX/deser_inst/U3 MUX21X1 + PLACED ( 98000 243280 ) S ;
 - U0_UART/U0_RX/deser_inst/U4 MUX21X1 + PLACED ( 93200 243280 ) S ;
 - U0_UART/U0_RX/deser_inst/U5 MUX21X1 + PLACED ( 88400 243280 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_817_158 NBUFFX2 + PLACED ( 132560 102160 ) N ;
 - U0_UART/U0_RX/deser_inst/P_DATA_reg\[7\] SDFFARX1 + PLACED ( 82320 228880 ) N ;
 - U0_UART/U0_RX/deser_inst/P_DATA_reg\[6\] SDFFARX1 + PLACED ( 92560 220240 ) FS ;
 - U0_UART/U0_RX/deser_inst/P_DATA_reg\[5\] SDFFARX1 + PLACED ( 92880 223120 ) N ;
 - U0_UART/U0_RX/deser_inst/P_DATA_reg\[4\] SDFFARX1 + PLACED ( 83280 240400 ) N ;
 - U0_UART/U0_RX/deser_inst/P_DATA_reg\[3\] SDFFARX1 + PLACED ( 81040 249040 ) FS ;
 - U0_UART/U0_RX/deser_inst/P_DATA_reg\[2\] SDFFARX1 + PLACED ( 79440 254800 ) FS ;
 - U0_UART/U0_RX/deser_inst/P_DATA_reg\[1\] SDFFARX1 + PLACED ( 94480 249040 ) FS ;
 - U0_UART/U0_RX/deser_inst/P_DATA_reg\[0\] SDFFARX1 + PLACED ( 93840 254800 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_868_159 NBUFFX2 + PLACED ( 138640 82000 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_767_160 NBUFFX2 + PLACED ( 126480 110800 ) FS ;
 - U0_UART/U0_RX/par_chk_inst/U2 AO22X1 + PLACED ( 81360 234640 ) N ;
 - U0_UART/U0_RX/par_chk_inst/U3 XOR3X1 + PLACED ( 97680 240400 ) FN ;
 - U0_UART/U0_RX/par_chk_inst/U4 XOR3X1 + PLACED ( 106320 240400 ) FN ;
 - U0_UART/U0_RX/par_chk_inst/U5 XOR3X1 + PLACED ( 100880 234640 ) N ;
 - U0_UART/U0_RX/par_chk_inst/U6 XOR2X1 + PLACED ( 96080 234640 ) N ;
 - U0_UART/U0_RX/par_chk_inst/U7 XOR2X1 + PLACED ( 113360 243280 ) S ;
 - U0_UART/U0_RX/par_chk_inst/U8 XOR2X1 + PLACED ( 107920 243280 ) FS ;
 - U0_UART/U0_RX/par_chk_inst/par_err_reg SDFFARX1 + PLACED ( 74320 243280 ) S ;
 - U0_UART/U0_RX/par_chk_inst/U9 INVX0 + PLACED ( 85520 234640 ) N ;
 - U0_UART/U0_RX/strt_chk_inst/U2 AO22X1 + PLACED ( 52560 226000 ) S ;
 - U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg SDFFARX1 + PLACED ( 50320 228880 ) N ;
 - U0_UART/U0_RX/strt_chk_inst/U3 INVX0 + PLACED ( 57040 226000 ) FS ;
 - U0_UART/U0_RX/stp_chk_inst/U2 OAI22X1 + PLACED ( 85200 220240 ) FS ;
 - U0_UART/U0_RX/stp_chk_inst/stp_err_reg SDFFARX1 + PLACED ( 82320 211600 ) FN ;
 - U0_UART/U0_RX/stp_chk_inst/U3 INVX0 + PLACED ( 90320 220240 ) FS ;
 - PLACE_HFSBUF_1046_161 NBUFFX2 + PLACED ( 146000 145360 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_988_162 NBUFFX2 + PLACED ( 134800 133840 ) S ;
 - U0_DATA_SYNC/U3 AO22X1 + PLACED ( 120080 240400 ) N ;
 - U0_DATA_SYNC/U4 AO22X1 + PLACED ( 119120 243280 ) FS ;
 - U0_DATA_SYNC/U5 AO22X1 + PLACED ( 114960 240400 ) FN ;
 - U0_DATA_SYNC/U6 AO22X1 + PLACED ( 124880 240400 ) N ;
 - U0_DATA_SYNC/U7 AO22X1 + PLACED ( 108880 231760 ) FS ;
 - U0_DATA_SYNC/U8 AO22X1 + PLACED ( 106320 217360 ) FN ;
 - U0_DATA_SYNC/U9 AO22X1 + PLACED ( 106000 223120 ) FN ;
 - U0_DATA_SYNC/U10 AO22X1 + PLACED ( 113680 231760 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_1526_89 NBUFFX2 + PLACED ( 36880 128080 ) FS ;
 - U0_REG_FILE/PLACE_HFSBUF_850_90 NBUFFX2 + PLACED ( 129040 133840 ) S ;
 - U0_DATA_SYNC/enable_pulse_reg SDFFARX1 + PLACED ( 122960 226000 ) S ;
 - U0_DATA_SYNC/sync_bus_reg\[7\] SDFFARX1 + PLACED ( 118480 231760 ) S ;
 - U0_DATA_SYNC/sync_bus_reg\[6\] SDFFARX1 + PLACED ( 111760 220240 ) S ;
 - U0_DATA_SYNC/sync_bus_reg\[5\] SDFFARX1 + PLACED ( 113360 214480 ) S ;
 - U0_DATA_SYNC/sync_bus_reg\[4\] SDFFARX1 + PLACED ( 108240 226000 ) FS ;
 - U0_DATA_SYNC/sync_bus_reg\[3\] SDFFARX1 + PLACED ( 124560 234640 ) FN ;
 - U0_DATA_SYNC/sync_bus_reg\[2\] SDFFARX1 + PLACED ( 109520 234640 ) N ;
 - U0_DATA_SYNC/sync_bus_reg\[1\] SDFFARX1 + PLACED ( 108560 254800 ) FS ;
 - U0_DATA_SYNC/sync_bus_reg\[0\] SDFFARX1 + PLACED ( 125200 243280 ) S ;
 - U0_ALU/PLACE_HFSINV_249_223 INVX2 + PLACED ( 170320 96400 ) FN ;
 - U0_ALU/PLACE_HFSBUF_115_224 NBUFFX2 + PLACED ( 185040 50320 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_236_225 INVX0 + PLACED ( 209680 151120 ) FS ;
 - U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[0\]\[0\] SDFFARX1 + PLACED ( 108560 249040 ) FS ;
 - U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[1\]\[0\] SDFFARX1 + PLACED ( 123600 254800 ) FS ;
 - U0_DATA_SYNC/U0_PULSE_GEN/U3 AND2X1 + PLACED ( 122320 249040 ) S ;
 - U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg SDFFARX1 + PLACED ( 125520 249040 ) S ;
 - U0_DATA_SYNC/U16 INVX0 + PLACED ( 116240 211600 ) FN ;
 - PLACE_HFSBUF_1411_163 NBUFFX2 + PLACED ( 129680 110800 ) FS ;
 - PLACE_HFSBUF_1672_164 NBUFFX2 + PLACED ( 204880 113680 ) FN ;
 - U0_SYS_CTRL/U3 NOR4X1 + PLACED ( 127760 185680 ) S ;
 - U0_SYS_CTRL/U58 AO22X1 + PLACED ( 107920 208720 ) S ;
 - U0_SYS_CTRL/U60 AO22X1 + PLACED ( 107600 202960 ) S ;
 - U0_SYS_CTRL/U61 AO22X1 + PLACED ( 105680 200080 ) FN ;
 - U0_SYS_CTRL/U62 AO21X1 + PLACED ( 122960 205840 ) FN ;
 - U0_SYS_CTRL/U63 NAND3X0 + PLACED ( 121360 191440 ) S ;
 - U0_SYS_CTRL/U64 OA221X1 + PLACED ( 122000 185680 ) S ;
 - U0_SYS_CTRL/U65 NAND3X0 + PLACED ( 124880 208720 ) S ;
 - U0_SYS_CTRL/U67 NAND4X0 + PLACED ( 134160 182800 ) N ;
 - U0_SYS_CTRL/U70 NAND3X0 + PLACED ( 118480 194320 ) N ;
 - U0_SYS_CTRL/U71 AO22X1 + PLACED ( 131280 174160 ) S ;
 - U0_SYS_CTRL/U74 AOI221X1 + PLACED ( 133520 188560 ) FN ;
 - U0_SYS_CTRL/U77 AND2X1 + PLACED ( 136400 179920 ) FS ;
 - U0_SYS_CTRL/U78 NAND4X0 + PLACED ( 127120 194320 ) N ;
 - U0_SYS_CTRL/U79 AND3X1 + PLACED ( 127440 200080 ) N ;
 - U0_SYS_CTRL/U81 NAND3X0 + PLACED ( 118160 200080 ) N ;
 - U0_SYS_CTRL/U82 OA22X1 + PLACED ( 122320 194320 ) FN ;
 - U0_SYS_CTRL/U83 AND2X1 + PLACED ( 121360 200080 ) N ;
 - U0_SYS_CTRL/U84 NAND3X0 + PLACED ( 116880 197200 ) FS ;
 - U0_SYS_CTRL/U86 NAND4X0 + PLACED ( 131600 194320 ) FN ;
 - U0_SYS_CTRL/U87 AND3X1 + PLACED ( 123920 200080 ) N ;
 - U0_SYS_CTRL/U88 NAND3X0 + PLACED ( 131920 179920 ) FS ;
 - U0_SYS_CTRL/U94 NAND3X1 + PLACED ( 137040 171280 ) FN ;
 - U0_SYS_CTRL/U98 AOI222X1 + PLACED ( 182160 128080 ) FS ;
 - U0_SYS_CTRL/U99 AOI222X1 + PLACED ( 183440 119440 ) N ;
 - U0_SYS_CTRL/U101 AOI222X1 + PLACED ( 176720 116560 ) FS ;
 - U0_SYS_CTRL/U104 AOI222X1 + PLACED ( 175440 122320 ) FS ;
 - U0_SYS_CTRL/U105 AOI222X1 + PLACED ( 169360 119440 ) N ;
 - U0_SYS_CTRL/U7 NAND3X0 + PLACED ( 147600 197200 ) FS ;
 - U0_SYS_CTRL/U38 NAND3X0 + PLACED ( 144400 165520 ) FN ;
 - U0_SYS_CTRL/U130 XOR2X1 + PLACED ( 149840 182800 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_1077_91 NBUFFX2 + PLACED ( 78160 177040 ) FN ;
 - U0_SYS_CTRL/U147 NOR3X0 + PLACED ( 143120 202960 ) FS ;
 - U0_SYS_CTRL/U50 AND2X1 + PLACED ( 98640 168400 ) FS ;
 - U0_SYS_CTRL/U93 AND2X1 + PLACED ( 133520 165520 ) N ;
 - U0_SYS_CTRL/U122 NAND3X1 + PLACED ( 150160 188560 ) N ;
 - U0_SYS_CTRL/cs_reg\[0\] SDFFARX1 + PLACED ( 126480 220240 ) FS ;
 - U0_SYS_CTRL/cs_reg\[1\] SDFFARX1 + PLACED ( 131280 205840 ) N ;
 - U0_SYS_CTRL/stored_addr_reg\[0\] SDFFARX1 + PLACED ( 94160 208720 ) FS ;
 - U0_SYS_CTRL/cs_reg\[2\] SDFFARX1 + PLACED ( 129360 217360 ) N ;
 - U0_SYS_CTRL/cs_reg\[3\] SDFFARX1 + PLACED ( 129040 211600 ) N ;
 - U0_SYS_CTRL/stored_addr_reg\[1\] SDFFARX1 + PLACED ( 89040 202960 ) FS ;
 - U0_SYS_CTRL/stored_addr_reg\[2\] SDFFARX1 + PLACED ( 98320 214480 ) FS ;
 - U0_SYS_CTRL/stored_addr_reg\[3\] SDFFARX1 + PLACED ( 91600 200080 ) N ;
 - U0_SYS_CTRL/U12 AND2X1 + PLACED ( 193680 133840 ) FS ;
 - U0_SYS_CTRL/U14 NAND3X1 + PLACED ( 161680 128080 ) S ;
 - U0_SYS_CTRL/U16 AND2X4 + PLACED ( 152400 145360 ) FS ;
 - U0_SYS_CTRL/U29 AOI222X1 + PLACED ( 182480 125200 ) N ;
 - U0_SYS_CTRL/U36 AOI222X1 + PLACED ( 184400 116560 ) FS ;
 - U0_SYS_CTRL/U39 NAND3X1 + PLACED ( 147600 174160 ) S ;
 - U0_SYS_CTRL/U43 AND2X1 + PLACED ( 94800 194320 ) FN ;
 - U0_SYS_CTRL/U47 OR3X1 + PLACED ( 126800 205840 ) FN ;
 - U0_SYS_CTRL/U48 NAND3X1 + PLACED ( 137680 202960 ) S ;
 - U0_SYS_CTRL/U55 NAND3X0 + PLACED ( 134800 197200 ) S ;
 - U0_SYS_CTRL/U69 AND3X1 + PLACED ( 139600 179920 ) S ;
 - U0_SYS_CTRL/U80 AND2X1 + PLACED ( 148560 145360 ) FS ;
 - U0_SYS_CTRL/U102 AND3X1 + PLACED ( 140560 185680 ) S ;
 - U0_SYS_CTRL/U107 NAND3X0 + PLACED ( 140560 188560 ) N ;
 - U0_SYS_CTRL/U109 NAND3X0 + PLACED ( 139920 191440 ) S ;
 - U0_SYS_CTRL/U117 NAND4X0 + PLACED ( 135440 194320 ) N ;
 - U0_SYS_CTRL/U129 AND2X1 + PLACED ( 136400 165520 ) N ;
 - U0_SYS_CTRL/U57 NOR2X1 + PLACED ( 133200 202960 ) FS ;
 - U0_SYS_CTRL/U68 NOR2X4 + PLACED ( 97360 188560 ) N ;
 - U0_SYS_CTRL/U91 INVX0 + PLACED ( 166480 136720 ) N ;
 - U0_SYS_CTRL/U46 INVX0 + PLACED ( 137360 185680 ) S ;
 - U0_SYS_CTRL/U73 NAND2X1 + PLACED ( 130320 188560 ) FN ;
 - U0_SYS_CTRL/U110 INVX0 + PLACED ( 124240 188560 ) FN ;
 - U0_SYS_CTRL/U111 INVX0 + PLACED ( 129360 202960 ) FS ;
 - U0_SYS_CTRL/PLACE_HFSINV_504_255 INVX1 + PLACED ( 143760 200080 ) N ;
 - U0_SYS_CTRL/U114 INVX1 + PLACED ( 168080 128080 ) FS ;
 - U0_SYS_CTRL/U115 INVX0 + PLACED ( 116240 200080 ) FN ;
 - U0_SYS_CTRL/U116 NAND2X2 + PLACED ( 112080 194320 ) N ;
 - U0_SYS_CTRL/U118 NAND2X1 + PLACED ( 136720 174160 ) FS ;
 - U0_SYS_CTRL/U119 INVX0 + PLACED ( 129680 179920 ) S ;
 - U0_SYS_CTRL/U123 INVX0 + PLACED ( 126160 191440 ) FS ;
 - U0_SYS_CTRL/U124 INVX0 + PLACED ( 118160 185680 ) S ;
 - U0_SYS_CTRL/U135 INVX1 + PLACED ( 127440 174160 ) FS ;
 - U0_SYS_CTRL/U136 INVX1 + PLACED ( 112720 197200 ) FS ;
 - U0_SYS_CTRL/U137 INVX1 + PLACED ( 113040 205840 ) N ;
 - U0_SYS_CTRL/U139 NOR2X2 + PLACED ( 177360 128080 ) FS ;
 - U0_SYS_CTRL/U140 NOR2X2 + PLACED ( 180560 133840 ) FS ;
 - U0_SYS_CTRL/U143 NOR2X2 + PLACED ( 191120 130960 ) FN ;
 - U0_SYS_CTRL/U144 INVX0 + PLACED ( 112720 202960 ) FS ;
 - U0_SYS_CTRL/U148 NOR2X0 + PLACED ( 126160 177040 ) N ;
 - U0_SYS_CTRL/U150 NAND2X1 + PLACED ( 126480 179920 ) S ;
 - U0_SYS_CTRL/U152 INVX0 + PLACED ( 123600 211600 ) FN ;
 - PLACE_HFSINV_170_257 INVX2 + PLACED ( 68560 93520 ) S ;
 - U0_SYS_CTRL/U5 AND2X1 + PLACED ( 168080 133840 ) FS ;
 - U0_SYS_CTRL/U8 AND2X2 + PLACED ( 102800 191440 ) S ;
 - U0_SYS_CTRL/U9 OAI22X1 + PLACED ( 106320 194320 ) FN ;
 - U0_SYS_CTRL/U11 NAND2X1 + PLACED ( 172880 133840 ) FS ;
 - U0_UART/U0_RX/PLACE_HFSBUF_104_259 NBUFFX2 + PLACED ( 18320 90640 ) FN ;
 - U0_SYS_CTRL/U15 NAND3X0 + PLACED ( 151760 171280 ) N ;
 - U0_SYS_CTRL/U17 NAND3X0 + PLACED ( 146960 179920 ) S ;
 - U0_SYS_CTRL/U18 NOR4X0 + PLACED ( 115920 191440 ) FS ;
 - U0_SYS_CTRL/U19 NAND3X0 + PLACED ( 143760 177040 ) FN ;
 - U0_ALU/PLACE_HFSINV_203_262 INVX2 + PLACED ( 190480 82000 ) FS ;
 - U0_SYS_CTRL/U22 NOR2X0 + PLACED ( 172560 130960 ) FN ;
 - U0_SYS_CTRL/U23 NOR2X2 + PLACED ( 176400 130960 ) N ;
 - U0_SYS_CTRL/U24 NOR2X2 + PLACED ( 173520 128080 ) S ;
 - U0_SYS_CTRL/U25 NOR2X2 + PLACED ( 196240 130960 ) FN ;
 - U0_ALU/mult_42/PLACE_HFSBUF_322_263 NBUFFX2 + PLACED ( 201680 70480 ) S ;
 - U0_ALU/PLACE_HFSINV_259_265 INVX2 + PLACED ( 193040 44560 ) N ;
 - U0_ALU/mult_42/PLACE_HFSBUF_333_266 NBUFFX2 + PLACED ( 198800 44560 ) FN ;
 - U0_SYS_CTRL/U30 AOI222X1 + PLACED ( 167440 122320 ) FS ;
 - U0_SYS_CTRL/U32 NOR2X4 + PLACED ( 119120 179920 ) FS ;
 - U0_SYS_CTRL/U33 NOR2X4 + PLACED ( 113040 179920 ) FS ;
 - U0_SYS_CTRL/U34 AND2X2 + PLACED ( 98640 191440 ) S ;
 - U0_SYS_CTRL/U37 OAI21X1 + PLACED ( 145040 191440 ) S ;
 - U0_SYS_CTRL/U40 AND2X1 + PLACED ( 150160 191440 ) FS ;
 - U0_SYS_CTRL/U41 INVX0 + PLACED ( 102480 194320 ) FN ;
 - U0_SYS_CTRL/U42 INVX0 + PLACED ( 108880 191440 ) S ;
 - U0_SYS_CTRL/U44 NOR2X4 + PLACED ( 111760 182800 ) N ;
 - U0_SYS_CTRL/U45 NOR2X4 + PLACED ( 110160 188560 ) N ;
 - U0_SYS_CTRL/U49 NOR2X4 + PLACED ( 103440 188560 ) N ;
 - U0_SYS_CTRL/U52 NOR2X2 + PLACED ( 187600 133840 ) S ;
 - U0_SYS_CTRL/U53 AND2X2 + PLACED ( 119760 168400 ) S ;
 - U0_SYS_CTRL/U56 NAND2X0 + PLACED ( 144720 185680 ) FS ;
 - U0_SYS_CTRL/U59 NOR2X0 + PLACED ( 145040 194320 ) FN ;
 - U0_SYS_CTRL/U72 NAND2X0 + PLACED ( 144400 171280 ) FN ;
 - U0_SYS_CTRL/U75 NOR2X0 + PLACED ( 146640 185680 ) S ;
 - U0_SYS_CTRL/U76 NOR2X0 + PLACED ( 142160 165520 ) N ;
 - U0_SYS_CTRL/U89 AO22X1 + PLACED ( 103120 202960 ) S ;
 - U0_SYS_CTRL/U92 NOR4X0 + PLACED ( 112080 200080 ) N ;
 - U0_SYS_CTRL/U95 INVX0 + PLACED ( 118800 188560 ) FN ;
 - U0_SYS_CTRL/U96 OR2X1 + PLACED ( 150480 211600 ) FN ;
 - U0_SYS_CTRL/U97 AND2X1 + PLACED ( 147920 165520 ) N ;
 - U0_SYS_CTRL/U100 AND3X1 + PLACED ( 140880 197200 ) S ;
 - U0_SYS_CTRL/U103 OR3X1 + PLACED ( 146000 205840 ) FN ;
 - U0_SYS_CTRL/U108 INVX0 + PLACED ( 156240 197200 ) FS ;
 - U0_SYS_CTRL/U120 INVX0 + PLACED ( 149200 202960 ) S ;
 - U0_SYS_CTRL/U125 INVX0 + PLACED ( 150480 205840 ) N ;
 - U0_SYS_CTRL/U126 NOR2X0 + PLACED ( 139600 165520 ) N ;
 - U0_SYS_CTRL/U127 INVX1 + PLACED ( 119120 182800 ) N ;
 - U0_SYS_CTRL/U128 NAND3X4 + PLACED ( 116560 205840 ) N ;
 - U0_SYS_CTRL/U131 INVX0 + PLACED ( 110160 197200 ) FS ;
 - U0_SYS_CTRL/U132 INVX0 + PLACED ( 153040 205840 ) N ;
 - U0_SYS_CTRL/U134 NOR2X0 + PLACED ( 148240 200080 ) N ;
 - U0_SYS_CTRL/U138 NAND2X0 + PLACED ( 150160 156880 ) FS ;
 - U0_ALU/PLACE_HFSINV_241_274 INVX2 + PLACED ( 155600 70480 ) S ;
 - U0_ALU/mult_42/PLACE_HFSBUF_390_275 NBUFFX2 + PLACED ( 167760 67600 ) FN ;
 - U0_ALU/PLACE_HFSINV_798_278 INVX2 + PLACED ( 180560 64720 ) FS ;
 - U0_ALU/PLACE_HFSBUF_513_279 NBUFFX2 + PLACED ( 180240 58960 ) S ;
 - U0_SYS_CTRL/U155 INVX0 + PLACED ( 142480 171280 ) FN ;
 - U0_CLK_GATE/U0_CGLPPSX4 CGLPPSX4 + PLACED ( 142480 105040 ) FS ;
 - U0_ALU/U57 AO221X1 + PLACED ( 177680 82000 ) FS ;
 - U0_ALU/U60 AO221X1 + PLACED ( 162320 76240 ) FS ;
 - U0_ALU/U63 AO221X1 + PLACED ( 175760 87760 ) FS ;
 - U0_ALU/U68 AO222X1 + PLACED ( 183760 58960 ) FS ;
 - U0_ALU/U69 AO221X1 + PLACED ( 173840 67600 ) N ;
 - U0_ALU/U71 AO221X1 + PLACED ( 167440 61840 ) N ;
 - U0_ALU/U72 AO221X1 + PLACED ( 160080 61840 ) FN ;
 - U0_ALU/U74 AO222X1 + PLACED ( 177680 47440 ) S ;
 - U0_ALU/U75 AO221X1 + PLACED ( 174800 61840 ) FN ;
 - U0_ALU/U78 AO221X1 + PLACED ( 160080 56080 ) N ;
 - U0_ALU/U80 AO222X1 + PLACED ( 179600 44560 ) N ;
 - U0_ALU/U83 AO221X1 + PLACED ( 162640 47440 ) FS ;
 - U0_ALU/U84 AO221X1 + PLACED ( 162960 41680 ) S ;
 - U0_ALU/U86 AO222X1 + PLACED ( 178640 33040 ) N ;
 - U0_ALU/U87 AO222X1 + PLACED ( 169680 35920 ) FS ;
 - U0_ALU/U89 AO221X1 + PLACED ( 162000 35920 ) FS ;
 - U0_ALU/U90 AO221X1 + PLACED ( 154320 35920 ) S ;
 - U0_ALU/U92 AO222X1 + PLACED ( 178320 24400 ) FS ;
 - U0_ALU/U93 AO222X1 + PLACED ( 170320 30160 ) FS ;
 - U0_ALU/U96 AO221X1 + PLACED ( 163280 30160 ) FS ;
 - U0_ALU/U97 AO221X1 + PLACED ( 158800 27280 ) FN ;
 - U0_ALU/U99 AO21X1 + PLACED ( 222800 90640 ) FN ;
 - U0_ALU/U113 AO221X1 + PLACED ( 169680 21520 ) FN ;
 - U0_ALU/U115 AO22X1 + PLACED ( 151440 76240 ) FS ;
 - U0_ALU/U116 AO221X1 + PLACED ( 165840 27280 ) N ;
 - U0_ALU/U119 AO221X1 + PLACED ( 158800 21520 ) FN ;
 - U0_ALU/U123 AND2X1 + PLACED ( 165840 84880 ) N ;
 - U0_ALU/U14 NAND3X0 + PLACED ( 174480 58960 ) S ;
 - U0_ALU/U15 AO221X1 + PLACED ( 163920 50320 ) N ;
 - U0_ALU/U19 NAND3X0 + PLACED ( 155280 61840 ) FN ;
 - U0_ALU/PLACE_HFSINV_709_282 INVX0 + PLACED ( 185360 67600 ) N ;
 - U0_ALU/mult_42/PLACE_HFSBUF_430_283 NBUFFX2 + PLACED ( 211920 64720 ) S ;
 - U0_ALU/PLACE_HFSINV_497_298 INVX2 + PLACED ( 158160 10000 ) FN ;
 - U0_ALU/PLACE_HFSINV_646_286 INVX0 + PLACED ( 169680 67600 ) N ;
 - U0_ALU/mult_42/PLACE_HFSBUF_41_287 NBUFFX2 + PLACED ( 199120 53200 ) FS ;
 - U0_ALU/U70 AND2X1 + PLACED ( 148560 12880 ) FS ;
 - U0_ALU/U73 OR2X1 + PLACED ( 144400 73360 ) N ;
 - U0_ALU/PLACE_HFSINV_674_294 INVX0 + PLACED ( 143440 82000 ) S ;
 - U0_ALU/U82 AO221X1 + PLACED ( 155600 33040 ) N ;
 - U0_ALU/PLACE_HFSBUF_460_312 NBUFFX2 + PLACED ( 147920 24400 ) FS ;
 - U0_ALU/U100 AO221X1 + PLACED ( 169040 76240 ) FS ;
 - U0_ALU/U101 AO21X1 + PLACED ( 221520 93520 ) S ;
 - U0_ALU/U102 AO21X1 + PLACED ( 217360 93520 ) S ;
 - U0_ALU/U109 AO21X1 + PLACED ( 213200 93520 ) S ;
 - U0_ALU/mult_42/PLACE_HFSBUF_436_295 NBUFFX2 + PLACED ( 183440 73360 ) N ;
 - U0_ALU/U125 AND2X1 + PLACED ( 159760 90640 ) N ;
 - U0_ALU/U126 AND3X1 + PLACED ( 143120 64720 ) FS ;
 - U0_ALU/PLACE_HFSINV_702_290 INVX0 + PLACED ( 151120 58960 ) S ;
 - U0_ALU/PLACE_HFSINV_884_313 INVX2 + PLACED ( 132560 35920 ) S ;
 - U0_ALU/U149 AND2X1 + PLACED ( 146960 82000 ) FS ;
 - U0_ALU/U172 OAI221X1 + PLACED ( 174160 73360 ) N ;
 - U0_ALU/U173 AOI221X1 + PLACED ( 159760 67600 ) N ;
 - U0_ALU/U174 AOI221X1 + PLACED ( 166800 73360 ) N ;
 - PLACE_HFSBUF_1190_93 NBUFFX2 + PLACED ( 80080 188560 ) FN ;
 - U0_REG_FILE/PLACE_HFSBUF_1117_94 NBUFFX2 + PLACED ( 66960 188560 ) N ;
 - U0_ALU/U234 OR2X1 + PLACED ( 147280 38800 ) FN ;
 - U0_ALU/U240 OA221X1 + PLACED ( 148560 27280 ) FN ;
 - U0_ALU/U241 AO221X1 + PLACED ( 148240 41680 ) S ;
 - U0_ALU/U242 AO22X1 + PLACED ( 152720 67600 ) FN ;
 - U0_ALU/U243 AO22X1 + PLACED ( 148560 73360 ) FN ;
 - U0_ALU/U244 OA22X1 + PLACED ( 153680 18640 ) S ;
 - U0_ALU/U170 OR2X1 + PLACED ( 166160 15760 ) N ;
 - U0_ALU/U203 NAND3X0 + PLACED ( 152400 93520 ) FS ;
 - U0_ALU/ALU_OUT_reg\[8\] SDFFARX1 + PLACED ( 186960 102160 ) FN ;
 - U0_ALU/ALU_OUT_reg\[7\] SDFFARX1 + PLACED ( 190160 125200 ) FN ;
 - U0_ALU/ALU_OUT_reg\[6\] SDFFARX1 + PLACED ( 189200 110800 ) S ;
 - U0_ALU/ALU_OUT_reg\[5\] SDFFARX1 + PLACED ( 176400 96400 ) N ;
 - U0_ALU/ALU_OUT_reg\[4\] SDFFARX1 + PLACED ( 170640 102160 ) N ;
 - U0_ALU/ALU_OUT_reg\[2\] SDFFARX1 + PLACED ( 156560 107920 ) N ;
 - U0_ALU/OUT_VALID_reg SDFFARX1 + PLACED ( 156880 113680 ) FN ;
 - U0_ALU/ALU_OUT_reg\[14\] SDFFARX1 + PLACED ( 203280 105040 ) S ;
 - U0_ALU/ALU_OUT_reg\[10\] SDFFARX1 + PLACED ( 197840 93520 ) S ;
 - U0_ALU/ALU_OUT_reg\[9\] SDFFARX1 + PLACED ( 191120 122320 ) S ;
 - U0_ALU/ALU_OUT_reg\[13\] SDFFARX1 + PLACED ( 204560 107920 ) FN ;
 - U0_ALU/ALU_OUT_reg\[12\] SDFFARX1 + PLACED ( 202960 99280 ) S ;
 - U0_ALU/ALU_OUT_reg\[11\] SDFFARX1 + PLACED ( 188240 105040 ) S ;
 - U0_ALU/ALU_OUT_reg\[3\] SDFFARX1 + PLACED ( 172880 110800 ) FS ;
 - U0_ALU/ALU_OUT_reg\[1\] SDFFARX1 + PLACED ( 172560 107920 ) N ;
 - U0_ALU/ALU_OUT_reg\[15\] SDFFARX1 + PLACED ( 193360 116560 ) S ;
 - U0_ALU/U54 AO21X1 + PLACED ( 183760 90640 ) N ;
 - U0_ALU/ALU_OUT_reg\[0\] SDFFARX1 + PLACED ( 154320 102160 ) N ;
 - U0_ALU/U8 AO21X1 + PLACED ( 159760 15760 ) FN ;
 - U0_ALU/U22 AND2X1 + PLACED ( 162640 12880 ) FS ;
 - U0_ALU/U23 AO221X1 + PLACED ( 156560 47440 ) FS ;
 - U0_ALU/U28 AO221X1 + PLACED ( 185360 47440 ) S ;
 - U0_ALU/U30 AO221X1 + PLACED ( 191760 67600 ) FN ;
 - U0_ALU/U38 AO221X1 + PLACED ( 166160 56080 ) N ;
 - U0_ALU/U43 AO221X1 + PLACED ( 195920 73360 ) N ;
 - U0_ALU/U45 AND2X1 + PLACED ( 152720 12880 ) FS ;
 - U0_ALU/U46 AOI22X1 + PLACED ( 180240 21520 ) N ;
 - U0_ALU/U62 AND2X1 + PLACED ( 160400 82000 ) FS ;
 - U0_ALU/U104 AO222X1 + PLACED ( 155280 41680 ) FS ;
 - U0_ALU/U111 AOI21X1 + PLACED ( 204560 70480 ) FS ;
 - U0_ALU/U122 AND2X1 + PLACED ( 202320 73360 ) N ;
 - U0_ALU/PLACE_HFSBUF_765_302 NBUFFX2 + PLACED ( 154320 15760 ) FN ;
 - U0_ALU/U147 AO221X1 + PLACED ( 178640 30160 ) S ;
 - U0_ALU/U183 AND2X1 + PLACED ( 151120 82000 ) FS ;
 - U0_ALU/PLACE_HFSINV_784_326 INVX2 + PLACED ( 154960 27280 ) N ;
 - U0_ALU/PLACE_HFSBUF_485_330 NBUFFX2 + PLACED ( 157840 12880 ) FS ;
 - U0_ALU/mult_42/PLACE_HFSBUF_41_300 NBUFFX2 + PLACED ( 165520 21520 ) FN ;
 - U0_ALU/U47 NOR4X1 + PLACED ( 170320 44560 ) N ;
 - U0_ALU/U105 NOR2X0 + PLACED ( 145040 58960 ) FS ;
 - U0_ALU/mult_42/PLACE_HFSBUF_47_292 NBUFFX2 + PLACED ( 151760 53200 ) FS ;
 - U0_ALU/PLACE_HFSINV_943_303 INVX2 + PLACED ( 138640 33040 ) FN ;
 - U0_ALU/mult_42/PLACE_HFSBUF_205_304 NBUFFX2 + PLACED ( 164880 18640 ) S ;
 - U0_ALU/U20 NAND2X1 + PLACED ( 175440 76240 ) FS ;
 - U0_ALU/mult_42/PLACE_HFSBUF_79_315 NBUFFX2 + PLACED ( 199440 33040 ) FN ;
 - U0_ALU/U121 NAND2X1 + PLACED ( 197520 70480 ) FS ;
 - U0_ALU/U146 NAND2X1 + PLACED ( 144720 70480 ) S ;
 - U0_ALU/PLACE_HFSINV_1374_307 INVX2 + PLACED ( 138960 41680 ) S ;
 - U0_ALU/mult_42/PLACE_HFSBUF_277_308 NBUFFX2 + PLACED ( 205520 30160 ) S ;
 - U0_ALU/U156 INVX0 + PLACED ( 163280 82000 ) FS ;
 - U0_ALU/PLACE_HFSINV_783_317 INVX0 + PLACED ( 153040 47440 ) FS ;
 - U0_ALU/PLACE_HFSBUF_378_318 NBUFFX2 + PLACED ( 137360 44560 ) FN ;
 - U0_ALU/U169 INVX0 + PLACED ( 160080 73360 ) FN ;
 - U0_ALU/U176 INVX0 + PLACED ( 162640 73360 ) N ;
 - U0_ALU/PLACE_HFSBUF_54_319 NBUFFX2 + PLACED ( 138960 53200 ) FS ;
 - U0_ALU/PLACE_HFSINV_860_322 INVX2 + PLACED ( 150800 38800 ) FN ;
 - U0_ALU/U184 NAND2X1 + PLACED ( 171920 53200 ) FS ;
 - U0_ALU/U185 NAND2X1 + PLACED ( 176400 53200 ) FS ;
 - U0_ALU/PLACE_HFSBUF_505_323 NBUFFX2 + PLACED ( 150160 33040 ) FN ;
 - U0_ALU/mult_42/PLACE_HFSBUF_47_327 NBUFFX2 + PLACED ( 140240 47440 ) FS ;
 - U0_ALU/PLACE_HFSBUF_485_328 NBUFFX2 + PLACED ( 126160 41680 ) FS ;
 - U0_ALU/U201 NAND2X1 + PLACED ( 149520 56080 ) N ;
 - U0_ALU/U204 NOR2X0 + PLACED ( 154320 56080 ) N ;
 - U0_ALU/U205 NOR2X0 + PLACED ( 148240 67600 ) N ;
 - U0_ALU/U209 INVX0 + PLACED ( 144720 61840 ) FN ;
 - U0_ALU/U210 OA21X1 + PLACED ( 156240 87760 ) FS ;
 - U0_ALU/U216 INVX0 + PLACED ( 143120 90640 ) FN ;
 - U0_ALU/U217 INVX0 + PLACED ( 153360 96400 ) FN ;
 - U0_ALU/PLACE_HFSINV_1758_332 INVX1 + PLACED ( 150160 18640 ) FS ;
 - U0_ALU/mult_42/PLACE_HFSBUF_125_333 NBUFFX2 + PLACED ( 163280 10000 ) FN ;
 - U0_ALU/U221 INVX0 + PLACED ( 157520 76240 ) S ;
 - U0_ALU/U232 NOR2X0 + PLACED ( 175120 93520 ) FS ;
 - U0_ALU/U237 OA21X1 + PLACED ( 197200 87760 ) FS ;
 - U0_ALU/U239 NOR2X0 + PLACED ( 193680 96400 ) FN ;
 - U0_ALU/div_43/u_div\/u_fa_PartRem_0_1_2 FADDX1 + PLACED ( 121360 15760 ) N ;
 - U0_ALU/div_43/U4 FADDX1 + PLACED ( 127440 21520 ) FN ;
 - U0_ALU/div_43/U6 MUX21X1 + PLACED ( 124560 27280 ) FN ;
 - U0_ALU/div_43/U7 AND2X1 + PLACED ( 138000 30160 ) S ;
 - U0_ALU/div_43/U8 NAND2X0 + PLACED ( 122320 10000 ) FN ;
 - U0_ALU/div_43/U9 NAND2X0 + PLACED ( 126480 10000 ) N ;
 - U0_ALU/div_43/U10 NAND2X1 + PLACED ( 122640 12880 ) S ;
 - U0_ALU/div_43/U11 NAND3X0 + PLACED ( 128400 10000 ) FN ;
 - U0_ALU/div_43/U16 MUX21X1 + PLACED ( 146960 10000 ) FN ;
 - U0_ALU/div_43/U17 MUX21X1 + PLACED ( 130000 27280 ) FN ;
 - U0_ALU/div_43/U18 NAND2X0 + PLACED ( 139920 27280 ) N ;
 - U0_ALU/div_43/U19 NAND2X0 + PLACED ( 127440 24400 ) S ;
 - U0_ALU/div_43/U20 NAND2X1 + PLACED ( 139600 21520 ) N ;
 - U0_ALU/div_43/U22 FADDX1 + PLACED ( 125840 30160 ) FS ;
 - U0_ALU/div_43/U23 NAND2X1 + PLACED ( 136080 27280 ) FN ;
 - U0_ALU/div_43/U30 INVX0 + PLACED ( 145360 27280 ) N ;
 - U0_ALU/div_43/U31 NAND2X1 + PLACED ( 134480 24400 ) FS ;
 - U0_ALU/div_43/U36 NAND2X0 + PLACED ( 138640 12880 ) S ;
 - U0_ALU/div_43/U39 NAND2X0 + PLACED ( 144720 44560 ) N ;
 - U0_ALU/div_43/U40 MUX21X1 + PLACED ( 142160 38800 ) FN ;
 - U0_ALU/div_43/U13 MUX21X1 + PLACED ( 121680 21520 ) N ;
 - U0_ALU/div_43/U1 NAND2X0 + PLACED ( 133520 15760 ) FN ;
 - U0_ALU/div_43/U2 NAND2X0 + PLACED ( 138640 15760 ) FN ;
 - U0_ALU/div_43/U3 NAND2X1 + PLACED ( 135440 15760 ) N ;
 - U0_ALU/div_43/U5 NAND3X0 + PLACED ( 139280 18640 ) S ;
 - U0_ALU/div_43/U21 NAND2X0 + PLACED ( 142480 10000 ) FN ;
 - U0_ALU/div_43/U24 NAND2X0 + PLACED ( 137680 10000 ) FN ;
 - U0_ALU/div_43/U25 NAND2X0 + PLACED ( 133840 12880 ) S ;
 - U0_ALU/div_43/U26 NAND3X0 + PLACED ( 132240 10000 ) N ;
 - U0_ALU/div_43/U37 AND3X1 + PLACED ( 142480 27280 ) FN ;
 - U0_ALU/div_43/U38 AND2X1 + PLACED ( 142480 41680 ) FS ;
 - U0_ALU/div_43/U42 NAND2X1 + PLACED ( 148240 18640 ) FS ;
 - U0_ALU/div_43/U43 XOR2X1 + PLACED ( 142160 12880 ) FS ;
 - U0_ALU/div_43/U44 XOR2X1 + PLACED ( 141840 24400 ) S ;
 - U0_ALU/div_43/U45 XOR2X1 + PLACED ( 136080 38800 ) N ;
 - U0_ALU/div_43/U47 NAND4X0 + PLACED ( 138000 24400 ) S ;
 - U0_ALU/div_43/U48 NAND2X1 + PLACED ( 136720 33040 ) FN ;
 - U0_ALU/div_43/U50 AND2X1 + PLACED ( 144720 18640 ) S ;
 - U0_ALU/sub_41/U2_7 FADDX1 + PLACED ( 195600 79120 ) N ;
 - U0_ALU/sub_41/U2_6 FADDX1 + PLACED ( 199440 64720 ) S ;
 - U0_ALU/sub_41/U2_5 FADDX1 + PLACED ( 191760 58960 ) S ;
 - U0_ALU/sub_41/U2_4 FADDX1 + PLACED ( 191440 50320 ) FN ;
 - U0_ALU/sub_41/U2_3 FADDX1 + PLACED ( 189520 35920 ) S ;
 - U0_ALU/sub_41/U2_2 FADDX1 + PLACED ( 186960 33040 ) N ;
 - U0_ALU/sub_41/U2_1 FADDX1 + PLACED ( 172880 15760 ) N ;
 - U0_ALU/sub_41/U1 OR2X1 + PLACED ( 169040 15760 ) N ;
 - U0_ALU/sub_41/U2 XOR2X1 + PLACED ( 167440 10000 ) N ;
 - U0_ALU/sub_41/U12 INVX0 + PLACED ( 202960 84880 ) FN ;
 - U0_ALU/add_40/U1_7 FADDX1 + PLACED ( 183760 87760 ) S ;
 - U0_ALU/add_40/U1_6 FADDX1 + PLACED ( 181840 76240 ) FS ;
 - U0_ALU/add_40/U1_5 FADDX1 + PLACED ( 185360 61840 ) N ;
 - U0_ALU/add_40/U1_4 FADDX1 + PLACED ( 183120 53200 ) S ;
 - U0_ALU/add_40/U1_3 FADDX1 + PLACED ( 189520 41680 ) S ;
 - U0_ALU/add_40/U1_2 FADDX1 + PLACED ( 188560 21520 ) FN ;
 - U0_ALU/add_40/U1_1 FADDX1 + PLACED ( 183440 10000 ) N ;
 - U0_ALU/add_40/U2 XOR2X1 + PLACED ( 173520 10000 ) N ;
 - U0_ALU/add_40/U1 AND2X1 + PLACED ( 179280 10000 ) N ;
 - U0_ALU/mult_42/S4_4 FADDX1 + PLACED ( 242640 70480 ) S ;
 - U0_ALU/mult_42/S4_5 FADDX1 + PLACED ( 247760 64720 ) S ;
 - U0_ALU/mult_42/S5_6 FADDX1 + PLACED ( 241040 76240 ) FS ;
 - U0_ALU/mult_42/S2_6_5 FADDX1 + PLACED ( 247760 56080 ) FN ;
 - U0_ALU/mult_42/S3_5_6 FADDX1 + PLACED ( 247760 50320 ) FN ;
 - U0_ALU/mult_42/S3_4_6 FADDX1 + PLACED ( 247760 41680 ) S ;
 - U0_ALU/mult_42/S1_2_0 FADDX1 + PLACED ( 198160 15760 ) FN ;
 - U0_ALU/mult_42/S1_3_0 FADDX1 + PLACED ( 193680 27280 ) N ;
 - U0_ALU/mult_42/S2_2_1 FADDX1 + PLACED ( 204880 21520 ) FN ;
 - U0_ALU/mult_42/S1_4_0 FADDX1 + PLACED ( 204240 41680 ) S ;
 - U0_ALU/mult_42/S1_5_0 FADDX1 + PLACED ( 203600 47440 ) S ;
 - U0_ALU/mult_42/S4_0 FADDX1 + PLACED ( 206800 73360 ) FN ;
 - U0_ALU/mult_42/S2_6_1 FADDX1 + PLACED ( 212880 56080 ) FN ;
 - U0_ALU/mult_42/S2_3_1 FADDX1 + PLACED ( 208400 27280 ) FN ;
 - U0_ALU/mult_42/S2_2_3 FADDX1 + PLACED ( 224720 27280 ) FN ;
 - U0_ALU/mult_42/S2_4_2 FADDX1 + PLACED ( 218320 41680 ) S ;
 - U0_ALU/mult_42/U2 XOR2X1 + PLACED ( 214480 10000 ) FN ;
 - U0_ALU/mult_42/U10 NOR2X0 + PLACED ( 244240 41680 ) FS ;
 - U0_ALU/mult_42/U11 AND2X1 + PLACED ( 226320 15760 ) N ;
 - U0_ALU/mult_42/U12 XOR2X1 + PLACED ( 223440 10000 ) N ;
 - U0_ALU/mult_42/U13 NOR2X0 + PLACED ( 219280 35920 ) FS ;
 - U0_ALU/mult_42/U14 NOR2X0 + PLACED ( 205520 12880 ) S ;
 - U0_ALU/mult_42/U16 AND2X1 + PLACED ( 202640 10000 ) FN ;
 - U0_ALU/mult_42/U18 AND2X1 + PLACED ( 241360 79120 ) N ;
 - U0_ALU/mult_42/U23 NOR2X0 + PLACED ( 243920 44560 ) N ;
 - U0_ALU/mult_42/U24 NOR2X0 + PLACED ( 237520 67600 ) N ;
 - U0_ALU/mult_42/U30 AND2X1 + PLACED ( 220240 10000 ) N ;
 - U0_ALU/mult_42/U31 NOR2X0 + PLACED ( 221200 15760 ) N ;
 - U0_ALU/mult_42/U33 NOR2X0 + PLACED ( 223440 15760 ) N ;
 - U0_ALU/mult_42/U49 NOR2X0 + PLACED ( 230480 21520 ) FN ;
 - U0_ALU/mult_42/U50 NOR2X0 + PLACED ( 210640 15760 ) FN ;
 - U0_ALU/mult_42/U51 NOR2X0 + PLACED ( 221520 24400 ) FS ;
 - U0_ALU/mult_42/U52 NOR2X0 + PLACED ( 234320 35920 ) FS ;
 - U0_ALU/mult_42/U54 XOR2X1 + PLACED ( 229520 10000 ) FN ;
 - U0_ALU/mult_42/U61 NOR2X0 + PLACED ( 226640 56080 ) N ;
 - U0_ALU/mult_42/U62 NOR2X0 + PLACED ( 226320 50320 ) N ;
 - U0_ALU/mult_42/U66 AND2X1 + PLACED ( 213520 79120 ) FN ;
 - U0_ALU/mult_42/U72 NOR2X0 + PLACED ( 201360 30160 ) S ;
 - U0_ALU/mult_42/U80 NOR2X0 + PLACED ( 239760 33040 ) N ;
 - U0_ALU/mult_42/U82 NOR2X0 + PLACED ( 216080 35920 ) FS ;
 - U0_ALU/mult_42/U83 NOR2X0 + PLACED ( 213840 64720 ) FS ;
 - U0_ALU/mult_42/U87 AND2X1 + PLACED ( 215440 15760 ) FN ;
 - U0_ALU/mult_42/U90 NOR2X0 + PLACED ( 218640 15760 ) N ;
 - U0_ALU/mult_42/U93 NOR2X0 + PLACED ( 185680 15760 ) FN ;
 - U0_ALU/mult_42/U103 NOR2X0 + PLACED ( 200720 12880 ) S ;
 - U0_ALU/mult_42/U104 AND2X1 + PLACED ( 234960 73360 ) N ;
 - U0_ALU/mult_42/U105 AND2X1 + PLACED ( 252880 76240 ) FS ;
 - U0_ALU/mult_42/U106 AND2X1 + PLACED ( 256080 76240 ) S ;
 - U0_ALU/mult_42/U109 XOR2X1 + PLACED ( 230800 70480 ) FS ;
 - U0_ALU/mult_42/U110 XOR2X1 + PLACED ( 250960 79120 ) FN ;
 - U0_ALU/mult_42/U111 XOR2X1 + PLACED ( 253840 70480 ) S ;
 - U0_ALU/mult_42/U112 XOR2X1 + PLACED ( 244880 79120 ) FN ;
 - U0_ALU/mult_42/U113 XOR2X1 + PLACED ( 194960 10000 ) N ;
 - U0_ALU/mult_42/U122 NOR2X0 + PLACED ( 237520 73360 ) FN ;
 - U0_ALU/mult_42/U123 NOR2X0 + PLACED ( 242320 64720 ) FS ;
 - U0_ALU/mult_42/U124 NOR2X0 + PLACED ( 236560 61840 ) FN ;
 - U0_ALU/mult_42/U125 NOR2X0 + PLACED ( 219920 58960 ) FS ;
 - U0_ALU/mult_42/U126 NOR2X0 + PLACED ( 209680 70480 ) S ;
 - U0_ALU/mult_42/U128 NOR2X0 + PLACED ( 242960 61840 ) N ;
 - U0_ALU/mult_42/U129 NOR2X0 + PLACED ( 243280 58960 ) FS ;
 - U0_ALU/mult_42/U131 NOR2X0 + PLACED ( 231440 56080 ) FN ;
 - U0_ALU/mult_42/U132 NOR2X0 + PLACED ( 218000 58960 ) FS ;
 - U0_ALU/mult_42/U133 NOR2X0 + PLACED ( 200400 61840 ) FN ;
 - U0_ALU/mult_42/U135 NOR2X0 + PLACED ( 243280 50320 ) FN ;
 - U0_ALU/mult_42/U136 NOR2X0 + PLACED ( 242320 47440 ) S ;
 - U0_ALU/mult_42/U138 NOR2X0 + PLACED ( 237520 50320 ) N ;
 - U0_ALU/mult_42/U139 NOR2X0 + PLACED ( 213840 44560 ) FN ;
 - U0_ALU/mult_42/U140 NOR2X0 + PLACED ( 205840 50320 ) N ;
 - U0_ALU/mult_42/U141 NOR2X0 + PLACED ( 244880 47440 ) FS ;
 - U0_ALU/mult_42/U142 NOR2X0 + PLACED ( 233040 38800 ) FN ;
 - U0_ALU/mult_42/U143 NOR2X0 + PLACED ( 206480 44560 ) N ;
 - U0_ALU/mult_42/U9 AND2X1 + PLACED ( 231760 15760 ) N ;
 - U0_ALU/mult_42/S2_5_2 FADDX1 + PLACED ( 217360 47440 ) S ;
 - U0_ALU/mult_42/U71 NOR2X0 + PLACED ( 244240 64720 ) S ;
 - U0_ALU/mult_42/U70 NOR2X0 + PLACED ( 242320 41680 ) FS ;
 - U0_ALU/mult_42/S2_3_3 FADDX1 + PLACED ( 225680 30160 ) S ;
 - U0_ALU/mult_42/U137 NOR2X0 + PLACED ( 238800 53200 ) S ;
 - U0_ALU/mult_42/U58 NOR2X0 + PLACED ( 244560 33040 ) FN ;
 - U0_ALU/mult_42/U57 NOR2X0 + PLACED ( 208080 30160 ) S ;
 - U0_ALU/mult_42/U55 NOR2X0 + PLACED ( 217360 33040 ) FN ;
 - U0_ALU/mult_42/U79 NOR2X0 + PLACED ( 238480 30160 ) S ;
 - U0_ALU/mult_42/U73 NOR2X0 + PLACED ( 242640 33040 ) FN ;
 - U0_ALU/mult_42/U67 NOR2X0 + PLACED ( 237840 15760 ) FN ;
 - U0_ALU/mult_42/U68 NOR2X0 + PLACED ( 239760 15760 ) N ;
 - U0_ALU/mult_42/S2_2_5 FADDX1 + PLACED ( 241680 15760 ) N ;
 - U0_ALU/mult_42/S2_4_3 FADDX1 + PLACED ( 222480 35920 ) S ;
 - U0_ALU/mult_42/S2_3_4 FADDX1 + PLACED ( 235920 27280 ) FN ;
 - U0_ALU/mult_42/U38 AND2X1 + PLACED ( 193680 15760 ) N ;
 - U0_ALU/mult_42/U63 NOR2X0 + PLACED ( 229200 15760 ) N ;
 - U0_ALU/mult_42/U149 NOR2X0 + PLACED ( 234960 15760 ) FN ;
 - U0_ALU/mult_42/U64 NOR2X0 + PLACED ( 236560 12880 ) FS ;
 - U0_ALU/mult_42/U65 NOR2X0 + PLACED ( 244880 10000 ) N ;
 - U0_ALU/mult_42/U28 NOR2X0 + PLACED ( 246800 10000 ) N ;
 - U0_ALU/mult_42/U78 AND2X1 + PLACED ( 249360 10000 ) FN ;
 - U0_ALU/mult_42/S2_2_4 FADDX1 + PLACED ( 234000 21520 ) FN ;
 - U0_ALU/mult_42/U147 NOR2X0 + PLACED ( 212560 15760 ) N ;
 - U0_ALU/mult_42/U134 NOR2X0 + PLACED ( 242960 53200 ) FS ;
 - U0_ALU/mult_42/S2_5_3 FADDX1 + PLACED ( 230160 47440 ) S ;
 - U0_ALU/mult_42/S4_1 FADDX1 + PLACED ( 212560 70480 ) S ;
 - U0_ALU/mult_42/U127 NOR2X0 + PLACED ( 238480 70480 ) FS ;
 - U0_ALU/mult_42/U25 NOR2X0 + PLACED ( 252240 15760 ) FN ;
 - U0_ALU/mult_42/U146 NOR2X0 + PLACED ( 254160 15760 ) N ;
 - U0_ALU/mult_42/U148 NOR2X0 + PLACED ( 251920 10000 ) FN ;
 - U0_ALU/mult_42/U144 NOR2X0 + PLACED ( 246160 27280 ) FN ;
 - U0_ALU/mult_42/U145 NOR2X0 + PLACED ( 201040 21520 ) N ;
 - U0_ALU/mult_42/U19 NOR2X0 + PLACED ( 244880 21520 ) FN ;
 - U0_ALU/mult_42/S3_3_6 FADDX1 + PLACED ( 247760 30160 ) S ;
 - U0_ALU/mult_42/S3_2_6 FADDX1 + PLACED ( 247760 21520 ) FN ;
 - U0_ALU/mult_42/S2_4_4 FADDX1 + PLACED ( 236240 35920 ) S ;
 - U0_ALU/mult_42/S2_3_5 FADDX1 + PLACED ( 248400 27280 ) FN ;
 - U0_ALU/mult_42/S2_6_4 FADDX1 + PLACED ( 235920 56080 ) N ;
 - U0_ALU/mult_42/S2_5_4 FADDX1 + PLACED ( 230800 41680 ) S ;
 - U0_ALU/mult_42/S4_3 FADDX1 + PLACED ( 230160 64720 ) S ;
 - U0_ALU/mult_42/S2_6_3 FADDX1 + PLACED ( 225360 53200 ) S ;
 - U0_ALU/mult_42/U151 XOR2X1 + PLACED ( 224400 73360 ) N ;
 - U0_ALU/mult_42/S4_2 FADDX1 + PLACED ( 217360 64720 ) S ;
 - U0_ALU/mult_42/U154 XOR2X1 + PLACED ( 217040 79120 ) FN ;
 - U0_ALU/mult_42/S1_6_0 FADDX1 + PLACED ( 205200 58960 ) S ;
 - U0_ALU/mult_42/S3_6_6 FADDX1 + PLACED ( 247440 61840 ) FN ;
 - U0_ALU/mult_42/S2_3_2 FADDX1 + PLACED ( 212240 30160 ) S ;
 - U0_ALU/mult_42/S2_5_5 FADDX1 + PLACED ( 248080 47440 ) S ;
 - U0_ALU/mult_42/S2_4_1 FADDX1 + PLACED ( 203920 35920 ) FS ;
 - U0_ALU/mult_42/S2_4_5 FADDX1 + PLACED ( 247760 35920 ) S ;
 - U0_ALU/mult_42/U3 AND2X1 + PLACED ( 218640 73360 ) N ;
 - U0_ALU/mult_42/U4 XOR2X1 + PLACED ( 207440 79120 ) N ;
 - U0_ALU/mult_42/U7 AND2X1 + PLACED ( 256400 15760 ) FN ;
 - U0_ALU/mult_42/U8 XOR2X1 + PLACED ( 208400 10000 ) N ;
 - U0_ALU/mult_42/U34 XOR2X1 + PLACED ( 239440 10000 ) FN ;
 - U0_ALU/mult_42/U35 XOR2X1 + PLACED ( 254160 10000 ) FN ;
 - U0_ALU/mult_42/U69 NOR2X0 + PLACED ( 239120 61840 ) FN ;
 - U0_ALU/mult_42/FS_1/U12 XOR2X1 + PLACED ( 227280 87760 ) S ;
 - U0_ALU/mult_42/FS_1/U35 XOR2X1 + PLACED ( 240720 93520 ) FS ;
 - U0_ALU/mult_42/FS_1/U37 XNOR2X1 + PLACED ( 217360 90640 ) FN ;
 - U0_ALU/mult_42/FS_1/U28 INVX0 + PLACED ( 223120 79120 ) FN ;
 - U0_ALU/mult_42/FS_1/U54 NOR2X0 + PLACED ( 230480 79120 ) N ;
 - U0_ALU/mult_42/FS_1/U49 NOR2X0 + PLACED ( 221200 84880 ) N ;
 - U0_ALU/mult_42/FS_1/U53 AND2X1 + PLACED ( 232400 79120 ) N ;
 - U0_ALU/mult_42/FS_1/U21 INVX0 + PLACED ( 227920 79120 ) FN ;
 - U0_ALU/mult_42/FS_1/U15 AND2X1 + PLACED ( 255120 90640 ) FN ;
 - U0_ALU/mult_42/FS_1/U18 XOR3X1 + PLACED ( 250960 93520 ) S ;
 - U0_ALU/mult_42/FS_1/U31 INVX0 + PLACED ( 256720 84880 ) N ;
 - U0_ALU/mult_42/FS_1/U4 AND3X1 + PLACED ( 254800 87760 ) S ;
 - U0_ALU/mult_42/FS_1/U34 XOR2X1 + PLACED ( 243280 84880 ) FN ;
 - U0_ALU/mult_42/FS_1/U47 INVX0 + PLACED ( 216400 84880 ) FN ;
 - U0_ALU/mult_42/FS_1/U46 AND2X1 + PLACED ( 214160 82000 ) FS ;
 - U0_ALU/mult_42/FS_1/U3 XOR2X1 + PLACED ( 207440 84880 ) N ;
 - U0_ALU/mult_42/FS_1/U5 NAND2X1 + PLACED ( 226960 82000 ) S ;
 - U0_ALU/mult_42/FS_1/U6 INVX0 + PLACED ( 234000 84880 ) N ;
 - U0_ALU/mult_42/FS_1/U7 OR2X1 + PLACED ( 221520 76240 ) FS ;
 - U0_ALU/mult_42/FS_1/U8 NAND2X1 + PLACED ( 240720 84880 ) N ;
 - U0_ALU/mult_42/FS_1/U9 INVX0 + PLACED ( 236240 79120 ) FN ;
 - U0_ALU/mult_42/FS_1/U10 NAND2X0 + PLACED ( 234000 90640 ) FN ;
 - U0_ALU/mult_42/FS_1/U11 INVX0 + PLACED ( 234960 82000 ) FS ;
 - U0_ALU/mult_42/FS_1/U13 NAND2X1 + PLACED ( 249680 90640 ) N ;
 - U0_ALU/mult_42/FS_1/U14 NOR2X0 + PLACED ( 243280 90640 ) FN ;
 - U0_ALU/mult_42/FS_1/U16 INVX0 + PLACED ( 245200 90640 ) N ;
 - U0_ALU/mult_42/FS_1/U17 XOR2X1 + PLACED ( 235600 93520 ) FS ;
 - U0_ALU/mult_42/FS_1/U19 NOR2X0 + PLACED ( 230800 84880 ) FN ;
 - U0_ALU/mult_42/FS_1/U20 NAND2X1 + PLACED ( 247120 96400 ) FN ;
 - U0_ALU/mult_42/FS_1/U22 OAI21X1 + PLACED ( 223440 84880 ) N ;
 - U0_ALU/mult_42/FS_1/U23 AOI21X1 + PLACED ( 238480 87760 ) FS ;
 - U0_ALU/mult_42/FS_1/U24 OR2X1 + PLACED ( 254160 84880 ) FN ;
 - U0_ALU/mult_42/FS_1/U25 INVX0 + PLACED ( 228880 84880 ) N ;
 - U0_ALU/mult_42/FS_1/U26 INVX0 + PLACED ( 219280 84880 ) FN ;
 - U0_ALU/mult_42/FS_1/U27 AND2X1 + PLACED ( 238160 84880 ) N ;
 - U0_ALU/mult_42/FS_1/U33 NAND2X0 + PLACED ( 224400 82000 ) FS ;
 - U0_ALU/mult_42/FS_1/U36 AO22X1 + PLACED ( 248720 84880 ) FN ;
 - U0_ALU/mult_42/FS_1/U45 NAND2X0 + PLACED ( 250960 87760 ) FS ;
 - U0_ALU/mult_42/FS_1/U48 NAND2X1 + PLACED ( 251600 90640 ) FN ;
 - U0_ALU/mult_42/FS_1/U50 NAND2X1 + PLACED ( 247120 90640 ) N ;
 - U0_ALU/mult_42/FS_1/U51 AND2X1 + PLACED ( 246480 93520 ) S ;
 - U0_ALU/mult_42/FS_1/U52 NAND2X1 + PLACED ( 235920 87760 ) FS ;
 - U0_ALU/mult_42/FS_1/U55 NAND2X0 + PLACED ( 257040 79120 ) N ;
 - U0_ALU/mult_42/FS_1/U56 INVX0 + PLACED ( 239440 79120 ) FN ;
 - U0_ALU/mult_42/FS_1/U57 NAND2X1 + PLACED ( 233360 87760 ) S ;
 - U0_ALU/mult_42/FS_1/U32 AND2X1 + PLACED ( 225040 76240 ) FS ;
 - U0_ALU/mult_42/S2_6_2 FADDX1 + PLACED ( 224400 58960 ) S ;
 - U0_ALU/mult_42/S2_2_2 FADDX1 + PLACED ( 219600 21520 ) FN ;
 - U0_ALU/mult_42/S2_5_1 FADDX1 + PLACED ( 212240 50320 ) FN ;
 - U0_ALU/mult_42/U5 AND2X1 + PLACED ( 230160 73360 ) N ;
 - U0_ALU/U3 NAND2X1 + PLACED ( 209040 90640 ) FN ;
 - U0_ALU/U9 NOR4X0 + PLACED ( 172560 27280 ) N ;
 - U0_ALU/U11 NOR4X0 + PLACED ( 177040 38800 ) N ;
 - U0_ALU/U21 NAND2X1 + PLACED ( 163600 64720 ) FS ;
 - U0_ALU/U26 NAND2X0 + PLACED ( 151120 87760 ) S ;
 - U0_ALU/U32 OA21X1 + PLACED ( 179600 90640 ) N ;
 - U0_ALU/U34 AO221X1 + PLACED ( 184080 82000 ) FS ;
 - U0_ALU/U39 AND2X1 + PLACED ( 156880 82000 ) FS ;
 - U0_ALU/U55 INVX0 + PLACED ( 149840 90640 ) N ;
 - U0_ALU/U56 NAND2X1 + PLACED ( 175440 21520 ) FN ;
 - U0_ALU/U58 NAND2X1 + PLACED ( 214480 90640 ) FN ;
 - U0_ALU/U64 NOR2X0 + PLACED ( 153360 10000 ) FN ;
 - U0_ALU/U67 NAND2X1 + PLACED ( 148560 21520 ) FN ;
 - U0_ALU/U77 NAND3X0 + PLACED ( 157200 93520 ) FS ;
 - U0_ALU/U79 NOR2X0 + PLACED ( 169360 93520 ) FS ;
 - U0_ALU/U98 INVX0 + PLACED ( 212560 90640 ) N ;
 - U0_ALU/U103 NAND2X1 + PLACED ( 195600 90640 ) N ;
 - U0_ALU/U106 NOR2X0 + PLACED ( 169040 87760 ) FS ;
 - U0_ALU/U112 NAND2X0 + PLACED ( 153040 87760 ) S ;
 - U0_ALU/U124 AND2X1 + PLACED ( 202640 87760 ) FS ;
 - U0_ALU/U128 OA21X1 + PLACED ( 180880 67600 ) N ;
 - U0_ALU/U130 NAND2X0 + PLACED ( 202000 90640 ) N ;
 - U0_ALU/U132 OA21X1 + PLACED ( 172560 47440 ) S ;
 - U0_ALU/U134 INVX0 + PLACED ( 145040 90640 ) N ;
 - U0_ALU/U135 INVX0 + PLACED ( 151120 96400 ) N ;
 - U0_ALU/U136 AND2X1 + PLACED ( 147600 96400 ) FN ;
 - U0_ALU/U137 NOR2X0 + PLACED ( 144080 99280 ) FS ;
 - U0_ALU/U140 NOR2X0 + PLACED ( 151120 47440 ) S ;
 - U0_ALU/U153 NOR2X0 + PLACED ( 147280 87760 ) FS ;
 - U0_ALU/U159 NOR2X0 + PLACED ( 158160 64720 ) S ;
 - U0_ALU/U160 NOR2X0 + PLACED ( 152720 61840 ) FN ;
 - U0_ALU/U161 NOR4X0 + PLACED ( 147920 64720 ) FS ;
 - U0_ALU/U162 NAND2X0 + PLACED ( 156560 58960 ) S ;
 - U0_ALU/U165 AND3X1 + PLACED ( 165520 90640 ) N ;
 - U0_ALU/U168 AO221X1 + PLACED ( 152720 24400 ) FS ;
 - U0_ALU/U171 NOR2X0 + PLACED ( 147920 90640 ) N ;
 - U0_ALU/U175 INVX0 + PLACED ( 171600 58960 ) FS ;
 - U0_ALU/U180 INVX1 + PLACED ( 166480 82000 ) S ;
 - U0_ALU/U187 NOR2X0 + PLACED ( 154000 82000 ) FS ;
 - U0_ALU/U192 NAND2X1 + PLACED ( 159440 96400 ) FN ;
 - U0_ALU/U196 NAND2X1 + PLACED ( 157840 79120 ) N ;
 - U0_ALU/U197 OA21X1 + PLACED ( 171280 90640 ) FN ;
 - U0_ALU/U199 NOR2X0 + PLACED ( 154320 73360 ) FN ;
 - U0_ALU/U200 NAND2X0 + PLACED ( 205840 90640 ) N ;
 - U0_ALU/U202 AOI221X1 + PLACED ( 188880 90640 ) N ;
 - U0_ALU/U207 NOR2X0 + PLACED ( 147280 84880 ) N ;
 - U0_ALU/U211 NOR2X0 + PLACED ( 148880 99280 ) S ;
 - U0_ALU/U215 AO221X1 + PLACED ( 170320 82000 ) FS ;
 - U0_ALU/U222 AND2X1 + PLACED ( 161680 87760 ) FS ;
 - U0_ALU/U229 AO22X1 + PLACED ( 182480 38800 ) FN ;
 - U0_ALU/U230 AO22X1 + PLACED ( 186000 27280 ) FN ;
 - U0_ALU/U231 AO22X1 + PLACED ( 188880 15760 ) FN ;
 - U0_ALU/U233 AO22X1 + PLACED ( 197200 84880 ) FN ;
 - U0_ALU/U236 NAND2X0 + PLACED ( 193040 82000 ) S ;
 - U0_ALU/U238 NAND2X0 + PLACED ( 208720 87760 ) S ;
 - U0_ALU/U246 NAND2X0 + PLACED ( 213840 87760 ) FS ;
 - U0_ALU/U247 NAND2X0 + PLACED ( 204880 84880 ) FN ;
 - U0_ALU/U249 AND2X1 + PLACED ( 171280 87760 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_1957_166 NBUFFX2 + PLACED ( 180880 194320 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_2073_167 NBUFFX2 + PLACED ( 197200 142480 ) N ;
 - PLACE_HFSBUF_962_95 NBUFFX2 + PLACED ( 113040 208720 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U17 AO22X1 + PLACED ( 188880 220240 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U20 AO22X1 + PLACED ( 202640 214480 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U21 AO22X1 + PLACED ( 207760 214480 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U22 AO22X1 + PLACED ( 210320 194320 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U23 AO22X1 + PLACED ( 209360 202960 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U26 AO22X1 + PLACED ( 166160 234640 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U27 AO22X1 + PLACED ( 160720 234640 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U28 AO22X1 + PLACED ( 171920 234640 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U30 AO22X1 + PLACED ( 166160 228880 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U32 AO22X1 + PLACED ( 177680 234640 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U33 AO22X1 + PLACED ( 160400 231760 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U35 AO22X1 + PLACED ( 187920 234640 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U36 AO22X1 + PLACED ( 193040 234640 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U38 AO22X1 + PLACED ( 207120 243280 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U39 AO22X1 + PLACED ( 214160 231760 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U41 AO22X1 + PLACED ( 202960 234640 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U42 AO22X1 + PLACED ( 198160 234640 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U44 AO22X1 + PLACED ( 165200 220240 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U45 AO22X1 + PLACED ( 155280 228880 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U46 AO22X1 + PLACED ( 155920 226000 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U48 AO22X1 + PLACED ( 160080 220240 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U53 AO22X1 + PLACED ( 171280 202960 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U54 AO22X1 + PLACED ( 185360 194320 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U55 AO22X1 + PLACED ( 173840 197200 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U57 AO22X1 + PLACED ( 177680 208720 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U60 AO22X1 + PLACED ( 167760 197200 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U62 AO22X1 + PLACED ( 180240 148240 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U64 AO22X1 + PLACED ( 174160 151120 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U65 AO22X1 + PLACED ( 174800 148240 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U66 AO22X1 + PLACED ( 176720 156880 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U67 AO22X1 + PLACED ( 188560 148240 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U68 AO22X1 + PLACED ( 193040 156880 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U71 AO22X1 + PLACED ( 209040 177040 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U72 AO22X1 + PLACED ( 204880 159760 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U73 AO22X1 + PLACED ( 208720 182800 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U74 AO22X1 + PLACED ( 203920 182800 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U75 AO22X1 + PLACED ( 209680 188560 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U76 AO22X1 + PLACED ( 206800 174160 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U78 AO22X1 + PLACED ( 203280 179920 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U80 AO22X1 + PLACED ( 177040 171280 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U81 AO22X1 + PLACED ( 177360 177040 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U82 AO22X1 + PLACED ( 175120 185680 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U83 AO22X1 + PLACED ( 170960 179920 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U84 AO22X1 + PLACED ( 170320 165520 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U85 AO22X1 + PLACED ( 188240 174160 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U3 MUX21X1 + PLACED ( 229520 228880 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U4 AO22X1 + PLACED ( 199120 200080 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U6 MUX21X1 + PLACED ( 198480 182800 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U7 MUX21X1 + PLACED ( 229840 226000 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U9 AO22X1 + PLACED ( 209680 197200 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U10 MUX21X1 + PLACED ( 160080 240400 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U11 MUX21X1 + PLACED ( 203280 228880 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U13 MUX21X1 + PLACED ( 193680 194320 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U14 MUX21X1 + PLACED ( 225360 223120 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U16 MUX21X1 + PLACED ( 181520 240400 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U24 MUX21X1 + PLACED ( 171280 156880 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U25 MUX21X1 + PLACED ( 201680 174160 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U29 MUX21X1 + PLACED ( 221200 217360 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U34 MUX21X1 + PLACED ( 183760 208720 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U37 MUX21X1 + PLACED ( 200720 156880 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U40 MUX21X1 + PLACED ( 170320 159760 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52 NAND3X1 + PLACED ( 217680 148240 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U59 NAND3X1 + PLACED ( 206800 154000 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U95 NAND3X1 + PLACED ( 205520 148240 ) FN ;
 - U0_UART/U0_TX/U0_SER/PLACE_HFSBUF_2506_168 NBUFFX2 + PLACED ( 231760 194320 ) N ;
 - U0_UART/U0_TX/PLACE_HFSBUF_2441_169 NBUFFX2 + PLACED ( 238800 202960 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U126 AO22X1 + PLACED ( 198160 202960 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U127 AO221X1 + PLACED ( 201680 220240 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U128 AO22X1 + PLACED ( 176400 168400 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U129 AO221X1 + PLACED ( 174480 226000 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U130 AO22X1 + PLACED ( 225680 217360 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U131 AO22X1 + PLACED ( 199440 194320 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U132 AO221X1 + PLACED ( 203600 223120 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U133 AO22X1 + PLACED ( 178960 191440 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U134 AO221X1 + PLACED ( 174480 228880 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U135 AO22X1 + PLACED ( 219920 223120 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U136 AO22X1 + PLACED ( 204880 200080 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U137 AO221X1 + PLACED ( 214480 226000 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U138 AO22X1 + PLACED ( 172880 191440 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U139 AO221X1 + PLACED ( 168080 226000 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U140 AO22X1 + PLACED ( 219280 228880 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U141 AO22X1 + PLACED ( 203920 202960 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U142 AO221X1 + PLACED ( 209040 223120 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U143 AO22X1 + PLACED ( 176720 182800 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U144 AO221X1 + PLACED ( 180560 228880 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U145 AO221X1 + PLACED ( 214480 223120 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U146 AO22X1 + PLACED ( 170000 168400 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U147 AO221X1 + PLACED ( 170640 220240 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U148 AO22X1 + PLACED ( 204560 188560 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U149 AO221X1 + PLACED ( 215440 217360 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U150 AO22X1 + PLACED ( 182480 165520 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U151 AO221X1 + PLACED ( 182480 220240 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U152 AO22X1 + PLACED ( 204880 194320 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U153 AO221X1 + PLACED ( 209040 217360 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U154 AO22X1 + PLACED ( 181520 162640 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U155 AO221X1 + PLACED ( 180560 226000 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U156 AO221X1 + PLACED ( 208400 228880 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U157 AO22X1 + PLACED ( 163280 171280 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U158 AO221X1 + PLACED ( 161680 226000 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U159 AO22X1 + PLACED ( 225040 228880 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U160 AO22X1 + PLACED ( 176720 220240 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U161 AND2X1 + PLACED ( 198800 136720 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164 NAND3X1 + PLACED ( 195920 151120 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_890_96 NBUFFX2 + PLACED ( 124240 145360 ) S ;
 - PLACE_HFSBUF_1461_97 NBUFFX2 + PLACED ( 126800 119440 ) N ;
 - PLACE_HFSBUF_5147_98 NBUFFX8 + PLACED ( 123600 82000 ) FS ;
 - RX_CLK_DIV/PLACE_HFSBUF_113_109 NBUFFX2 + PLACED ( 46160 18640 ) FS ;
 - PLACE_HFSBUF_69_110 NBUFFX2 + PLACED ( 56720 18640 ) FS ;
 - PLACE_HFSBUF_752_111 NBUFFX8 + PLACED ( 115920 96400 ) FN ;
 - U0_ASYN_FIFO/PLACE_HFSBUF_2188_170 NBUFFX2 + PLACED ( 225360 168400 ) FS ;
 - PLACE_HFSBUF_2251_171 NBUFFX2 + PLACED ( 238480 154000 ) FN ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/PLACE_HFSBUF_2298_172 NBUFFX2 + PLACED ( 243920 133840 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[7\] SDFFARX1 + PLACED ( 153360 159760 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[6\] SDFFARX1 + PLACED ( 188880 165520 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[4\] SDFFARX1 + PLACED ( 154320 165520 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[7\] SDFFARX1 + PLACED ( 186000 179920 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[6\] SDFFARX1 + PLACED ( 210640 159760 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[5\] SDFFARX1 + PLACED ( 203920 168400 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[4\] SDFFARX1 + PLACED ( 215760 188560 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[3\] SDFFARX1 + PLACED ( 216400 182800 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[2\] SDFFARX1 + PLACED ( 214800 179920 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[1\] SDFFARX1 + PLACED ( 208080 165520 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[0\] SDFFARX1 + PLACED ( 213200 174160 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[7\] SDFFARX1 + PLACED ( 158160 151120 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[6\] SDFFARX1 + PLACED ( 189200 162640 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[6\] SDFFARX1 + PLACED ( 156880 194320 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[3\] SDFFARX1 + PLACED ( 191760 208720 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[1\] SDFFARX1 + PLACED ( 182160 197200 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[7\] SDFFARX1 + PLACED ( 187600 240400 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[6\] SDFFARX1 + PLACED ( 206800 249040 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[5\] SDFFARX1 + PLACED ( 222800 249040 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[2\] SDFFARX1 + PLACED ( 214160 243280 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[7\] SDFFARX1 + PLACED ( 140240 237520 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[6\] SDFFARX1 + PLACED ( 166160 240400 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[5\] SDFFARX1 + PLACED ( 174800 243280 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[4\] SDFFARX1 + PLACED ( 157520 243280 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[3\] SDFFARX1 + PLACED ( 174800 254800 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[2\] SDFFARX1 + PLACED ( 173840 249040 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[1\] SDFFARX1 + PLACED ( 155600 254800 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[0\] SDFFARX1 + PLACED ( 157200 249040 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[7\] SDFFARX1 + PLACED ( 187920 228880 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[6\] SDFFARX1 + PLACED ( 216080 202960 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[5\] SDFFARX1 + PLACED ( 216400 194320 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[4\] SDFFARX1 + PLACED ( 212880 208720 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[3\] SDFFARX1 + PLACED ( 214480 214480 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[2\] SDFFARX1 + PLACED ( 203600 240400 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[1\] SDFFARX1 + PLACED ( 187920 226000 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[0\] SDFFARX1 + PLACED ( 186320 214480 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[5\] SDFFARX1 + PLACED ( 187280 188560 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[0\] SDFFARX1 + PLACED ( 161680 205840 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[5\] SDFFARX1 + PLACED ( 185360 171280 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[5\] SDFFARX1 + PLACED ( 180240 142480 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[3\] SDFFARX1 + PLACED ( 152720 179920 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[2\] SDFFARX1 + PLACED ( 157200 188560 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[1\] SDFFARX1 + PLACED ( 159760 185680 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[0\] SDFFARX1 + PLACED ( 160400 174160 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[4\] SDFFARX1 + PLACED ( 154640 156880 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[3\] SDFFARX1 + PLACED ( 161680 142480 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[2\] SDFFARX1 + PLACED ( 158800 145360 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[1\] SDFFARX1 + PLACED ( 180240 151120 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[0\] SDFFARX1 + PLACED ( 178640 136720 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[7\] SDFFARX1 + PLACED ( 154000 200080 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[4\] SDFFARX1 + PLACED ( 180880 205840 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[2\] SDFFARX1 + PLACED ( 158160 211600 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[7\] SDFFARX1 + PLACED ( 140880 249040 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[6\] SDFFARX1 + PLACED ( 140560 243280 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[4\] SDFFARX1 + PLACED ( 145040 217360 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[3\] SDFFARX1 + PLACED ( 139280 254800 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[2\] SDFFARX1 + PLACED ( 141520 226000 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[1\] SDFFARX1 + PLACED ( 141520 231760 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[0\] SDFFARX1 + PLACED ( 141520 220240 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[5\] SDFFARX1 + PLACED ( 161680 214480 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[1\] SDFFARX1 + PLACED ( 190480 249040 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[3\] SDFFARX1 + PLACED ( 205840 254800 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[0\] SDFFARX1 + PLACED ( 191440 243280 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[4\] SDFFARX1 + PLACED ( 215440 234640 ) N ;
 - PLACE_HFSBUF_2158_173 NBUFFX2 + PLACED ( 228880 174160 ) FS ;
 - PLACE_HFSBUF_2798_174 NBUFFX2 + PLACED ( 233680 194320 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U88 MUX21X1 + PLACED ( 182800 234640 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94 MUX21X1 + PLACED ( 218640 240400 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U97 MUX21X1 + PLACED ( 223120 240400 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U179 NAND2X1 + PLACED ( 183760 156880 ) S ;
 - PLACE_HFSBUF_3079_176 NBUFFX2 + PLACED ( 220240 254800 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U107 INVX0 + PLACED ( 226320 197200 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U111 INVX0 + PLACED ( 229840 197200 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U112 NOR2X2 + PLACED ( 214800 197200 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U113 NOR2X2 + PLACED ( 234320 202960 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U119 NOR2X2 + PLACED ( 222480 197200 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U121 NOR2X2 + PLACED ( 219280 168400 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3028_177 NBUFFX2 + PLACED ( 190160 254800 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_2927_178 NBUFFX2 + PLACED ( 193040 211600 ) FN ;
 - PLACE_HFSBUF_3205_179 NBUFFX2 + PLACED ( 191120 194320 ) N ;
 - U0_ASYN_FIFO/PLACE_HFSBUF_1780_180 NBUFFX2 + PLACED ( 219600 113680 ) FN ;
 - PLACE_HFSBUF_1719_181 NBUFFX2 + PLACED ( 210000 113680 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U8 AND2X1 + PLACED ( 199440 142480 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U51 NAND3X1 + PLACED ( 202000 151120 ) S ;
 - U0_ALU/PLACE_HFSBUF_1600_182 NBUFFX2 + PLACED ( 160720 110800 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U58 NAND2X0 + PLACED ( 198800 220240 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U77 NAND3X1 + PLACED ( 199760 145360 ) S ;
 - PLACE_HFSBUF_4063_183 NBUFFX8 + PLACED ( 44240 24400 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U96 AND2X1 + PLACED ( 195920 136720 ) FN ;
 - TX_CLK_DIV/PLACE_HFSBUF_108_184 NBUFFX2 + PLACED ( 57040 41680 ) S ;
 - U0_REG_FILE/PLACE_HFSBUF_262_185 NBUFFX2 + PLACED ( 70480 44560 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U102 NAND3X1 + PLACED ( 211600 154000 ) N ;
 - U0_REG_FILE/PLACE_HFSBUF_384_186 NBUFFX2 + PLACED ( 97360 58960 ) S ;
 - PLACE_HFSBUF_313_187 NBUFFX2 + PLACED ( 101520 44560 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U115 NAND3X1 + PLACED ( 194640 148240 ) FN ;
 - PLACE_HFSBUF_196_188 NBUFFX2 + PLACED ( 58000 47440 ) FS ;
 - RX_CLK_DIV/PLACE_HFSBUF_44_189 NBUFFX2 + PLACED ( 46160 41680 ) FS ;
 - PLACE_HFSBUF_637_190 NBUFFX2 + PLACED ( 46800 44560 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U165 MUX21X1 + PLACED ( 155920 234640 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U166 MUX21X1 + PLACED ( 154960 240400 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U171 NOR2X0 + PLACED ( 206480 142480 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U172 NOR2X0 + PLACED ( 204560 142480 ) FN ;
 - U0_UART/U0_TX/U0_FSM/PLACE_HFSINV_566_193 INVX1 + PLACED ( 95760 159760 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U180 NAND2X0 + PLACED ( 201360 136720 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U194 MUX21X1 + PLACED ( 208720 234640 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U196 NAND2X0 + PLACED ( 194320 220240 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U197 NAND2X0 + PLACED ( 187280 156880 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U198 NAND2X0 + PLACED ( 189200 156880 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U199 NAND2X0 + PLACED ( 196560 220240 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U9 XNOR2X1 + PLACED ( 204880 128080 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U11 XNOR2X1 + PLACED ( 210000 142480 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U12 NAND4X0 + PLACED ( 219920 128080 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U13 XOR2X1 + PLACED ( 223120 119440 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U7 XOR2X1 + PLACED ( 222160 142480 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[0\] SDFFARX1 + PLACED ( 205200 139600 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[1\] SDFFARX1 + PLACED ( 206480 133840 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[2\] SDFFARX1 + PLACED ( 205840 122320 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[3\] SDFFARX1 + PLACED ( 208080 119440 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U8 XNOR2X1 + PLACED ( 224080 133840 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U6 NAND2X1 + PLACED ( 213520 148240 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U10 XNOR2X1 + PLACED ( 223120 128080 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U14 XNOR2X1 + PLACED ( 214480 128080 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U15 NOR2X0 + PLACED ( 218320 139600 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U17 INVX0 + PLACED ( 211920 128080 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U18 INVX0 + PLACED ( 203280 133840 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U19 NOR2X0 + PLACED ( 210000 128080 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U21 XNOR2X1 + PLACED ( 216720 145360 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U25 NAND2X0 + PLACED ( 211600 136720 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U26 AND3X1 + PLACED ( 228240 128080 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U27 AND2X2 + PLACED ( 220880 133840 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U28 INVX0 + PLACED ( 221520 113680 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U29 XOR2X1 + PLACED ( 226640 122320 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U30 XOR2X1 + PLACED ( 213840 113680 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_WR/U31 XOR2X1 + PLACED ( 220880 122320 ) S ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U8 XOR2X1 + PLACED ( 233360 142480 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U9 XNOR2X1 + PLACED ( 222480 148240 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U10 XOR2X1 + PLACED ( 223120 154000 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U11 XNOR2X1 + PLACED ( 222800 162640 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U12 NAND4X1 + PLACED ( 243920 113680 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U13 XNOR2X1 + PLACED ( 248720 113680 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U14 XNOR2X1 + PLACED ( 239120 113680 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U15 XNOR2X1 + PLACED ( 253840 113680 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U16 XNOR2X1 + PLACED ( 253520 119440 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U17 XNOR2X1 + PLACED ( 253520 136720 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U18 XNOR2X1 + PLACED ( 247760 136720 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U19 XOR2X1 + PLACED ( 240400 142480 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[0\] SDFFARX1 + PLACED ( 226000 156880 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[1\] SDFFARX1 + PLACED ( 229200 151120 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[2\] SDFFARX1 + PLACED ( 228560 145360 ) FS ;
 - U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[3\] SDFFARX1 + PLACED ( 221520 136720 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U4 NAND2X1 + PLACED ( 220560 154000 ) FN ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U5 NOR2X0 + PLACED ( 231440 154000 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U6 NAND2X1 + PLACED ( 246800 154000 ) N ;
 - U0_ASYN_FIFO/U0_FIFO_RD/U7 NOR2X0 + PLACED ( 229520 142480 ) FN ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[2\] SDFFARX1 + PLACED ( 231120 107920 ) N ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[3\] SDFFARX1 + PLACED ( 232400 99280 ) FS ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[2\] SDFFARX1 + PLACED ( 245840 99280 ) FS ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[1\] SDFFARX1 + PLACED ( 245200 110800 ) FS ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[0\] SDFFARX1 + PLACED ( 245840 105040 ) FS ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[3\] SDFFARX1 + PLACED ( 217360 105040 ) FS ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[1\] SDFFARX1 + PLACED ( 231760 105040 ) FS ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[0\] SDFFARX1 + PLACED ( 218000 99280 ) FS ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[3\] SDFFARX1 + PLACED ( 230160 119440 ) FN ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[2\] SDFFARX1 + PLACED ( 245840 122320 ) FS ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[1\] SDFFARX1 + PLACED ( 245520 128080 ) FS ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[0\] SDFFARX1 + PLACED ( 244560 130960 ) N ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[3\] SDFFARX1 + PLACED ( 224720 113680 ) FN ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[2\] SDFFARX1 + PLACED ( 232080 122320 ) S ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[1\] SDFFARX1 + PLACED ( 231440 128080 ) S ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[0\] SDFFARX1 + PLACED ( 229200 133840 ) S ;
 - U0_PULSE_GEN/U3 AND2X1 + PLACED ( 254160 154000 ) FN ;
 - U0_PULSE_GEN/SYNC_REG_reg SDFFARX1 + PLACED ( 244560 151120 ) FS ;
 - SpareCell_0 NAND2X2 + FIXED ( 81680 70480 ) FS ;
 - SpareCell_1 NAND2X2 + FIXED ( 129040 38800 ) N ;
 - SpareCell_2 NAND2X2 + FIXED ( 187600 67600 ) N ;
 - SpareCell_3 NAND2X2 + FIXED ( 27600 159760 ) N ;
 - SpareCell_4 NAND2X2 + FIXED ( 171280 136720 ) N ;
 - SpareCell_5 NAND2X2 + FIXED ( 177360 162640 ) FS ;
 - SpareCell_6 NAND2X2 + FIXED ( 88400 214480 ) FS ;
 - SpareCell_7 NAND2X2 + FIXED ( 166800 179920 ) FS ;
 - SpareCell_8 NAND2X2 + FIXED ( 142160 240400 ) N ;
 - SpareCell_9 NAND2X2 + FIXED ( 223440 226000 ) FS ;
 - SpareCell_0_0 INVX2 + FIXED ( 14800 82000 ) FS ;
 - SpareCell_0_1 INVX2 + FIXED ( 144720 56080 ) N ;
 - SpareCell_0_2 INVX2 + FIXED ( 234640 18640 ) FS ;
 - SpareCell_0_3 INVX2 + FIXED ( 46160 136720 ) N ;
 - SpareCell_0_4 INVX2 + FIXED ( 138960 139600 ) FS ;
 - SpareCell_0_5 INVX2 + FIXED ( 194640 107920 ) N ;
 - SpareCell_0_6 INVX2 + FIXED ( 34640 177040 ) N ;
 - SpareCell_0_7 INVX2 + FIXED ( 129680 197200 ) FS ;
 - SpareCell_0_8 INVX2 + FIXED ( 96080 197200 ) FS ;
 - SpareCell_0_9 INVX2 + FIXED ( 176400 214480 ) FS ;
 - SpareCell_1_0 XOR2X1 + FIXED ( 47760 84880 ) N ;
 - SpareCell_1_1 XOR2X1 + FIXED ( 133840 82000 ) FS ;
 - SpareCell_1_2 XOR2X1 + FIXED ( 224720 67600 ) N ;
 - SpareCell_1_3 XOR2X1 + FIXED ( 34000 171280 ) N ;
 - SpareCell_1_4 XOR2X1 + FIXED ( 122320 93520 ) FS ;
 - SpareCell_1_5 XOR2X1 + FIXED ( 245200 119440 ) N ;
 - SpareCell_1_6 XOR2X1 + FIXED ( 15440 251920 ) N ;
 - SpareCell_1_7 XOR2X1 + FIXED ( 154960 205840 ) N ;
 - SpareCell_1_8 XOR2X1 + FIXED ( 155280 220240 ) FS ;
 - SpareCell_1_9 XOR2X1 + FIXED ( 184400 200080 ) N ;
END COMPONENTS
PINS 19 ;
 - RX_IN + NET RX_IN + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 0 133800 ) N ;
 - FUN_REF_CLK + NET FUN_REF_CLK + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 160 440 )
   + PLACED ( 89280 267240 ) N ;
 - FUN_UART_CLK + NET FUN_UART_CLK + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 160 440 )
   + PLACED ( 179520 267240 ) N ;
 - FUN_RST + NET FUN_RST + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 160 440 )
   + PLACED ( 134720 0 ) N ;
 - SCAN_CLK + NET SCAN_CLK + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 160 440 )
   + PLACED ( 179520 0 ) N ;
 - SCAN_RST + NET SCAN_RST + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 160 440 )
   + PLACED ( 224320 0 ) N ;
 - TEST_MODE + NET TEST_MODE + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 160 440 )
   + PLACED ( 89280 0 ) N ;
 - TX_OUT + NET TX_OUT + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 268520 133800 ) N ;
 - SCAN_EN + NET SCAN_EN + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 160 440 )
   + PLACED ( 44480 0 ) N ;
 - SCAN_IN_1 + NET SCAN_IN_1 + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 0 89000 ) N ;
 - SCAN_OUT_1 + NET SCAN_OUT_1 + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 268520 178280 ) N ;
 - SCAN_IN_2 + NET SCAN_IN_2 + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 0 178280 ) N ;
 - SCAN_OUT_2 + NET SCAN_OUT_2 + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 268520 89000 ) N ;
 - SCAN_IN_3 + NET SCAN_IN_3 + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 0 44520 ) N ;
 - SCAN_OUT_3 + NET SCAN_OUT_3 + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 268520 223080 ) N ;
 - SCAN_IN_4 + NET SCAN_IN_4 + DIRECTION INPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 0 223080 ) N ;
 - SCAN_OUT_4 + NET SCAN_OUT_4 + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M2 ( 0 0 ) ( 440 160 )
   + PLACED ( 268520 44520 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND ;
END PINS
PINPROPERTIES 17 ;
 - PIN RX_IN
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN FUN_REF_CLK
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN FUN_UART_CLK
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN FUN_RST
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN SCAN_CLK
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN SCAN_RST
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TEST_MODE
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_OUT
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN SCAN_EN
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN SCAN_IN_1
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN SCAN_OUT_1
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN SCAN_IN_2
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN SCAN_OUT_2
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN SCAN_IN_3
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN SCAN_OUT_3
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN SCAN_IN_4
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN SCAN_OUT_4
   + PROPERTY ACCESS_DIRECTION "0 right" ;
END PINPROPERTIES
SPECIALNETS 2 ;
 - VDD
   ( PIN VDD )
   ( * VDD )
   + ROUTED M9 2000 + SHAPE RING ( 4500 3500 ) ( * 264180 )
   NEW M8 2000 + SHAPE RING ( 3500 263180 ) ( 265460 * )
   NEW M9 2000 + SHAPE RING ( 264460 3500 ) ( * 264180 )
   NEW M8 2000 + SHAPE RING ( 3500 4500 ) ( 265460 * )
   NEW M8 160 + SHAPE RING ( 4500 263180 ) VIA89C_3_3 DO 1 BY 2 STEP 0 -258680
   NEW M8 160 + SHAPE RING ( 264460 263180 ) VIA89C_3_3 DO 1 BY 2 STEP 0 -258680
   NEW M9 5000 + SHAPE STRIPE ( 31000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 51000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 71000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 91000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 111000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 131000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 151000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 171000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 191000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 211000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 231000 3500 ) ( * 264180 )
   NEW M9 5000 + SHAPE STRIPE ( 251000 3500 ) ( * 264180 )
   NEW M8 5000 + SHAPE STRIPE ( 3500 16000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 36000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 56000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 76000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 96000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 116000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 136000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 156000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 176000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 196000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 216000 ) ( 265460 * )
   NEW M8 5000 + SHAPE STRIPE ( 3500 236000 ) ( 265460 * )
   NEW M8 160 + SHAPE STRIPE ( 31000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 51000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 71000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 91000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 111000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 131000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 151000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 171000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 191000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 211000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 231000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 251000 16000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 31000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 51000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 71000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 91000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 111000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 131000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 151000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 171000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 191000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 211000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 231000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 251000 4500 ) VIA89C_3_7 DO 1 BY 2 STEP 0 258680
   NEW M8 160 + SHAPE STRIPE ( 4500 16000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 36000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 56000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 76000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 96000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 116000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 136000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 156000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 176000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 196000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 216000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M8 160 + SHAPE STRIPE ( 4500 236000 ) VIA89C_7_3 DO 2 BY 1 STEP 259960 0
   NEW M1 160 + SHAPE IOWIRE ( 10000 12880 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 18640 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 24400 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 30160 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 35920 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 41680 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 47440 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 53200 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 58960 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 64720 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 70480 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 76240 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 82000 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 87760 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 93520 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 99280 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 105040 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 110800 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 116560 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 122320 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 128080 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 133840 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 139600 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 145360 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 151120 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 156880 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 162640 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 168400 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 174160 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 179920 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 185680 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 191440 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 197200 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 202960 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 208720 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 214480 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 220240 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 226000 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 231760 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 237520 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 243280 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 249040 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 254800 ) ( 258960 * )
   NEW M1 140 + SHAPE IOWIRE ( 151000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 12880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 30160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 35920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 41680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 58960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 70480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 76240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 82000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 93520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 99280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 110800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 116560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 122320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 133840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 139600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 151120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 156880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 162640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 174160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 179920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 191440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 197200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 202960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 214480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 220240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 231760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 131000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 71000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 31000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 51000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 111000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 91000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 251000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 211000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 191000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 171000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 231000 237520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 151000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 249040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 151000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 131000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 71000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 31000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 51000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 111000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 91000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 251000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 211000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 191000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 171000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 231000 254800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   + USE POWER ;
 - VSS
   ( PIN VSS )
   ( * VSS )
   + ROUTED M9 2000 + SHAPE RING ( 8000 7000 ) ( * 260680 )
   NEW M8 2000 + SHAPE RING ( 7000 259680 ) ( 261960 * )
   NEW M9 2000 + SHAPE RING ( 260960 7000 ) ( * 260680 )
   NEW M8 2000 + SHAPE RING ( 7000 8000 ) ( 261960 * )
   NEW M8 160 + SHAPE RING ( 8000 259680 ) VIA89C_3_3 DO 1 BY 2 STEP 0 -251680
   NEW M8 160 + SHAPE RING ( 260960 259680 ) VIA89C_3_3 DO 1 BY 2 STEP 0 -251680
   NEW M9 5000 + SHAPE STRIPE ( 21000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 41000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 61000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 81000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 101000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 121000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 141000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 161000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 181000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 201000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 221000 7000 ) ( * 260680 )
   NEW M9 5000 + SHAPE STRIPE ( 241000 7000 ) ( * 260680 )
   NEW M8 5000 + SHAPE STRIPE ( 7000 26000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 46000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 66000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 86000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 106000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 126000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 146000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 166000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 186000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 206000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 226000 ) ( 261960 * )
   NEW M8 5000 + SHAPE STRIPE ( 7000 246000 ) ( 261960 * )
   NEW M8 160 + SHAPE STRIPE ( 21000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 41000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 61000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 81000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 101000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 121000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 141000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 161000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 181000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 201000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 221000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 241000 26000 ) VIA89C_7_7 DO 1 BY 12 STEP 0 20000
   NEW M8 160 + SHAPE STRIPE ( 21000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 41000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 61000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 81000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 101000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 121000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 141000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 161000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 181000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 201000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 221000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 241000 8000 ) VIA89C_3_7 DO 1 BY 2 STEP 0 251680
   NEW M8 160 + SHAPE STRIPE ( 8000 26000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 46000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 66000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 86000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 106000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 126000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 146000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 166000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 186000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 206000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 226000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M8 160 + SHAPE STRIPE ( 8000 246000 ) VIA89C_7_3 DO 2 BY 1 STEP 252960 0
   NEW M1 160 + SHAPE IOWIRE ( 10000 10000 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 15760 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 21520 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 27280 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 33040 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 38800 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 44560 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 50320 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 56080 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 61840 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 67600 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 73360 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 79120 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 84880 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 90640 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 96400 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 102160 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 107920 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 113680 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 119440 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 125200 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 130960 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 136720 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 142480 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 148240 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 154000 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 159760 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 165520 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 171280 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 177040 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 182800 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 188560 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 194320 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 200080 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 205840 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 211600 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 217360 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 223120 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 228880 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 234640 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 240400 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 246160 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 251920 ) ( 258960 * )
   NEW M1 160 + SHAPE IOWIRE ( 10000 257680 ) ( 258960 * )
   NEW M1 140 + SHAPE IOWIRE ( 141000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 10000 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 21520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 27280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 33040 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 44560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 50320 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 61840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 67600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 79120 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 84880 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 90640 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 102160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 107920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 119440 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 125200 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 130960 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 142480 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 148240 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 159760 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 165520 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 171280 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 182800 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 188560 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 200080 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 205840 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 211600 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 240400 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 121000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 61000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 21000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 41000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 101000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 81000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 241000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 201000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 181000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 161000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 221000 246160 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16
   NEW M1 140 + SHAPE IOWIRE ( 141000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 251920 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 141000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 121000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 61000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 21000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 41000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 101000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 81000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 241000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 201000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 181000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 161000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   NEW M1 140 + SHAPE IOWIRE ( 221000 257680 ) VIA12B_1_16 VIA23C_1_16 VIA34C_1_16 VIA45C_1_16 VIA56C_1_16 VIA67C_1_16 VIA78C_1_16 VIA89C_1_7
   + USE GROUND ;
END SPECIALNETS
NETS 2067 ;
 - optlc_net_1372
   ( PLACE_optlc_1689 ZN )
   ( RX_CLK_DIV/U57 IN1 )
   ( RX_CLK_DIV/U57 IN4 )
   ( SpareCell_0_0 INP )
   + USE SIGNAL ;
 - RX_IN
   ( PIN RX_IN )
   ( U0_UART/U0_RX/samp_inst/U44 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U34 IN3 )
   + USE SIGNAL ;
 - FUN_REF_CLK
   ( PIN FUN_REF_CLK )
   ( U0_MUX2x1/U2 IN2 )
   + USE SIGNAL ;
 - FUN_UART_CLK
   ( PIN FUN_UART_CLK )
   ( U1_MUX2x1/U2 IN2 )
   + USE SIGNAL ;
 - FUN_RST
   ( PIN FUN_RST )
   ( U4_MUX2x1/U2 IN2 )
   + USE SIGNAL ;
 - SCAN_CLK
   ( PIN SCAN_CLK )
   ( U3_MUX2x1/U2 IN1 )
   ( U2_MUX2x1/U2 IN1 )
   ( U1_MUX2x1/U2 IN1 )
   ( U0_MUX2x1/U2 IN1 )
   + USE SIGNAL ;
 - SCAN_RST
   ( PIN SCAN_RST )
   ( U6_MUX2x1/U2 IN1 )
   ( U5_MUX2x1/U2 IN1 )
   ( U4_MUX2x1/U2 IN1 )
   + USE SIGNAL ;
 - TEST_MODE
   ( PIN TEST_MODE )
   ( U0_CLK_GATE/U0_CGLPPSX4 SE )
   ( U6_MUX2x1/U1 INP )
   ( U5_MUX2x1/U1 INP )
   ( U4_MUX2x1/U1 INP )
   ( U3_MUX2x1/U1 INP )
   ( U2_MUX2x1/U1 INP )
   ( U1_MUX2x1/U1 INP )
   ( U0_MUX2x1/U1 INP )
   + USE SIGNAL ;
 - TX_OUT
   ( PIN TX_OUT )
   ( U0_UART/U0_TX/U0_MUX/TX_OUT_reg Q )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[0\] SI )
   + USE SIGNAL ;
 - dftopt33
   ( U0_REG_FILE/regfile_reg\[6\]\[2\] Q )
   ( U0_REG_FILE/U299 IN1 )
   ( U0_REG_FILE/U91 IN3 )
   ( RX_CLK_DIV/counter_reg\[0\] SI )
   + USE SIGNAL ;
 - SCAN_IN_1
   ( PIN SCAN_IN_1 )
   ( U0_REG_FILE/regfile_reg\[5\]\[3\] SI )
   + USE SIGNAL ;
 - SCAN_IN_2
   ( PIN SCAN_IN_2 )
   ( U0_REG_FILE/regfile_reg\[8\]\[5\] SI )
   + USE SIGNAL ;
 - dftopt34
   ( RX_CLK_DIV/div_clk_reg Q )
   ( RX_CLK_DIV/PLACE_APS_CLK_ISO_37 INP )
   ( RX_CLK_DIV/U32 IN2 )
   ( TX_CLK_DIV/counter_reg\[1\] SI )
   + USE SIGNAL ;
 - SCAN_IN_3
   ( PIN SCAN_IN_3 )
   ( U0_REG_FILE/regfile_reg\[15\]\[5\] SI )
   + USE SIGNAL ;
 - SCAN_IN_4
   ( PIN SCAN_IN_4 )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[0\] SI )
   + USE SIGNAL ;
 - REF_CLK
   ( U0_MUX2x1/U2 Q )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[0\] CLK )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[1\] CLK )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[2\] CLK )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[3\] CLK )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[0\] CLK )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[1\] CLK )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[2\] CLK )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[0\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[4\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[5\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[4\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[6\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[7\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[4\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[7\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[4\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[5\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[5\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[5\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[4\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[5\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[6\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[7\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[4\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[5\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[6\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[7\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[5\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[6\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[7\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[6\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[6\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[7\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[4\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[5\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[6\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[7\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[4\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[6\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[7\] CLK )
   ( U0_CLK_GATE/U0_CGLPPSX4 CLK )
   ( U0_SYS_CTRL/stored_addr_reg\[3\] CLK )
   ( U0_SYS_CTRL/stored_addr_reg\[2\] CLK )
   ( U0_SYS_CTRL/stored_addr_reg\[1\] CLK )
   ( U0_SYS_CTRL/cs_reg\[3\] CLK )
   ( U0_SYS_CTRL/cs_reg\[2\] CLK )
   ( U0_SYS_CTRL/stored_addr_reg\[0\] CLK )
   ( U0_SYS_CTRL/cs_reg\[1\] CLK )
   ( U0_SYS_CTRL/cs_reg\[0\] CLK )
   ( U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg CLK )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[1\]\[0\] CLK )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[0\]\[0\] CLK )
   ( U0_DATA_SYNC/sync_bus_reg\[0\] CLK )
   ( U0_DATA_SYNC/sync_bus_reg\[1\] CLK )
   ( U0_DATA_SYNC/sync_bus_reg\[2\] CLK )
   ( U0_DATA_SYNC/sync_bus_reg\[3\] CLK )
   ( U0_DATA_SYNC/sync_bus_reg\[4\] CLK )
   ( U0_DATA_SYNC/sync_bus_reg\[5\] CLK )
   ( U0_DATA_SYNC/sync_bus_reg\[6\] CLK )
   ( U0_DATA_SYNC/sync_bus_reg\[7\] CLK )
   ( U0_DATA_SYNC/enable_pulse_reg CLK )
   ( U0_REG_FILE/regfile_reg\[2\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[10\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[10\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[10\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[10\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[10\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[10\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[12\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[14\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[14\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[12\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[14\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[12\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[12\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[14\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[14\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[12\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[12\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[14\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[1\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[0\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[0\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[0\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[0\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[0\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[0\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[0\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[0\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[1\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[1\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[1\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[1\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[1\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[1\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[1\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[2\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[2\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[2\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[2\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[2\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[2\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[2\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[3\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[3\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[3\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[3\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[3\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[3\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[3\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[3\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[4\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[4\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[4\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[4\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[4\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[4\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[4\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[4\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[5\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[5\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[5\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[5\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[5\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[5\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[5\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[5\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[6\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[6\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[6\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[6\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[6\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[6\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[6\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[6\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[7\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[7\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[7\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[7\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[7\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[7\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[7\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[7\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[8\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[8\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[8\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[8\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[8\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[8\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[8\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[8\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[9\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[9\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[9\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[9\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[9\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[9\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[9\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[9\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[10\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[10\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[11\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[11\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[11\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[11\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[11\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[11\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[11\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[11\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[12\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[12\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[13\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[13\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[13\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[13\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[13\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[13\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[13\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[13\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[14\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[14\]\[7\] CLK )
   ( U0_REG_FILE/regfile_reg\[15\]\[0\] CLK )
   ( U0_REG_FILE/regfile_reg\[15\]\[1\] CLK )
   ( U0_REG_FILE/regfile_reg\[15\]\[2\] CLK )
   ( U0_REG_FILE/regfile_reg\[15\]\[3\] CLK )
   ( U0_REG_FILE/regfile_reg\[15\]\[4\] CLK )
   ( U0_REG_FILE/regfile_reg\[15\]\[5\] CLK )
   ( U0_REG_FILE/regfile_reg\[15\]\[6\] CLK )
   ( U0_REG_FILE/regfile_reg\[15\]\[7\] CLK )
   ( U0_REG_FILE/RdData_reg\[0\] CLK )
   ( U0_REG_FILE/RdData_reg\[1\] CLK )
   ( U0_REG_FILE/RdData_reg\[2\] CLK )
   ( U0_REG_FILE/RdData_reg\[3\] CLK )
   ( U0_REG_FILE/RdData_reg\[4\] CLK )
   ( U0_REG_FILE/RdData_reg\[5\] CLK )
   ( U0_REG_FILE/RdData_reg\[6\] CLK )
   ( U0_REG_FILE/RdData_reg\[7\] CLK )
   ( U0_REG_FILE/RdData_Valid_reg CLK )
   ( RST_SYNC_1/sync_rst_reg\[1\] CLK )
   ( RST_SYNC_1/sync_rst_reg\[0\] CLK )
   + USE SIGNAL ;
 - UART_CLK
   ( U1_MUX2x1/U2 Q )
   ( RX_CLK_DIV/div_clk_reg CLK )
   ( RX_CLK_DIV/counter_reg\[1\] CLK )
   ( RX_CLK_DIV/counter_reg\[2\] CLK )
   ( RX_CLK_DIV/counter_reg\[3\] CLK )
   ( RX_CLK_DIV/counter_reg\[4\] CLK )
   ( RX_CLK_DIV/counter_reg\[5\] CLK )
   ( RX_CLK_DIV/odd_flag_toggle_reg CLK )
   ( RX_CLK_DIV/counter_reg\[6\] CLK )
   ( RX_CLK_DIV/counter_reg\[0\] CLK )
   ( RX_CLK_DIV/U32 IN1 )
   ( TX_CLK_DIV/div_clk_reg CLK )
   ( TX_CLK_DIV/counter_reg\[1\] CLK )
   ( TX_CLK_DIV/counter_reg\[2\] CLK )
   ( TX_CLK_DIV/counter_reg\[3\] CLK )
   ( TX_CLK_DIV/counter_reg\[4\] CLK )
   ( TX_CLK_DIV/counter_reg\[5\] CLK )
   ( TX_CLK_DIV/odd_flag_toggle_reg CLK )
   ( TX_CLK_DIV/counter_reg\[6\] CLK )
   ( TX_CLK_DIV/counter_reg\[0\] CLK )
   ( TX_CLK_DIV/U33 IN1 )
   ( RST_SYNC_2/sync_rst_reg\[1\] CLK )
   ( RST_SYNC_2/sync_rst_reg\[0\] CLK )
   + USE SIGNAL ;
 - FUN_TX_CLK
   ( TX_CLK_DIV/U33 Q )
   ( U2_MUX2x1/U2 IN2 )
   + USE SIGNAL ;
 - TX_CLK
   ( U2_MUX2x1/U2 Q )
   ( U0_PULSE_GEN/SYNC_REG_reg CLK )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[0\] CLK )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[1\] CLK )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[3\] CLK )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[3\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[2\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[1\] CLK )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[0\] CLK )
   ( U0_UART/U0_TX/U0_MUX/TX_OUT_reg CLK )
   ( U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg CLK )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[0\] CLK )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[1\] CLK )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[2\] CLK )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[3\] CLK )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[4\] CLK )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[5\] CLK )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[6\] CLK )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[7\] CLK )
   ( U0_UART/U0_TX/U0_FSM/busy_reg CLK )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[1\] CLK )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[2\] CLK )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[0\] CLK )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[2\] CLK )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[1\] CLK )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[0\] CLK )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[0\] CLK )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[1\] CLK )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[2\] CLK )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[3\] CLK )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[4\] CLK )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[5\] CLK )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[6\] CLK )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[7\] CLK )
   + USE SIGNAL ;
 - FUN_RX_CLK
   ( RX_CLK_DIV/U32 Q )
   ( U3_MUX2x1/U2 IN2 )
   + USE SIGNAL ;
 - RX_CLK
   ( U3_MUX2x1/U2 Q )
   ( U0_UART/U0_RX/stp_chk_inst/stp_err_reg CLK )
   ( U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg CLK )
   ( U0_UART/U0_RX/par_chk_inst/par_err_reg CLK )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[0\] CLK )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[1\] CLK )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[2\] CLK )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[3\] CLK )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[4\] CLK )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[5\] CLK )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[6\] CLK )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[7\] CLK )
   ( U0_UART/U0_RX/samp_inst/sampled_bit_reg CLK )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[0\] CLK )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[1\] CLK )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[2\] CLK )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[3\] CLK )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[2\] CLK )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[1\] CLK )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[0\] CLK )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[1\] CLK )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[2\] CLK )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[3\] CLK )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[4\] CLK )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[5\] CLK )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[0\] CLK )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[1\] CLK )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[2\] CLK )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[0\] CLK )
   + USE SIGNAL ;
 - RST
   ( U4_MUX2x1/U2 Q )
   ( RST_SYNC_2/sync_rst_reg\[1\] RSTB )
   ( RST_SYNC_2/sync_rst_reg\[0\] RSTB )
   ( RST_SYNC_1/sync_rst_reg\[1\] RSTB )
   ( RST_SYNC_1/sync_rst_reg\[0\] RSTB )
   + USE SIGNAL ;
 - FUN_REF_RST
   ( RST_SYNC_1/sync_rst_reg\[1\] Q )
   ( RST_SYNC_2/sync_rst_reg\[1\] SI )
   ( U5_MUX2x1/U2 IN2 )
   + USE SIGNAL ;
 - FUN_UART_RST
   ( RST_SYNC_2/sync_rst_reg\[1\] Q )
   ( TX_CLK_DIV/div_clk_reg SI )
   ( U6_MUX2x1/U2 IN2 )
   + USE SIGNAL ;
 - dftopt35
   ( TX_CLK_DIV/counter_reg\[0\] Q )
   ( TX_CLK_DIV/add_30/U2 INP )
   ( TX_CLK_DIV/add_30/U1_1_1 B0 )
   ( U0_REG_FILE/regfile_reg\[3\]\[7\] SI )
   + USE SIGNAL ;
 - RdEn
   ( U0_SYS_CTRL/U119 ZN )
   ( U0_SYS_CTRL/U74 IN1 )
   ( U0_REG_FILE/U261 IN1 )
   + USE SIGNAL ;
 - Rd_D_Vld
   ( U0_REG_FILE/RdData_Valid_reg Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[3\] SI )
   ( U0_REG_FILE/U145 IN1 )
   ( U0_SYS_CTRL/U148 IN1 )
   ( U0_SYS_CTRL/U74 IN2 )
   + USE SIGNAL ;
 - Busy
   ( U0_UART/U0_TX/U0_FSM/busy_reg Q )
   ( U0_UART/U0_TX/U0_MUX/TX_OUT_reg SI )
   ( U0_UART/U0_TX/U0_SER/U4 IN2 )
   ( U0_PULSE_GEN/SYNC_REG_reg D )
   ( U0_PULSE_GEN/U3 IN2 )
   + USE SIGNAL ;
 - RX_VLD_SIG
   ( U0_UART/U0_RX/fsm_inst/U50 QN )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[0\]\[0\] D )
   + USE SIGNAL ;
 - dftopt36
   ( U0_REG_FILE/regfile_reg\[1\]\[2\] Q )
   ( U0_REG_FILE/U278 IN1 )
   ( U0_REG_FILE/U112 IN3 )
   ( RST_SYNC_1/sync_rst_reg\[0\] SI )
   + USE SIGNAL ;
 - SYNC_RX_VLD_SIG
   ( U0_DATA_SYNC/enable_pulse_reg Q )
   ( U0_DATA_SYNC/sync_bus_reg\[5\] SI )
   ( U0_SYS_CTRL/U110 INP )
   ( U0_SYS_CTRL/U117 IN1 )
   ( U0_SYS_CTRL/U7 IN3 )
   ( U0_SYS_CTRL/U87 IN2 )
   ( U0_SYS_CTRL/U82 IN2 )
   + USE SIGNAL ;
 - F_FULL
   ( U0_ASYN_FIFO/U0_FIFO_WR/U27 Q )
   ( PLACE_HFSINV_350_248 INP )
   ( U0_SYS_CTRL/U139 IN1 )
   ( U0_SYS_CTRL/U140 IN1 )
   ( U0_SYS_CTRL/U143 IN1 )
   ( U0_SYS_CTRL/U52 IN1 )
   ( U0_SYS_CTRL/U22 IN1 )
   ( U0_SYS_CTRL/U23 IN1 )
   ( U0_SYS_CTRL/U24 IN1 )
   ( U0_SYS_CTRL/U25 IN1 )
   + USE SIGNAL ;
 - ALU_OUT_VLD
   ( U0_ALU/OUT_VALID_reg Q )
   ( U0_ALU/ALU_OUT_reg\[2\] SI )
   ( U0_SYS_CTRL/U71 IN1 )
   + USE SIGNAL ;
 - EN
   ( U0_SYS_CTRL/U14 QN )
   ( U0_ALU/PLACE_HFSINV_319_209 INP )
   ( U0_ALU/OUT_VALID_reg D )
   ( U0_ALU/U237 IN3 )
   ( U0_ALU/U32 IN3 )
   ( U0_ALU/U197 IN3 )
   ( U0_ALU/U132 IN3 )
   ( U0_ALU/U130 IN1 )
   ( U0_ALU/U128 IN3 )
   ( U0_ALU/U124 IN2 )
   + USE SIGNAL ;
 - Gate_EN
   ( U0_SYS_CTRL/U38 QN )
   ( U0_CLK_GATE/U0_CGLPPSX4 EN )
   + USE SIGNAL ;
 - WR_INC
   ( U0_SYS_CTRL/U12 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U25 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U180 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U96 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U8 IN1 )
   + USE SIGNAL ;
 - ALU_CLK
   ( U0_CLK_GATE/U0_CGLPPSX4 GCLK )
   ( U0_ALU/ALU_OUT_reg\[0\] CLK )
   ( U0_ALU/ALU_OUT_reg\[15\] CLK )
   ( U0_ALU/ALU_OUT_reg\[1\] CLK )
   ( U0_ALU/ALU_OUT_reg\[3\] CLK )
   ( U0_ALU/ALU_OUT_reg\[11\] CLK )
   ( U0_ALU/ALU_OUT_reg\[12\] CLK )
   ( U0_ALU/ALU_OUT_reg\[13\] CLK )
   ( U0_ALU/ALU_OUT_reg\[9\] CLK )
   ( U0_ALU/ALU_OUT_reg\[10\] CLK )
   ( U0_ALU/ALU_OUT_reg\[14\] CLK )
   ( U0_ALU/OUT_VALID_reg CLK )
   ( U0_ALU/ALU_OUT_reg\[2\] CLK )
   ( U0_ALU/ALU_OUT_reg\[4\] CLK )
   ( U0_ALU/ALU_OUT_reg\[5\] CLK )
   ( U0_ALU/ALU_OUT_reg\[6\] CLK )
   ( U0_ALU/ALU_OUT_reg\[7\] CLK )
   ( U0_ALU/ALU_OUT_reg\[8\] CLK )
   + USE SIGNAL ;
 - RD_INC
   ( U0_PULSE_GEN/U3 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U6 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_193
   ( U0_ALU/PLACE_HFSBUF_609_276 Z )
   ( U0_ALU/U72 IN2 )
   ( U0_ALU/U38 IN4 )
   ( U0_ALU/U71 IN4 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/PLACE_HFSNET_53
   ( U0_ASYN_FIFO/U0_SYNC_W2R/PLACE_HFSBUF_846_99 Z )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[0\] RSTB )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[0\] RSTB )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[3\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_21
   ( U0_REG_FILE/PLACE_HFSBUF_131_59 Z )
   ( U0_REG_FILE/regfile_reg\[0\]\[7\] RSTB )
   ( U0_REG_FILE/RdData_Valid_reg RSTB )
   ( U0_REG_FILE/RdData_reg\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[0\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[0\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[1\]\[5\] RSTB )
   + USE SIGNAL ;
 - TX_CLK_DIV/net_aps_18
   ( TX_CLK_DIV/PLACE_APS_CLK_ISO_36 Z )
   ( TX_CLK_DIV/U35 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/net_aps_19
   ( RX_CLK_DIV/PLACE_APS_CLK_ISO_37 Z )
   ( RX_CLK_DIV/U34 IN1 )
   + USE SIGNAL ;
 - n17
   ( U0_PULSE_GEN/SYNC_REG_reg Q )
   ( U0_UART/U0_TX/U0_FSM/busy_reg SI )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_1
   ( U0_REG_FILE/PLACE_HFSINV_920_39 ZN )
   ( U0_REG_FILE/U91 IN1 )
   ( U0_REG_FILE/U89 IN1 )
   ( U0_REG_FILE/U93 IN1 )
   ( U0_REG_FILE/U92 IN1 )
   ( U0_REG_FILE/U95 IN1 )
   ( U0_REG_FILE/U96 IN1 )
   + USE SIGNAL ;
 - n22
   ( RX_CLK_DIV/odd_flag_toggle_reg Q )
   ( RX_CLK_DIV/U43 S )
   ( RX_CLK_DIV/U33 IN2 )
   ( U0_REG_FILE/regfile_reg\[4\]\[7\] SI )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_80
   ( U0_REG_FILE/PLACE_HFSBUF_4269_135 Z )
   ( U0_REG_FILE/regfile_reg\[9\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[7\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[11\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[11\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[11\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[12\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[11\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[7\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[7\]\[7\] SE )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_81
   ( U0_REG_FILE/PLACE_HFSBUF_4371_136 Z )
   ( U0_REG_FILE/regfile_reg\[7\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[9\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[9\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[9\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[9\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[9\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[9\]\[4\] SE )
   + USE SIGNAL ;
 - DEF_DIV_RATIO[7]
   ( U0_REG_FILE/regfile_reg\[3\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[2\] SI )
   ( U0_REG_FILE/U343 IN3 )
   ( U0_REG_FILE/U72 IN3 )
   ( TX_CLK_DIV/U60 IN3 )
   ( TX_CLK_DIV/U32 IN1 )
   + USE SIGNAL ;
 - DEF_DIV_RATIO[6]
   ( U0_REG_FILE/regfile_reg\[3\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[3\] SI )
   ( U0_REG_FILE/U334 IN3 )
   ( U0_REG_FILE/U71 IN3 )
   ( TX_CLK_DIV/U28 IN1 )
   ( TX_CLK_DIV/U60 IN4 )
   ( TX_CLK_DIV/U30 IN1 )
   + USE SIGNAL ;
 - DEF_DIV_RATIO[5]
   ( U0_REG_FILE/regfile_reg\[3\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[2\] SI )
   ( U0_REG_FILE/U199 IN2 )
   ( U0_REG_FILE/U324 IN3 )
   ( TX_CLK_DIV/U24 IN2 )
   ( TX_CLK_DIV/U60 IN1 )
   ( TX_CLK_DIV/U29 IN1 )
   + USE SIGNAL ;
 - DEF_DIV_RATIO[4]
   ( U0_REG_FILE/regfile_reg\[3\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[4\] SI )
   ( U0_REG_FILE/U316 IN3 )
   ( U0_REG_FILE/U69 IN3 )
   ( TX_CLK_DIV/U13 IN2 )
   ( TX_CLK_DIV/U60 IN2 )
   ( TX_CLK_DIV/U27 IN1 )
   + USE SIGNAL ;
 - DEF_DIV_RATIO[3]
   ( U0_REG_FILE/regfile_reg\[3\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[4\] SI )
   ( U0_REG_FILE/U308 IN3 )
   ( U0_REG_FILE/U68 IN3 )
   ( TX_CLK_DIV/U11 IN2 )
   ( TX_CLK_DIV/U59 IN1 )
   ( TX_CLK_DIV/U25 IN1 )
   + USE SIGNAL ;
 - DEF_DIV_RATIO[2]
   ( U0_REG_FILE/regfile_reg\[3\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[0\] SI )
   ( U0_REG_FILE/U300 IN3 )
   ( U0_REG_FILE/U67 IN3 )
   ( TX_CLK_DIV/U21 IN1 )
   ( TX_CLK_DIV/U59 IN2 )
   ( TX_CLK_DIV/U23 IN1 )
   + USE SIGNAL ;
 - DEF_DIV_RATIO[1]
   ( U0_REG_FILE/regfile_reg\[3\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[2\] SI )
   ( U0_REG_FILE/U292 IN3 )
   ( U0_REG_FILE/U66 IN3 )
   ( TX_CLK_DIV/U31 INP )
   ( TX_CLK_DIV/U21 IN2 )
   ( TX_CLK_DIV/U59 IN3 )
   ( TX_CLK_DIV/U23 IN2 )
   + USE SIGNAL ;
 - DEF_DIV_RATIO[0]
   ( U0_REG_FILE/regfile_reg\[3\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[2\] SI )
   ( U0_REG_FILE/U198 IN2 )
   ( U0_REG_FILE/U284 IN3 )
   ( TX_CLK_DIV/U20 IN2 )
   ( TX_CLK_DIV/U19 IN1 )
   + USE SIGNAL ;
 - dftopt37
   ( TX_CLK_DIV/div_clk_reg Q )
   ( TX_CLK_DIV/PLACE_APS_CLK_ISO_36 INP )
   ( TX_CLK_DIV/U33 IN2 )
   ( RST_SYNC_2/sync_rst_reg\[0\] SI )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_3
   ( U0_REG_FILE/PLACE_HFSINV_740_41 ZN )
   ( U0_REG_FILE/U78 IN1 )
   ( U0_REG_FILE/U80 IN1 )
   ( U0_REG_FILE/U77 IN1 )
   ( U0_REG_FILE/U75 IN1 )
   ( U0_REG_FILE/U76 IN1 )
   ( U0_REG_FILE/U74 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_5
   ( U0_REG_FILE/PLACE_HFSINV_823_43 ZN )
   ( U0_REG_FILE/U86 IN1 )
   ( U0_REG_FILE/U113 IN1 )
   ( U0_REG_FILE/U73 IN1 )
   ( U0_REG_FILE/U82 IN1 )
   ( U0_REG_FILE/U79 IN1 )
   ( U0_REG_FILE/U112 IN1 )
   + USE SIGNAL ;
 - DIV_RATIO[2]
   ( Mux3x1/U20 QN )
   ( RX_CLK_DIV/U20 IN1 )
   ( RX_CLK_DIV/U57 IN2 )
   ( RX_CLK_DIV/U22 IN1 )
   + USE SIGNAL ;
 - DIV_RATIO[1]
   ( Mux3x1/U18 QN )
   ( RX_CLK_DIV/U30 INP )
   ( RX_CLK_DIV/U20 IN2 )
   ( RX_CLK_DIV/U57 IN3 )
   ( RX_CLK_DIV/U22 IN2 )
   + USE SIGNAL ;
 - DIV_RATIO[0]
   ( Mux3x1/U7 Q )
   ( RX_CLK_DIV/U19 IN2 )
   ( RX_CLK_DIV/U18 IN1 )
   + USE SIGNAL ;
 - UART_CONFIG[7]
   ( U0_REG_FILE/regfile_reg\[2\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[6\] SI )
   ( Mux3x1/PLACE_HFSINV_259_268 INP )
   ( PLACE_HFSBUF_224_269 INP )
   + USE SIGNAL ;
 - UART_CONFIG[6]
   ( U0_REG_FILE/regfile_reg\[2\]\[6\] QN )
   ( PLACE_HFSINV_170_257 INP )
   + USE SIGNAL ;
 - SCAN_OUT_1
   ( PIN SCAN_OUT_1 )
   ( U0_REG_FILE/regfile_reg\[15\]\[7\] Q )
   ( U0_REG_FILE/U340 IN3 )
   ( U0_REG_FILE/U39 IN2 )
   + USE SIGNAL ;
 - dftopt39
   ( U0_REG_FILE/regfile_reg\[12\]\[7\] Q )
   ( U0_REG_FILE/U339 IN3 )
   ( U0_REG_FILE/U97 IN3 )
   ( U0_SYS_CTRL/stored_addr_reg\[3\] SI )
   + USE SIGNAL ;
 - UART_CONFIG[2]
   ( U0_REG_FILE/regfile_reg\[2\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[5\] SI )
   ( U0_REG_FILE/U300 IN1 )
   ( U0_REG_FILE/U87 IN3 )
   ( U0_UART/U0_RX/counter_inst/U12 INP )
   ( U0_UART/U0_RX/counter_inst/U7 IN2 )
   ( U0_UART/U0_RX/counter_inst/U37 IN2 )
   ( Mux3x1/U19 IN3 )
   + USE SIGNAL ;
 - UART_CONFIG[1]
   ( U0_REG_FILE/regfile_reg\[2\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[5\] SI )
   ( U0_REG_FILE/U292 IN1 )
   ( U0_REG_FILE/U10 IN2 )
   ( U0_UART/U0_RX/par_chk_inst/U3 IN1 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U3 IN3 )
   + USE SIGNAL ;
 - UART_CONFIG[0]
   ( U0_REG_FILE/regfile_reg\[2\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[7\] SI )
   ( U0_REG_FILE/U284 IN1 )
   ( U0_REG_FILE/U57 IN3 )
   ( U0_UART/U0_RX/counter_inst/U33 IN1 )
   ( U0_UART/U0_RX/counter_inst/U19 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U42 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U20 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U32 IN3 )
   ( U0_UART/U0_TX/U0_FSM/PLACE_HFSINV_566_193 INP )
   ( U0_UART/U0_TX/U0_FSM/U16 IN3 )
   + USE SIGNAL ;
 - Wr_D[7]
   ( U0_SYS_CTRL/U53 Q )
   ( U0_REG_FILE/PLACE_HFSBUF_105_58 INP )
   ( U0_REG_FILE/U138 IN2 )
   ( U0_REG_FILE/U23 IN1 )
   ( U0_REG_FILE/U187 IN2 )
   ( U0_REG_FILE/U327 IN2 )
   ( U0_REG_FILE/U80 IN2 )
   ( U0_REG_FILE/U96 IN2 )
   ( U0_REG_FILE/U130 IN2 )
   ( U0_REG_FILE/U97 IN2 )
   ( U0_REG_FILE/U267 IN2 )
   + USE SIGNAL ;
 - Wr_D[6]
   ( U0_SYS_CTRL/U68 QN )
   ( U0_REG_FILE/PLACE_HFSBUF_287_52 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_107_51 INP )
   ( U0_REG_FILE/U18 IN1 )
   ( U0_REG_FILE/U272 IN2 )
   ( U0_REG_FILE/U355 IN1 )
   ( U0_REG_FILE/U129 IN2 )
   ( U0_REG_FILE/U38 IN1 )
   ( U0_REG_FILE/U137 IN2 )
   ( U0_REG_FILE/U153 IN2 )
   + USE SIGNAL ;
 - Wr_D[5]
   ( U0_SYS_CTRL/U49 QN )
   ( U0_REG_FILE/PLACE_HFSBUF_123_57 INP )
   ( U0_REG_FILE/U103 IN2 )
   ( U0_REG_FILE/U120 IN2 )
   ( U0_REG_FILE/U136 IN2 )
   ( U0_REG_FILE/U37 IN1 )
   ( U0_REG_FILE/U128 IN2 )
   ( U0_REG_FILE/U269 IN2 )
   ( U0_REG_FILE/U111 IN1 )
   ( U0_REG_FILE/U350 IN1 )
   + USE SIGNAL ;
 - Wr_D[4]
   ( U0_SYS_CTRL/U33 QN )
   ( U0_REG_FILE/PLACE_HFSBUF_102_198 INP )
   ( U0_REG_FILE/U77 IN2 )
   ( U0_REG_FILE/U93 IN2 )
   ( U0_REG_FILE/U273 IN1 )
   ( U0_REG_FILE/U384 IN2 )
   ( U0_REG_FILE/U69 IN2 )
   ( U0_REG_FILE/U85 IN2 )
   ( U0_REG_FILE/U113 IN2 )
   + USE SIGNAL ;
 - Wr_D[3]
   ( U0_SYS_CTRL/U32 QN )
   ( U0_REG_FILE/PLACE_HFSBUF_165_54 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_127_53 INP )
   ( U0_REG_FILE/U60 IN2 )
   ( U0_REG_FILE/U76 IN2 )
   ( U0_REG_FILE/U92 IN2 )
   ( U0_REG_FILE/U241 IN1 )
   ( U0_REG_FILE/U68 IN2 )
   ( U0_REG_FILE/U84 IN2 )
   ( U0_REG_FILE/U168 IN2 )
   ( U0_REG_FILE/U79 IN2 )
   + USE SIGNAL ;
 - Wr_D[2]
   ( U0_SYS_CTRL/U50 Q )
   ( U0_REG_FILE/PLACE_HFSBUF_220_50 INP )
   ( U0_REG_FILE/U141 IN2 )
   ( U0_REG_FILE/U158 IN2 )
   ( U0_REG_FILE/U34 IN1 )
   ( U0_REG_FILE/U270 IN2 )
   ( U0_REG_FILE/U117 IN2 )
   ( U0_REG_FILE/U149 IN2 )
   ( U0_REG_FILE/U167 IN2 )
   ( U0_REG_FILE/U376 IN1 )
   + USE SIGNAL ;
 - Wr_D[1]
   ( U0_SYS_CTRL/U45 QN )
   ( U0_REG_FILE/PLACE_HFSBUF_105_56 INP )
   ( U0_REG_FILE/U66 IN2 )
   ( U0_REG_FILE/U73 IN2 )
   ( U0_REG_FILE/U74 IN2 )
   ( U0_REG_FILE/U10 IN1 )
   ( U0_REG_FILE/U276 IN1 )
   ( U0_REG_FILE/U203 IN1 )
   + USE SIGNAL ;
 - Wr_D[0]
   ( U0_SYS_CTRL/U44 QN )
   ( U0_REG_FILE/PLACE_HFSBUF_162_55 INP )
   ( U0_REG_FILE/U81 IN2 )
   ( U0_REG_FILE/U193 IN1 )
   ( U0_REG_FILE/U198 IN1 )
   ( U0_REG_FILE/U57 IN2 )
   ( U0_REG_FILE/U89 IN2 )
   ( U0_REG_FILE/U192 IN1 )
   ( U0_REG_FILE/U208 IN1 )
   + USE SIGNAL ;
 - Addr[3]
   ( U0_SYS_CTRL/U34 Q )
   ( U0_REG_FILE/U240 INP )
   ( U0_REG_FILE/U49 IN2 )
   ( U0_REG_FILE/U254 IN2 )
   ( U0_REG_FILE/U215 IN2 )
   ( U0_REG_FILE/U40 IN1 )
   + USE SIGNAL ;
 - Addr[2]
   ( U0_SYS_CTRL/U8 Q )
   ( U0_REG_FILE/U414 IN2 )
   ( U0_REG_FILE/U251 INP )
   ( U0_REG_FILE/U14 IN1 )
   ( U0_REG_FILE/U174 IN1 )
   + USE SIGNAL ;
 - Addr[1]
   ( U0_SYS_CTRL/U43 Q )
   ( U0_REG_FILE/U14 IN2 )
   ( U0_REG_FILE/U414 IN1 )
   ( U0_REG_FILE/U24 INP )
   + USE SIGNAL ;
 - Addr[0]
   ( U0_SYS_CTRL/U9 QN )
   ( U0_REG_FILE/U12 IN2 )
   ( U0_REG_FILE/U225 INP )
   ( U0_REG_FILE/U143 INP )
   + USE SIGNAL ;
 - Rd_D[7]
   ( U0_REG_FILE/RdData_reg\[7\] Q )
   ( U0_REG_FILE/RdData_reg\[2\] SI )
   ( U0_REG_FILE/U105 IN1 )
   ( U0_SYS_CTRL/U98 IN1 )
   + USE SIGNAL ;
 - Rd_D[6]
   ( U0_REG_FILE/RdData_reg\[6\] Q )
   ( U0_REG_FILE/RdData_reg\[4\] SI )
   ( U0_REG_FILE/U182 IN1 )
   ( U0_SYS_CTRL/U99 IN1 )
   + USE SIGNAL ;
 - Rd_D[5]
   ( U0_REG_FILE/RdData_reg\[5\] Q )
   ( U0_REG_FILE/U181 IN1 )
   ( U0_ALU/OUT_VALID_reg SI )
   ( U0_SYS_CTRL/U36 IN1 )
   + USE SIGNAL ;
 - Rd_D[4]
   ( U0_REG_FILE/RdData_reg\[4\] Q )
   ( U0_REG_FILE/RdData_reg\[0\] SI )
   ( U0_REG_FILE/U180 IN1 )
   ( U0_SYS_CTRL/U101 IN1 )
   + USE SIGNAL ;
 - Rd_D[3]
   ( U0_REG_FILE/RdData_reg\[3\] Q )
   ( U0_REG_FILE/U179 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[3\] SI )
   ( U0_SYS_CTRL/U29 IN1 )
   + USE SIGNAL ;
 - Rd_D[2]
   ( U0_REG_FILE/RdData_reg\[2\] Q )
   ( U0_REG_FILE/U178 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[2\] SI )
   ( U0_SYS_CTRL/U30 IN1 )
   + USE SIGNAL ;
 - Rd_D[1]
   ( U0_REG_FILE/RdData_reg\[1\] Q )
   ( U0_REG_FILE/RdData_reg\[5\] SI )
   ( U0_REG_FILE/U362 IN1 )
   ( U0_SYS_CTRL/U104 IN1 )
   + USE SIGNAL ;
 - Rd_D[0]
   ( U0_REG_FILE/RdData_reg\[0\] Q )
   ( U0_REG_FILE/U176 IN1 )
   ( U0_ALU/ALU_OUT_reg\[0\] SI )
   ( U0_SYS_CTRL/U105 IN1 )
   + USE SIGNAL ;
 - dftopt40
   ( U0_SYS_CTRL/stored_addr_reg\[0\] Q )
   ( U0_SYS_CTRL/U58 IN3 )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[2\] SI )
   + USE SIGNAL ;
 - dftopt41
   ( U0_REG_FILE/regfile_reg\[12\]\[5\] Q )
   ( U0_REG_FILE/U366 IN3 )
   ( U0_REG_FILE/U350 IN2 )
   ( U0_SYS_CTRL/stored_addr_reg\[1\] SI )
   + USE SIGNAL ;
 - dftopt42
   ( U0_SYS_CTRL/cs_reg\[0\] Q )
   ( U0_SYS_CTRL/U132 INP )
   ( U0_SYS_CTRL/U103 IN2 )
   ( U0_SYS_CTRL/U100 IN2 )
   ( U0_DATA_SYNC/enable_pulse_reg SI )
   + USE SIGNAL ;
 - dftopt43
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[0\]\[0\] Q )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[1\]\[0\] D )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[0\] SI )
   + USE SIGNAL ;
 - RD_DATA[7]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U159 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U22 IN1 )
   ( U0_UART/U0_TX/U0_SER/U12 IN3 )
   + USE SIGNAL ;
 - RD_DATA[6]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U7 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U20 IN1 )
   ( U0_UART/U0_TX/U0_SER/U13 IN1 )
   + USE SIGNAL ;
 - RD_DATA[5]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U29 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U18 IN1 )
   ( U0_UART/U0_TX/U0_SER/U14 IN1 )
   + USE SIGNAL ;
 - RD_DATA[4]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U14 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U16 IN1 )
   ( U0_UART/U0_TX/U0_SER/U15 IN1 )
   + USE SIGNAL ;
 - RD_DATA[3]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U3 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U14 IN1 )
   ( U0_UART/U0_TX/U0_SER/U16 IN1 )
   + USE SIGNAL ;
 - RD_DATA[2]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U140 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U12 IN1 )
   ( U0_UART/U0_TX/U0_SER/U17 IN1 )
   + USE SIGNAL ;
 - RD_DATA[1]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U135 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U10 IN1 )
   ( U0_UART/U0_TX/U0_SER/U18 IN1 )
   + USE SIGNAL ;
 - RD_DATA[0]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U130 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U8 IN1 )
   ( U0_UART/U0_TX/U0_SER/U11 IN1 )
   + USE SIGNAL ;
 - RX_P_DATA[7]
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[7\] Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[4\] SI )
   ( U0_UART/U0_RX/deser_inst/U15 IN4 )
   ( U0_UART/U0_RX/deser_inst/U13 IN2 )
   ( U0_UART/U0_RX/par_chk_inst/U5 IN1 )
   ( U0_DATA_SYNC/U10 IN3 )
   + USE SIGNAL ;
 - RX_P_DATA[6]
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[6\] Q )
   ( U0_UART/U0_RX/deser_inst/U13 IN4 )
   ( U0_UART/U0_RX/deser_inst/U11 IN2 )
   ( U0_UART/U0_RX/stp_chk_inst/stp_err_reg SI )
   ( U0_UART/U0_RX/par_chk_inst/U6 IN2 )
   ( U0_DATA_SYNC/U9 IN3 )
   + USE SIGNAL ;
 - RX_P_DATA[5]
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[5\] Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[6\] SI )
   ( U0_UART/U0_RX/deser_inst/U11 IN4 )
   ( U0_UART/U0_RX/deser_inst/U9 IN2 )
   ( U0_UART/U0_RX/par_chk_inst/U5 IN2 )
   ( U0_DATA_SYNC/U8 IN3 )
   + USE SIGNAL ;
 - RX_P_DATA[4]
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[4\] Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[1\] SI )
   ( U0_UART/U0_RX/deser_inst/U5 IN2 )
   ( U0_UART/U0_RX/deser_inst/U9 IN4 )
   ( U0_UART/U0_RX/par_chk_inst/U3 IN2 )
   ( U0_DATA_SYNC/U7 IN3 )
   + USE SIGNAL ;
 - RX_P_DATA[3]
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[3\] Q )
   ( U0_UART/U0_RX/deser_inst/U5 IN1 )
   ( U0_UART/U0_RX/deser_inst/U4 IN2 )
   ( U0_UART/U0_RX/par_chk_inst/par_err_reg SI )
   ( U0_UART/U0_RX/par_chk_inst/U8 IN2 )
   ( U0_DATA_SYNC/U6 IN3 )
   + USE SIGNAL ;
 - RX_P_DATA[2]
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[2\] Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[3\] SI )
   ( U0_UART/U0_RX/deser_inst/U4 IN1 )
   ( U0_UART/U0_RX/deser_inst/U3 IN2 )
   ( U0_UART/U0_RX/par_chk_inst/U8 IN1 )
   ( U0_DATA_SYNC/U5 IN3 )
   + USE SIGNAL ;
 - RX_P_DATA[1]
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[1\] Q )
   ( U0_UART/U0_RX/deser_inst/U3 IN1 )
   ( U0_UART/U0_RX/deser_inst/U2 IN2 )
   ( U0_UART/U0_RX/par_chk_inst/U7 IN1 )
   ( U0_DATA_SYNC/sync_bus_reg\[1\] SI )
   ( U0_DATA_SYNC/U4 IN3 )
   + USE SIGNAL ;
 - RX_P_DATA[0]
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[0\] Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[2\] SI )
   ( U0_UART/U0_RX/deser_inst/U2 IN1 )
   ( U0_UART/U0_RX/par_chk_inst/U7 IN2 )
   ( U0_DATA_SYNC/U3 IN4 )
   + USE SIGNAL ;
 - SYNC_RX_P_DATA[7]
   ( U0_DATA_SYNC/sync_bus_reg\[7\] Q )
   ( U0_DATA_SYNC/U10 IN1 )
   ( U0_SYS_CTRL/cs_reg\[0\] SI )
   ( U0_SYS_CTRL/U53 IN2 )
   ( U0_SYS_CTRL/U87 IN3 )
   + USE SIGNAL ;
 - SYNC_RX_P_DATA[6]
   ( U0_DATA_SYNC/sync_bus_reg\[6\] Q )
   ( U0_DATA_SYNC/sync_bus_reg\[2\] SI )
   ( U0_DATA_SYNC/U9 IN1 )
   ( U0_SYS_CTRL/U137 INP )
   + USE SIGNAL ;
 - SYNC_RX_P_DATA[5]
   ( U0_DATA_SYNC/sync_bus_reg\[5\] Q )
   ( U0_DATA_SYNC/U8 IN1 )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[5\] SI )
   ( U0_SYS_CTRL/U92 IN4 )
   ( U0_SYS_CTRL/U136 INP )
   + USE SIGNAL ;
 - SYNC_RX_P_DATA[4]
   ( U0_DATA_SYNC/sync_bus_reg\[4\] Q )
   ( U0_DATA_SYNC/sync_bus_reg\[6\] SI )
   ( U0_DATA_SYNC/U7 IN1 )
   ( U0_SYS_CTRL/U128 IN3 )
   ( U0_SYS_CTRL/U115 INP )
   ( U0_SYS_CTRL/U81 IN1 )
   + USE SIGNAL ;
 - SYNC_RX_P_DATA[3]
   ( U0_DATA_SYNC/sync_bus_reg\[3\] Q )
   ( U0_DATA_SYNC/sync_bus_reg\[7\] SI )
   ( U0_DATA_SYNC/U6 IN1 )
   ( U0_SYS_CTRL/U135 INP )
   ( U0_SYS_CTRL/U87 IN1 )
   ( U0_SYS_CTRL/U61 IN2 )
   + USE SIGNAL ;
 - SYNC_RX_P_DATA[2]
   ( U0_DATA_SYNC/U16 ZN )
   ( U0_SYS_CTRL/U131 INP )
   ( U0_SYS_CTRL/U93 IN2 )
   ( U0_SYS_CTRL/U50 IN2 )
   ( U0_SYS_CTRL/U60 IN2 )
   + USE SIGNAL ;
 - SYNC_RX_P_DATA[1]
   ( U0_DATA_SYNC/sync_bus_reg\[1\] Q )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[1\]\[0\] SI )
   ( U0_DATA_SYNC/U4 IN1 )
   ( U0_SYS_CTRL/U95 INP )
   ( U0_SYS_CTRL/U92 IN3 )
   ( U0_SYS_CTRL/U89 IN2 )
   ( U0_SYS_CTRL/U129 IN2 )
   + USE SIGNAL ;
 - SYNC_RX_P_DATA[0]
   ( U0_DATA_SYNC/sync_bus_reg\[0\] Q )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[0\]\[0\] SI )
   ( U0_DATA_SYNC/U3 IN1 )
   ( U0_SYS_CTRL/U128 IN1 )
   ( U0_SYS_CTRL/U127 INP )
   ( U0_SYS_CTRL/U81 IN2 )
   ( U0_SYS_CTRL/U58 IN2 )
   + USE SIGNAL ;
 - ALU_OUT[15]
   ( U0_ALU/ALU_OUT_reg\[15\] Q )
   ( U0_ALU/ALU_OUT_reg\[6\] SI )
   ( U0_SYS_CTRL/U98 IN3 )
   + USE SIGNAL ;
 - ALU_OUT[14]
   ( U0_ALU/ALU_OUT_reg\[14\] Q )
   ( U0_ALU/ALU_OUT_reg\[12\] SI )
   ( U0_SYS_CTRL/U99 IN3 )
   + USE SIGNAL ;
 - ALU_OUT[13]
   ( U0_ALU/ALU_OUT_reg\[13\] Q )
   ( U0_ALU/ALU_OUT_reg\[9\] SI )
   ( U0_SYS_CTRL/U36 IN3 )
   + USE SIGNAL ;
 - ALU_OUT[12]
   ( U0_ALU/ALU_OUT_reg\[12\] Q )
   ( U0_ALU/ALU_OUT_reg\[10\] SI )
   ( U0_SYS_CTRL/U101 IN3 )
   + USE SIGNAL ;
 - ALU_OUT[11]
   ( U0_ALU/ALU_OUT_reg\[11\] Q )
   ( U0_ALU/ALU_OUT_reg\[8\] SI )
   ( U0_SYS_CTRL/U29 IN3 )
   + USE SIGNAL ;
 - SCAN_OUT_2
   ( PIN SCAN_OUT_2 )
   ( U0_ALU/ALU_OUT_reg\[10\] Q )
   ( U0_SYS_CTRL/U30 IN3 )
   + USE SIGNAL ;
 - ALU_OUT[9]
   ( U0_ALU/ALU_OUT_reg\[9\] Q )
   ( U0_ALU/ALU_OUT_reg\[7\] SI )
   ( U0_SYS_CTRL/U104 IN3 )
   + USE SIGNAL ;
 - ALU_OUT[8]
   ( U0_ALU/ALU_OUT_reg\[8\] Q )
   ( U0_ALU/ALU_OUT_reg\[4\] SI )
   ( U0_SYS_CTRL/U105 IN3 )
   + USE SIGNAL ;
 - ALU_OUT[7]
   ( U0_ALU/ALU_OUT_reg\[7\] Q )
   ( U0_REG_FILE/RdData_reg\[6\] SI )
   ( U0_SYS_CTRL/U98 IN5 )
   + USE SIGNAL ;
 - ALU_OUT[6]
   ( U0_ALU/ALU_OUT_reg\[6\] Q )
   ( U0_ALU/ALU_OUT_reg\[11\] SI )
   ( U0_SYS_CTRL/U99 IN5 )
   + USE SIGNAL ;
 - ALU_OUT[5]
   ( U0_ALU/ALU_OUT_reg\[5\] Q )
   ( U0_ALU/ALU_OUT_reg\[14\] SI )
   ( U0_SYS_CTRL/U36 IN5 )
   + USE SIGNAL ;
 - ALU_OUT[4]
   ( U0_ALU/ALU_OUT_reg\[4\] Q )
   ( U0_ALU/ALU_OUT_reg\[5\] SI )
   ( U0_SYS_CTRL/U101 IN5 )
   + USE SIGNAL ;
 - ALU_OUT[3]
   ( U0_ALU/ALU_OUT_reg\[3\] Q )
   ( U0_ALU/ALU_OUT_reg\[15\] SI )
   ( U0_SYS_CTRL/U29 IN5 )
   + USE SIGNAL ;
 - ALU_OUT[2]
   ( U0_ALU/ALU_OUT_reg\[2\] Q )
   ( U0_ALU/ALU_OUT_reg\[1\] SI )
   ( U0_SYS_CTRL/U30 IN5 )
   + USE SIGNAL ;
 - ALU_OUT[1]
   ( U0_ALU/ALU_OUT_reg\[1\] Q )
   ( U0_ALU/ALU_OUT_reg\[3\] SI )
   ( U0_SYS_CTRL/U104 IN5 )
   + USE SIGNAL ;
 - ALU_OUT[0]
   ( U0_ALU/ALU_OUT_reg\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[0\] SI )
   ( U0_SYS_CTRL/U105 IN5 )
   + USE SIGNAL ;
 - FUN[3]
   ( U0_SYS_CTRL/U76 QN )
   ( U0_ALU/U211 IN1 )
   ( U0_ALU/U171 IN2 )
   ( U0_ALU/U216 INP )
   + USE SIGNAL ;
 - FUN[2]
   ( U0_SYS_CTRL/U93 Q )
   ( U0_ALU/U149 IN1 )
   ( U0_ALU/U203 IN1 )
   ( U0_ALU/U26 IN1 )
   ( U0_ALU/U77 IN3 )
   ( U0_ALU/U187 IN2 )
   ( U0_ALU/U137 IN1 )
   + USE SIGNAL ;
 - FUN[1]
   ( U0_SYS_CTRL/U129 Q )
   ( U0_ALU/U203 IN2 )
   ( U0_ALU/U77 IN2 )
   ( U0_ALU/U137 IN2 )
   ( U0_ALU/U55 INP )
   + USE SIGNAL ;
 - FUN[0]
   ( U0_SYS_CTRL/U126 QN )
   ( U0_ALU/U211 IN2 )
   ( U0_ALU/U207 IN2 )
   ( U0_ALU/U134 INP )
   + USE SIGNAL ;
 - WR_DATA[7]
   ( U0_SYS_CTRL/U140 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U42 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U78 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U11 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U24 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U33 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U60 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U40 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U166 IN1 )
   + USE SIGNAL ;
 - WR_DATA[6]
   ( U0_SYS_CTRL/U25 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U23 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U68 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U13 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U37 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U32 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U41 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U25 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U165 IN1 )
   + USE SIGNAL ;
 - WR_DATA[5]
   ( U0_SYS_CTRL/U143 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U76 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U85 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U6 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U67 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U88 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U97 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U160 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U22 IN1 )
   + USE SIGNAL ;
 - WR_DATA[4]
   ( U0_SYS_CTRL/U23 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U21 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U30 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U39 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U75 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U57 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U84 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U66 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U48 IN2 )
   + USE SIGNAL ;
 - WR_DATA[3]
   ( U0_SYS_CTRL/U139 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U38 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U10 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U16 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U34 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U20 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U65 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U74 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U83 IN2 )
   + USE SIGNAL ;
 - WR_DATA[2]
   ( U0_SYS_CTRL/U22 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U28 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U73 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U82 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U194 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U64 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U55 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U46 IN2 )
   + USE SIGNAL ;
 - WR_DATA[1]
   ( U0_SYS_CTRL/U52 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U54 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U199 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U72 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U198 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U81 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U45 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U36 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U27 IN2 )
   + USE SIGNAL ;
 - WR_DATA[0]
   ( U0_SYS_CTRL/U24 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U17 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U35 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U71 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U80 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U26 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U62 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U53 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U44 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_7
   ( U0_REG_FILE/PLACE_HFSINV_800_45 ZN )
   ( U0_REG_FILE/U69 IN1 )
   ( U0_REG_FILE/U66 IN1 )
   ( U0_REG_FILE/U68 IN1 )
   ( U0_REG_FILE/U67 IN1 )
   ( U0_REG_FILE/U71 IN1 )
   ( U0_REG_FILE/U72 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_9
   ( U0_REG_FILE/PLACE_HFSINV_711_47 ZN )
   ( U0_REG_FILE/U97 IN1 )
   ( U0_REG_FILE/U142 IN1 )
   ( U0_REG_FILE/U139 IN1 )
   ( U0_REG_FILE/U141 IN1 )
   ( U0_REG_FILE/U140 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_11
   ( U0_REG_FILE/PLACE_HFSINV_827_49 ZN )
   ( U0_REG_FILE/U268 IN1 )
   ( U0_REG_FILE/U267 IN1 )
   ( U0_REG_FILE/U269 IN1 )
   ( U0_REG_FILE/U271 IN1 )
   ( U0_REG_FILE/U272 IN1 )
   ( U0_REG_FILE/U270 IN1 )
   + USE SIGNAL ;
 - U0_MUX2x1/N0
   ( U0_MUX2x1/U1 ZN )
   ( U0_MUX2x1/U2 S )
   + USE SIGNAL ;
 - U1_MUX2x1/N0
   ( U1_MUX2x1/U1 ZN )
   ( U1_MUX2x1/U2 S )
   + USE SIGNAL ;
 - U2_MUX2x1/N0
   ( U2_MUX2x1/U1 ZN )
   ( U2_MUX2x1/U2 S )
   + USE SIGNAL ;
 - U3_MUX2x1/N0
   ( U3_MUX2x1/U1 ZN )
   ( U3_MUX2x1/U2 S )
   + USE SIGNAL ;
 - U4_MUX2x1/N0
   ( U4_MUX2x1/U1 ZN )
   ( U4_MUX2x1/U2 S )
   + USE SIGNAL ;
 - U5_MUX2x1/N0
   ( U5_MUX2x1/U1 ZN )
   ( U5_MUX2x1/U2 S )
   + USE SIGNAL ;
 - U6_MUX2x1/N0
   ( U6_MUX2x1/U1 ZN )
   ( U6_MUX2x1/U2 S )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_12
   ( U0_REG_FILE/PLACE_HFSBUF_220_50 Z )
   ( U0_REG_FILE/U87 IN2 )
   ( U0_REG_FILE/U112 IN2 )
   ( U0_REG_FILE/U100 IN2 )
   ( U0_REG_FILE/U83 IN2 )
   ( U0_REG_FILE/U91 IN2 )
   ( U0_REG_FILE/U75 IN2 )
   ( U0_REG_FILE/U67 IN2 )
   ( U0_REG_FILE/U275 IN1 )
   + USE SIGNAL ;
 - RST_SYNC_1/sync_rst\[0\]
   ( RST_SYNC_1/sync_rst_reg\[0\] Q )
   ( RST_SYNC_1/sync_rst_reg\[1\] SI )
   ( RST_SYNC_1/sync_rst_reg\[1\] D )
   + USE SIGNAL ;
 - optlc_net_1373
   ( PLACE_optlc_1691 ZN )
   ( SpareCell_1_6 IN2 )
   ( SpareCell_1_6 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_13
   ( U0_REG_FILE/PLACE_HFSBUF_107_51 Z )
   ( U0_REG_FILE/U177 IN2 )
   ( U0_REG_FILE/U311 IN2 )
   ( U0_REG_FILE/U95 IN2 )
   ( U0_REG_FILE/U94 IN2 )
   ( U0_REG_FILE/U209 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/test_so_gOb8
   ( TX_CLK_DIV/odd_flag_toggle_reg Q )
   ( TX_CLK_DIV/counter_reg\[6\] SI )
   ( TX_CLK_DIV/U44 S )
   ( TX_CLK_DIV/U34 IN2 )
   + USE SIGNAL ;
 - optlc_net_1374
   ( PLACE_optlc_1693 ZN )
   ( SpareCell_1_9 IN2 )
   ( SpareCell_1_9 IN1 )
   ( SpareCell_0_9 INP )
   + USE SIGNAL ;
 - TX_CLK_DIV/N1
   ( TX_CLK_DIV/U58 Q )
   ( TX_CLK_DIV/U33 S )
   + USE SIGNAL ;
 - TX_CLK_DIV/N6
   ( TX_CLK_DIV/U20 Q )
   ( TX_CLK_DIV/U48 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/N17
   ( TX_CLK_DIV/add_30/U2 ZN )
   ( TX_CLK_DIV/U42 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/N18
   ( TX_CLK_DIV/add_30/U1_1_1 SO )
   ( TX_CLK_DIV/U41 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/N19
   ( TX_CLK_DIV/add_30/U1_1_2 SO )
   ( TX_CLK_DIV/U40 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/N20
   ( TX_CLK_DIV/add_30/U1_1_3 SO )
   ( TX_CLK_DIV/U39 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/N21
   ( TX_CLK_DIV/add_30/U1_1_4 SO )
   ( TX_CLK_DIV/U38 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/N22
   ( TX_CLK_DIV/add_30/U1_1_5 SO )
   ( TX_CLK_DIV/U37 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/N23
   ( TX_CLK_DIV/add_30/U1 Q )
   ( TX_CLK_DIV/U36 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/N24
   ( TX_CLK_DIV/U42 Q )
   ( TX_CLK_DIV/counter_reg\[0\] D )
   + USE SIGNAL ;
 - TX_CLK_DIV/N25
   ( TX_CLK_DIV/U41 Q )
   ( TX_CLK_DIV/counter_reg\[1\] D )
   + USE SIGNAL ;
 - TX_CLK_DIV/N26
   ( TX_CLK_DIV/U40 Q )
   ( TX_CLK_DIV/counter_reg\[2\] D )
   + USE SIGNAL ;
 - TX_CLK_DIV/N27
   ( TX_CLK_DIV/U39 Q )
   ( TX_CLK_DIV/counter_reg\[3\] D )
   + USE SIGNAL ;
 - TX_CLK_DIV/N28
   ( TX_CLK_DIV/U38 Q )
   ( TX_CLK_DIV/counter_reg\[4\] D )
   + USE SIGNAL ;
 - TX_CLK_DIV/N29
   ( TX_CLK_DIV/U37 Q )
   ( TX_CLK_DIV/counter_reg\[5\] D )
   + USE SIGNAL ;
 - TX_CLK_DIV/N30
   ( TX_CLK_DIV/U36 Q )
   ( TX_CLK_DIV/counter_reg\[6\] D )
   + USE SIGNAL ;
 - TX_CLK_DIV/n11
   ( TX_CLK_DIV/U35 Q )
   ( TX_CLK_DIV/div_clk_reg D )
   + USE SIGNAL ;
 - TX_CLK_DIV/n12
   ( TX_CLK_DIV/U34 Q )
   ( TX_CLK_DIV/odd_flag_toggle_reg D )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_25\/carry\[6\]
   ( TX_CLK_DIV/U14 Q )
   ( TX_CLK_DIV/U9 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_25\/carry\[5\]
   ( TX_CLK_DIV/U15 Q )
   ( TX_CLK_DIV/U14 IN1 )
   ( TX_CLK_DIV/U3 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_25\/carry\[4\]
   ( TX_CLK_DIV/U16 Q )
   ( TX_CLK_DIV/U15 IN1 )
   ( TX_CLK_DIV/U6 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_25\/carry\[3\]
   ( TX_CLK_DIV/U17 Q )
   ( TX_CLK_DIV/U16 IN1 )
   ( TX_CLK_DIV/U5 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_25\/carry\[2\]
   ( TX_CLK_DIV/U18 Q )
   ( TX_CLK_DIV/U17 IN1 )
   ( TX_CLK_DIV/U7 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_25\/carry\[1\]
   ( TX_CLK_DIV/U19 Q )
   ( TX_CLK_DIV/U18 IN1 )
   ( TX_CLK_DIV/U4 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n2
   ( TX_CLK_DIV/U21 QN )
   ( TX_CLK_DIV/U10 INP )
   ( TX_CLK_DIV/U23 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n3
   ( TX_CLK_DIV/U11 QN )
   ( TX_CLK_DIV/U12 INP )
   ( TX_CLK_DIV/U25 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n4
   ( TX_CLK_DIV/U13 QN )
   ( TX_CLK_DIV/U22 INP )
   ( TX_CLK_DIV/U27 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n5
   ( TX_CLK_DIV/U24 QN )
   ( TX_CLK_DIV/U26 INP )
   ( TX_CLK_DIV/U29 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n6
   ( TX_CLK_DIV/U28 QN )
   ( TX_CLK_DIV/U32 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n7
   ( TX_CLK_DIV/U10 ZN )
   ( TX_CLK_DIV/U11 IN1 )
   ( TX_CLK_DIV/U25 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n8
   ( TX_CLK_DIV/U12 ZN )
   ( TX_CLK_DIV/U13 IN1 )
   ( TX_CLK_DIV/U27 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n9
   ( TX_CLK_DIV/U22 ZN )
   ( TX_CLK_DIV/U24 IN1 )
   ( TX_CLK_DIV/U29 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n10
   ( TX_CLK_DIV/U26 ZN )
   ( TX_CLK_DIV/U28 IN2 )
   ( TX_CLK_DIV/U30 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n13
   ( TX_CLK_DIV/U44 Q )
   ( TX_CLK_DIV/U47 INP )
   ( TX_CLK_DIV/U35 IN2 )
   ( TX_CLK_DIV/U34 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n14
   ( TX_CLK_DIV/U47 ZN )
   ( TX_CLK_DIV/U42 IN2 )
   ( TX_CLK_DIV/U41 IN2 )
   ( TX_CLK_DIV/U40 IN2 )
   ( TX_CLK_DIV/U39 IN2 )
   ( TX_CLK_DIV/U38 IN2 )
   ( TX_CLK_DIV/U37 IN2 )
   ( TX_CLK_DIV/U36 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n15
   ( TX_CLK_DIV/U43 QN )
   ( TX_CLK_DIV/U44 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n16
   ( TX_CLK_DIV/U45 QN )
   ( TX_CLK_DIV/U44 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n17
   ( TX_CLK_DIV/U46 QN )
   ( TX_CLK_DIV/U45 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n18
   ( TX_CLK_DIV/U7 Q )
   ( TX_CLK_DIV/U45 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n19
   ( TX_CLK_DIV/U5 Q )
   ( TX_CLK_DIV/U45 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n20
   ( TX_CLK_DIV/U4 Q )
   ( TX_CLK_DIV/U45 IN4 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n21
   ( TX_CLK_DIV/U48 Q )
   ( TX_CLK_DIV/U46 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n22
   ( TX_CLK_DIV/U9 Q )
   ( TX_CLK_DIV/U46 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n23
   ( TX_CLK_DIV/U3 Q )
   ( TX_CLK_DIV/U46 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n24
   ( TX_CLK_DIV/U6 Q )
   ( TX_CLK_DIV/U46 IN4 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n25
   ( TX_CLK_DIV/U53 QN )
   ( TX_CLK_DIV/U43 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n26
   ( TX_CLK_DIV/U52 Q )
   ( TX_CLK_DIV/U43 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n27
   ( TX_CLK_DIV/U51 Q )
   ( TX_CLK_DIV/U43 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n28
   ( TX_CLK_DIV/U50 Q )
   ( TX_CLK_DIV/U43 IN4 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n29
   ( TX_CLK_DIV/U57 Q )
   ( TX_CLK_DIV/U53 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n30
   ( TX_CLK_DIV/U56 Q )
   ( TX_CLK_DIV/U53 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n31
   ( TX_CLK_DIV/U55 Q )
   ( TX_CLK_DIV/U53 IN3 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n32
   ( TX_CLK_DIV/U54 Q )
   ( TX_CLK_DIV/U53 IN4 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n33
   ( TX_CLK_DIV/U59 Q )
   ( TX_CLK_DIV/U58 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n34
   ( TX_CLK_DIV/U60 Q )
   ( TX_CLK_DIV/U59 IN4 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n35
   ( TX_CLK_DIV/counter_reg\[0\] QN )
   ( TX_CLK_DIV/U51 IN1 )
   ( TX_CLK_DIV/U48 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n36
   ( TX_CLK_DIV/counter_reg\[5\] QN )
   ( TX_CLK_DIV/U52 IN1 )
   ( TX_CLK_DIV/U3 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n37
   ( TX_CLK_DIV/counter_reg\[4\] QN )
   ( TX_CLK_DIV/U50 IN1 )
   ( TX_CLK_DIV/U6 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n38
   ( TX_CLK_DIV/counter_reg\[6\] QN )
   ( TX_CLK_DIV/U9 IN1 )
   ( TX_CLK_DIV/U57 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n39
   ( TX_CLK_DIV/counter_reg\[1\] QN )
   ( TX_CLK_DIV/U56 IN2 )
   ( TX_CLK_DIV/U4 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n40
   ( TX_CLK_DIV/counter_reg\[3\] QN )
   ( TX_CLK_DIV/U55 IN2 )
   ( TX_CLK_DIV/U5 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/n41
   ( TX_CLK_DIV/counter_reg\[2\] QN )
   ( TX_CLK_DIV/U54 IN2 )
   ( TX_CLK_DIV/U7 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_82
   ( U0_REG_FILE/PLACE_HFSBUF_4429_137 Z )
   ( U0_REG_FILE/regfile_reg\[5\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[7\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[7\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[7\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[5\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[6\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[7\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[6\]\[6\] SE )
   + USE SIGNAL ;
 - TX_CLK_DIV/counter[6]
   ( TX_CLK_DIV/counter_reg\[6\] Q )
   ( TX_CLK_DIV/counter_reg\[4\] SI )
   ( TX_CLK_DIV/add_30/U1 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/counter[5]
   ( TX_CLK_DIV/counter_reg\[5\] Q )
   ( TX_CLK_DIV/counter_reg\[3\] SI )
   ( TX_CLK_DIV/add_30/U1_1_5 A0 )
   + USE SIGNAL ;
 - TX_CLK_DIV/counter[3]
   ( TX_CLK_DIV/counter_reg\[3\] Q )
   ( TX_CLK_DIV/counter_reg\[0\] SI )
   ( TX_CLK_DIV/add_30/U1_1_3 A0 )
   + USE SIGNAL ;
 - TX_CLK_DIV/counter[2]
   ( TX_CLK_DIV/counter_reg\[2\] Q )
   ( TX_CLK_DIV/counter_reg\[5\] SI )
   ( TX_CLK_DIV/add_30/U1_1_2 A0 )
   + USE SIGNAL ;
 - TX_CLK_DIV/counter[1]
   ( TX_CLK_DIV/counter_reg\[1\] Q )
   ( TX_CLK_DIV/counter_reg\[2\] SI )
   ( TX_CLK_DIV/add_30/U1_1_1 A0 )
   + USE SIGNAL ;
 - TX_CLK_DIV/toggle_at_half[6]
   ( TX_CLK_DIV/U32 Q )
   ( TX_CLK_DIV/U9 IN2 )
   ( TX_CLK_DIV/U57 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/toggle_at_half[5]
   ( TX_CLK_DIV/U30 Q )
   ( TX_CLK_DIV/U52 IN2 )
   ( TX_CLK_DIV/U14 IN2 )
   ( TX_CLK_DIV/U3 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/toggle_at_half[4]
   ( TX_CLK_DIV/U29 Q )
   ( TX_CLK_DIV/U50 IN2 )
   ( TX_CLK_DIV/U15 IN2 )
   ( TX_CLK_DIV/U6 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/toggle_at_half[3]
   ( TX_CLK_DIV/U27 Q )
   ( TX_CLK_DIV/U55 IN1 )
   ( TX_CLK_DIV/U16 IN2 )
   ( TX_CLK_DIV/U5 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/toggle_at_half[2]
   ( TX_CLK_DIV/U25 Q )
   ( TX_CLK_DIV/U54 IN1 )
   ( TX_CLK_DIV/U17 IN2 )
   ( TX_CLK_DIV/U7 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/toggle_at_half[1]
   ( TX_CLK_DIV/U23 Q )
   ( TX_CLK_DIV/U56 IN1 )
   ( TX_CLK_DIV/U18 IN2 )
   ( TX_CLK_DIV/U4 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/toggle_at_half[0]
   ( TX_CLK_DIV/U31 ZN )
   ( TX_CLK_DIV/U51 IN2 )
   ( TX_CLK_DIV/U20 IN1 )
   ( TX_CLK_DIV/U19 IN2 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_30/carry[6]
   ( TX_CLK_DIV/add_30/U1_1_5 C1 )
   ( TX_CLK_DIV/add_30/U1 IN1 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_30/carry[5]
   ( TX_CLK_DIV/add_30/U1_1_4 C1 )
   ( TX_CLK_DIV/add_30/U1_1_5 B0 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_30/carry[4]
   ( TX_CLK_DIV/add_30/U1_1_3 C1 )
   ( TX_CLK_DIV/add_30/U1_1_4 B0 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_30/carry[3]
   ( TX_CLK_DIV/add_30/U1_1_2 C1 )
   ( TX_CLK_DIV/add_30/U1_1_3 B0 )
   + USE SIGNAL ;
 - TX_CLK_DIV/add_30/carry[2]
   ( TX_CLK_DIV/add_30/U1_1_1 C1 )
   ( TX_CLK_DIV/add_30/U1_1_2 B0 )
   + USE SIGNAL ;
 - optlc_net_1375
   ( PLACE_optlc_1695 ZN )
   ( SpareCell_8 IN2 )
   ( SpareCell_8 IN1 )
   + USE SIGNAL ;
 - optlc_net_1376
   ( PLACE_optlc_1697 ZN )
   ( SpareCell_0_1 INP )
   ( SpareCell_1 IN2 )
   ( SpareCell_1 IN1 )
   + USE SIGNAL ;
 - optlc_net_1377
   ( PLACE_optlc_1699 ZN )
   ( RX_CLK_DIV/U31 IN1 )
   ( RX_CLK_DIV/U29 IN1 )
   ( RX_CLK_DIV/U27 IN1 )
   ( RX_CLK_DIV/U28 IN1 )
   ( RX_CLK_DIV/U23 IN2 )
   + USE SIGNAL ;
 - optlc_net_1378
   ( PLACE_optlc_1701 ZN )
   ( SpareCell_1_7 IN2 )
   ( SpareCell_1_7 IN1 )
   ( SpareCell_1_8 IN2 )
   ( SpareCell_1_8 IN1 )
   ( SpareCell_0_7 INP )
   + USE SIGNAL ;
 - optlc_net_1379
   ( PLACE_optlc_1703 ZN )
   ( SpareCell_1_0 IN2 )
   ( SpareCell_1_0 IN1 )
   ( SpareCell_0 IN2 )
   ( SpareCell_0 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_14
   ( U0_REG_FILE/PLACE_HFSBUF_287_52 Z )
   ( U0_REG_FILE/U82 IN2 )
   ( U0_REG_FILE/U71 IN2 )
   ( U0_REG_FILE/U412 IN1 )
   ( U0_REG_FILE/U31 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/N1
   ( RX_CLK_DIV/U56 Q )
   ( RX_CLK_DIV/U32 S )
   + USE SIGNAL ;
 - RX_CLK_DIV/N6
   ( RX_CLK_DIV/U19 Q )
   ( RX_CLK_DIV/U46 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/N17
   ( RX_CLK_DIV/add_30/U2 ZN )
   ( RX_CLK_DIV/U41 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/N18
   ( RX_CLK_DIV/add_30/U1_1_1 SO )
   ( RX_CLK_DIV/U40 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/N19
   ( RX_CLK_DIV/add_30/U1_1_2 SO )
   ( RX_CLK_DIV/U39 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/N20
   ( RX_CLK_DIV/add_30/U1_1_3 SO )
   ( RX_CLK_DIV/U38 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/N21
   ( RX_CLK_DIV/add_30/U1_1_4 SO )
   ( RX_CLK_DIV/U37 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/N22
   ( RX_CLK_DIV/add_30/U1_1_5 SO )
   ( RX_CLK_DIV/U36 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/N23
   ( RX_CLK_DIV/add_30/U1 Q )
   ( RX_CLK_DIV/U35 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/N24
   ( RX_CLK_DIV/U41 Q )
   ( RX_CLK_DIV/counter_reg\[0\] D )
   + USE SIGNAL ;
 - RX_CLK_DIV/N25
   ( RX_CLK_DIV/U40 Q )
   ( RX_CLK_DIV/counter_reg\[1\] D )
   + USE SIGNAL ;
 - RX_CLK_DIV/N26
   ( RX_CLK_DIV/U39 Q )
   ( RX_CLK_DIV/counter_reg\[2\] D )
   + USE SIGNAL ;
 - RX_CLK_DIV/N27
   ( RX_CLK_DIV/U38 Q )
   ( RX_CLK_DIV/counter_reg\[3\] D )
   + USE SIGNAL ;
 - RX_CLK_DIV/N28
   ( RX_CLK_DIV/U37 Q )
   ( RX_CLK_DIV/counter_reg\[4\] D )
   + USE SIGNAL ;
 - RX_CLK_DIV/N29
   ( RX_CLK_DIV/U36 Q )
   ( RX_CLK_DIV/counter_reg\[5\] D )
   + USE SIGNAL ;
 - RX_CLK_DIV/N30
   ( RX_CLK_DIV/U35 Q )
   ( RX_CLK_DIV/counter_reg\[6\] D )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_25\/carry\[6\]
   ( RX_CLK_DIV/U13 Q )
   ( RX_CLK_DIV/U3 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_25\/carry\[5\]
   ( RX_CLK_DIV/U14 Q )
   ( RX_CLK_DIV/U13 IN1 )
   ( RX_CLK_DIV/U4 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_25\/carry\[4\]
   ( RX_CLK_DIV/U15 Q )
   ( RX_CLK_DIV/U14 IN1 )
   ( RX_CLK_DIV/U7 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_25\/carry\[3\]
   ( RX_CLK_DIV/U16 Q )
   ( RX_CLK_DIV/U15 IN1 )
   ( RX_CLK_DIV/U6 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_25\/carry\[2\]
   ( RX_CLK_DIV/U17 Q )
   ( RX_CLK_DIV/U16 IN1 )
   ( RX_CLK_DIV/U8 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_25\/carry\[1\]
   ( RX_CLK_DIV/U18 Q )
   ( RX_CLK_DIV/U17 IN1 )
   ( RX_CLK_DIV/U5 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n1
   ( RX_CLK_DIV/U20 QN )
   ( RX_CLK_DIV/U9 INP )
   ( RX_CLK_DIV/U22 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n2
   ( RX_CLK_DIV/U10 QN )
   ( RX_CLK_DIV/U11 INP )
   ( RX_CLK_DIV/U24 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n3
   ( RX_CLK_DIV/U12 QN )
   ( RX_CLK_DIV/U21 INP )
   ( RX_CLK_DIV/U26 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n4
   ( RX_CLK_DIV/U23 QN )
   ( RX_CLK_DIV/U25 INP )
   ( RX_CLK_DIV/U28 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n5
   ( RX_CLK_DIV/U27 QN )
   ( RX_CLK_DIV/U31 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n6
   ( RX_CLK_DIV/U9 ZN )
   ( RX_CLK_DIV/U10 IN1 )
   ( RX_CLK_DIV/U24 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n7
   ( RX_CLK_DIV/U11 ZN )
   ( RX_CLK_DIV/U12 IN1 )
   ( RX_CLK_DIV/U26 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n8
   ( RX_CLK_DIV/U21 ZN )
   ( RX_CLK_DIV/U23 IN1 )
   ( RX_CLK_DIV/U28 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n9
   ( RX_CLK_DIV/U25 ZN )
   ( RX_CLK_DIV/U27 IN2 )
   ( RX_CLK_DIV/U29 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n10
   ( RX_CLK_DIV/U43 Q )
   ( RX_CLK_DIV/U47 INP )
   ( RX_CLK_DIV/U34 IN2 )
   ( RX_CLK_DIV/U33 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n13
   ( RX_CLK_DIV/U47 ZN )
   ( RX_CLK_DIV/U41 IN2 )
   ( RX_CLK_DIV/U40 IN2 )
   ( RX_CLK_DIV/U39 IN2 )
   ( RX_CLK_DIV/U38 IN2 )
   ( RX_CLK_DIV/U37 IN2 )
   ( RX_CLK_DIV/U36 IN2 )
   ( RX_CLK_DIV/U35 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n14
   ( RX_CLK_DIV/U42 QN )
   ( RX_CLK_DIV/U43 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n15
   ( RX_CLK_DIV/U44 QN )
   ( RX_CLK_DIV/U43 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n16
   ( RX_CLK_DIV/U45 QN )
   ( RX_CLK_DIV/U44 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n17
   ( RX_CLK_DIV/U8 Q )
   ( RX_CLK_DIV/U44 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n18
   ( RX_CLK_DIV/U6 Q )
   ( RX_CLK_DIV/U44 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n19
   ( RX_CLK_DIV/U5 Q )
   ( RX_CLK_DIV/U44 IN4 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n20
   ( RX_CLK_DIV/U46 Q )
   ( RX_CLK_DIV/U45 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n21
   ( RX_CLK_DIV/U3 Q )
   ( RX_CLK_DIV/U45 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n22
   ( RX_CLK_DIV/U4 Q )
   ( RX_CLK_DIV/U45 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n23
   ( RX_CLK_DIV/U7 Q )
   ( RX_CLK_DIV/U45 IN4 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n24
   ( RX_CLK_DIV/U51 QN )
   ( RX_CLK_DIV/U42 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n25
   ( RX_CLK_DIV/U50 Q )
   ( RX_CLK_DIV/U42 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n26
   ( RX_CLK_DIV/U49 Q )
   ( RX_CLK_DIV/U42 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n27
   ( RX_CLK_DIV/U48 Q )
   ( RX_CLK_DIV/U42 IN4 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n28
   ( RX_CLK_DIV/U55 Q )
   ( RX_CLK_DIV/U51 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n29
   ( RX_CLK_DIV/U54 Q )
   ( RX_CLK_DIV/U51 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n30
   ( RX_CLK_DIV/U53 Q )
   ( RX_CLK_DIV/U51 IN3 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n31
   ( RX_CLK_DIV/U52 Q )
   ( RX_CLK_DIV/U51 IN4 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n32
   ( RX_CLK_DIV/U57 Q )
   ( RX_CLK_DIV/U56 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_15
   ( U0_REG_FILE/PLACE_HFSBUF_127_53 Z )
   ( U0_REG_FILE/U159 IN1 )
   ( U0_REG_FILE/U150 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n34
   ( RX_CLK_DIV/counter_reg\[0\] QN )
   ( RX_CLK_DIV/U49 IN1 )
   ( RX_CLK_DIV/U46 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n35
   ( RX_CLK_DIV/counter_reg\[5\] QN )
   ( RX_CLK_DIV/U50 IN1 )
   ( RX_CLK_DIV/U4 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n36
   ( RX_CLK_DIV/counter_reg\[4\] QN )
   ( RX_CLK_DIV/U48 IN1 )
   ( RX_CLK_DIV/U7 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n37
   ( RX_CLK_DIV/counter_reg\[6\] QN )
   ( RX_CLK_DIV/U55 IN2 )
   ( RX_CLK_DIV/U3 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n38
   ( RX_CLK_DIV/counter_reg\[1\] QN )
   ( RX_CLK_DIV/U54 IN2 )
   ( RX_CLK_DIV/U5 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n39
   ( RX_CLK_DIV/counter_reg\[3\] QN )
   ( RX_CLK_DIV/U53 IN2 )
   ( RX_CLK_DIV/U6 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n40
   ( RX_CLK_DIV/counter_reg\[2\] QN )
   ( RX_CLK_DIV/U52 IN2 )
   ( RX_CLK_DIV/U8 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/n41
   ( RX_CLK_DIV/U33 Q )
   ( RX_CLK_DIV/odd_flag_toggle_reg D )
   + USE SIGNAL ;
 - RX_CLK_DIV/n42
   ( RX_CLK_DIV/U34 Q )
   ( RX_CLK_DIV/div_clk_reg D )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_83
   ( U0_REG_FILE/PLACE_HFSBUF_4317_138 Z )
   ( U0_REG_FILE/regfile_reg\[8\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[8\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[8\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[8\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[8\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[8\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[9\]\[6\] SE )
   + USE SIGNAL ;
 - RX_CLK_DIV/counter[6]
   ( RX_CLK_DIV/counter_reg\[6\] Q )
   ( RX_CLK_DIV/counter_reg\[5\] SI )
   ( RX_CLK_DIV/add_30/U1 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/counter[5]
   ( RX_CLK_DIV/counter_reg\[5\] Q )
   ( RX_CLK_DIV/counter_reg\[4\] SI )
   ( RX_CLK_DIV/add_30/U1_1_5 A0 )
   + USE SIGNAL ;
 - RX_CLK_DIV/counter[4]
   ( RX_CLK_DIV/counter_reg\[4\] Q )
   ( RX_CLK_DIV/counter_reg\[3\] SI )
   ( RX_CLK_DIV/add_30/U1_1_4 A0 )
   + USE SIGNAL ;
 - RX_CLK_DIV/counter[3]
   ( RX_CLK_DIV/counter_reg\[3\] Q )
   ( RX_CLK_DIV/odd_flag_toggle_reg SI )
   ( RX_CLK_DIV/add_30/U1_1_3 A0 )
   + USE SIGNAL ;
 - RX_CLK_DIV/counter[2]
   ( RX_CLK_DIV/counter_reg\[2\] Q )
   ( RX_CLK_DIV/div_clk_reg SI )
   ( RX_CLK_DIV/add_30/U1_1_2 A0 )
   + USE SIGNAL ;
 - RX_CLK_DIV/counter[1]
   ( RX_CLK_DIV/counter_reg\[1\] Q )
   ( RX_CLK_DIV/counter_reg\[2\] SI )
   ( RX_CLK_DIV/add_30/U1_1_1 A0 )
   + USE SIGNAL ;
 - RX_CLK_DIV/counter[0]
   ( RX_CLK_DIV/counter_reg\[0\] Q )
   ( RX_CLK_DIV/counter_reg\[1\] SI )
   ( RX_CLK_DIV/add_30/U2 INP )
   ( RX_CLK_DIV/add_30/U1_1_1 B0 )
   + USE SIGNAL ;
 - RX_CLK_DIV/toggle_at_half[6]
   ( RX_CLK_DIV/U31 Q )
   ( RX_CLK_DIV/U55 IN1 )
   ( RX_CLK_DIV/U3 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/toggle_at_half[5]
   ( RX_CLK_DIV/U29 Q )
   ( RX_CLK_DIV/U50 IN2 )
   ( RX_CLK_DIV/U13 IN2 )
   ( RX_CLK_DIV/U4 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/toggle_at_half[4]
   ( RX_CLK_DIV/U28 Q )
   ( RX_CLK_DIV/U48 IN2 )
   ( RX_CLK_DIV/U14 IN2 )
   ( RX_CLK_DIV/U7 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/toggle_at_half[3]
   ( RX_CLK_DIV/U26 Q )
   ( RX_CLK_DIV/U53 IN1 )
   ( RX_CLK_DIV/U15 IN2 )
   ( RX_CLK_DIV/U6 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/toggle_at_half[2]
   ( RX_CLK_DIV/U24 Q )
   ( RX_CLK_DIV/U52 IN1 )
   ( RX_CLK_DIV/U16 IN2 )
   ( RX_CLK_DIV/U8 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/toggle_at_half[1]
   ( RX_CLK_DIV/U22 Q )
   ( RX_CLK_DIV/U54 IN1 )
   ( RX_CLK_DIV/U17 IN2 )
   ( RX_CLK_DIV/U5 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/toggle_at_half[0]
   ( RX_CLK_DIV/U30 ZN )
   ( RX_CLK_DIV/U49 IN2 )
   ( RX_CLK_DIV/U19 IN1 )
   ( RX_CLK_DIV/U18 IN2 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_30/carry[6]
   ( RX_CLK_DIV/add_30/U1_1_5 C1 )
   ( RX_CLK_DIV/add_30/U1 IN1 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_30/carry[5]
   ( RX_CLK_DIV/add_30/U1_1_4 C1 )
   ( RX_CLK_DIV/add_30/U1_1_5 B0 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_30/carry[4]
   ( RX_CLK_DIV/add_30/U1_1_3 C1 )
   ( RX_CLK_DIV/add_30/U1_1_4 B0 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_30/carry[3]
   ( RX_CLK_DIV/add_30/U1_1_2 C1 )
   ( RX_CLK_DIV/add_30/U1_1_3 B0 )
   + USE SIGNAL ;
 - RX_CLK_DIV/add_30/carry[2]
   ( RX_CLK_DIV/add_30/U1_1_1 C1 )
   ( RX_CLK_DIV/add_30/U1_1_2 B0 )
   + USE SIGNAL ;
 - optlc_net_1380
   ( PLACE_optlc_1705 ZN )
   ( SpareCell_1_4 IN2 )
   ( SpareCell_1_4 IN1 )
   ( SpareCell_1_1 IN2 )
   ( SpareCell_1_1 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_16
   ( U0_REG_FILE/PLACE_HFSBUF_165_54 Z )
   ( U0_REG_FILE/U142 IN2 )
   ( U0_REG_FILE/U144 IN1 )
   ( U0_REG_FILE/U101 IN2 )
   ( U0_REG_FILE/U118 IN2 )
   ( U0_REG_FILE/U268 IN2 )
   ( U0_REG_FILE/U26 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_17
   ( U0_REG_FILE/PLACE_HFSBUF_162_55 Z )
   ( U0_REG_FILE/U156 IN2 )
   ( U0_REG_FILE/U165 IN2 )
   ( U0_REG_FILE/U147 IN2 )
   ( U0_REG_FILE/U139 IN2 )
   ( U0_REG_FILE/U131 IN2 )
   ( U0_REG_FILE/U115 IN2 )
   ( U0_REG_FILE/U406 IN2 )
   ( U0_REG_FILE/U25 IN1 )
   ( U0_REG_FILE/U123 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_18
   ( U0_REG_FILE/PLACE_HFSBUF_105_56 Z )
   ( U0_REG_FILE/U140 IN2 )
   ( U0_REG_FILE/U157 IN2 )
   ( U0_REG_FILE/U148 IN2 )
   ( U0_REG_FILE/U166 IN2 )
   ( U0_REG_FILE/U33 IN1 )
   ( U0_REG_FILE/U407 IN2 )
   ( U0_REG_FILE/U337 IN2 )
   ( U0_REG_FILE/U116 IN2 )
   ( U0_REG_FILE/U132 IN2 )
   ( U0_REG_FILE/U109 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_19
   ( U0_REG_FILE/PLACE_HFSBUF_123_57 Z )
   ( U0_REG_FILE/U170 IN2 )
   ( U0_REG_FILE/U422 IN1 )
   ( U0_REG_FILE/U199 IN1 )
   ( U0_REG_FILE/U90 IN2 )
   ( U0_REG_FILE/U78 IN2 )
   ( U0_REG_FILE/U399 IN2 )
   ( U0_REG_FILE/U202 IN1 )
   ( U0_REG_FILE/U191 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_20
   ( U0_REG_FILE/PLACE_HFSBUF_105_58 Z )
   ( U0_REG_FILE/U154 IN2 )
   ( U0_REG_FILE/U86 IN2 )
   ( U0_REG_FILE/U72 IN2 )
   ( U0_REG_FILE/U411 IN1 )
   ( U0_REG_FILE/U7 IN1 )
   ( U0_REG_FILE/U39 IN1 )
   ( U0_REG_FILE/U30 IN1 )
   + USE SIGNAL ;
 - Mux3x1/n3
   ( Mux3x1/U15 Q )
   ( Mux3x1/U20 IN1 )
   ( Mux3x1/U7 IN2 )
   + USE SIGNAL ;
 - Mux3x1/n4
   ( Mux3x1/U19 Q )
   ( Mux3x1/U20 IN2 )
   ( Mux3x1/U18 IN1 )
   ( Mux3x1/U7 IN3 )
   + USE SIGNAL ;
 - Mux3x1/n5
   ( Mux3x1/U14 QN )
   ( Mux3x1/U18 IN2 )
   ( Mux3x1/U7 IN1 )
   + USE SIGNAL ;
 - Mux3x1/PLACE_HFSNET_186
   ( Mux3x1/PLACE_HFSINV_259_268 ZN )
   ( Mux3x1/U14 IN2 )
   + USE SIGNAL ;
 - Mux3x1/PLACE_HFSNET_188
   ( Mux3x1/PLACE_HFSINV_197_270 ZN )
   ( Mux3x1/U14 IN1 )
   ( Mux3x1/U15 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/test_so2_gOb25
   ( U0_REG_FILE/regfile_reg\[13\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[1\] SI )
   ( U0_REG_FILE/U390 IN1 )
   ( U0_REG_FILE/U147 IN3 )
   + USE SIGNAL ;
 - dftopt44
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[1\] Q )
   ( U0_UART/U0_RX/fsm_inst/U22 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U31 IN1 )
   ( U0_REG_FILE/regfile_reg\[12\]\[3\] SI )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_220
   ( U0_ALU/PLACE_HFSBUF_712_305 Z )
   ( U0_ALU/add_40/U1_3 A )
   ( U0_ALU/sub_41/U2_3 A )
   ( U0_ALU/U75 IN1 )
   ( U0_ALU/U80 IN1 )
   ( U0_ALU/U86 IN3 )
   + USE SIGNAL ;
 - dftopt45
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U142 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U20 IN3 )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[7\] SI )
   + USE SIGNAL ;
 - U0_UART/U0_TX/dftopt17
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[7\] Q )
   ( U0_UART/U0_TX/U0_SER/U13 IN3 )
   ( U0_UART/U0_TX/U0_SER/U12 IN1 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[0\] SI )
   + USE SIGNAL ;
 - dftopt46
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[5\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U97 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U149 IN1 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[6\] SI )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PLACE_HFSNET_176
   ( U0_UART/U0_RX/PLACE_HFSBUF_85_258 Z )
   ( U0_UART/U0_RX/counter_inst/U31 IN2 )
   ( U0_UART/U0_RX/counter_inst/U39 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U51 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U46 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U43 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U3 IN1 )
   ( U0_UART/U0_RX/samp_inst/U3 IN1 )
   ( U0_UART/U0_RX/samp_inst/U34 IN2 )
   ( U0_UART/U0_RX/samp_inst/U17 IN1 )
   ( U0_UART/U0_RX/samp_inst/U15 A0 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_22
   ( U0_REG_FILE/PLACE_HFSBUF_201_60 Z )
   ( U0_REG_FILE/regfile_reg\[15\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[15\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[15\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[14\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[15\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[15\]\[7\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_23
   ( U0_REG_FILE/PLACE_HFSBUF_71_61 Z )
   ( U0_REG_FILE/regfile_reg\[1\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[1\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[0\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[1\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[0\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[0\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[0\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[0\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[1\]\[4\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_24
   ( U0_REG_FILE/PLACE_HFSBUF_520_62 Z )
   ( U0_REG_FILE/regfile_reg\[3\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[3\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[4\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[3\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[2\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[3\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[3\]\[3\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/n383
   ( U0_REG_FILE/regfile_reg\[0\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[1\] SI )
   ( U0_REG_FILE/U411 IN3 )
   ( U0_REG_FILE/U370 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n384
   ( U0_REG_FILE/regfile_reg\[0\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[1\] SI )
   ( U0_REG_FILE/U412 IN3 )
   ( U0_REG_FILE/U333 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n385
   ( U0_REG_FILE/regfile_reg\[0\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[7\] SI )
   ( U0_REG_FILE/U273 IN3 )
   ( U0_REG_FILE/U134 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n386
   ( U0_REG_FILE/regfile_reg\[0\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[4\] SI )
   ( U0_REG_FILE/U241 IN3 )
   ( U0_REG_FILE/U53 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n387
   ( U0_REG_FILE/regfile_reg\[0\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[6\] SI )
   ( U0_REG_FILE/U278 IN3 )
   ( U0_REG_FILE/U275 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n388
   ( U0_REG_FILE/regfile_reg\[0\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[5\] SI )
   ( U0_REG_FILE/U276 IN3 )
   ( U0_REG_FILE/U70 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n389
   ( U0_REG_FILE/regfile_reg\[0\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[7\] SI )
   ( U0_REG_FILE/U192 IN3 )
   ( U0_REG_FILE/U65 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n390
   ( U0_REG_FILE/regfile_reg\[1\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[3\] SI )
   ( U0_REG_FILE/U370 IN1 )
   ( U0_REG_FILE/U86 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n391
   ( U0_REG_FILE/regfile_reg\[1\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[6\] SI )
   ( U0_REG_FILE/U333 IN1 )
   ( U0_REG_FILE/U82 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n392
   ( U0_REG_FILE/regfile_reg\[1\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[5\] SI )
   ( U0_REG_FILE/U421 IN1 )
   ( U0_REG_FILE/U191 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n394
   ( U0_REG_FILE/regfile_reg\[1\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[1\] SI )
   ( U0_REG_FILE/U53 IN1 )
   ( U0_REG_FILE/U79 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n396
   ( U0_REG_FILE/regfile_reg\[1\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[1\] SI )
   ( U0_REG_FILE/U73 IN3 )
   ( U0_REG_FILE/U70 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n397
   ( U0_REG_FILE/regfile_reg\[1\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[3\] SI )
   ( U0_REG_FILE/U193 IN2 )
   ( U0_REG_FILE/U65 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n399
   ( U0_REG_FILE/regfile_reg\[2\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[0\] SI )
   ( U0_REG_FILE/U334 IN1 )
   ( U0_REG_FILE/U94 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[15\]\[6\]
   ( U0_REG_FILE/regfile_reg\[15\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[7\] SI )
   ( U0_REG_FILE/U330 IN3 )
   ( U0_REG_FILE/U31 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[15\]\[5\]
   ( U0_REG_FILE/regfile_reg\[15\]\[5\] Q )
   ( U0_REG_FILE/RdData_Valid_reg SI )
   ( U0_REG_FILE/U321 IN3 )
   ( U0_REG_FILE/U170 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[15\]\[4\]
   ( U0_REG_FILE/regfile_reg\[15\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[1\] SI )
   ( U0_REG_FILE/U313 IN3 )
   ( U0_REG_FILE/U169 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[15\]\[3\]
   ( U0_REG_FILE/regfile_reg\[15\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[4\] SI )
   ( U0_REG_FILE/U305 IN3 )
   ( U0_REG_FILE/U168 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[15\]\[2\]
   ( U0_REG_FILE/regfile_reg\[15\]\[2\] Q )
   ( U0_REG_FILE/RdData_reg\[1\] SI )
   ( U0_REG_FILE/U297 IN3 )
   ( U0_REG_FILE/U167 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[15\]\[1\]
   ( U0_REG_FILE/regfile_reg\[15\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[0\] SI )
   ( U0_REG_FILE/U289 IN3 )
   ( U0_REG_FILE/U166 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[15\]\[0\]
   ( U0_REG_FILE/regfile_reg\[15\]\[0\] Q )
   ( U0_REG_FILE/RdData_reg\[3\] SI )
   ( U0_REG_FILE/U282 IN3 )
   ( U0_REG_FILE/U165 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[14\]\[7\]
   ( U0_REG_FILE/regfile_reg\[14\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[6\] SI )
   ( U0_REG_FILE/U340 IN1 )
   ( U0_REG_FILE/U30 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[14\]\[6\]
   ( U0_REG_FILE/regfile_reg\[14\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[2\] SI )
   ( U0_REG_FILE/U330 IN1 )
   ( U0_REG_FILE/U38 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[14\]\[5\]
   ( U0_REG_FILE/regfile_reg\[14\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[2\] SI )
   ( U0_REG_FILE/U111 IN2 )
   ( U0_REG_FILE/U321 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[14\]\[4\]
   ( U0_REG_FILE/regfile_reg\[14\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[5\] SI )
   ( U0_REG_FILE/U313 IN1 )
   ( U0_REG_FILE/U160 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[14\]\[2\]
   ( U0_REG_FILE/regfile_reg\[14\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[7\] SI )
   ( U0_REG_FILE/U297 IN1 )
   ( U0_REG_FILE/U158 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[14\]\[1\]
   ( U0_REG_FILE/regfile_reg\[14\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[0\] SI )
   ( U0_REG_FILE/U289 IN1 )
   ( U0_REG_FILE/U157 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[14\]\[0\]
   ( U0_REG_FILE/regfile_reg\[14\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[3\] SI )
   ( U0_REG_FILE/U282 IN1 )
   ( U0_REG_FILE/U156 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[13\]\[7\]
   ( U0_REG_FILE/regfile_reg\[13\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[5\] SI )
   ( U0_REG_FILE/U339 IN1 )
   ( U0_REG_FILE/U154 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[13\]\[6\]
   ( U0_REG_FILE/regfile_reg\[13\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[4\] SI )
   ( U0_REG_FILE/U329 IN1 )
   ( U0_REG_FILE/U153 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[13\]\[5\]
   ( U0_REG_FILE/regfile_reg\[13\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[6\] SI )
   ( U0_REG_FILE/U366 IN1 )
   ( U0_REG_FILE/U37 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[13\]\[4\]
   ( U0_REG_FILE/regfile_reg\[13\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[6\] SI )
   ( U0_REG_FILE/U125 IN1 )
   ( U0_REG_FILE/U29 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[13\]\[3\]
   ( U0_REG_FILE/regfile_reg\[13\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[7\] SI )
   ( U0_REG_FILE/U363 IN1 )
   ( U0_REG_FILE/U150 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[13\]\[2\]
   ( U0_REG_FILE/regfile_reg\[13\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[0\] SI )
   ( U0_REG_FILE/U391 IN1 )
   ( U0_REG_FILE/U149 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[13\]\[1\]
   ( U0_REG_FILE/regfile_reg\[13\]\[1\] Q )
   ( U0_REG_FILE/RdData_reg\[7\] SI )
   ( U0_REG_FILE/U126 IN1 )
   ( U0_REG_FILE/U148 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[12\]\[6\]
   ( U0_REG_FILE/regfile_reg\[12\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[4\] SI )
   ( U0_REG_FILE/U355 IN2 )
   ( U0_REG_FILE/U329 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[12\]\[4\]
   ( U0_REG_FILE/regfile_reg\[12\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[4\] SI )
   ( U0_REG_FILE/U353 IN2 )
   ( U0_REG_FILE/U125 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[12\]\[3\]
   ( U0_REG_FILE/regfile_reg\[12\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[1\] SI )
   ( U0_REG_FILE/U363 IN3 )
   ( U0_REG_FILE/U142 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[12\]\[2\]
   ( U0_REG_FILE/regfile_reg\[12\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[1\] SI )
   ( U0_REG_FILE/U391 IN3 )
   ( U0_REG_FILE/U141 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[12\]\[1\]
   ( U0_REG_FILE/regfile_reg\[12\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[0\] SI )
   ( U0_REG_FILE/U126 IN3 )
   ( U0_REG_FILE/U140 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[12\]\[0\]
   ( U0_REG_FILE/regfile_reg\[12\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[2\] SI )
   ( U0_REG_FILE/U390 IN3 )
   ( U0_REG_FILE/U139 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[11\]\[7\]
   ( U0_REG_FILE/regfile_reg\[11\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[4\] SI )
   ( U0_REG_FILE/U338 IN3 )
   ( U0_REG_FILE/U138 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[11\]\[6\]
   ( U0_REG_FILE/regfile_reg\[11\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[6\] SI )
   ( U0_REG_FILE/U328 IN3 )
   ( U0_REG_FILE/U137 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[11\]\[5\]
   ( U0_REG_FILE/regfile_reg\[11\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[6\] SI )
   ( U0_REG_FILE/U320 IN3 )
   ( U0_REG_FILE/U136 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[11\]\[4\]
   ( U0_REG_FILE/regfile_reg\[11\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[1\] SI )
   ( U0_REG_FILE/U312 IN3 )
   ( U0_REG_FILE/U135 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[11\]\[3\]
   ( U0_REG_FILE/regfile_reg\[11\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[5\] SI )
   ( U0_REG_FILE/U144 IN2 )
   ( U0_REG_FILE/U303 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[11\]\[2\]
   ( U0_REG_FILE/regfile_reg\[11\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[3\] SI )
   ( U0_REG_FILE/U376 IN2 )
   ( U0_REG_FILE/U296 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[11\]\[1\]
   ( U0_REG_FILE/regfile_reg\[11\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[0\] SI )
   ( U0_REG_FILE/U288 IN3 )
   ( U0_REG_FILE/U132 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[11\]\[0\]
   ( U0_REG_FILE/regfile_reg\[11\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[0\] SI )
   ( U0_REG_FILE/U280 IN3 )
   ( U0_REG_FILE/U131 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[10\]\[7\]
   ( U0_REG_FILE/regfile_reg\[10\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[3\] SI )
   ( U0_REG_FILE/U338 IN1 )
   ( U0_REG_FILE/U130 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[10\]\[6\]
   ( U0_REG_FILE/regfile_reg\[10\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[5\] SI )
   ( U0_REG_FILE/U328 IN1 )
   ( U0_REG_FILE/U129 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[10\]\[5\]
   ( U0_REG_FILE/regfile_reg\[10\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[1\] SI )
   ( U0_REG_FILE/U320 IN1 )
   ( U0_REG_FILE/U128 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[10\]\[4\]
   ( U0_REG_FILE/regfile_reg\[10\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[6\] SI )
   ( U0_REG_FILE/U312 IN1 )
   ( U0_REG_FILE/U127 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[10\]\[3\]
   ( U0_REG_FILE/regfile_reg\[10\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[1\] SI )
   ( U0_REG_FILE/U303 IN1 )
   ( U0_REG_FILE/U26 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[10\]\[2\]
   ( U0_REG_FILE/regfile_reg\[10\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[1\] SI )
   ( U0_REG_FILE/U296 IN1 )
   ( U0_REG_FILE/U34 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[10\]\[1\]
   ( U0_REG_FILE/regfile_reg\[10\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[0\] SI )
   ( U0_REG_FILE/U109 IN2 )
   ( U0_REG_FILE/U288 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[10\]\[0\]
   ( U0_REG_FILE/regfile_reg\[10\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[7\] SI )
   ( U0_REG_FILE/U280 IN1 )
   ( U0_REG_FILE/U123 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[9\]\[7\]
   ( U0_REG_FILE/regfile_reg\[9\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[0\] SI )
   ( U0_REG_FILE/U388 IN1 )
   ( U0_REG_FILE/U23 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[9\]\[6\]
   ( U0_REG_FILE/regfile_reg\[9\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[7\] SI )
   ( U0_REG_FILE/U373 IN1 )
   ( U0_REG_FILE/U18 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[9\]\[5\]
   ( U0_REG_FILE/regfile_reg\[9\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[2\] SI )
   ( U0_REG_FILE/U319 IN1 )
   ( U0_REG_FILE/U120 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[9\]\[4\]
   ( U0_REG_FILE/regfile_reg\[9\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[3\] SI )
   ( U0_REG_FILE/U367 IN1 )
   ( U0_REG_FILE/U119 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[9\]\[3\]
   ( U0_REG_FILE/regfile_reg\[9\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[4\] SI )
   ( U0_REG_FILE/U133 IN1 )
   ( U0_REG_FILE/U118 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[9\]\[2\]
   ( U0_REG_FILE/regfile_reg\[9\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[3\] SI )
   ( U0_REG_FILE/U295 IN1 )
   ( U0_REG_FILE/U117 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[9\]\[1\]
   ( U0_REG_FILE/regfile_reg\[9\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[0\] SI )
   ( U0_REG_FILE/U389 IN1 )
   ( U0_REG_FILE/U116 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[9\]\[0\]
   ( U0_REG_FILE/regfile_reg\[9\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[5\] SI )
   ( U0_REG_FILE/U375 IN1 )
   ( U0_REG_FILE/U115 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[8\]\[7\]
   ( U0_REG_FILE/regfile_reg\[8\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[6\] SI )
   ( U0_REG_FILE/U388 IN3 )
   ( U0_REG_FILE/U267 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[8\]\[6\]
   ( U0_REG_FILE/regfile_reg\[8\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[7\] SI )
   ( U0_REG_FILE/U373 IN3 )
   ( U0_REG_FILE/U272 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[8\]\[5\]
   ( U0_REG_FILE/regfile_reg\[8\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[2\] SI )
   ( U0_REG_FILE/U319 IN3 )
   ( U0_REG_FILE/U269 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[8\]\[4\]
   ( U0_REG_FILE/regfile_reg\[8\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[6\] SI )
   ( U0_REG_FILE/U367 IN3 )
   ( U0_REG_FILE/U271 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[8\]\[2\]
   ( U0_REG_FILE/regfile_reg\[8\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[3\] SI )
   ( U0_REG_FILE/U295 IN3 )
   ( U0_REG_FILE/U270 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[8\]\[1\]
   ( U0_REG_FILE/regfile_reg\[8\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[2\] SI )
   ( U0_REG_FILE/U389 IN3 )
   ( U0_REG_FILE/U33 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[8\]\[0\]
   ( U0_REG_FILE/regfile_reg\[8\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[2\] SI )
   ( U0_REG_FILE/U375 IN3 )
   ( U0_REG_FILE/U25 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[7\]\[7\]
   ( U0_REG_FILE/regfile_reg\[7\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[7\] SI )
   ( U0_REG_FILE/U187 IN1 )
   ( U0_REG_FILE/U342 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[7\]\[6\]
   ( U0_REG_FILE/regfile_reg\[7\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[7\] SI )
   ( U0_REG_FILE/U177 IN1 )
   ( U0_REG_FILE/U332 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[7\]\[5\]
   ( U0_REG_FILE/regfile_reg\[7\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[1\] SI )
   ( U0_REG_FILE/U323 IN3 )
   ( U0_REG_FILE/U103 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[7\]\[4\]
   ( U0_REG_FILE/regfile_reg\[7\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[7\] SI )
   ( U0_REG_FILE/U315 IN3 )
   ( U0_REG_FILE/U102 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[7\]\[3\]
   ( U0_REG_FILE/regfile_reg\[7\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[4\] SI )
   ( U0_REG_FILE/U307 IN3 )
   ( U0_REG_FILE/U101 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[7\]\[2\]
   ( U0_REG_FILE/regfile_reg\[7\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[6\] SI )
   ( U0_REG_FILE/U299 IN3 )
   ( U0_REG_FILE/U100 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[7\]\[1\]
   ( U0_REG_FILE/regfile_reg\[7\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[6\] SI )
   ( U0_REG_FILE/U407 IN1 )
   ( U0_REG_FILE/U291 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[7\]\[0\]
   ( U0_REG_FILE/regfile_reg\[7\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[3\] SI )
   ( U0_REG_FILE/U406 IN1 )
   ( U0_REG_FILE/U283 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[6\]\[7\]
   ( U0_REG_FILE/regfile_reg\[6\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[2\] SI )
   ( U0_REG_FILE/U342 IN1 )
   ( U0_REG_FILE/U96 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[6\]\[6\]
   ( U0_REG_FILE/regfile_reg\[6\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[5\] SI )
   ( U0_REG_FILE/U332 IN1 )
   ( U0_REG_FILE/U95 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[6\]\[5\]
   ( U0_REG_FILE/regfile_reg\[6\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[6\] SI )
   ( U0_REG_FILE/U202 IN2 )
   ( U0_REG_FILE/U323 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[6\]\[4\]
   ( U0_REG_FILE/regfile_reg\[6\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[4\] SI )
   ( U0_REG_FILE/U315 IN1 )
   ( U0_REG_FILE/U93 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[6\]\[3\]
   ( U0_REG_FILE/regfile_reg\[6\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[2\] SI )
   ( U0_REG_FILE/U307 IN1 )
   ( U0_REG_FILE/U92 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[6\]\[1\]
   ( U0_REG_FILE/regfile_reg\[6\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[5\] SI )
   ( U0_REG_FILE/U203 IN2 )
   ( U0_REG_FILE/U291 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[6\]\[0\]
   ( U0_REG_FILE/regfile_reg\[6\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[4\] SI )
   ( U0_REG_FILE/U283 IN1 )
   ( U0_REG_FILE/U89 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[5\]\[7\]
   ( U0_REG_FILE/regfile_reg\[5\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[1\] SI )
   ( U0_REG_FILE/U327 IN1 )
   ( U0_REG_FILE/U341 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[5\]\[6\]
   ( U0_REG_FILE/regfile_reg\[5\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[2\] SI )
   ( U0_REG_FILE/U311 IN1 )
   ( U0_REG_FILE/U331 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[5\]\[5\]
   ( U0_REG_FILE/regfile_reg\[5\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[6\] SI )
   ( U0_REG_FILE/U399 IN1 )
   ( U0_REG_FILE/U107 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[5\]\[4\]
   ( U0_REG_FILE/regfile_reg\[5\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[0\] SI )
   ( U0_REG_FILE/U314 IN1 )
   ( U0_REG_FILE/U85 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[5\]\[3\]
   ( U0_REG_FILE/regfile_reg\[5\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[4\] SI )
   ( U0_REG_FILE/U306 IN1 )
   ( U0_REG_FILE/U84 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[5\]\[2\]
   ( U0_REG_FILE/regfile_reg\[5\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[3\] SI )
   ( U0_REG_FILE/U298 IN1 )
   ( U0_REG_FILE/U83 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[5\]\[1\]
   ( U0_REG_FILE/regfile_reg\[5\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[5\] SI )
   ( U0_REG_FILE/U337 IN1 )
   ( U0_REG_FILE/U290 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[5\]\[0\]
   ( U0_REG_FILE/regfile_reg\[5\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[0\] SI )
   ( U0_REG_FILE/U152 IN1 )
   ( U0_REG_FILE/U81 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[4\]\[7\]
   ( U0_REG_FILE/regfile_reg\[4\]\[7\] Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[2\] SI )
   ( U0_REG_FILE/U341 IN3 )
   ( U0_REG_FILE/U80 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[4\]\[6\]
   ( U0_REG_FILE/regfile_reg\[4\]\[6\] Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[7\] SI )
   ( U0_REG_FILE/U209 IN2 )
   ( U0_REG_FILE/U331 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[4\]\[5\]
   ( U0_REG_FILE/regfile_reg\[4\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[0\] SI )
   ( U0_REG_FILE/U107 IN3 )
   ( U0_REG_FILE/U78 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[4\]\[4\]
   ( U0_REG_FILE/regfile_reg\[4\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[3\] SI )
   ( U0_REG_FILE/U314 IN3 )
   ( U0_REG_FILE/U77 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[4\]\[3\]
   ( U0_REG_FILE/regfile_reg\[4\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[1\] SI )
   ( U0_REG_FILE/U306 IN3 )
   ( U0_REG_FILE/U76 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[4\]\[2\]
   ( U0_REG_FILE/regfile_reg\[4\]\[2\] Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[0\] SI )
   ( U0_REG_FILE/U298 IN3 )
   ( U0_REG_FILE/U75 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[4\]\[1\]
   ( U0_REG_FILE/regfile_reg\[4\]\[1\] Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[4\] SI )
   ( U0_REG_FILE/U290 IN3 )
   ( U0_REG_FILE/U74 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/regfile\[4\]\[0\]
   ( U0_REG_FILE/regfile_reg\[4\]\[0\] Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[5\] SI )
   ( U0_REG_FILE/U208 IN2 )
   ( U0_REG_FILE/U152 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/N33
   ( U0_REG_FILE/U345 Q )
   ( U0_REG_FILE/U105 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/N34
   ( U0_REG_FILE/U336 Q )
   ( U0_REG_FILE/U182 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/N35
   ( U0_REG_FILE/U326 Q )
   ( U0_REG_FILE/U181 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/N36
   ( U0_REG_FILE/U318 Q )
   ( U0_REG_FILE/U180 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/N37
   ( U0_REG_FILE/U310 Q )
   ( U0_REG_FILE/U179 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/N38
   ( U0_REG_FILE/U302 Q )
   ( U0_REG_FILE/U178 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/N39
   ( U0_REG_FILE/U294 Q )
   ( U0_REG_FILE/U362 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/N40
   ( U0_REG_FILE/U286 Q )
   ( U0_REG_FILE/U176 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n20
   ( U0_REG_FILE/U413 QN )
   ( U0_REG_FILE/PLACE_HFSINV_347_119 INP )
   ( U0_REG_FILE/U192 IN4 )
   ( U0_REG_FILE/U273 IN4 )
   ( U0_REG_FILE/U275 IN4 )
   ( U0_REG_FILE/U276 IN4 )
   ( U0_REG_FILE/U422 IN4 )
   ( U0_REG_FILE/U241 IN4 )
   ( U0_REG_FILE/U411 IN4 )
   ( U0_REG_FILE/U412 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n21
   ( U0_REG_FILE/U414 QN )
   ( U0_REG_FILE/U417 IN2 )
   ( U0_REG_FILE/U416 IN2 )
   ( U0_REG_FILE/U415 IN2 )
   ( U0_REG_FILE/U413 IN2 )
   ( U0_REG_FILE/U397 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n22
   ( U0_REG_FILE/U212 Q )
   ( U0_REG_FILE/U413 IN1 )
   ( U0_REG_FILE/U223 IN1 )
   ( U0_REG_FILE/U175 IN2 )
   ( U0_REG_FILE/U173 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n23
   ( U0_REG_FILE/U397 QN )
   ( U0_REG_FILE/PLACE_HFSINV_823_43 INP )
   ( U0_REG_FILE/U73 IN4 )
   ( U0_REG_FILE/U79 IN4 )
   ( U0_REG_FILE/U82 IN4 )
   ( U0_REG_FILE/U86 IN4 )
   ( U0_REG_FILE/U112 IN4 )
   ( U0_REG_FILE/U113 IN4 )
   ( U0_REG_FILE/U193 S )
   ( U0_REG_FILE/U191 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n24
   ( U0_REG_FILE/U226 Q )
   ( U0_REG_FILE/U397 IN1 )
   ( U0_REG_FILE/U398 IN2 )
   ( U0_REG_FILE/U396 IN2 )
   ( U0_REG_FILE/U9 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n26
   ( U0_REG_FILE/U45 Q )
   ( U0_REG_FILE/U420 IN1 )
   ( U0_REG_FILE/U398 IN1 )
   ( U0_REG_FILE/U266 IN1 )
   ( U0_REG_FILE/U223 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n27
   ( U0_REG_FILE/U398 QN )
   ( U0_REG_FILE/PLACE_HFSINV_800_45 INP )
   ( U0_REG_FILE/U66 IN4 )
   ( U0_REG_FILE/U67 IN4 )
   ( U0_REG_FILE/U68 IN4 )
   ( U0_REG_FILE/U69 IN4 )
   ( U0_REG_FILE/U71 IN4 )
   ( U0_REG_FILE/U72 IN4 )
   ( U0_REG_FILE/U199 S )
   ( U0_REG_FILE/U198 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n28
   ( U0_REG_FILE/U175 QN )
   ( U0_REG_FILE/PLACE_HFSINV_740_41 INP )
   ( U0_REG_FILE/U74 IN4 )
   ( U0_REG_FILE/U75 IN4 )
   ( U0_REG_FILE/U76 IN4 )
   ( U0_REG_FILE/U77 IN4 )
   ( U0_REG_FILE/U78 IN4 )
   ( U0_REG_FILE/U80 IN4 )
   ( U0_REG_FILE/U209 S )
   ( U0_REG_FILE/U208 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n29
   ( U0_REG_FILE/U174 Q )
   ( U0_REG_FILE/U418 IN2 )
   ( U0_REG_FILE/U400 IN2 )
   ( U0_REG_FILE/U175 IN1 )
   ( U0_REG_FILE/U9 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n31
   ( U0_REG_FILE/U173 QN )
   ( U0_REG_FILE/PLACE_HFSINV_920_39 INP )
   ( U0_REG_FILE/U89 IN4 )
   ( U0_REG_FILE/U91 IN4 )
   ( U0_REG_FILE/U92 IN4 )
   ( U0_REG_FILE/U93 IN4 )
   ( U0_REG_FILE/U95 IN4 )
   ( U0_REG_FILE/U96 IN4 )
   ( U0_REG_FILE/U203 S )
   ( U0_REG_FILE/U202 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n32
   ( U0_REG_FILE/U14 Q )
   ( U0_REG_FILE/U419 IN2 )
   ( U0_REG_FILE/U396 IN1 )
   ( U0_REG_FILE/U262 IN2 )
   ( U0_REG_FILE/U173 IN2 )
   ( U0_REG_FILE/U61 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n33
   ( U0_REG_FILE/U215 QN )
   ( U0_REG_FILE/U226 IN1 )
   ( U0_REG_FILE/U212 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n35
   ( U0_REG_FILE/U415 QN )
   ( U0_REG_FILE/PLACE_HFSINV_827_49 INP )
   ( U0_REG_FILE/U25 S )
   ( U0_REG_FILE/U33 S )
   ( U0_REG_FILE/U268 IN4 )
   ( U0_REG_FILE/U269 IN4 )
   ( U0_REG_FILE/U271 IN4 )
   ( U0_REG_FILE/U272 IN4 )
   ( U0_REG_FILE/U270 IN4 )
   ( U0_REG_FILE/U267 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n36
   ( U0_REG_FILE/U16 Q )
   ( U0_REG_FILE/U262 IN1 )
   ( U0_REG_FILE/U266 IN2 )
   ( U0_REG_FILE/U415 IN1 )
   ( U0_REG_FILE/U400 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n37
   ( U0_REG_FILE/U417 QN )
   ( U0_REG_FILE/U347 INP )
   ( U0_REG_FILE/U23 S )
   ( U0_REG_FILE/U18 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n38
   ( U0_REG_FILE/U12 Q )
   ( U0_REG_FILE/U61 IN1 )
   ( U0_REG_FILE/U416 IN1 )
   ( U0_REG_FILE/U420 IN2 )
   ( U0_REG_FILE/U419 IN1 )
   ( U0_REG_FILE/U418 IN1 )
   ( U0_REG_FILE/U417 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n39
   ( U0_REG_FILE/U266 QN )
   ( U0_REG_FILE/PLACE_HFSINV_299_117 INP )
   ( U0_REG_FILE/U123 IN4 )
   ( U0_REG_FILE/U127 IN4 )
   ( U0_REG_FILE/U128 IN4 )
   ( U0_REG_FILE/U130 IN4 )
   ( U0_REG_FILE/U34 S )
   ( U0_REG_FILE/U129 IN4 )
   ( U0_REG_FILE/U109 S )
   ( U0_REG_FILE/U26 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n40
   ( U0_REG_FILE/U420 QN )
   ( U0_REG_FILE/PLACE_HFSINV_524_123 INP )
   ( U0_REG_FILE/U131 IN4 )
   ( U0_REG_FILE/U132 IN4 )
   ( U0_REG_FILE/U135 IN4 )
   ( U0_REG_FILE/U136 IN4 )
   ( U0_REG_FILE/U137 IN4 )
   ( U0_REG_FILE/U138 IN4 )
   ( U0_REG_FILE/U144 S )
   ( U0_REG_FILE/U376 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n41
   ( U0_REG_FILE/U400 QN )
   ( U0_REG_FILE/PLACE_HFSINV_711_47 INP )
   ( U0_REG_FILE/U139 IN4 )
   ( U0_REG_FILE/U140 IN4 )
   ( U0_REG_FILE/U141 IN4 )
   ( U0_REG_FILE/U142 IN4 )
   ( U0_REG_FILE/U97 IN4 )
   ( U0_REG_FILE/U355 S )
   ( U0_REG_FILE/U353 S )
   ( U0_REG_FILE/U350 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n42
   ( U0_REG_FILE/U418 QN )
   ( U0_REG_FILE/PLACE_HFSINV_305_121 INP )
   ( U0_REG_FILE/U147 IN4 )
   ( U0_REG_FILE/U148 IN4 )
   ( U0_REG_FILE/U149 IN4 )
   ( U0_REG_FILE/U150 IN4 )
   ( U0_REG_FILE/U153 IN4 )
   ( U0_REG_FILE/U154 IN4 )
   ( U0_REG_FILE/U29 S )
   ( U0_REG_FILE/U37 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n43
   ( U0_REG_FILE/U262 QN )
   ( U0_REG_FILE/PLACE_HFSINV_282_115 INP )
   ( U0_REG_FILE/U156 IN4 )
   ( U0_REG_FILE/U157 IN4 )
   ( U0_REG_FILE/U158 IN4 )
   ( U0_REG_FILE/U159 IN4 )
   ( U0_REG_FILE/U160 IN4 )
   ( U0_REG_FILE/U30 S )
   ( U0_REG_FILE/U38 S )
   ( U0_REG_FILE/U111 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n44
   ( U0_REG_FILE/U40 Q )
   ( U0_REG_FILE/U16 IN1 )
   ( U0_REG_FILE/U12 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n45
   ( U0_REG_FILE/U419 QN )
   ( U0_REG_FILE/U357 INP )
   ( U0_REG_FILE/U39 S )
   ( U0_REG_FILE/U31 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n46
   ( U0_REG_FILE/U261 Q )
   ( U0_REG_FILE/U180 IN4 )
   ( U0_REG_FILE/U181 IN4 )
   ( U0_REG_FILE/U182 IN4 )
   ( U0_REG_FILE/U362 IN4 )
   ( U0_REG_FILE/U145 IN3 )
   ( U0_REG_FILE/U105 IN4 )
   ( U0_REG_FILE/U179 IN4 )
   ( U0_REG_FILE/U178 IN4 )
   ( U0_REG_FILE/U176 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n47
   ( U0_REG_FILE/U192 Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n48
   ( U0_REG_FILE/U276 Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n49
   ( U0_REG_FILE/U275 Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n50
   ( U0_REG_FILE/U241 Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n51
   ( U0_REG_FILE/U273 Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n52
   ( U0_REG_FILE/U422 Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n53
   ( U0_REG_FILE/U412 Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n54
   ( U0_REG_FILE/U411 Q )
   ( U0_REG_FILE/regfile_reg\[0\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n55
   ( U0_REG_FILE/U193 Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n56
   ( U0_REG_FILE/U73 Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n57
   ( U0_REG_FILE/U112 Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n58
   ( U0_REG_FILE/U79 Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n59
   ( U0_REG_FILE/U113 Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n60
   ( U0_REG_FILE/U191 Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n61
   ( U0_REG_FILE/U82 Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n62
   ( U0_REG_FILE/U86 Q )
   ( U0_REG_FILE/regfile_reg\[1\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n63
   ( U0_REG_FILE/U57 Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n64
   ( U0_REG_FILE/U10 Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n65
   ( U0_REG_FILE/U87 Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n66
   ( U0_REG_FILE/U60 Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n67
   ( U0_REG_FILE/U124 QN )
   ( U0_REG_FILE/regfile_reg\[2\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n68
   ( U0_REG_FILE/U90 Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n69
   ( U0_REG_FILE/U94 Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n70
   ( U0_REG_FILE/U7 Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n71
   ( U0_REG_FILE/U198 Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n72
   ( U0_REG_FILE/U66 Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n73
   ( U0_REG_FILE/U67 Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n74
   ( U0_REG_FILE/U68 Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n75
   ( U0_REG_FILE/U69 Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n76
   ( U0_REG_FILE/U199 Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n77
   ( U0_REG_FILE/U71 Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n78
   ( U0_REG_FILE/U72 Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n79
   ( U0_REG_FILE/U208 Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n80
   ( U0_REG_FILE/U74 Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n81
   ( U0_REG_FILE/U75 Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n82
   ( U0_REG_FILE/U76 Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n83
   ( U0_REG_FILE/U77 Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n84
   ( U0_REG_FILE/U78 Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n85
   ( U0_REG_FILE/U209 Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n86
   ( U0_REG_FILE/U80 Q )
   ( U0_REG_FILE/regfile_reg\[4\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n87
   ( U0_REG_FILE/U81 Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n88
   ( U0_REG_FILE/U337 Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n89
   ( U0_REG_FILE/U83 Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n90
   ( U0_REG_FILE/U84 Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n91
   ( U0_REG_FILE/U85 Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n92
   ( U0_REG_FILE/U399 Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n93
   ( U0_REG_FILE/U311 Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n94
   ( U0_REG_FILE/U327 Q )
   ( U0_REG_FILE/regfile_reg\[5\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n95
   ( U0_REG_FILE/U89 Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n96
   ( U0_REG_FILE/U203 Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n97
   ( U0_REG_FILE/U91 Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n98
   ( U0_REG_FILE/U92 Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n99
   ( U0_REG_FILE/U93 Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n100
   ( U0_REG_FILE/U202 Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n101
   ( U0_REG_FILE/U95 Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n102
   ( U0_REG_FILE/U96 Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n103
   ( U0_REG_FILE/U406 Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n104
   ( U0_REG_FILE/U407 Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n105
   ( U0_REG_FILE/U100 Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n106
   ( U0_REG_FILE/U101 Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n107
   ( U0_REG_FILE/U102 Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n108
   ( U0_REG_FILE/U103 Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n109
   ( U0_REG_FILE/U177 Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n110
   ( U0_REG_FILE/U187 Q )
   ( U0_REG_FILE/regfile_reg\[7\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n111
   ( U0_REG_FILE/U25 Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n112
   ( U0_REG_FILE/U33 Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n113
   ( U0_REG_FILE/U270 Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n114
   ( U0_REG_FILE/U268 Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n115
   ( U0_REG_FILE/U271 Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n116
   ( U0_REG_FILE/U269 Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n117
   ( U0_REG_FILE/U272 Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n118
   ( U0_REG_FILE/U267 Q )
   ( U0_REG_FILE/regfile_reg\[8\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n119
   ( U0_REG_FILE/U115 Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n120
   ( U0_REG_FILE/U116 Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n121
   ( U0_REG_FILE/U117 Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n122
   ( U0_REG_FILE/U118 Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n123
   ( U0_REG_FILE/U119 Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n124
   ( U0_REG_FILE/U120 Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n125
   ( U0_REG_FILE/U18 Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n126
   ( U0_REG_FILE/U23 Q )
   ( U0_REG_FILE/regfile_reg\[9\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n127
   ( U0_REG_FILE/U123 Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n128
   ( U0_REG_FILE/U109 Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n129
   ( U0_REG_FILE/U34 Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n130
   ( U0_REG_FILE/U26 Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n131
   ( U0_REG_FILE/U127 Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n132
   ( U0_REG_FILE/U128 Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n133
   ( U0_REG_FILE/U129 Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n134
   ( U0_REG_FILE/U130 Q )
   ( U0_REG_FILE/regfile_reg\[10\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n135
   ( U0_REG_FILE/U131 Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n136
   ( U0_REG_FILE/U132 Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n137
   ( U0_REG_FILE/U376 Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n138
   ( U0_REG_FILE/U144 Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n139
   ( U0_REG_FILE/U135 Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n140
   ( U0_REG_FILE/U136 Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n141
   ( U0_REG_FILE/U137 Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n142
   ( U0_REG_FILE/U138 Q )
   ( U0_REG_FILE/regfile_reg\[11\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n143
   ( U0_REG_FILE/U139 Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n144
   ( U0_REG_FILE/U140 Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n145
   ( U0_REG_FILE/U141 Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n146
   ( U0_REG_FILE/U142 Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n147
   ( U0_REG_FILE/U353 Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n148
   ( U0_REG_FILE/U350 Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n149
   ( U0_REG_FILE/U355 Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n150
   ( U0_REG_FILE/U97 Q )
   ( U0_REG_FILE/regfile_reg\[12\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n151
   ( U0_REG_FILE/U147 Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n152
   ( U0_REG_FILE/U148 Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n153
   ( U0_REG_FILE/U149 Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n154
   ( U0_REG_FILE/U150 Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n155
   ( U0_REG_FILE/U29 Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n156
   ( U0_REG_FILE/U37 Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n157
   ( U0_REG_FILE/U153 Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n158
   ( U0_REG_FILE/U154 Q )
   ( U0_REG_FILE/regfile_reg\[13\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n159
   ( U0_REG_FILE/U156 Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n160
   ( U0_REG_FILE/U157 Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n161
   ( U0_REG_FILE/U158 Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n162
   ( U0_REG_FILE/U159 Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n163
   ( U0_REG_FILE/U160 Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n164
   ( U0_REG_FILE/U111 Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n165
   ( U0_REG_FILE/U38 Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n166
   ( U0_REG_FILE/U30 Q )
   ( U0_REG_FILE/regfile_reg\[14\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n167
   ( U0_REG_FILE/U165 Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n168
   ( U0_REG_FILE/U166 Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n169
   ( U0_REG_FILE/U167 Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n170
   ( U0_REG_FILE/U168 Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n171
   ( U0_REG_FILE/U169 Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n172
   ( U0_REG_FILE/U170 Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n173
   ( U0_REG_FILE/U31 Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n174
   ( U0_REG_FILE/U39 Q )
   ( U0_REG_FILE/regfile_reg\[15\]\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n175
   ( U0_REG_FILE/U176 Q )
   ( U0_REG_FILE/RdData_reg\[0\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n176
   ( U0_REG_FILE/U362 Q )
   ( U0_REG_FILE/RdData_reg\[1\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n177
   ( U0_REG_FILE/U178 Q )
   ( U0_REG_FILE/RdData_reg\[2\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n178
   ( U0_REG_FILE/U179 Q )
   ( U0_REG_FILE/RdData_reg\[3\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n179
   ( U0_REG_FILE/U180 Q )
   ( U0_REG_FILE/RdData_reg\[4\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n180
   ( U0_REG_FILE/U181 Q )
   ( U0_REG_FILE/RdData_reg\[5\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n181
   ( U0_REG_FILE/U182 Q )
   ( U0_REG_FILE/RdData_reg\[6\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n182
   ( U0_REG_FILE/U105 Q )
   ( U0_REG_FILE/RdData_reg\[7\] D )
   + USE SIGNAL ;
 - U0_REG_FILE/n183
   ( U0_REG_FILE/U145 Q )
   ( U0_REG_FILE/RdData_Valid_reg D )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_25
   ( U0_REG_FILE/PLACE_HFSBUF_578_63 Z )
   ( U0_REG_FILE/regfile_reg\[2\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[2\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[2\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[2\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[2\]\[0\] SETB )
   ( U0_REG_FILE/regfile_reg\[3\]\[5\] SETB )
   ( U0_REG_FILE/regfile_reg\[2\]\[7\] SETB )
   ( U0_REG_FILE/regfile_reg\[2\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[3\]\[0\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_26
   ( U0_REG_FILE/PLACE_HFSBUF_647_64 Z )
   ( U0_REG_FILE/regfile_reg\[4\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[4\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[5\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[4\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[6\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[6\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[6\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[4\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[4\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[4\]\[5\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_27
   ( U0_REG_FILE/PLACE_HFSBUF_795_65 Z )
   ( U0_REG_FILE/regfile_reg\[1\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[3\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[1\]\[2\] RSTB )
   ( U0_REG_FILE/PLACE_HFSBUF_647_64 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_578_63 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_520_62 INP )
   ( U0_REG_FILE/regfile_reg\[1\]\[1\] RSTB )
   ( U0_REG_FILE/PLACE_HFSBUF_71_61 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_201_60 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_131_59 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_27
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_2663_66 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[7\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[5\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[0\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_28
   ( U0_REG_FILE/PLACE_HFSBUF_2590_67 Z )
   ( U0_REG_FILE/RdData_reg\[3\] RSTB )
   ( U0_REG_FILE/RdData_reg\[2\] RSTB )
   ( U0_REG_FILE/RdData_reg\[7\] RSTB )
   ( U0_REG_FILE/RdData_reg\[1\] RSTB )
   ( U0_REG_FILE/RdData_reg\[4\] RSTB )
   ( U0_REG_FILE/RdData_reg\[5\] RSTB )
   ( U0_REG_FILE/RdData_reg\[6\] RSTB )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/PLACE_HFSNET_28
   ( U0_ASYN_FIFO/U1_SYNC_R2W/PLACE_HFSBUF_2898_68 Z )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[0\] RSTB )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[0\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_61
   ( U0_REG_FILE/PLACE_HFSINV_297_113 ZN )
   ( U0_REG_FILE/U87 IN1 )
   ( U0_REG_FILE/U90 IN1 )
   ( U0_REG_FILE/U384 IN1 )
   ( U0_REG_FILE/U124 IN2 )
   ( U0_REG_FILE/U60 IN1 )
   ( U0_REG_FILE/U94 S )
   ( U0_REG_FILE/U57 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_65
   ( U0_REG_FILE/PLACE_HFSINV_299_117 ZN )
   ( U0_REG_FILE/U129 IN1 )
   ( U0_REG_FILE/U130 IN1 )
   ( U0_REG_FILE/U128 IN1 )
   ( U0_REG_FILE/U127 IN1 )
   ( U0_REG_FILE/U123 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_71
   ( U0_REG_FILE/PLACE_HFSINV_524_123 ZN )
   ( U0_REG_FILE/U131 IN1 )
   ( U0_REG_FILE/U132 IN1 )
   ( U0_REG_FILE/U135 IN1 )
   ( U0_REG_FILE/U138 IN1 )
   ( U0_REG_FILE/U136 IN1 )
   ( U0_REG_FILE/U137 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_67
   ( U0_REG_FILE/PLACE_HFSINV_347_119 ZN )
   ( U0_REG_FILE/U192 IN2 )
   ( U0_REG_FILE/U276 IN2 )
   ( U0_REG_FILE/U412 IN2 )
   ( U0_REG_FILE/U273 IN2 )
   ( U0_REG_FILE/U422 IN2 )
   ( U0_REG_FILE/U275 IN2 )
   ( U0_REG_FILE/U241 IN2 )
   ( U0_REG_FILE/U411 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n2
   ( U0_REG_FILE/U382 ZN )
   ( U0_REG_FILE/U378 IN2 )
   ( U0_REG_FILE/U228 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_164
   ( PLACE_HFSINV_907_243 ZN )
   ( U0_SYS_CTRL/U32 IN1 )
   ( U0_SYS_CTRL/U68 IN1 )
   ( U0_SYS_CTRL/U49 IN1 )
   ( U0_SYS_CTRL/U45 IN1 )
   ( U0_SYS_CTRL/U44 IN1 )
   ( U0_SYS_CTRL/U33 IN1 )
   ( U0_REG_FILE/U215 IN1 )
   ( U0_REG_FILE/U261 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n6
   ( U0_REG_FILE/U225 ZN )
   ( U0_REG_FILE/U212 IN2 )
   ( U0_REG_FILE/U16 IN2 )
   ( U0_REG_FILE/U186 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_138
   ( U0_REG_FILE/PLACE_HFSBUF_632_212 Z )
   ( U0_REG_FILE/U342 IN2 )
   ( U0_REG_FILE/U283 IN2 )
   ( U0_REG_FILE/U315 IN2 )
   ( U0_REG_FILE/U299 IN2 )
   ( U0_REG_FILE/U332 IN2 )
   ( U0_REG_FILE/U291 IN2 )
   ( U0_REG_FILE/U307 IN2 )
   ( U0_REG_FILE/U323 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_159
   ( U0_REG_FILE/PLACE_HFSBUF_524_238 Z )
   ( U0_REG_FILE/U65 IN4 )
   ( U0_REG_FILE/U70 IN4 )
   ( U0_REG_FILE/U134 IN4 )
   ( U0_REG_FILE/U53 IN4 )
   ( U0_REG_FILE/U278 IN4 )
   ( U0_REG_FILE/U370 IN4 )
   ( U0_REG_FILE/U333 IN4 )
   ( U0_REG_FILE/U421 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_160
   ( U0_REG_FILE/PLACE_HFSBUF_700_239 Z )
   ( U0_REG_FILE/U107 IN4 )
   ( U0_REG_FILE/U290 IN4 )
   ( U0_REG_FILE/U341 IN4 )
   ( U0_REG_FILE/U331 IN4 )
   ( U0_REG_FILE/U314 IN4 )
   ( U0_REG_FILE/U298 IN4 )
   ( U0_REG_FILE/U152 IN4 )
   ( U0_REG_FILE/U306 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_161
   ( U0_REG_FILE/PLACE_HFSBUF_997_240 Z )
   ( U0_REG_FILE/U366 IN4 )
   ( U0_REG_FILE/U339 IN4 )
   ( U0_REG_FILE/U391 IN4 )
   ( U0_REG_FILE/U390 IN4 )
   ( U0_REG_FILE/U363 IN4 )
   ( U0_REG_FILE/U126 IN4 )
   ( U0_REG_FILE/U125 IN4 )
   ( U0_REG_FILE/U329 IN4 )
   ( U0_REG_FILE/PLACE_HFSBUF_700_239 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_524_238 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/n12
   ( U0_REG_FILE/U223 QN )
   ( U0_REG_FILE/PLACE_HFSINV_297_113 INP )
   ( U0_REG_FILE/U57 IN4 )
   ( U0_REG_FILE/U60 IN4 )
   ( U0_REG_FILE/U87 IN4 )
   ( U0_REG_FILE/U90 IN4 )
   ( U0_REG_FILE/U7 S )
   ( U0_REG_FILE/U10 S )
   + USE SIGNAL ;
 - PLACE_HFSNET_28
   ( PLACE_HFSBUF_2817_69 Z )
   ( U0_ALU/ALU_OUT_reg\[9\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[7\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[6\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[0\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/n199
   ( U0_REG_FILE/U251 ZN )
   ( U0_REG_FILE/U249 INP )
   ( U0_REG_FILE/U45 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n200
   ( U0_REG_FILE/U249 ZN )
   ( U0_REG_FILE/U258 INP )
   ( U0_REG_FILE/U49 IN1 )
   ( U0_REG_FILE/U48 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n209
   ( U0_REG_FILE/U378 Q )
   ( U0_REG_FILE/PLACE_HFSINV_1147_242 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/n210
   ( U0_REG_FILE/U224 QN )
   ( U0_REG_FILE/PLACE_HFSINV_1195_216 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/n211
   ( U0_REG_FILE/U281 Q )
   ( U0_REG_FILE/PLACE_HFSINV_940_221 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/n212
   ( U0_REG_FILE/U396 Q )
   ( U0_REG_FILE/PLACE_HFSINV_330_195 INP )
   ( U0_REG_FILE/U100 IN1 )
   ( U0_REG_FILE/U101 IN1 )
   ( U0_REG_FILE/U102 IN1 )
   ( U0_REG_FILE/U103 IN1 )
   ( U0_REG_FILE/U407 S )
   ( U0_REG_FILE/U406 S )
   ( U0_REG_FILE/U187 S )
   ( U0_REG_FILE/U177 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n213
   ( U0_REG_FILE/U9 Q )
   ( U0_REG_FILE/PLACE_HFSINV_182_194 INP )
   ( U0_REG_FILE/U81 IN1 )
   ( U0_REG_FILE/U83 IN1 )
   ( U0_REG_FILE/U84 IN1 )
   ( U0_REG_FILE/U85 IN1 )
   ( U0_REG_FILE/U399 S )
   ( U0_REG_FILE/U337 S )
   ( U0_REG_FILE/U327 S )
   ( U0_REG_FILE/U311 S )
   + USE SIGNAL ;
 - U0_REG_FILE/n214
   ( U0_REG_FILE/U375 Q )
   ( U0_REG_FILE/U280 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n215
   ( U0_REG_FILE/U390 Q )
   ( U0_REG_FILE/U282 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n216
   ( U0_REG_FILE/U152 Q )
   ( U0_REG_FILE/U283 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n217
   ( U0_REG_FILE/U65 Q )
   ( U0_REG_FILE/U284 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n218
   ( U0_REG_FILE/U284 Q )
   ( U0_REG_FILE/U285 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n219
   ( U0_REG_FILE/U283 Q )
   ( U0_REG_FILE/U285 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n220
   ( U0_REG_FILE/U285 Q )
   ( U0_REG_FILE/U286 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n221
   ( U0_REG_FILE/U282 Q )
   ( U0_REG_FILE/U286 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n222
   ( U0_REG_FILE/U280 Q )
   ( U0_REG_FILE/U286 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n223
   ( U0_REG_FILE/U389 Q )
   ( U0_REG_FILE/U288 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n224
   ( U0_REG_FILE/U126 Q )
   ( U0_REG_FILE/U289 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n225
   ( U0_REG_FILE/U290 Q )
   ( U0_REG_FILE/U291 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n226
   ( U0_REG_FILE/U70 Q )
   ( U0_REG_FILE/U292 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n227
   ( U0_REG_FILE/U292 Q )
   ( U0_REG_FILE/U293 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n228
   ( U0_REG_FILE/U291 Q )
   ( U0_REG_FILE/U293 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n229
   ( U0_REG_FILE/U293 Q )
   ( U0_REG_FILE/U294 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n230
   ( U0_REG_FILE/U289 Q )
   ( U0_REG_FILE/U294 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n231
   ( U0_REG_FILE/U288 Q )
   ( U0_REG_FILE/U294 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n232
   ( U0_REG_FILE/U295 Q )
   ( U0_REG_FILE/U296 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n233
   ( U0_REG_FILE/U391 Q )
   ( U0_REG_FILE/U297 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n234
   ( U0_REG_FILE/U298 Q )
   ( U0_REG_FILE/U299 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n235
   ( U0_REG_FILE/U278 Q )
   ( U0_REG_FILE/U300 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n236
   ( U0_REG_FILE/U300 Q )
   ( U0_REG_FILE/U301 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n237
   ( U0_REG_FILE/U299 Q )
   ( U0_REG_FILE/U301 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n238
   ( U0_REG_FILE/U301 Q )
   ( U0_REG_FILE/U302 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n239
   ( U0_REG_FILE/U297 Q )
   ( U0_REG_FILE/U302 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n240
   ( U0_REG_FILE/U296 Q )
   ( U0_REG_FILE/U302 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n241
   ( U0_REG_FILE/U133 Q )
   ( U0_REG_FILE/U303 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n242
   ( U0_REG_FILE/U363 Q )
   ( U0_REG_FILE/U305 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n243
   ( U0_REG_FILE/U306 Q )
   ( U0_REG_FILE/U307 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n244
   ( U0_REG_FILE/U53 Q )
   ( U0_REG_FILE/U308 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n245
   ( U0_REG_FILE/U308 Q )
   ( U0_REG_FILE/U309 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n246
   ( U0_REG_FILE/U307 Q )
   ( U0_REG_FILE/U309 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n247
   ( U0_REG_FILE/U309 Q )
   ( U0_REG_FILE/U310 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n248
   ( U0_REG_FILE/U305 Q )
   ( U0_REG_FILE/U310 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n249
   ( U0_REG_FILE/U303 Q )
   ( U0_REG_FILE/U310 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n250
   ( U0_REG_FILE/U367 Q )
   ( U0_REG_FILE/U312 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n251
   ( U0_REG_FILE/U125 Q )
   ( U0_REG_FILE/U313 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n252
   ( U0_REG_FILE/U314 Q )
   ( U0_REG_FILE/U315 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n253
   ( U0_REG_FILE/U134 Q )
   ( U0_REG_FILE/U316 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n254
   ( U0_REG_FILE/U316 Q )
   ( U0_REG_FILE/U317 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n255
   ( U0_REG_FILE/U315 Q )
   ( U0_REG_FILE/U317 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n256
   ( U0_REG_FILE/U317 Q )
   ( U0_REG_FILE/U318 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n257
   ( U0_REG_FILE/U313 Q )
   ( U0_REG_FILE/U318 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n258
   ( U0_REG_FILE/U312 Q )
   ( U0_REG_FILE/U318 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n259
   ( U0_REG_FILE/U319 Q )
   ( U0_REG_FILE/U320 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n260
   ( U0_REG_FILE/U366 Q )
   ( U0_REG_FILE/U321 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n261
   ( U0_REG_FILE/U107 Q )
   ( U0_REG_FILE/U323 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n262
   ( U0_REG_FILE/U421 Q )
   ( U0_REG_FILE/U324 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n263
   ( U0_REG_FILE/U324 Q )
   ( U0_REG_FILE/U325 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n264
   ( U0_REG_FILE/U323 Q )
   ( U0_REG_FILE/U325 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n265
   ( U0_REG_FILE/U325 Q )
   ( U0_REG_FILE/U326 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n266
   ( U0_REG_FILE/U321 Q )
   ( U0_REG_FILE/U326 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n267
   ( U0_REG_FILE/U320 Q )
   ( U0_REG_FILE/U326 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n268
   ( U0_REG_FILE/U373 Q )
   ( U0_REG_FILE/U328 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n269
   ( U0_REG_FILE/U329 Q )
   ( U0_REG_FILE/U330 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n270
   ( U0_REG_FILE/U331 Q )
   ( U0_REG_FILE/U332 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n271
   ( U0_REG_FILE/U333 Q )
   ( U0_REG_FILE/U334 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n272
   ( U0_REG_FILE/U334 Q )
   ( U0_REG_FILE/U335 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n273
   ( U0_REG_FILE/U332 Q )
   ( U0_REG_FILE/U335 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n274
   ( U0_REG_FILE/U335 Q )
   ( U0_REG_FILE/U336 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n275
   ( U0_REG_FILE/U330 Q )
   ( U0_REG_FILE/U336 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n276
   ( U0_REG_FILE/U328 Q )
   ( U0_REG_FILE/U336 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n277
   ( U0_REG_FILE/U388 Q )
   ( U0_REG_FILE/U338 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n278
   ( U0_REG_FILE/U339 Q )
   ( U0_REG_FILE/U340 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n279
   ( U0_REG_FILE/U341 Q )
   ( U0_REG_FILE/U342 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n280
   ( U0_REG_FILE/U370 Q )
   ( U0_REG_FILE/U343 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n281
   ( U0_REG_FILE/U228 Q )
   ( U0_REG_FILE/PLACE_HFSBUF_318_228 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_78_226 INP )
   ( U0_REG_FILE/U305 IN4 )
   ( U0_REG_FILE/U313 IN4 )
   ( U0_REG_FILE/U289 IN4 )
   ( U0_REG_FILE/U330 IN4 )
   ( U0_REG_FILE/U340 IN4 )
   ( U0_REG_FILE/U282 IN4 )
   ( U0_REG_FILE/U297 IN4 )
   ( U0_REG_FILE/U321 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n282
   ( U0_REG_FILE/U343 Q )
   ( U0_REG_FILE/U344 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n283
   ( U0_REG_FILE/U49 QN )
   ( U0_REG_FILE/U344 IN3 )
   ( U0_REG_FILE/U335 IN4 )
   ( U0_REG_FILE/U325 IN4 )
   ( U0_REG_FILE/U317 IN4 )
   ( U0_REG_FILE/U309 IN4 )
   ( U0_REG_FILE/U301 IN4 )
   ( U0_REG_FILE/U293 IN4 )
   ( U0_REG_FILE/U285 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n284
   ( U0_REG_FILE/U342 Q )
   ( U0_REG_FILE/U344 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n285
   ( U0_REG_FILE/U254 QN )
   ( U0_REG_FILE/U325 IN2 )
   ( U0_REG_FILE/U335 IN2 )
   ( U0_REG_FILE/U344 IN1 )
   ( U0_REG_FILE/U317 IN2 )
   ( U0_REG_FILE/U309 IN2 )
   ( U0_REG_FILE/U301 IN2 )
   ( U0_REG_FILE/U293 IN2 )
   ( U0_REG_FILE/U285 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n286
   ( U0_REG_FILE/U344 Q )
   ( U0_REG_FILE/U345 IN5 )
   + USE SIGNAL ;
 - U0_REG_FILE/n287
   ( U0_REG_FILE/U340 Q )
   ( U0_REG_FILE/U345 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n289
   ( U0_REG_FILE/U338 Q )
   ( U0_REG_FILE/U345 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n290
   ( U0_REG_FILE/U48 QN )
   ( U0_REG_FILE/U345 IN1 )
   ( U0_REG_FILE/U336 IN2 )
   ( U0_REG_FILE/U326 IN2 )
   ( U0_REG_FILE/U318 IN2 )
   ( U0_REG_FILE/U310 IN2 )
   ( U0_REG_FILE/U302 IN2 )
   ( U0_REG_FILE/U294 IN2 )
   ( U0_REG_FILE/U286 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n291
   ( U0_REG_FILE/U240 ZN )
   ( U0_REG_FILE/U48 IN1 )
   ( U0_REG_FILE/U161 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n292
   ( U0_REG_FILE/U258 ZN )
   ( U0_REG_FILE/U254 IN1 )
   ( U0_REG_FILE/U161 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/n294
   ( U0_REG_FILE/U381 ZN )
   ( U0_REG_FILE/U378 IN1 )
   ( U0_REG_FILE/U228 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_149
   ( U0_REG_FILE/PLACE_HFSBUF_78_226 Z )
   ( U0_REG_FILE/U328 IN4 )
   ( U0_REG_FILE/U280 IN4 )
   ( U0_REG_FILE/U288 IN4 )
   ( U0_REG_FILE/U320 IN4 )
   ( U0_REG_FILE/U296 IN4 )
   ( U0_REG_FILE/U312 IN4 )
   ( U0_REG_FILE/U303 IN4 )
   ( U0_REG_FILE/U338 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_150
   ( U0_REG_FILE/PLACE_HFSBUF_219_227 Z )
   ( U0_REG_FILE/U292 IN4 )
   ( U0_REG_FILE/U316 IN4 )
   ( U0_REG_FILE/U343 IN4 )
   ( U0_REG_FILE/U324 IN4 )
   ( U0_REG_FILE/U300 IN4 )
   ( U0_REG_FILE/U308 IN4 )
   ( U0_REG_FILE/U334 IN4 )
   ( U0_REG_FILE/U284 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_151
   ( U0_REG_FILE/PLACE_HFSBUF_318_228 Z )
   ( U0_REG_FILE/PLACE_HFSBUF_219_227 INP )
   ( U0_REG_FILE/U307 IN4 )
   ( U0_REG_FILE/U291 IN4 )
   ( U0_REG_FILE/U283 IN4 )
   ( U0_REG_FILE/U315 IN4 )
   ( U0_REG_FILE/U299 IN4 )
   ( U0_REG_FILE/U342 IN4 )
   ( U0_REG_FILE/U332 IN4 )
   ( U0_REG_FILE/U323 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PLACE_HFSNET_151
   ( U0_UART/U0_RX/PLACE_HFSINV_534_229 ZN )
   ( U0_UART/U0_RX/samp_inst/U45 IN2 )
   ( U0_UART/U0_RX/samp_inst/U32 IN2 )
   ( U0_UART/U0_RX/samp_inst/U40 IN2 )
   ( U0_UART/U0_RX/counter_inst/U23 IN1 )
   ( U0_UART/U0_RX/counter_inst/U18 IN3 )
   ( U0_UART/U0_RX/counter_inst/U6 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PLACE_HFSNET_152
   ( U0_UART/U0_RX/fsm_inst/U38 QN )
   ( U0_UART/U0_RX/counter_inst/U40 IN3 )
   ( U0_UART/U0_RX/counter_inst/U20 IN4 )
   ( U0_UART/U0_RX/counter_inst/U15 IN1 )
   ( U0_UART/U0_RX/samp_inst/U47 S )
   ( U0_UART/U0_RX/samp_inst/U44 IN1 )
   ( U0_UART/U0_RX/PLACE_HFSINV_534_229 INP )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_152
   ( U0_ALU/PLACE_HFSBUF_309_230 Z )
   ( U0_ALU/U84 IN5 )
   ( U0_ALU/U87 IN1 )
   ( U0_ALU/U119 IN5 )
   ( U0_ALU/U97 IN5 )
   ( U0_ALU/U93 IN1 )
   ( U0_ALU/U113 IN3 )
   ( U0_ALU/U90 IN5 )
   ( U0_ALU/U23 IN1 )
   + USE SIGNAL ;
 - dftopt47
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[6\] Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U20 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[4\] SI )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_163
   ( U0_REG_FILE/PLACE_HFSINV_1147_242 ZN )
   ( U0_REG_FILE/U375 IN4 )
   ( U0_REG_FILE/U295 IN4 )
   ( U0_REG_FILE/U367 IN4 )
   ( U0_REG_FILE/U388 IN4 )
   ( U0_REG_FILE/U373 IN4 )
   ( U0_REG_FILE/U319 IN4 )
   ( U0_REG_FILE/U133 IN4 )
   ( U0_REG_FILE/U389 IN4 )
   ( U0_REG_FILE/PLACE_HFSBUF_997_240 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_139
   ( U0_REG_FILE/PLACE_HFSBUF_459_213 Z )
   ( U0_REG_FILE/U343 IN2 )
   ( U0_REG_FILE/U300 IN2 )
   ( U0_REG_FILE/U324 IN2 )
   ( U0_REG_FILE/U316 IN2 )
   ( U0_REG_FILE/U292 IN2 )
   ( U0_REG_FILE/U334 IN2 )
   ( U0_REG_FILE/U308 IN2 )
   ( U0_REG_FILE/U284 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_140
   ( U0_REG_FILE/PLACE_HFSBUF_934_214 Z )
   ( U0_REG_FILE/PLACE_HFSBUF_459_213 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_632_212 INP )
   ( U0_REG_FILE/U305 IN2 )
   ( U0_REG_FILE/U282 IN2 )
   ( U0_REG_FILE/U321 IN2 )
   ( U0_REG_FILE/U297 IN2 )
   ( U0_REG_FILE/U289 IN2 )
   ( U0_REG_FILE/U330 IN2 )
   ( U0_REG_FILE/U340 IN2 )
   ( U0_REG_FILE/U313 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_143
   ( U0_REG_FILE/PLACE_HFSBUF_709_217 Z )
   ( U0_REG_FILE/U389 IN2 )
   ( U0_REG_FILE/U133 IN2 )
   ( U0_REG_FILE/U319 IN2 )
   ( U0_REG_FILE/U373 IN2 )
   ( U0_REG_FILE/U388 IN2 )
   ( U0_REG_FILE/U367 IN2 )
   ( U0_REG_FILE/U295 IN2 )
   ( U0_REG_FILE/U375 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_144
   ( U0_REG_FILE/PLACE_HFSBUF_826_218 Z )
   ( U0_REG_FILE/U290 IN2 )
   ( U0_REG_FILE/U107 IN2 )
   ( U0_REG_FILE/U341 IN2 )
   ( U0_REG_FILE/U331 IN2 )
   ( U0_REG_FILE/U314 IN2 )
   ( U0_REG_FILE/U298 IN2 )
   ( U0_REG_FILE/U152 IN2 )
   ( U0_REG_FILE/U306 IN2 )
   ( U0_REG_FILE/PLACE_HFSBUF_709_217 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_145
   ( U0_REG_FILE/PLACE_HFSBUF_114_219 Z )
   ( U0_REG_FILE/U126 IN2 )
   ( U0_REG_FILE/U339 IN2 )
   ( U0_REG_FILE/U391 IN2 )
   ( U0_REG_FILE/U390 IN2 )
   ( U0_REG_FILE/U329 IN2 )
   ( U0_REG_FILE/U125 IN2 )
   ( U0_REG_FILE/U363 IN2 )
   ( U0_REG_FILE/U366 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_146
   ( U0_REG_FILE/PLACE_HFSBUF_404_220 Z )
   ( U0_REG_FILE/PLACE_HFSBUF_114_219 INP )
   ( U0_REG_FILE/U65 IN2 )
   ( U0_REG_FILE/U70 IN2 )
   ( U0_REG_FILE/U134 IN2 )
   ( U0_REG_FILE/U53 IN2 )
   ( U0_REG_FILE/U278 IN2 )
   ( U0_REG_FILE/U370 IN2 )
   ( U0_REG_FILE/U333 IN2 )
   ( U0_REG_FILE/U421 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_147
   ( U0_REG_FILE/PLACE_HFSINV_940_221 ZN )
   ( U0_REG_FILE/PLACE_HFSBUF_404_220 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_826_218 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_142
   ( U0_REG_FILE/PLACE_HFSINV_1195_216 ZN )
   ( U0_REG_FILE/U328 IN2 )
   ( U0_REG_FILE/U280 IN2 )
   ( U0_REG_FILE/U288 IN2 )
   ( U0_REG_FILE/U320 IN2 )
   ( U0_REG_FILE/U303 IN2 )
   ( U0_REG_FILE/U296 IN2 )
   ( U0_REG_FILE/U338 IN2 )
   ( U0_REG_FILE/U312 IN2 )
   ( U0_REG_FILE/PLACE_HFSBUF_934_214 INP )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_147
   ( U0_ALU/PLACE_HFSBUF_112_222 Z )
   ( U0_ALU/U15 IN3 )
   ( U0_ALU/U83 IN3 )
   ( U0_ALU/U97 IN4 )
   ( U0_ALU/U119 IN4 )
   ( U0_ALU/U90 IN4 )
   ( U0_ALU/U96 IN3 )
   ( U0_ALU/U116 IN3 )
   ( U0_ALU/U89 IN3 )
   ( U0_ALU/U84 IN4 )
   ( U0_ALU/U78 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n318
   ( U0_REG_FILE/regfile_reg\[2\]\[3\] QN )
   ( U0_REG_FILE/U250 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/n319
   ( U0_REG_FILE/U250 ZN )
   ( U0_REG_FILE/U308 IN1 )
   ( U0_REG_FILE/U60 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n320
   ( U0_REG_FILE/U416 QN )
   ( U0_REG_FILE/U120 IN4 )
   ( U0_REG_FILE/U119 IN4 )
   ( U0_REG_FILE/U118 IN4 )
   ( U0_REG_FILE/U117 IN4 )
   ( U0_REG_FILE/U116 IN4 )
   ( U0_REG_FILE/U115 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n321
   ( U0_REG_FILE/U347 ZN )
   ( U0_REG_FILE/U120 IN1 )
   ( U0_REG_FILE/U119 IN1 )
   ( U0_REG_FILE/U118 IN1 )
   ( U0_REG_FILE/U117 IN1 )
   ( U0_REG_FILE/U116 IN1 )
   ( U0_REG_FILE/U115 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_29
   ( U0_ALU/PLACE_HFSBUF_2763_70 Z )
   ( U0_ALU/ALU_OUT_reg\[12\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[14\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[13\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[10\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[11\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[8\] RSTB )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_30
   ( U0_ALU/PLACE_HFSBUF_2533_71 Z )
   ( U0_ALU/ALU_OUT_reg\[0\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[4\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[5\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[3\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[2\] RSTB )
   ( U0_ALU/ALU_OUT_reg\[1\] RSTB )
   ( U0_ALU/OUT_VALID_reg RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_128
   ( U0_REG_FILE/PLACE_HFSINV_330_195 ZN )
   ( U0_REG_FILE/U103 IN3 )
   ( U0_REG_FILE/U102 IN4 )
   ( U0_REG_FILE/U100 IN4 )
   ( U0_REG_FILE/U101 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_127
   ( U0_REG_FILE/PLACE_HFSINV_182_194 ZN )
   ( U0_REG_FILE/U83 IN4 )
   ( U0_REG_FILE/U84 IN4 )
   ( U0_REG_FILE/U85 IN3 )
   ( U0_REG_FILE/U81 IN3 )
   + USE SIGNAL ;
 - dftopt48
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[7\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U157 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U24 IN2 )
   ( U0_REG_FILE/regfile_reg\[13\]\[2\] SI )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_63
   ( U0_REG_FILE/PLACE_HFSINV_282_115 ZN )
   ( U0_REG_FILE/U160 IN1 )
   ( U0_REG_FILE/U157 IN1 )
   ( U0_REG_FILE/U159 IN2 )
   ( U0_REG_FILE/U156 IN1 )
   ( U0_REG_FILE/U158 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n332
   ( U0_REG_FILE/U19 ZN )
   ( U0_REG_FILE/U281 IN2 )
   ( U0_REG_FILE/U45 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_166
   ( U0_REG_FILE/PLACE_HFSBUF_110_245 Z )
   ( U0_REG_FILE/U105 IN2 )
   ( U0_REG_FILE/U178 IN2 )
   ( U0_REG_FILE/U179 IN2 )
   ( U0_REG_FILE/U181 IN2 )
   ( U0_REG_FILE/U180 IN2 )
   ( U0_REG_FILE/U182 IN2 )
   ( U0_REG_FILE/U362 IN2 )
   ( U0_REG_FILE/U145 IN2 )
   ( U0_REG_FILE/U176 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_30
   ( PLACE_HFSBUF_3159_72 Z )
   ( U0_ALU/PLACE_HFSBUF_2533_71 INP )
   ( U0_ALU/PLACE_HFSBUF_2763_70 INP )
   ( U0_ALU/ALU_OUT_reg\[15\] RSTB )
   ( U0_REG_FILE/PLACE_HFSBUF_2590_67 INP )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/PLACE_HFSBUF_2898_68 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_2663_66 INP )
   ( PLACE_HFSBUF_2817_69 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_32
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3892_74 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[7\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[0\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[6\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[4\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[4\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[5\] RSTB )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_33
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3949_75 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[6\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[0\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[4\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[5\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_129
   ( U0_REG_FILE/PLACE_HFSBUF_102_198 Z )
   ( U0_REG_FILE/U353 IN1 )
   ( U0_REG_FILE/U169 IN2 )
   ( U0_REG_FILE/U29 IN1 )
   ( U0_REG_FILE/U160 IN2 )
   ( U0_REG_FILE/U119 IN2 )
   ( U0_REG_FILE/U102 IN2 )
   ( U0_REG_FILE/U135 IN2 )
   ( U0_REG_FILE/U271 IN2 )
   ( U0_REG_FILE/U127 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_34
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3777_76 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[0\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[7\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[4\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[4\] RSTB )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_35
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3726_77 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[0\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[4\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[5\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[7\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[6\] RSTB )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_36
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_4144_78 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[6\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[5\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[6\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[5\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[7\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3726_77 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3777_76 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3949_75 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3892_74 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_37
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3431_79 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[4\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[5\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[6\] RSTB )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_38
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3494_80 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[0\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[5\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[6\] RSTB )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_39
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3274_81 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[7\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[6\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[0\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[2\] RSTB )
   + USE SIGNAL ;
 - U0_DATA_SYNC/PLACE_HFSNET_39
   ( U0_DATA_SYNC/PLACE_HFSBUF_3339_82 Z )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[1\]\[0\] RSTB )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[0\]\[0\] RSTB )
   ( U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg RSTB )
   ( U0_DATA_SYNC/sync_bus_reg\[2\] RSTB )
   ( U0_DATA_SYNC/sync_bus_reg\[1\] RSTB )
   ( U0_DATA_SYNC/sync_bus_reg\[3\] RSTB )
   ( U0_DATA_SYNC/sync_bus_reg\[0\] RSTB )
   ( U0_DATA_SYNC/sync_bus_reg\[7\] RSTB )
   + USE SIGNAL ;
 - PLACE_HFSNET_40
   ( PLACE_HFSBUF_3659_83 Z )
   ( U0_DATA_SYNC/PLACE_HFSBUF_3339_82 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3274_81 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3494_80 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3431_79 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[7\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[4\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[7\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[0\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_40
   ( U0_REG_FILE/PLACE_HFSBUF_1785_84 Z )
   ( U0_REG_FILE/regfile_reg\[7\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[7\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[7\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[11\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[11\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[11\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[11\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[12\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[7\]\[6\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_41
   ( U0_REG_FILE/PLACE_HFSBUF_1910_85 Z )
   ( U0_REG_FILE/regfile_reg\[5\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[4\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[5\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[6\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[6\]\[5\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_42
   ( U0_REG_FILE/PLACE_HFSBUF_1847_86 Z )
   ( U0_REG_FILE/regfile_reg\[6\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[5\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[7\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[5\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[5\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[5\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[6\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[5\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[6\]\[7\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_43
   ( U0_REG_FILE/PLACE_HFSBUF_1581_87 Z )
   ( U0_REG_FILE/regfile_reg\[8\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[9\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[8\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[8\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[8\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[9\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[9\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[9\]\[0\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_44
   ( U0_REG_FILE/PLACE_HFSBUF_1628_88 Z )
   ( U0_REG_FILE/regfile_reg\[8\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[10\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[10\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[8\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[8\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[8\]\[0\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_45
   ( U0_REG_FILE/PLACE_HFSBUF_1526_89 Z )
   ( U0_REG_FILE/regfile_reg\[9\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[9\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[9\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[7\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[7\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[7\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[9\]\[1\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_46
   ( U0_REG_FILE/PLACE_HFSBUF_850_90 Z )
   ( U0_REG_FILE/regfile_reg\[15\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[13\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[13\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[14\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[15\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[15\]\[2\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_47
   ( U0_REG_FILE/PLACE_HFSBUF_1077_91 Z )
   ( U0_REG_FILE/regfile_reg\[12\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[11\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[11\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[11\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[11\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[12\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[14\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[14\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[14\]\[2\] RSTB )
   + USE SIGNAL ;
 - PLACE_HFSNET_49
   ( PLACE_HFSBUF_1190_93 Z )
   ( U0_SYS_CTRL/stored_addr_reg\[0\] RSTB )
   ( U0_SYS_CTRL/stored_addr_reg\[3\] RSTB )
   ( U0_SYS_CTRL/stored_addr_reg\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[12\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[12\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[12\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[12\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[12\]\[5\] RSTB )
   + USE SIGNAL ;
 - U0_DATA_SYNC/PLACE_HFSNET_129
   ( U0_DATA_SYNC/PLACE_HFSINV_738_197 ZN )
   ( U0_DATA_SYNC/U3 IN2 )
   ( U0_DATA_SYNC/U5 IN2 )
   ( U0_DATA_SYNC/U4 IN2 )
   ( U0_DATA_SYNC/U6 IN2 )
   ( U0_DATA_SYNC/U10 IN2 )
   ( U0_DATA_SYNC/U7 IN2 )
   ( U0_DATA_SYNC/U8 IN2 )
   ( U0_DATA_SYNC/U9 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_130
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_341_200 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U23 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U199 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U17 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U20 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U21 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U22 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_50
   ( U0_REG_FILE/PLACE_HFSBUF_1117_94 Z )
   ( U0_REG_FILE/regfile_reg\[10\]\[5\] RSTB )
   ( U0_REG_FILE/regfile_reg\[10\]\[4\] RSTB )
   ( U0_REG_FILE/regfile_reg\[10\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[10\]\[6\] RSTB )
   ( U0_REG_FILE/regfile_reg\[10\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[10\]\[7\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/n376
   ( U0_REG_FILE/U357 ZN )
   ( U0_REG_FILE/U170 IN1 )
   ( U0_REG_FILE/U169 IN1 )
   ( U0_REG_FILE/U168 IN1 )
   ( U0_REG_FILE/U167 IN1 )
   ( U0_REG_FILE/U166 IN1 )
   ( U0_REG_FILE/U165 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_69
   ( U0_REG_FILE/PLACE_HFSINV_305_121 ZN )
   ( U0_REG_FILE/U149 IN1 )
   ( U0_REG_FILE/U147 IN1 )
   ( U0_REG_FILE/U150 IN1 )
   ( U0_REG_FILE/U148 IN1 )
   ( U0_REG_FILE/U153 IN1 )
   ( U0_REG_FILE/U154 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/deser_inst/PLACE_HFSNET_71
   ( U0_UART/U0_RX/deser_inst/PLACE_HFSINV_346_124 ZN )
   ( U0_UART/U0_RX/deser_inst/U15 IN3 )
   ( U0_UART/U0_RX/deser_inst/U9 IN3 )
   ( U0_UART/U0_RX/deser_inst/U13 IN3 )
   ( U0_UART/U0_RX/deser_inst/U11 IN3 )
   + USE SIGNAL ;
 - PLACE_HFSNET_50
   ( PLACE_HFSBUF_962_95 Z )
   ( U0_SYS_CTRL/cs_reg\[0\] RSTB )
   ( U0_SYS_CTRL/cs_reg\[1\] RSTB )
   ( U0_SYS_CTRL/cs_reg\[2\] RSTB )
   ( U0_SYS_CTRL/cs_reg\[3\] RSTB )
   ( U0_SYS_CTRL/stored_addr_reg\[2\] RSTB )
   ( U0_DATA_SYNC/enable_pulse_reg RSTB )
   ( U0_DATA_SYNC/sync_bus_reg\[6\] RSTB )
   ( U0_DATA_SYNC/sync_bus_reg\[5\] RSTB )
   ( U0_DATA_SYNC/sync_bus_reg\[4\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_51
   ( U0_REG_FILE/PLACE_HFSBUF_890_96 Z )
   ( U0_REG_FILE/regfile_reg\[13\]\[7\] RSTB )
   ( U0_REG_FILE/regfile_reg\[13\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[13\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[13\]\[2\] RSTB )
   ( U0_REG_FILE/regfile_reg\[13\]\[5\] RSTB )
   + USE SIGNAL ;
 - U0_REG_FILE/n381
   ( U0_REG_FILE/U143 ZN )
   ( U0_REG_FILE/U224 IN2 )
   ( U0_REG_FILE/U381 INP )
   ( U0_REG_FILE/U281 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n382
   ( U0_REG_FILE/U24 ZN )
   ( U0_REG_FILE/U20 INP )
   ( U0_REG_FILE/U19 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/n402
   ( U0_REG_FILE/U20 ZN )
   ( U0_REG_FILE/U224 IN1 )
   ( U0_REG_FILE/U17 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/n403
   ( U0_REG_FILE/U17 ZN )
   ( U0_REG_FILE/U382 INP )
   ( U0_REG_FILE/U174 IN2 )
   + USE SIGNAL ;
 - dftopt49
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[6\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U153 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U23 IN3 )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[6\] SI )
   + USE SIGNAL ;
 - U0_REG_FILE/n405
   ( U0_REG_FILE/U384 QN )
   ( U0_REG_FILE/U124 IN3 )
   + USE SIGNAL ;
 - U0_REG_FILE/n407
   ( U0_REG_FILE/U186 ZN )
   ( U0_REG_FILE/U226 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_51
   ( PLACE_HFSBUF_1461_97 Z )
   ( U0_REG_FILE/PLACE_HFSBUF_890_96 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1117_94 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1077_91 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_850_90 INP )
   ( U0_REG_FILE/regfile_reg\[13\]\[3\] RSTB )
   ( U0_REG_FILE/regfile_reg\[14\]\[1\] RSTB )
   ( U0_REG_FILE/regfile_reg\[14\]\[0\] RSTB )
   ( U0_REG_FILE/regfile_reg\[14\]\[3\] RSTB )
   ( PLACE_HFSBUF_962_95 INP )
   ( PLACE_HFSBUF_1190_93 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/n411
   ( U0_REG_FILE/U379 ZN )
   ( U0_REG_FILE/U318 IN4 )
   ( U0_REG_FILE/U310 IN4 )
   ( U0_REG_FILE/U302 IN4 )
   ( U0_REG_FILE/U294 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n412
   ( U0_REG_FILE/U380 ZN )
   ( U0_REG_FILE/U345 IN3 )
   ( U0_REG_FILE/U336 IN4 )
   ( U0_REG_FILE/U326 IN4 )
   ( U0_REG_FILE/U286 IN4 )
   + USE SIGNAL ;
 - U0_REG_FILE/n413
   ( U0_REG_FILE/regfile_reg\[2\]\[4\] QN )
   ( U0_REG_FILE/U124 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n414
   ( U0_REG_FILE/U161 Q )
   ( U0_REG_FILE/U380 INP )
   ( U0_REG_FILE/U379 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_72
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_765_126 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U78 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U76 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U72 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U71 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U75 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U74 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U73 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_74
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_886_128 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U54 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U57 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U55 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U60 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U53 IN1 )
   + USE SIGNAL ;
 - dftopt50
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[5\] Q )
   ( U0_UART/U0_RX/counter_inst/U47 IN2 )
   ( U0_UART/U0_RX/counter_inst/U46 IN2 )
   ( U0_REG_FILE/regfile_reg\[8\]\[4\] SI )
   + USE SIGNAL ;
 - dftopt51
   ( U0_REG_FILE/regfile_reg\[8\]\[3\] Q )
   ( U0_REG_FILE/U268 IN3 )
   ( U0_REG_FILE/U133 IN3 )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[0\] SI )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_131
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_37_201 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U149 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U153 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U137 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U156 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U132 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U142 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U145 IN4 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_132
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_105_202 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U142 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U132 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U156 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U137 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U153 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U149 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U145 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_134
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_763_204 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U83 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U84 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U81 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U82 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U80 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U85 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/n203
   ( U0_REG_FILE/U61 QN )
   ( U0_REG_FILE/U170 IN4 )
   ( U0_REG_FILE/U169 IN4 )
   ( U0_REG_FILE/U168 IN4 )
   ( U0_REG_FILE/U167 IN4 )
   ( U0_REG_FILE/U166 IN4 )
   ( U0_REG_FILE/U165 IN4 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_76
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_348_130 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U160 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U48 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U46 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U45 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U44 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_136
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_741_206 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U64 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U62 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U198 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U67 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U65 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U66 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U68 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/PLACE_HFSNET_136
   ( U0_UART/U0_RX/counter_inst/PLACE_HFSINV_87_207 ZN )
   ( U0_UART/U0_RX/counter_inst/U21 IN1 )
   ( U0_UART/U0_RX/counter_inst/U22 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/dftopt6
   ( U0_UART/U0_RX/samp_inst/samples_reg\[1\] Q )
   ( U0_UART/U0_RX/samp_inst/U27 IN2 )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[0\] SI )
   + USE SIGNAL ;
 - dftopt52
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[0\] Q )
   ( U0_UART/U0_RX/fsm_inst/U16 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U20 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U37 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U34 IN4 )
   ( U0_UART/U0_RX/fsm_inst/U30 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U29 IN3 )
   ( U0_REG_FILE/regfile_reg\[10\]\[4\] SI )
   + USE SIGNAL ;
 - dftopt53
   ( U0_REG_FILE/regfile_reg\[14\]\[3\] Q )
   ( U0_REG_FILE/U305 IN1 )
   ( U0_REG_FILE/U159 IN3 )
   ( U0_SYS_CTRL/cs_reg\[1\] SI )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_78
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_336_132 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U39 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U38 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U35 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U36 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U42 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U41 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_137
   ( U0_ALU/PLACE_HFSINV_319_209 ZN )
   ( U0_ALU/U232 IN2 )
   ( U0_ALU/U106 IN2 )
   ( U0_ALU/U79 IN2 )
   ( U0_ALU/U239 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_137
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_101_210 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U4 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U126 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U148 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U136 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U141 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U131 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U152 IN2 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_84
   ( U0_REG_FILE/PLACE_HFSBUF_4205_139 Z )
   ( U0_REG_FILE/regfile_reg\[8\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[11\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[11\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[11\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[11\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[10\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[10\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[10\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[8\]\[1\] SE )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_85
   ( U0_REG_FILE/PLACE_HFSBUF_4588_140 Z )
   ( U0_REG_FILE/PLACE_HFSBUF_4205_139 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_4317_138 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_4429_137 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_4371_136 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_4269_135 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_86
   ( U0_REG_FILE/PLACE_HFSBUF_4672_141 Z )
   ( U0_REG_FILE/regfile_reg\[4\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[5\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[6\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[2\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[2\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[2\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[2\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[2\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[3\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[6\]\[1\] SE )
   + USE SIGNAL ;
 - dftopt54
   ( U0_SYS_CTRL/cs_reg\[2\] Q )
   ( U0_SYS_CTRL/U147 IN1 )
   ( U0_SYS_CTRL/U59 IN1 )
   ( U0_SYS_CTRL/U15 IN3 )
   ( U0_SYS_CTRL/U130 IN1 )
   ( U0_SYS_CTRL/U96 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[0\] SI )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_88
   ( U0_REG_FILE/PLACE_HFSBUF_4810_143 Z )
   ( U0_REG_FILE/regfile_reg\[5\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[5\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[6\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[6\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[5\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[5\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[5\]\[3\] SE )
   ( U0_REG_FILE/PLACE_HFSBUF_4672_141 INP )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PLACE_HFSNET_88
   ( U0_UART/U0_RX/PLACE_HFSBUF_5209_144 Z )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[2\] SE )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[4\] SE )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[3\] SE )
   ( U0_UART/U0_RX/par_chk_inst/par_err_reg SE )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[3\] SE )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[2\] SE )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/PLACE_HFSNET_89
   ( U0_UART/U0_RX/counter_inst/PLACE_HFSBUF_5156_145 Z )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[3\] SE )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[1\] SE )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[0\] SE )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[5\] SE )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[4\] SE )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[0\] SE )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[2\] SE )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[1\] SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_89
   ( PLACE_HFSBUF_5080_146 Z )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[1\] SE )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[0\] SE )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[0\] SE )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[10\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[10\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[10\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[10\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[10\]\[5\] SE )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_80
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_501_134 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U28 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U27 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U26 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U33 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U32 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U30 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PLACE_HFSNET_178
   ( U0_UART/U0_RX/PLACE_HFSBUF_104_259 Z )
   ( U0_UART/U0_RX/fsm_inst/U8 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U7 IN1 )
   ( U0_UART/U0_RX/counter_inst/U7 IN1 )
   ( U0_UART/U0_RX/counter_inst/U37 IN1 )
   ( U0_UART/U0_RX/samp_inst/U3 IN2 )
   ( U0_UART/U0_RX/samp_inst/U33 IN2 )
   ( U0_UART/U0_RX/samp_inst/U17 IN2 )
   ( U0_UART/U0_RX/samp_inst/U15 B0 )
   ( U0_UART/U0_RX/samp_inst/U10 IN2 )
   ( U0_UART/U0_RX/samp_inst/U9 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_167
   ( U0_SYS_CTRL/U94 QN )
   ( U0_SYS_CTRL/U50 IN1 )
   ( U0_SYS_CTRL/U53 IN1 )
   ( U0_REG_FILE/U40 IN2 )
   ( U0_REG_FILE/PLACE_HFSBUF_110_245 INP )
   ( PLACE_HFSINV_907_243 INP )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/PLACE_HFSNET_127
   ( U0_UART/U0_TX/U0_FSM/PLACE_HFSINV_566_193 ZN )
   ( U0_UART/U0_TX/U0_FSM/U14 IN2 )
   ( U0_UART/U0_TX/U0_FSM/U13 IN2 )
   + USE SIGNAL ;
 - optlc_net_1381
   ( PLACE_optlc_1706 ZN )
   ( SpareCell_0_3 INP )
   + USE SIGNAL ;
 - optlc_net_1382
   ( PLACE_optlc_1710 ZN )
   ( SpareCell_1_3 IN2 )
   ( SpareCell_1_3 IN1 )
   ( SpareCell_0_6 INP )
   ( SpareCell_3 IN2 )
   ( SpareCell_3 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/PLACE_HFSNET_168
   ( U0_SYS_CTRL/PLACE_HFSINV_473_247 ZN )
   ( U0_SYS_CTRL/U105 IN6 )
   ( U0_SYS_CTRL/U101 IN6 )
   ( U0_SYS_CTRL/U104 IN6 )
   ( U0_SYS_CTRL/U29 IN6 )
   ( U0_SYS_CTRL/U98 IN6 )
   ( U0_SYS_CTRL/U36 IN6 )
   ( U0_SYS_CTRL/U99 IN6 )
   ( U0_SYS_CTRL/U30 IN6 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/Serial_En
   ( U0_UART/U0_TX/U0_FSM/U17 Q )
   ( U0_UART/U0_TX/U0_FSM/U16 IN1 )
   ( U0_UART/U0_TX/U0_SER/U7 INP )
   ( U0_UART/U0_TX/U0_SER/U6 IN1 )
   ( U0_UART/U0_TX/U0_SER/U20 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/Serial_Done
   ( U0_UART/U0_TX/U0_SER/U3 QN )
   ( U0_UART/U0_TX/U0_FSM/U16 IN2 )
   ( U0_UART/U0_TX/U0_FSM/U14 IN1 )
   ( U0_UART/U0_TX/U0_FSM/U13 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/Serial_Data
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[0\] Q )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[2\] SI )
   ( U0_UART/U0_TX/U0_SER/U11 IN5 )
   ( U0_UART/U0_TX/U0_MUX/U7 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/PARITY_BIT
   ( U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[7\] SI )
   ( U0_UART/U0_TX/U0_MUX/U7 IN1 )
   + USE SIGNAL ;
 - PLACE_HFSNET_52
   ( PLACE_HFSBUF_5147_98 Z )
   ( U0_REG_FILE/PLACE_HFSBUF_1526_89 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1628_88 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1581_87 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1847_86 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1910_85 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1785_84 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_4144_78 INP )
   ( PLACE_HFSBUF_1461_97 INP )
   ( PLACE_HFSBUF_3659_83 INP )
   ( PLACE_HFSBUF_3159_72 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_90
   ( PLACE_HFSBUF_5316_147 Z )
   ( U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg SE )
   ( U0_UART/U0_RX/counter_inst/PLACE_HFSBUF_5156_145 INP )
   ( U0_UART/U0_RX/samp_inst/sampled_bit_reg SE )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[2\] SE )
   ( U0_UART/U0_RX/PLACE_HFSBUF_5209_144 INP )
   ( PLACE_HFSBUF_5080_146 INP )
   + USE SIGNAL ;
 - U0_UART/U0_TX/MUX_Sel[1]
   ( U0_UART/U0_TX/U0_FSM/U5 QN )
   ( U0_UART/U0_TX/U0_MUX/U4 INP )
   ( U0_UART/U0_TX/U0_MUX/U5 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/MUX_Sel[0]
   ( U0_UART/U0_TX/U0_FSM/U3 Q )
   ( U0_UART/U0_TX/U0_MUX/U3 INP )
   ( U0_UART/U0_TX/U0_MUX/U7 IN2 )
   ( U0_UART/U0_TX/U0_MUX/U6 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/test_so_gOb23
   ( U0_UART/U0_TX/U0_SER/counter_reg\[2\] Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[3\] SI )
   ( U0_UART/U0_TX/U0_SER/U19 IN1 )
   ( U0_UART/U0_TX/U0_SER/U21 IN1 )
   ( U0_UART/U0_TX/U0_SER/U20 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/N23
   ( U0_UART/U0_TX/U0_SER/U24 QN )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[0\] D )
   ( U0_UART/U0_TX/U0_SER/U20 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/N24
   ( U0_UART/U0_TX/U0_SER/U23 QN )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[1\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/N25
   ( U0_UART/U0_TX/U0_SER/U20 Q )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[2\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n1
   ( U0_UART/U0_TX/U0_SER/counter_reg\[1\] QN )
   ( U0_UART/U0_TX/U0_SER/U3 IN1 )
   ( U0_UART/U0_TX/U0_SER/U21 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n2
   ( U0_UART/U0_TX/U0_SER/counter_reg\[0\] QN )
   ( U0_UART/U0_TX/U0_SER/U19 IN2 )
   ( U0_UART/U0_TX/U0_SER/U3 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n5
   ( U0_UART/U0_TX/U0_SER/U4 QN )
   ( U0_UART/U0_TX/U0_SER/U12 IN4 )
   ( U0_UART/U0_TX/U0_SER/U13 IN2 )
   ( U0_UART/U0_TX/U0_SER/U15 IN2 )
   ( U0_UART/U0_TX/U0_SER/U17 IN2 )
   ( U0_UART/U0_TX/U0_SER/U18 IN2 )
   ( U0_UART/U0_TX/U0_SER/U10 IN2 )
   ( U0_UART/U0_TX/U0_SER/U6 IN2 )
   ( U0_UART/U0_TX/U0_SER/U16 IN2 )
   ( U0_UART/U0_TX/U0_SER/U14 IN2 )
   ( U0_UART/U0_TX/U0_SER/U11 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n6
   ( U0_UART/U0_TX/U0_SER/U10 QN )
   ( U0_UART/U0_TX/U0_SER/U18 IN4 )
   ( U0_UART/U0_TX/U0_SER/U17 IN4 )
   ( U0_UART/U0_TX/U0_SER/U16 IN4 )
   ( U0_UART/U0_TX/U0_SER/U15 IN4 )
   ( U0_UART/U0_TX/U0_SER/U14 IN4 )
   ( U0_UART/U0_TX/U0_SER/U13 IN4 )
   ( U0_UART/U0_TX/U0_SER/U11 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n7
   ( U0_UART/U0_TX/U0_SER/U6 QN )
   ( U0_UART/U0_TX/U0_SER/U18 IN5 )
   ( U0_UART/U0_TX/U0_SER/U17 IN6 )
   ( U0_UART/U0_TX/U0_SER/U16 IN6 )
   ( U0_UART/U0_TX/U0_SER/U15 IN6 )
   ( U0_UART/U0_TX/U0_SER/U14 IN6 )
   ( U0_UART/U0_TX/U0_SER/U13 IN6 )
   ( U0_UART/U0_TX/U0_SER/U12 IN2 )
   ( U0_UART/U0_TX/U0_SER/U11 IN6 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n8
   ( U0_UART/U0_TX/U0_SER/U21 Q )
   ( U0_UART/U0_TX/U0_SER/U20 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n9
   ( U0_UART/U0_TX/U0_SER/U19 QN )
   ( U0_UART/U0_TX/U0_SER/U21 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n10
   ( U0_UART/U0_TX/U0_SER/U22 Q )
   ( U0_UART/U0_TX/U0_SER/U23 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n11
   ( U0_UART/U0_TX/U0_SER/U11 Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[0\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n12
   ( U0_UART/U0_TX/U0_SER/U12 Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[7\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n13
   ( U0_UART/U0_TX/U0_SER/U13 Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[6\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n14
   ( U0_UART/U0_TX/U0_SER/U14 Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[5\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n15
   ( U0_UART/U0_TX/U0_SER/U15 Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[4\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n16
   ( U0_UART/U0_TX/U0_SER/U16 Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[3\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n17
   ( U0_UART/U0_TX/U0_SER/U17 Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[2\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n18
   ( U0_UART/U0_TX/U0_SER/U18 Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[1\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n3
   ( U0_UART/U0_TX/U0_SER/counter_reg\[2\] QN )
   ( U0_UART/U0_TX/U0_SER/U3 IN3 )
   + USE SIGNAL ;
 - PLACE_HFSNET_54
   ( PLACE_HFSBUF_908_100 Z )
   ( U0_PULSE_GEN/SYNC_REG_reg RSTB )
   ( U0_UART/U0_TX/U0_MUX/TX_OUT_reg SETB )
   ( U0_UART/U0_TX/U0_FSM/busy_reg RSTB )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[2\] RSTB )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[3\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[2\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[1\] RSTB )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[0\] RSTB )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/n20
   ( U0_UART/U0_TX/U0_SER/U7 ZN )
   ( U0_UART/U0_TX/U0_SER/U24 IN1 )
   ( U0_UART/U0_TX/U0_SER/U23 IN2 )
   ( U0_UART/U0_TX/U0_SER/U10 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid[6]
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[6\] Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[1\] SI )
   ( U0_UART/U0_TX/U0_SER/U14 IN3 )
   ( U0_UART/U0_TX/U0_SER/U13 IN5 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid[4]
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[4\] Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[5\] SI )
   ( U0_UART/U0_TX/U0_SER/U16 IN3 )
   ( U0_UART/U0_TX/U0_SER/U15 IN5 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid[3]
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[3\] Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[2\] SI )
   ( U0_UART/U0_TX/U0_SER/U17 IN3 )
   ( U0_UART/U0_TX/U0_SER/U16 IN5 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid[2]
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[2\] Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[4\] SI )
   ( U0_UART/U0_TX/U0_SER/U18 IN3 )
   ( U0_UART/U0_TX/U0_SER/U17 IN5 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/P_DATA_Valid[1]
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[1\] Q )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[0\] SI )
   ( U0_UART/U0_TX/U0_SER/U18 IN6 )
   ( U0_UART/U0_TX/U0_SER/U11 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/counter[0]
   ( U0_UART/U0_TX/U0_SER/counter_reg\[0\] Q )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[1\] SI )
   ( U0_UART/U0_TX/U0_SER/U24 IN2 )
   ( U0_UART/U0_TX/U0_SER/U22 IN1 )
   + USE SIGNAL ;
 - PLACE_HFSNET_53
   ( U5_MUX2x1/U2 Q )
   ( U0_REG_FILE/PLACE_HFSBUF_795_65 INP )
   ( PLACE_HFSBUF_5147_98 INP )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/busy_c
   ( U0_UART/U0_TX/U0_FSM/U4 QN )
   ( U0_UART/U0_TX/U0_FSM/busy_reg D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n3
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[2\] QN )
   ( U0_UART/U0_TX/U0_FSM/U21 IN2 )
   ( U0_UART/U0_TX/U0_FSM/U20 IN2 )
   ( U0_UART/U0_TX/U0_FSM/U19 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n4
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[1\] QN )
   ( U0_UART/U0_TX/U0_FSM/U3 IN4 )
   ( U0_UART/U0_TX/U0_FSM/U21 IN1 )
   ( U0_UART/U0_TX/U0_FSM/U15 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n5
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[0\] QN )
   ( U0_UART/U0_TX/U0_FSM/U3 IN3 )
   ( U0_UART/U0_TX/U0_FSM/U20 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n7
   ( U0_UART/U0_TX/U0_FSM/U19 QN )
   ( U0_UART/U0_TX/U0_FSM/U9 IN1 )
   ( U0_UART/U0_TX/U0_FSM/U5 IN2 )
   ( U0_UART/U0_TX/U0_FSM/U4 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n8
   ( U0_UART/U0_TX/U0_FSM/U13 QN )
   ( U0_UART/U0_TX/U0_FSM/U9 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n9
   ( U0_UART/U0_TX/U0_FSM/U20 QN )
   ( U0_UART/U0_TX/U0_FSM/U10 INP )
   ( U0_UART/U0_TX/U0_FSM/U5 IN1 )
   ( U0_UART/U0_TX/U0_FSM/U4 IN2 )
   ( U0_UART/U0_TX/U0_FSM/U14 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n10
   ( U0_UART/U0_TX/U0_FSM/U21 QN )
   ( U0_UART/U0_TX/U0_FSM/U8 IN1 )
   ( U0_UART/U0_TX/U0_FSM/U4 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n11
   ( U0_UART/U0_TX/U0_FSM/U14 Q )
   ( U0_UART/U0_TX/U0_FSM/U8 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n12
   ( U0_UART/U0_TX/U0_FSM/U16 QN )
   ( U0_UART/U0_TX/U0_FSM/U11 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n13
   ( U0_UART/U0_TX/U0_FSM/U15 QN )
   ( U0_UART/U0_TX/U0_FSM/U11 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n14
   ( U0_UART/U0_TX/U0_FSM/U7 QN )
   ( U0_UART/U0_TX/U0_FSM/U17 IN2 )
   ( U0_UART/U0_TX/U0_FSM/U15 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/n1
   ( U0_UART/U0_TX/U0_FSM/U10 ZN )
   ( U0_UART/U0_TX/U0_FSM/U13 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_138
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_102_211 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U9 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U152 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U141 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U136 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U131 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U4 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U126 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U148 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/cs[1]
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[1\] Q )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[0\] SI )
   ( U0_UART/U0_TX/U0_FSM/U3 IN1 )
   ( U0_UART/U0_TX/U0_FSM/U20 IN3 )
   ( U0_UART/U0_TX/U0_FSM/U19 IN1 )
   ( U0_UART/U0_TX/U0_FSM/U17 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/ns[2]
   ( U0_UART/U0_TX/U0_FSM/U9 QN )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[2\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/ns[1]
   ( U0_UART/U0_TX/U0_FSM/U8 QN )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[1\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_FSM/ns[0]
   ( U0_UART/U0_TX/U0_FSM/U11 QN )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[0\] D )
   + USE SIGNAL ;
 - PLACE_HFSNET_91
   ( PLACE_HFSBUF_5393_148 Z )
   ( U0_REG_FILE/regfile_reg\[12\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[12\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[12\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[12\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[12\]\[5\] SE )
   ( U0_SYS_CTRL/stored_addr_reg\[1\] SE )
   ( U0_SYS_CTRL/stored_addr_reg\[3\] SE )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/par_bit_comb
   ( U0_UART/U0_TX/U0_PARITY_CALC/U3 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n1
   ( U0_UART/U0_TX/U0_PARITY_CALC/U6 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U3 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n2
   ( U0_UART/U0_TX/U0_PARITY_CALC/U4 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U3 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n3
   ( U0_UART/U0_TX/U0_PARITY_CALC/U5 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U4 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n4
   ( U0_UART/U0_TX/U0_PARITY_CALC/U7 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U6 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n14
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[0\] QN )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U7 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n15
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[1\] QN )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U7 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n16
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[2\] QN )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U6 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n17
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[3\] QN )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U6 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n18
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[4\] QN )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U5 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n19
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[5\] QN )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U5 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n20
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[6\] QN )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U4 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n21
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[7\] QN )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U4 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n22
   ( U0_UART/U0_TX/U0_PARITY_CALC/U8 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[0\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n23
   ( U0_UART/U0_TX/U0_PARITY_CALC/U10 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[1\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n24
   ( U0_UART/U0_TX/U0_PARITY_CALC/U12 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[2\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n25
   ( U0_UART/U0_TX/U0_PARITY_CALC/U14 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[3\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n26
   ( U0_UART/U0_TX/U0_PARITY_CALC/U16 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[4\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n27
   ( U0_UART/U0_TX/U0_PARITY_CALC/U18 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[5\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n28
   ( U0_UART/U0_TX/U0_PARITY_CALC/U20 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[6\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n29
   ( U0_UART/U0_TX/U0_PARITY_CALC/U22 Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[7\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/PLACE_HFSNET_54
   ( U0_UART/U0_TX/PLACE_HFSBUF_982_101 Z )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[1\] RSTB )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[0\] RSTB )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[0\] RSTB )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[3\] RSTB )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[2\] RSTB )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[1\] RSTB )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[0\] RSTB )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n8
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[5\] Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg SI )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U18 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n9
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[4\] Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[5\] SI )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U16 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n10
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[3\] Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[1\] SI )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U14 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n11
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[2\] Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[3\] SI )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U12 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n12
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[1\] Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[4\] SI )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U10 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/n13
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[0\] Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[2\] SI )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U8 IN4 )
   + USE SIGNAL ;
 - optlc_net_1383
   ( PLACE_optlc_1712 ZN )
   ( SpareCell_0_8 INP )
   ( SpareCell_6 IN2 )
   ( SpareCell_6 IN1 )
   + USE SIGNAL ;
 - optlc_net_1384
   ( PLACE_optlc_1714 ZN )
   ( SpareCell_9 IN2 )
   ( SpareCell_9 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_MUX/N13
   ( U0_UART/U0_TX/U0_MUX/U5 Q )
   ( U0_UART/U0_TX/U0_MUX/TX_OUT_reg D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_MUX/n3
   ( U0_UART/U0_TX/U0_MUX/U7 Q )
   ( U0_UART/U0_TX/U0_MUX/U5 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_MUX/n4
   ( U0_UART/U0_TX/U0_MUX/U6 Q )
   ( U0_UART/U0_TX/U0_MUX/U5 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_MUX/n1
   ( U0_UART/U0_TX/U0_MUX/U3 ZN )
   ( U0_UART/U0_TX/U0_MUX/U7 IN4 )
   ( U0_UART/U0_TX/U0_MUX/U6 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_MUX/n2
   ( U0_UART/U0_TX/U0_MUX/U4 ZN )
   ( U0_UART/U0_TX/U0_MUX/U5 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/test_so_gOb1
   ( U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg Q )
   ( U0_UART/U0_RX/strt_chk_inst/U2 IN3 )
   ( U0_UART/U0_RX/samp_inst/sampled_bit_reg SI )
   ( U0_UART/U0_RX/fsm_inst/U35 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U28 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/PLACE_HFSNET_55
   ( U0_UART/U0_TX/PLACE_HFSBUF_1046_102 Z )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[2\] RSTB )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[0\] RSTB )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[7\] RSTB )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[6\] RSTB )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[5\] RSTB )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[4\] RSTB )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[2\] RSTB )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_148
   ( U0_ALU/PLACE_HFSINV_249_223 ZN )
   ( U0_ALU/U124 IN1 )
   ( U0_ALU/U111 IN1 )
   ( U0_ALU/U233 IN4 )
   ( U0_ALU/U80 IN6 )
   ( U0_ALU/U231 IN4 )
   ( U0_ALU/U86 IN6 )
   ( U0_ALU/U46 IN4 )
   ( U0_ALU/U74 IN6 )
   ( U0_ALU/U68 IN6 )
   ( U0_ALU/U202 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PAR_ERR
   ( U0_UART/U0_RX/par_chk_inst/par_err_reg Q )
   ( U0_UART/U0_RX/par_chk_inst/U2 IN1 )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[2\] SI )
   ( U0_UART/U0_RX/fsm_inst/U26 INP )
   ( U0_UART/U0_RX/fsm_inst/U19 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/STP_ERR
   ( U0_UART/U0_RX/stp_chk_inst/stp_err_reg Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[7\] SI )
   ( U0_UART/U0_RX/fsm_inst/U50 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/dftopt41
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[6\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U152 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U37 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[0\] SI )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PAR_CHK_EN
   ( U0_UART/U0_RX/fsm_inst/U24 QN )
   ( U0_UART/U0_RX/par_chk_inst/U9 INP )
   ( U0_UART/U0_RX/par_chk_inst/U2 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/STRT_CHK_EN
   ( U0_UART/U0_RX/fsm_inst/U41 QN )
   ( U0_UART/U0_RX/strt_chk_inst/U3 INP )
   ( U0_UART/U0_RX/strt_chk_inst/U2 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/STP_CHK_EN
   ( U0_UART/U0_RX/fsm_inst/U40 QN )
   ( U0_UART/U0_RX/stp_chk_inst/U3 INP )
   ( U0_UART/U0_RX/stp_chk_inst/U2 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/DESER_EN
   ( U0_UART/U0_RX/fsm_inst/U37 QN )
   ( U0_UART/U0_RX/deser_inst/PLACE_HFSINV_346_124 INP )
   ( U0_UART/U0_RX/deser_inst/U15 IN2 )
   ( U0_UART/U0_RX/deser_inst/U2 S )
   ( U0_UART/U0_RX/deser_inst/U3 S )
   ( U0_UART/U0_RX/deser_inst/U4 S )
   ( U0_UART/U0_RX/deser_inst/U5 S )
   ( U0_UART/U0_RX/deser_inst/U13 IN1 )
   ( U0_UART/U0_RX/deser_inst/U11 IN1 )
   ( U0_UART/U0_RX/deser_inst/U9 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/SAMPLED_BIT
   ( U0_UART/U0_RX/samp_inst/sampled_bit_reg Q )
   ( U0_UART/U0_RX/samp_inst/U47 IN1 )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[1\] SI )
   ( U0_UART/U0_RX/stp_chk_inst/U2 IN1 )
   ( U0_UART/U0_RX/strt_chk_inst/U2 IN1 )
   ( U0_UART/U0_RX/par_chk_inst/U6 IN1 )
   ( U0_UART/U0_RX/deser_inst/U15 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_PARITY_CALC/PLACE_HFSNET_55
   ( U0_UART/U0_TX/U0_PARITY_CALC/PLACE_HFSBUF_1085_103 Z )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[6\] RSTB )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[3\] RSTB )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[4\] RSTB )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[5\] RSTB )
   ( U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg RSTB )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[7\] RSTB )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[1\] RSTB )
   + USE SIGNAL ;
 - U0_UART/U0_RX/BIT_CNT[3]
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[3\] Q )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[0\] SI )
   ( U0_UART/U0_RX/counter_inst/U5 IN3 )
   ( U0_UART/U0_RX/counter_inst/U19 IN1 )
   ( U0_UART/U0_RX/counter_inst/U15 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U12 INP )
   ( U0_UART/U0_RX/fsm_inst/U28 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/BIT_CNT[2]
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[2\] Q )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[3\] SI )
   ( U0_UART/U0_RX/counter_inst/U33 IN2 )
   ( U0_UART/U0_RX/counter_inst/U19 IN3 )
   ( U0_UART/U0_RX/counter_inst/U17 IN2 )
   ( U0_UART/U0_RX/counter_inst/U16 IN3 )
   ( U0_UART/U0_RX/counter_inst/U14 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U17 INP )
   ( U0_UART/U0_RX/fsm_inst/U33 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/BIT_CNT[1]
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[1\] Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[2\] SI )
   ( U0_UART/U0_RX/counter_inst/U34 IN1 )
   ( U0_UART/U0_RX/counter_inst/U5 IN1 )
   ( U0_UART/U0_RX/counter_inst/U20 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U10 INP )
   + USE SIGNAL ;
 - U0_UART/U0_RX/BIT_CNT[0]
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[0\] Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[3\] SI )
   ( U0_UART/U0_RX/counter_inst/U44 IN1 )
   ( U0_UART/U0_RX/counter_inst/U23 IN4 )
   ( U0_UART/U0_RX/counter_inst/U21 IN3 )
   ( U0_UART/U0_RX/counter_inst/U16 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U36 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U33 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/EDGE_CNT[4]
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[4\] Q )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[1\] SI )
   ( U0_UART/U0_RX/counter_inst/U49 IN2 )
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_4 A0 )
   ( U0_UART/U0_RX/samp_inst/U31 IN2 )
   ( U0_UART/U0_RX/samp_inst/U13 IN2 )
   ( U0_UART/U0_RX/samp_inst/U11 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U47 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/EDGE_CNT[3]
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[3\] Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[1\] SI )
   ( U0_UART/U0_RX/counter_inst/U51 IN2 )
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_3 A0 )
   ( U0_UART/U0_RX/samp_inst/U39 IN2 )
   ( U0_UART/U0_RX/samp_inst/U24 IN2 )
   ( U0_UART/U0_RX/samp_inst/U6 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U15 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/EDGE_CNT[2]
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[2\] Q )
   ( U0_UART/U0_RX/counter_inst/U50 IN2 )
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_2 A0 )
   ( U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg SI )
   ( U0_UART/U0_RX/samp_inst/U38 IN2 )
   ( U0_UART/U0_RX/samp_inst/U30 IN2 )
   ( U0_UART/U0_RX/samp_inst/U23 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U49 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/EDGE_CNT[1]
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[1\] Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[4\] SI )
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_1 A0 )
   ( U0_UART/U0_RX/samp_inst/U18 INP )
   ( U0_UART/U0_RX/samp_inst/U26 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U51 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U3 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/_gOb27_EDGE_CNT\[0\]
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[0\] Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[5\] SI )
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_1 B0 )
   ( U0_UART/U0_RX/samp_inst/U20 INP )
   ( U0_UART/U0_RX/samp_inst/U10 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U4 INP )
   + USE SIGNAL ;
 - dftopt55
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U19 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U11 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_295_251 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_710_250 INP )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[2\] SI )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_155
   ( U0_ALU/PLACE_HFSINV_1252_233 ZN )
   ( U0_ALU/U173 IN5 )
   ( U0_ALU/U20 IN1 )
   ( U0_ALU/U60 IN5 )
   ( U0_ALU/U57 IN1 )
   ( U0_ALU/PLACE_HFSBUF_309_230 INP )
   ( U0_ALU/U74 IN3 )
   ( U0_ALU/U78 IN5 )
   ( U0_ALU/U38 IN3 )
   ( U0_ALU/U72 IN5 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/PLACE_HFSNET_56
   ( U0_UART/U0_RX/counter_inst/PLACE_HFSBUF_382_105 Z )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[0\] RSTB )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[4\] RSTB )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[5\] RSTB )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[0\] RSTB )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[1\] RSTB )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[3\] RSTB )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[2\] RSTB )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[1\] RSTB )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[2\] RSTB )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n9
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[2\] QN )
   ( U0_UART/U0_RX/fsm_inst/U22 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U16 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U29 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n10
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[1\] QN )
   ( U0_UART/U0_RX/fsm_inst/U39 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U31 IN4 )
   ( U0_UART/U0_RX/fsm_inst/U29 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n11
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[0\] QN )
   ( U0_UART/U0_RX/fsm_inst/U48 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U19 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U39 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U34 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U32 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U30 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U24 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n19
   ( U0_UART/U0_RX/fsm_inst/U29 QN )
   ( U0_UART/U0_RX/fsm_inst/U41 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U28 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n20
   ( U0_UART/U0_RX/fsm_inst/U39 QN )
   ( U0_UART/U0_RX/fsm_inst/U50 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U40 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U38 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n21
   ( U0_UART/U0_RX/fsm_inst/U22 QN )
   ( U0_UART/U0_RX/fsm_inst/U18 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U38 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U37 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U27 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U24 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n24
   ( U0_UART/U0_RX/fsm_inst/U33 Q )
   ( U0_UART/U0_RX/fsm_inst/U25 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U19 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n25
   ( U0_UART/U0_RX/fsm_inst/U30 Q )
   ( U0_UART/U0_RX/fsm_inst/U27 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n26
   ( U0_UART/U0_RX/fsm_inst/U28 Q )
   ( U0_UART/U0_RX/fsm_inst/U27 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n27
   ( U0_UART/U0_RX/fsm_inst/U36 QN )
   ( U0_UART/U0_RX/fsm_inst/U23 INP )
   ( U0_UART/U0_RX/fsm_inst/U14 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U28 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n28
   ( U0_UART/U0_RX/fsm_inst/U42 QN )
   ( U0_UART/U0_RX/fsm_inst/U30 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n29
   ( U0_UART/U0_RX/fsm_inst/U25 QN )
   ( U0_UART/U0_RX/fsm_inst/U48 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U30 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n30
   ( U0_UART/U0_RX/fsm_inst/U14 QN )
   ( U0_UART/U0_RX/fsm_inst/U21 INP )
   ( U0_UART/U0_RX/fsm_inst/U32 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n31
   ( U0_UART/U0_RX/fsm_inst/U31 Q )
   ( U0_UART/U0_RX/fsm_inst/U44 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n32
   ( U0_UART/U0_RX/fsm_inst/U34 Q )
   ( U0_UART/U0_RX/fsm_inst/U31 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n33
   ( U0_UART/U0_RX/fsm_inst/U48 Q )
   ( U0_UART/U0_RX/fsm_inst/U31 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n34
   ( U0_UART/U0_RX/fsm_inst/U32 QN )
   ( U0_UART/U0_RX/fsm_inst/U48 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n35
   ( U0_UART/U0_RX/fsm_inst/U35 Q )
   ( U0_UART/U0_RX/fsm_inst/U34 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n36
   ( U0_UART/U0_RX/fsm_inst/U16 QN )
   ( U0_UART/U0_RX/fsm_inst/U38 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/add_34\/carry\[3\]
   ( U0_UART/U0_RX/fsm_inst/U43 Q )
   ( U0_UART/U0_RX/fsm_inst/U6 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U5 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n2
   ( U0_UART/U0_RX/fsm_inst/U11 Q )
   ( U0_UART/U0_RX/fsm_inst/U41 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U40 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U37 IN3 )
   ( U0_UART/U0_RX/fsm_inst/U24 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n3
   ( U0_UART/U0_RX/fsm_inst/U6 QN )
   ( U0_UART/U0_RX/fsm_inst/U13 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n4
   ( U0_UART/U0_RX/fsm_inst/U5 Q )
   ( U0_UART/U0_RX/fsm_inst/U15 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n5
   ( U0_UART/U0_RX/fsm_inst/U19 Q )
   ( U0_UART/U0_RX/fsm_inst/U18 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n6
   ( U0_UART/U0_RX/fsm_inst/U20 Q )
   ( U0_UART/U0_RX/fsm_inst/U18 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n8
   ( U0_UART/U0_RX/fsm_inst/U15 Q )
   ( U0_UART/U0_RX/fsm_inst/U9 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n12
   ( U0_UART/U0_RX/fsm_inst/U47 Q )
   ( U0_UART/U0_RX/fsm_inst/U9 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n13
   ( U0_UART/U0_RX/fsm_inst/U8 QN )
   ( U0_UART/U0_RX/fsm_inst/U51 IN4 )
   ( U0_UART/U0_RX/fsm_inst/U51 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n15
   ( U0_UART/U0_RX/fsm_inst/U3 QN )
   ( U0_UART/U0_RX/fsm_inst/U11 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n16
   ( U0_UART/U0_RX/fsm_inst/U51 Q )
   ( U0_UART/U0_RX/fsm_inst/U11 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n17
   ( U0_UART/U0_RX/fsm_inst/U49 Q )
   ( U0_UART/U0_RX/fsm_inst/U11 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n18
   ( U0_UART/U0_RX/fsm_inst/U9 QN )
   ( U0_UART/U0_RX/fsm_inst/U11 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n22
   ( U0_UART/U0_RX/fsm_inst/U4 ZN )
   ( U0_UART/U0_RX/fsm_inst/U8 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U7 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n23
   ( U0_UART/U0_RX/fsm_inst/U26 ZN )
   ( U0_UART/U0_RX/fsm_inst/U25 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n37
   ( U0_UART/U0_RX/fsm_inst/U23 ZN )
   ( U0_UART/U0_RX/fsm_inst/U35 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n38
   ( U0_UART/U0_RX/fsm_inst/U21 ZN )
   ( U0_UART/U0_RX/fsm_inst/U42 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U20 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n39
   ( U0_UART/U0_RX/fsm_inst/U10 ZN )
   ( U0_UART/U0_RX/fsm_inst/U36 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U33 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n40
   ( U0_UART/U0_RX/fsm_inst/U17 ZN )
   ( U0_UART/U0_RX/fsm_inst/U36 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n41
   ( U0_UART/U0_RX/fsm_inst/U12 ZN )
   ( U0_UART/U0_RX/fsm_inst/U14 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U35 IN2 )
   ( U0_UART/U0_RX/fsm_inst/U33 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/n42
   ( U0_UART/U0_RX/fsm_inst/U7 QN )
   ( U0_UART/U0_RX/fsm_inst/U3 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/half_edges_plus1[4]
   ( U0_UART/U0_RX/fsm_inst/U13 Q )
   ( U0_UART/U0_RX/fsm_inst/U47 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/half_edges_plus1[2]
   ( U0_UART/U0_RX/fsm_inst/U46 Q )
   ( U0_UART/U0_RX/fsm_inst/U49 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PLACE_HFSNET_56
   ( U0_UART/U0_RX/PLACE_HFSBUF_456_106 Z )
   ( U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg RSTB )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[0\] RSTB )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[1\] RSTB )
   ( U0_UART/U0_RX/samp_inst/sampled_bit_reg RSTB )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[0\] RSTB )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[1\] RSTB )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[2\] RSTB )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/ns[2]
   ( U0_UART/U0_RX/fsm_inst/U18 QN )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[2\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/ns[1]
   ( U0_UART/U0_RX/fsm_inst/U27 QN )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[1\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/fsm_inst/ns[0]
   ( U0_UART/U0_RX/fsm_inst/U44 QN )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[0\] D )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_149
   ( U0_ALU/PLACE_HFSBUF_115_224 Z )
   ( U0_ALU/U83 IN5 )
   ( U0_ALU/U96 IN5 )
   ( U0_ALU/U89 IN5 )
   ( U0_ALU/U46 IN2 )
   ( U0_ALU/U80 IN2 )
   ( U0_ALU/U92 IN2 )
   ( U0_ALU/U87 IN4 )
   ( U0_ALU/U116 IN5 )
   ( U0_ALU/U15 IN5 )
   ( U0_ALU/U74 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N9
   ( U0_UART/U0_RX/counter_inst/U12 ZN )
   ( U0_UART/U0_RX/counter_inst/U4 IN3 )
   ( U0_UART/U0_RX/counter_inst/U3 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N10
   ( U0_UART/U0_RX/counter_inst/U37 Q )
   ( U0_UART/U0_RX/counter_inst/U4 IN1 )
   ( U0_UART/U0_RX/counter_inst/U3 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N11
   ( U0_UART/U0_RX/counter_inst/U39 Q )
   ( U0_UART/U0_RX/counter_inst/U50 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N12
   ( U0_UART/U0_RX/counter_inst/U41 Q )
   ( U0_UART/U0_RX/counter_inst/U51 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N13
   ( U0_UART/U0_RX/counter_inst/U43 Q )
   ( U0_UART/U0_RX/counter_inst/U49 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N14
   ( U0_UART/U0_RX/counter_inst/U45 Q )
   ( U0_UART/U0_RX/counter_inst/U47 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N15
   ( U0_UART/U0_RX/counter_inst/U32 QN )
   ( U0_UART/U0_RX/counter_inst/U48 IN3 )
   ( U0_UART/U0_RX/counter_inst/U45 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N16
   ( U0_UART/U0_RX/counter_inst/U52 QN )
   ( U0_UART/U0_RX/counter_inst/U34 IN2 )
   ( U0_UART/U0_RX/counter_inst/U6 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N31
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_1 SO )
   ( U0_UART/U0_RX/counter_inst/U29 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N32
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_2 SO )
   ( U0_UART/U0_RX/counter_inst/U28 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N33
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_3 SO )
   ( U0_UART/U0_RX/counter_inst/U27 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N34
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_4 SO )
   ( U0_UART/U0_RX/counter_inst/U26 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N35
   ( U0_UART/U0_RX/counter_inst/U46 Q )
   ( U0_UART/U0_RX/counter_inst/U25 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N47
   ( U0_UART/U0_RX/counter_inst/U30 Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[0\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N48
   ( U0_UART/U0_RX/counter_inst/U29 Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[1\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N49
   ( U0_UART/U0_RX/counter_inst/U28 Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[2\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N50
   ( U0_UART/U0_RX/counter_inst/U27 Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[3\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N51
   ( U0_UART/U0_RX/counter_inst/U26 Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[4\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/N52
   ( U0_UART/U0_RX/counter_inst/U25 Q )
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[5\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n6
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[3\] QN )
   ( U0_UART/U0_RX/counter_inst/U14 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n7
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[1\] QN )
   ( U0_UART/U0_RX/counter_inst/U44 IN2 )
   ( U0_UART/U0_RX/counter_inst/U21 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n8
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[0\] QN )
   ( U0_UART/U0_RX/counter_inst/U40 IN2 )
   ( U0_UART/U0_RX/counter_inst/U22 IN1 )
   ( U0_UART/U0_RX/counter_inst/U18 IN1 )
   ( U0_UART/U0_RX/counter_inst/U16 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n10
   ( U0_UART/U0_RX/counter_inst/U15 QN )
   ( U0_UART/U0_RX/counter_inst/U38 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n11
   ( U0_UART/U0_RX/counter_inst/U14 QN )
   ( U0_UART/U0_RX/counter_inst/U38 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n12
   ( U0_UART/U0_RX/counter_inst/U18 QN )
   ( U0_UART/U0_RX/counter_inst/U17 IN4 )
   ( U0_UART/U0_RX/counter_inst/U14 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n13
   ( U0_UART/U0_RX/counter_inst/U16 Q )
   ( U0_UART/U0_RX/counter_inst/U15 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n14
   ( U0_UART/U0_RX/counter_inst/U33 QN )
   ( U0_UART/U0_RX/counter_inst/U16 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n15
   ( U0_UART/U0_RX/counter_inst/U34 QN )
   ( U0_UART/U0_RX/counter_inst/U40 IN1 )
   ( U0_UART/U0_RX/counter_inst/U18 IN2 )
   ( U0_UART/U0_RX/counter_inst/U16 IN5 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n16
   ( U0_UART/U0_RX/counter_inst/U40 Q )
   ( U0_UART/U0_RX/counter_inst/U17 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n17
   ( U0_UART/U0_RX/counter_inst/U19 QN )
   ( U0_UART/U0_RX/counter_inst/U17 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n18
   ( U0_UART/U0_RX/counter_inst/U6 QN )
   ( U0_UART/U0_RX/counter_inst/PLACE_HFSINV_87_207 INP )
   ( U0_UART/U0_RX/counter_inst/U30 IN2 )
   ( U0_UART/U0_RX/counter_inst/U29 IN2 )
   ( U0_UART/U0_RX/counter_inst/U28 IN2 )
   ( U0_UART/U0_RX/counter_inst/U27 IN2 )
   ( U0_UART/U0_RX/counter_inst/U26 IN2 )
   ( U0_UART/U0_RX/counter_inst/U25 IN2 )
   ( U0_UART/U0_RX/counter_inst/U23 IN2 )
   ( U0_UART/U0_RX/counter_inst/U20 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n19
   ( U0_UART/U0_RX/counter_inst/U42 QN )
   ( U0_UART/U0_RX/counter_inst/U20 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n20
   ( U0_UART/U0_RX/counter_inst/U5 Q )
   ( U0_UART/U0_RX/counter_inst/U42 IN1 )
   ( U0_UART/U0_RX/counter_inst/U23 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n21
   ( U0_UART/U0_RX/counter_inst/U44 Q )
   ( U0_UART/U0_RX/counter_inst/U42 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n22
   ( U0_UART/U0_RX/counter_inst/U21 QN )
   ( U0_UART/U0_RX/counter_inst/U44 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n23
   ( U0_UART/U0_RX/counter_inst/U23 Q )
   ( U0_UART/U0_RX/counter_inst/U22 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n24
   ( U0_UART/U0_RX/counter_inst/U38 QN )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[3\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n25
   ( U0_UART/U0_RX/counter_inst/U17 Q )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[2\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n26
   ( U0_UART/U0_RX/counter_inst/U20 Q )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[1\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n27
   ( U0_UART/U0_RX/counter_inst/U22 QN )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[0\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/add_24\/carry\[5\]
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_4 C1 )
   ( U0_UART/U0_RX/counter_inst/U46 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/add_24\/carry\[4\]
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_3 C1 )
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_4 B0 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/add_24\/carry\[3\]
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_2 C1 )
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_3 B0 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/add_24\/carry\[2\]
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_1 C1 )
   ( U0_UART/U0_RX/counter_inst/add_24\/U1_1_2 B0 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n1
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[2\] QN )
   ( U0_UART/U0_RX/counter_inst/U5 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n2
   ( U0_UART/U0_RX/counter_inst/U7 QN )
   ( U0_UART/U0_RX/counter_inst/U24 INP )
   ( U0_UART/U0_RX/counter_inst/U37 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n3
   ( U0_UART/U0_RX/counter_inst/U31 QN )
   ( U0_UART/U0_RX/counter_inst/U8 INP )
   ( U0_UART/U0_RX/counter_inst/U39 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n4
   ( U0_UART/U0_RX/counter_inst/U9 QN )
   ( U0_UART/U0_RX/counter_inst/U10 INP )
   ( U0_UART/U0_RX/counter_inst/U41 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n5
   ( U0_UART/U0_RX/counter_inst/U11 QN )
   ( U0_UART/U0_RX/counter_inst/U13 INP )
   ( U0_UART/U0_RX/counter_inst/U43 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n9
   ( U0_UART/U0_RX/counter_inst/U24 ZN )
   ( U0_UART/U0_RX/counter_inst/U31 IN1 )
   ( U0_UART/U0_RX/counter_inst/U39 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n28
   ( U0_UART/U0_RX/counter_inst/U8 ZN )
   ( U0_UART/U0_RX/counter_inst/U9 IN1 )
   ( U0_UART/U0_RX/counter_inst/U41 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n29
   ( U0_UART/U0_RX/counter_inst/U10 ZN )
   ( U0_UART/U0_RX/counter_inst/U11 IN1 )
   ( U0_UART/U0_RX/counter_inst/U43 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n30
   ( U0_UART/U0_RX/counter_inst/U13 ZN )
   ( U0_UART/U0_RX/counter_inst/U32 IN1 )
   ( U0_UART/U0_RX/counter_inst/U45 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n31
   ( U0_UART/U0_RX/counter_inst/U4 Q )
   ( U0_UART/U0_RX/counter_inst/U48 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n32
   ( U0_UART/U0_RX/counter_inst/U47 Q )
   ( U0_UART/U0_RX/counter_inst/U48 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n33
   ( U0_UART/U0_RX/counter_inst/U3 QN )
   ( U0_UART/U0_RX/counter_inst/U48 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n34
   ( U0_UART/U0_RX/counter_inst/U51 Q )
   ( U0_UART/U0_RX/counter_inst/U52 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n35
   ( U0_UART/U0_RX/counter_inst/U50 Q )
   ( U0_UART/U0_RX/counter_inst/U52 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n36
   ( U0_UART/U0_RX/counter_inst/U49 Q )
   ( U0_UART/U0_RX/counter_inst/U52 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n37
   ( U0_UART/U0_RX/counter_inst/U48 Q )
   ( U0_UART/U0_RX/counter_inst/U52 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n38
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[1\] QN )
   ( U0_UART/U0_RX/counter_inst/U4 IN2 )
   ( U0_UART/U0_RX/counter_inst/U3 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/counter_inst/n39
   ( U0_UART/U0_RX/counter_inst/edge_cnt_reg\[0\] QN )
   ( U0_UART/U0_RX/counter_inst/U4 IN4 )
   ( U0_UART/U0_RX/counter_inst/U3 IN3 )
   ( U0_UART/U0_RX/counter_inst/U30 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_149
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_236_225 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U51 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U77 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U115 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_92
   ( PLACE_HFSBUF_5460_149 Z )
   ( U0_SYS_CTRL/stored_addr_reg\[0\] SE )
   ( U0_SYS_CTRL/stored_addr_reg\[2\] SE )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[2\] SE )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[6\] SE )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[5\] SE )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[7\] SE )
   ( U0_UART/U0_RX/stp_chk_inst/stp_err_reg SE )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PLACE_HFSNET_57
   ( U0_UART/U0_RX/PLACE_HFSBUF_314_107 Z )
   ( U0_UART/U0_RX/par_chk_inst/par_err_reg RSTB )
   ( U0_UART/U0_RX/counter_inst/bit_cnt_reg\[3\] RSTB )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[3\] RSTB )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[1\] RSTB )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[0\] RSTB )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[2\] RSTB )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[4\] RSTB )
   + USE SIGNAL ;
 - U0_UART/U0_RX/PLACE_HFSNET_58
   ( U0_UART/U0_RX/PLACE_HFSBUF_260_108 Z )
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[2\] RSTB )
   ( U0_UART/U0_RX/stp_chk_inst/stp_err_reg RSTB )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[5\] RSTB )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[6\] RSTB )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[7\] RSTB )
   + USE SIGNAL ;
 - RX_CLK_DIV/PLACE_HFSNET_58
   ( RX_CLK_DIV/PLACE_HFSBUF_113_109 Z )
   ( RX_CLK_DIV/counter_reg\[4\] RSTB )
   ( RX_CLK_DIV/counter_reg\[6\] RSTB )
   ( RX_CLK_DIV/counter_reg\[5\] RSTB )
   ( RX_CLK_DIV/counter_reg\[1\] RSTB )
   ( RX_CLK_DIV/counter_reg\[0\] RSTB )
   ( RX_CLK_DIV/counter_reg\[2\] RSTB )
   ( RX_CLK_DIV/counter_reg\[3\] RSTB )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/test_so_gOb5
   ( U0_UART/U0_RX/samp_inst/samples_reg\[2\] Q )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[1\] SI )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n21
   ( U0_UART/U0_RX/samp_inst/U47 Q )
   ( U0_UART/U0_RX/samp_inst/sampled_bit_reg D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n22
   ( U0_UART/U0_RX/samp_inst/U36 Q )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[0\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n23
   ( U0_UART/U0_RX/samp_inst/U28 Q )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[1\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n24
   ( U0_UART/U0_RX/samp_inst/U21 Q )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[2\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/add_18\/carry\[4\]
   ( U0_UART/U0_RX/samp_inst/U4 C1 )
   ( U0_UART/U0_RX/samp_inst/U14 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/add_18\/carry\[3\]
   ( U0_UART/U0_RX/samp_inst/add_18\/U1_1_2 C1 )
   ( U0_UART/U0_RX/samp_inst/U4 B0 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/add_18\/carry\[2\]
   ( U0_UART/U0_RX/samp_inst/U15 C1 )
   ( U0_UART/U0_RX/samp_inst/add_18\/U1_1_2 B0 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n1
   ( U0_UART/U0_RX/samp_inst/samples_reg\[0\] Q )
   ( U0_UART/U0_RX/samp_inst/samples_reg\[2\] SI )
   ( U0_UART/U0_RX/samp_inst/U27 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n3
   ( U0_UART/U0_RX/samp_inst/U12 Q )
   ( U0_UART/U0_RX/samp_inst/U11 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n4
   ( U0_UART/U0_RX/samp_inst/U14 Q )
   ( U0_UART/U0_RX/samp_inst/U13 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n5
   ( U0_UART/U0_RX/samp_inst/U3 QN )
   ( U0_UART/U0_RX/samp_inst/U7 INP )
   ( U0_UART/U0_RX/samp_inst/U17 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n6
   ( U0_UART/U0_RX/samp_inst/U8 QN )
   ( U0_UART/U0_RX/samp_inst/U16 INP )
   ( U0_UART/U0_RX/samp_inst/U19 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n7
   ( U0_UART/U0_RX/samp_inst/U22 QN )
   ( U0_UART/U0_RX/samp_inst/U12 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n8
   ( U0_UART/U0_RX/samp_inst/U7 ZN )
   ( U0_UART/U0_RX/samp_inst/U8 IN1 )
   ( U0_UART/U0_RX/samp_inst/U19 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n9
   ( U0_UART/U0_RX/samp_inst/U16 ZN )
   ( U0_UART/U0_RX/samp_inst/U22 IN2 )
   ( U0_UART/U0_RX/samp_inst/U5 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n10
   ( U0_UART/U0_RX/samp_inst/U45 QN )
   ( U0_UART/U0_RX/samp_inst/U21 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n11
   ( U0_UART/U0_RX/samp_inst/U44 Q )
   ( U0_UART/U0_RX/samp_inst/U36 IN2 )
   ( U0_UART/U0_RX/samp_inst/U28 IN2 )
   ( U0_UART/U0_RX/samp_inst/U21 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n12
   ( U0_UART/U0_RX/samp_inst/U43 QN )
   ( U0_UART/U0_RX/samp_inst/U21 S )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n13
   ( U0_UART/U0_RX/samp_inst/U46 QN )
   ( U0_UART/U0_RX/samp_inst/U43 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n14
   ( U0_UART/U0_RX/samp_inst/U24 Q )
   ( U0_UART/U0_RX/samp_inst/U43 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n15
   ( U0_UART/U0_RX/samp_inst/U13 Q )
   ( U0_UART/U0_RX/samp_inst/U43 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n16
   ( U0_UART/U0_RX/samp_inst/U23 Q )
   ( U0_UART/U0_RX/samp_inst/U43 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n17
   ( U0_UART/U0_RX/samp_inst/U26 Q )
   ( U0_UART/U0_RX/samp_inst/U46 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n18
   ( U0_UART/U0_RX/samp_inst/U10 Q )
   ( U0_UART/U0_RX/samp_inst/U46 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/PLACE_HFSNET_157
   ( U0_UART/U0_TX/PLACE_HFSINV_874_236 ZN )
   ( U0_UART/U0_TX/U0_SER/U4 IN1 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U8 IN3 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U10 IN3 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U14 IN3 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U22 IN3 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U20 IN3 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U12 IN3 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U18 IN3 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U16 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n20
   ( U0_UART/U0_RX/samp_inst/U40 QN )
   ( U0_UART/U0_RX/samp_inst/U28 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n25
   ( U0_UART/U0_RX/samp_inst/U37 QN )
   ( U0_UART/U0_RX/samp_inst/U28 S )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n26
   ( U0_UART/U0_RX/samp_inst/U41 QN )
   ( U0_UART/U0_RX/samp_inst/U37 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n27
   ( U0_UART/U0_RX/samp_inst/U6 Q )
   ( U0_UART/U0_RX/samp_inst/U37 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n28
   ( U0_UART/U0_RX/samp_inst/U31 Q )
   ( U0_UART/U0_RX/samp_inst/U37 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n29
   ( U0_UART/U0_RX/samp_inst/U30 Q )
   ( U0_UART/U0_RX/samp_inst/U37 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n30
   ( U0_UART/U0_RX/samp_inst/U34 Q )
   ( U0_UART/U0_RX/samp_inst/U41 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n31
   ( U0_UART/U0_RX/samp_inst/U33 Q )
   ( U0_UART/U0_RX/samp_inst/U41 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n32
   ( U0_UART/U0_RX/samp_inst/U20 ZN )
   ( U0_UART/U0_RX/samp_inst/U33 IN1 )
   ( U0_UART/U0_RX/samp_inst/U9 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n33
   ( U0_UART/U0_RX/samp_inst/U18 ZN )
   ( U0_UART/U0_RX/samp_inst/U42 IN1 )
   ( U0_UART/U0_RX/samp_inst/U34 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n34
   ( U0_UART/U0_RX/samp_inst/U32 QN )
   ( U0_UART/U0_RX/samp_inst/U36 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n35
   ( U0_UART/U0_RX/samp_inst/U29 QN )
   ( U0_UART/U0_RX/samp_inst/U36 S )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n36
   ( U0_UART/U0_RX/samp_inst/U35 QN )
   ( U0_UART/U0_RX/samp_inst/U29 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n37
   ( U0_UART/U0_RX/samp_inst/U39 Q )
   ( U0_UART/U0_RX/samp_inst/U29 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n38
   ( U0_UART/U0_RX/samp_inst/U11 Q )
   ( U0_UART/U0_RX/samp_inst/U29 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n39
   ( U0_UART/U0_RX/samp_inst/U38 Q )
   ( U0_UART/U0_RX/samp_inst/U29 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n40
   ( U0_UART/U0_RX/samp_inst/U42 Q )
   ( U0_UART/U0_RX/samp_inst/U35 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n41
   ( U0_UART/U0_RX/samp_inst/U9 Q )
   ( U0_UART/U0_RX/samp_inst/U35 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n42
   ( U0_UART/U0_RX/samp_inst/U48 QN )
   ( U0_UART/U0_RX/samp_inst/U47 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n43
   ( U0_UART/U0_RX/samp_inst/U27 QN )
   ( U0_UART/U0_RX/samp_inst/U48 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n44
   ( U0_UART/U0_RX/samp_inst/samples_reg\[2\] QN )
   ( U0_UART/U0_RX/samp_inst/U45 IN1 )
   ( U0_UART/U0_RX/samp_inst/U48 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n45
   ( U0_UART/U0_RX/samp_inst/samples_reg\[0\] QN )
   ( U0_UART/U0_RX/samp_inst/U32 IN1 )
   ( U0_UART/U0_RX/samp_inst/U48 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/n46
   ( U0_UART/U0_RX/samp_inst/samples_reg\[1\] QN )
   ( U0_UART/U0_RX/samp_inst/U40 IN1 )
   ( U0_UART/U0_RX/samp_inst/U48 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/half_edges_neg1[3]
   ( U0_UART/U0_RX/samp_inst/U5 Q )
   ( U0_UART/U0_RX/samp_inst/U39 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/half_edges_neg1[2]
   ( U0_UART/U0_RX/samp_inst/U19 Q )
   ( U0_UART/U0_RX/samp_inst/U38 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/half_edges_neg1[1]
   ( U0_UART/U0_RX/samp_inst/U17 Q )
   ( U0_UART/U0_RX/samp_inst/U42 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_58
   ( PLACE_HFSBUF_69_110 Z )
   ( TX_CLK_DIV/counter_reg\[1\] RSTB )
   ( TX_CLK_DIV/counter_reg\[0\] RSTB )
   ( TX_CLK_DIV/counter_reg\[2\] RSTB )
   ( TX_CLK_DIV/counter_reg\[3\] RSTB )
   ( TX_CLK_DIV/counter_reg\[4\] RSTB )
   ( TX_CLK_DIV/counter_reg\[5\] RSTB )
   ( RX_CLK_DIV/div_clk_reg RSTB )
   ( RX_CLK_DIV/odd_flag_toggle_reg RSTB )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/half_edges_plus1[3]
   ( U0_UART/U0_RX/samp_inst/U4 SO )
   ( U0_UART/U0_RX/samp_inst/U24 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/half_edges_plus1[2]
   ( U0_UART/U0_RX/samp_inst/add_18\/U1_1_2 SO )
   ( U0_UART/U0_RX/samp_inst/U23 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/samp_inst/half_edges_plus1[1]
   ( U0_UART/U0_RX/samp_inst/U15 SO )
   ( U0_UART/U0_RX/samp_inst/U26 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/deser_inst/n16
   ( U0_UART/U0_RX/deser_inst/U2 Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[0\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/deser_inst/n17
   ( U0_UART/U0_RX/deser_inst/U3 Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[1\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/deser_inst/n18
   ( U0_UART/U0_RX/deser_inst/U4 Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[2\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/deser_inst/n19
   ( U0_UART/U0_RX/deser_inst/U5 Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[3\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/deser_inst/n20
   ( U0_UART/U0_RX/deser_inst/U9 Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[4\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/deser_inst/n21
   ( U0_UART/U0_RX/deser_inst/U11 Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[5\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/deser_inst/n22
   ( U0_UART/U0_RX/deser_inst/U13 Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[6\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/deser_inst/n23
   ( U0_UART/U0_RX/deser_inst/U15 Q )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[7\] D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/par_chk_inst/n2
   ( U0_UART/U0_RX/par_chk_inst/U3 Q )
   ( U0_UART/U0_RX/par_chk_inst/U2 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/par_chk_inst/n3
   ( U0_UART/U0_RX/par_chk_inst/U4 Q )
   ( U0_UART/U0_RX/par_chk_inst/U3 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/par_chk_inst/n4
   ( U0_UART/U0_RX/par_chk_inst/U8 Q )
   ( U0_UART/U0_RX/par_chk_inst/U4 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/par_chk_inst/n5
   ( U0_UART/U0_RX/par_chk_inst/U7 Q )
   ( U0_UART/U0_RX/par_chk_inst/U4 IN2 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/par_chk_inst/n6
   ( U0_UART/U0_RX/par_chk_inst/U5 Q )
   ( U0_UART/U0_RX/par_chk_inst/U4 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/par_chk_inst/n7
   ( U0_UART/U0_RX/par_chk_inst/U6 Q )
   ( U0_UART/U0_RX/par_chk_inst/U5 IN3 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/par_chk_inst/n8
   ( U0_UART/U0_RX/par_chk_inst/U2 Q )
   ( U0_UART/U0_RX/par_chk_inst/par_err_reg D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/par_chk_inst/n1
   ( U0_UART/U0_RX/par_chk_inst/U9 ZN )
   ( U0_UART/U0_RX/par_chk_inst/U2 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_59
   ( PLACE_HFSBUF_752_111 Z )
   ( RX_CLK_DIV/PLACE_HFSBUF_113_109 INP )
   ( TX_CLK_DIV/counter_reg\[6\] RSTB )
   ( TX_CLK_DIV/odd_flag_toggle_reg RSTB )
   ( TX_CLK_DIV/div_clk_reg RSTB )
   ( U0_UART/U0_RX/counter_inst/PLACE_HFSBUF_382_105 INP )
   ( U0_UART/U0_RX/PLACE_HFSBUF_260_108 INP )
   ( U0_UART/U0_RX/PLACE_HFSBUF_314_107 INP )
   ( U0_UART/U0_RX/PLACE_HFSBUF_456_106 INP )
   ( PLACE_HFSBUF_69_110 INP )
   + USE SIGNAL ;
 - U0_UART/U0_RX/strt_chk_inst/n2
   ( U0_UART/U0_RX/strt_chk_inst/U2 Q )
   ( U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/strt_chk_inst/n1
   ( U0_UART/U0_RX/strt_chk_inst/U3 ZN )
   ( U0_UART/U0_RX/strt_chk_inst/U2 IN4 )
   + USE SIGNAL ;
 - PLACE_HFSNET_60
   ( U6_MUX2x1/U2 Q )
   ( PLACE_HFSBUF_908_100 INP )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/PLACE_HFSBUF_846_99 INP )
   ( U0_UART/U0_TX/U0_PARITY_CALC/PLACE_HFSBUF_1085_103 INP )
   ( U0_UART/U0_TX/PLACE_HFSBUF_1046_102 INP )
   ( U0_UART/U0_TX/PLACE_HFSBUF_982_101 INP )
   ( PLACE_HFSBUF_752_111 INP )
   + USE SIGNAL ;
 - U0_UART/U0_RX/stp_chk_inst/n2
   ( U0_UART/U0_RX/stp_chk_inst/stp_err_reg QN )
   ( U0_UART/U0_RX/stp_chk_inst/U2 IN4 )
   + USE SIGNAL ;
 - U0_UART/U0_RX/stp_chk_inst/n3
   ( U0_UART/U0_RX/stp_chk_inst/U2 QN )
   ( U0_UART/U0_RX/stp_chk_inst/stp_err_reg D )
   + USE SIGNAL ;
 - U0_UART/U0_RX/stp_chk_inst/n1
   ( U0_UART/U0_RX/stp_chk_inst/U3 ZN )
   ( U0_UART/U0_RX/stp_chk_inst/U2 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_93
   ( PLACE_HFSBUF_5576_150 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[4\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[0\] SE )
   ( U0_SYS_CTRL/cs_reg\[0\] SE )
   ( U0_SYS_CTRL/cs_reg\[1\] SE )
   ( U0_SYS_CTRL/cs_reg\[2\] SE )
   ( U0_SYS_CTRL/cs_reg\[3\] SE )
   ( U0_DATA_SYNC/sync_bus_reg\[5\] SE )
   ( U0_DATA_SYNC/enable_pulse_reg SE )
   ( U0_DATA_SYNC/sync_bus_reg\[7\] SE )
   ( U0_DATA_SYNC/sync_bus_reg\[6\] SE )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n18
   ( U0_DATA_SYNC/sync_bus_reg\[2\] Q )
   ( U0_DATA_SYNC/sync_bus_reg\[3\] SI )
   ( U0_DATA_SYNC/U5 IN1 )
   + USE SIGNAL ;
 - U0_DATA_SYNC/sync_enable
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[1\]\[0\] Q )
   ( U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg SI )
   ( U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg D )
   ( U0_DATA_SYNC/U0_PULSE_GEN/U3 IN2 )
   + USE SIGNAL ;
 - U0_DATA_SYNC/enable_pulse_comb
   ( U0_DATA_SYNC/U0_PULSE_GEN/U3 Q )
   ( U0_DATA_SYNC/PLACE_HFSINV_738_197 INP )
   ( U0_DATA_SYNC/enable_pulse_reg D )
   ( U0_DATA_SYNC/U10 IN4 )
   ( U0_DATA_SYNC/U9 IN4 )
   ( U0_DATA_SYNC/U8 IN4 )
   ( U0_DATA_SYNC/U7 IN4 )
   ( U0_DATA_SYNC/U6 IN4 )
   ( U0_DATA_SYNC/U5 IN4 )
   ( U0_DATA_SYNC/U4 IN4 )
   ( U0_DATA_SYNC/U3 IN3 )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n2
   ( U0_DATA_SYNC/U3 Q )
   ( U0_DATA_SYNC/sync_bus_reg\[0\] D )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n3
   ( U0_DATA_SYNC/U4 Q )
   ( U0_DATA_SYNC/sync_bus_reg\[1\] D )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n4
   ( U0_DATA_SYNC/U5 Q )
   ( U0_DATA_SYNC/sync_bus_reg\[2\] D )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n5
   ( U0_DATA_SYNC/U6 Q )
   ( U0_DATA_SYNC/sync_bus_reg\[3\] D )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n6
   ( U0_DATA_SYNC/U7 Q )
   ( U0_DATA_SYNC/sync_bus_reg\[4\] D )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n7
   ( U0_DATA_SYNC/U8 Q )
   ( U0_DATA_SYNC/sync_bus_reg\[5\] D )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n8
   ( U0_DATA_SYNC/U9 Q )
   ( U0_DATA_SYNC/sync_bus_reg\[6\] D )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n9
   ( U0_DATA_SYNC/U10 Q )
   ( U0_DATA_SYNC/sync_bus_reg\[7\] D )
   + USE SIGNAL ;
 - U0_UART/U0_TX/PLACE_HFSNET_158
   ( U0_UART/U0_TX/PLACE_HFSBUF_604_237 Z )
   ( U0_UART/U0_TX/U0_FSM/U15 IN3 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U22 IN2 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U20 IN2 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U18 IN2 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U16 IN2 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U14 IN2 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U12 IN2 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U10 IN2 )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U8 IN2 )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n33
   ( U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg Q )
   ( U0_DATA_SYNC/sync_bus_reg\[0\] SI )
   + USE SIGNAL ;
 - U0_DATA_SYNC/n14
   ( U0_DATA_SYNC/sync_bus_reg\[2\] QN )
   ( U0_DATA_SYNC/U16 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_94
   ( PLACE_HFSBUF_5641_151 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[6\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[7\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[1\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[7\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[3\] SE )
   ( U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg SE )
   ( U0_DATA_SYNC/sync_bus_reg\[0\] SE )
   ( U0_DATA_SYNC/sync_bus_reg\[3\] SE )
   + USE SIGNAL ;
 - U0_DATA_SYNC/U0_PULSE_GEN/n1
   ( U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg QN )
   ( U0_DATA_SYNC/U0_PULSE_GEN/U3 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/test_so_gOb3
   ( U0_SYS_CTRL/stored_addr_reg\[3\] Q )
   ( U0_SYS_CTRL/stored_addr_reg\[0\] SI )
   ( U0_SYS_CTRL/U34 IN1 )
   ( U0_SYS_CTRL/U61 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n11
   ( U0_SYS_CTRL/cs_reg\[3\] QN )
   ( U0_SYS_CTRL/U147 IN2 )
   ( U0_SYS_CTRL/U55 IN2 )
   ( U0_SYS_CTRL/U117 IN4 )
   ( U0_SYS_CTRL/U96 IN2 )
   ( U0_SYS_CTRL/U48 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n12
   ( U0_SYS_CTRL/cs_reg\[2\] QN )
   ( U0_SYS_CTRL/U134 IN1 )
   ( U0_SYS_CTRL/U40 IN1 )
   ( U0_SYS_CTRL/U57 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n13
   ( U0_SYS_CTRL/cs_reg\[1\] QN )
   ( U0_SYS_CTRL/U75 IN1 )
   ( U0_SYS_CTRL/U109 IN2 )
   ( U0_SYS_CTRL/U107 IN2 )
   ( U0_SYS_CTRL/U55 IN1 )
   ( U0_SYS_CTRL/U48 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n14
   ( U0_SYS_CTRL/cs_reg\[0\] QN )
   ( U0_SYS_CTRL/U9 IN3 )
   ( U0_SYS_CTRL/U57 IN2 )
   ( U0_SYS_CTRL/U117 IN3 )
   ( U0_SYS_CTRL/U109 IN1 )
   ( U0_SYS_CTRL/U86 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n23
   ( U0_SYS_CTRL/U3 QN )
   ( U0_SYS_CTRL/U152 INP )
   ( U0_SYS_CTRL/U47 IN2 )
   ( U0_SYS_CTRL/U65 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n24
   ( U0_SYS_CTRL/U62 Q )
   ( U0_SYS_CTRL/U58 IN4 )
   ( U0_SYS_CTRL/U60 IN4 )
   ( U0_SYS_CTRL/U61 IN4 )
   ( U0_SYS_CTRL/U89 IN4 )
   ( U0_SYS_CTRL/U144 INP )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n25
   ( U0_SYS_CTRL/U47 Q )
   ( U0_SYS_CTRL/U62 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n26
   ( U0_SYS_CTRL/U65 QN )
   ( U0_SYS_CTRL/U62 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n27
   ( U0_SYS_CTRL/U102 Q )
   ( U0_SYS_CTRL/U78 IN1 )
   ( U0_SYS_CTRL/U63 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n28
   ( U0_SYS_CTRL/U64 Q )
   ( U0_SYS_CTRL/U63 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n29
   ( U0_SYS_CTRL/U56 QN )
   ( U0_SYS_CTRL/U82 IN1 )
   ( U0_SYS_CTRL/U64 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n30
   ( U0_SYS_CTRL/U128 QN )
   ( U0_SYS_CTRL/U83 IN1 )
   ( U0_SYS_CTRL/U64 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n31
   ( U0_SYS_CTRL/U86 QN )
   ( U0_SYS_CTRL/U18 IN4 )
   ( U0_SYS_CTRL/U82 IN3 )
   ( U0_SYS_CTRL/U64 IN4 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n32
   ( U0_SYS_CTRL/U103 Q )
   ( U0_SYS_CTRL/U76 IN2 )
   ( U0_SYS_CTRL/U126 IN2 )
   ( U0_SYS_CTRL/U14 IN1 )
   ( U0_SYS_CTRL/U38 IN2 )
   ( U0_SYS_CTRL/U77 IN2 )
   ( U0_SYS_CTRL/U64 IN5 )
   ( U0_SYS_CTRL/U155 INP )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n33
   ( U0_SYS_CTRL/U88 QN )
   ( U0_SYS_CTRL/U150 IN1 )
   ( U0_SYS_CTRL/U124 INP )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n34
   ( U0_SYS_CTRL/U148 QN )
   ( U0_SYS_CTRL/U3 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n35
   ( U0_SYS_CTRL/U71 Q )
   ( U0_SYS_CTRL/U3 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n36
   ( U0_SYS_CTRL/U67 QN )
   ( U0_SYS_CTRL/U3 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n37
   ( U0_SYS_CTRL/U70 QN )
   ( U0_SYS_CTRL/U67 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n38
   ( U0_SYS_CTRL/U117 QN )
   ( U0_SYS_CTRL/U67 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n39
   ( U0_SYS_CTRL/U109 QN )
   ( U0_SYS_CTRL/U102 IN1 )
   ( U0_SYS_CTRL/U94 IN2 )
   ( U0_SYS_CTRL/U67 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n40
   ( U0_SYS_CTRL/U17 QN )
   ( U0_SYS_CTRL/U88 IN1 )
   ( U0_SYS_CTRL/U67 IN4 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n41
   ( U0_SYS_CTRL/U130 Q )
   ( U0_SYS_CTRL/U117 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n42
   ( U0_SYS_CTRL/U18 QN )
   ( U0_SYS_CTRL/U81 IN3 )
   ( U0_SYS_CTRL/U70 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n43
   ( U0_SYS_CTRL/U118 QN )
   ( U0_SYS_CTRL/U71 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n44
   ( U0_SYS_CTRL/U19 QN )
   ( U0_SYS_CTRL/U118 IN1 )
   ( U0_SYS_CTRL/U88 IN2 )
   ( U0_SYS_CTRL/U77 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n45
   ( U0_SYS_CTRL/U46 ZN )
   ( U0_SYS_CTRL/U118 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n46
   ( U0_SYS_CTRL/U59 QN )
   ( U0_SYS_CTRL/U100 IN3 )
   ( U0_SYS_CTRL/U86 IN3 )
   ( U0_SYS_CTRL/U74 IN4 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n47
   ( U0_SYS_CTRL/U55 QN )
   ( U0_SYS_CTRL/U148 IN2 )
   ( U0_SYS_CTRL/U119 INP )
   ( U0_SYS_CTRL/U79 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n48
   ( U0_SYS_CTRL/U107 QN )
   ( U0_SYS_CTRL/U38 IN1 )
   ( U0_SYS_CTRL/U69 IN3 )
   ( U0_SYS_CTRL/U102 IN3 )
   ( U0_SYS_CTRL/U94 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n49
   ( U0_SYS_CTRL/U39 QN )
   ( U0_SYS_CTRL/U69 IN2 )
   ( U0_SYS_CTRL/U88 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n50
   ( U0_SYS_CTRL/U77 Q )
   ( U0_SYS_CTRL/U69 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n51
   ( U0_SYS_CTRL/U74 QN )
   ( U0_SYS_CTRL/U73 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n52
   ( U0_SYS_CTRL/U37 QN )
   ( U0_SYS_CTRL/U74 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n53
   ( U0_SYS_CTRL/U82 Q )
   ( U0_SYS_CTRL/U123 INP )
   ( U0_SYS_CTRL/U78 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n54
   ( U0_SYS_CTRL/U7 QN )
   ( U0_SYS_CTRL/U37 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n55
   ( U0_SYS_CTRL/U150 QN )
   ( U0_SYS_CTRL/U78 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n56
   ( U0_SYS_CTRL/U79 Q )
   ( U0_SYS_CTRL/U78 IN4 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n57
   ( U0_SYS_CTRL/U81 QN )
   ( U0_SYS_CTRL/U79 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n58
   ( U0_SYS_CTRL/U48 QN )
   ( U0_SYS_CTRL/U79 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n59
   ( U0_SYS_CTRL/U134 QN )
   ( U0_SYS_CTRL/U138 IN2 )
   ( U0_SYS_CTRL/U80 IN1 )
   ( U0_SYS_CTRL/U48 IN3 )
   ( U0_SYS_CTRL/U39 IN3 )
   ( U0_SYS_CTRL/U16 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n60
   ( U0_SYS_CTRL/U116 QN )
   ( U0_SYS_CTRL/U18 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n61
   ( U0_SYS_CTRL/U83 Q )
   ( U0_SYS_CTRL/U82 IN4 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n62
   ( U0_SYS_CTRL/U84 QN )
   ( U0_SYS_CTRL/U83 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n63
   ( U0_SYS_CTRL/U92 QN )
   ( U0_SYS_CTRL/U128 IN2 )
   ( U0_SYS_CTRL/U84 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n64
   ( U0_SYS_CTRL/U87 Q )
   ( U0_SYS_CTRL/U86 IN4 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n65
   ( U0_SYS_CTRL/U75 QN )
   ( U0_SYS_CTRL/U138 IN1 )
   ( U0_SYS_CTRL/U72 IN2 )
   ( U0_SYS_CTRL/U56 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n66
   ( U0_SYS_CTRL/U57 QN )
   ( U0_SYS_CTRL/U56 IN2 )
   ( U0_SYS_CTRL/U19 IN3 )
   ( U0_SYS_CTRL/U17 IN3 )
   ( U0_SYS_CTRL/U55 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n67
   ( U0_SYS_CTRL/U122 QN )
   ( U0_SYS_CTRL/PLACE_HFSINV_473_247 INP )
   ( U0_SYS_CTRL/U5 IN1 )
   ( U0_SYS_CTRL/U102 IN2 )
   ( U0_SYS_CTRL/U14 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n68
   ( U0_SYS_CTRL/U72 QN )
   ( U0_SYS_CTRL/U94 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n70
   ( U0_SYS_CTRL/U138 QN )
   ( U0_SYS_CTRL/U5 IN2 )
   ( U0_SYS_CTRL/U114 INP )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n72
   ( U0_SYS_CTRL/U98 QN )
   ( U0_SYS_CTRL/U140 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n73
   ( U0_SYS_CTRL/U80 Q )
   ( U0_SYS_CTRL/U30 IN4 )
   ( U0_SYS_CTRL/U91 INP )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n74
   ( U0_SYS_CTRL/U99 QN )
   ( U0_SYS_CTRL/U25 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n75
   ( U0_SYS_CTRL/U36 QN )
   ( U0_SYS_CTRL/U143 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n76
   ( U0_SYS_CTRL/U101 QN )
   ( U0_SYS_CTRL/U23 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n77
   ( U0_SYS_CTRL/U29 QN )
   ( U0_SYS_CTRL/U139 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n78
   ( U0_SYS_CTRL/U30 QN )
   ( U0_SYS_CTRL/U22 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n79
   ( U0_SYS_CTRL/U104 QN )
   ( U0_SYS_CTRL/U52 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n80
   ( U0_SYS_CTRL/U105 QN )
   ( U0_SYS_CTRL/U24 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n81
   ( U0_SYS_CTRL/U15 QN )
   ( U0_SYS_CTRL/U38 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n82
   ( U0_SYS_CTRL/U58 Q )
   ( U0_SYS_CTRL/stored_addr_reg\[0\] D )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n83
   ( U0_SYS_CTRL/U89 Q )
   ( U0_SYS_CTRL/stored_addr_reg\[1\] D )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n84
   ( U0_SYS_CTRL/U60 Q )
   ( U0_SYS_CTRL/stored_addr_reg\[2\] D )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n85
   ( U0_SYS_CTRL/U61 Q )
   ( U0_SYS_CTRL/stored_addr_reg\[3\] D )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n2
   ( U0_SYS_CTRL/U40 Q )
   ( U0_SYS_CTRL/U72 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n4
   ( U0_SYS_CTRL/stored_addr_reg\[0\] QN )
   ( U0_SYS_CTRL/U9 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n10
   ( U0_SYS_CTRL/U155 ZN )
   ( U0_SYS_CTRL/U71 IN2 )
   ( U0_SYS_CTRL/U129 IN1 )
   ( U0_SYS_CTRL/U93 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n16
   ( U0_SYS_CTRL/U96 Q )
   ( U0_SYS_CTRL/U125 INP )
   ( U0_SYS_CTRL/U103 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n17
   ( U0_SYS_CTRL/U41 ZN )
   ( U0_SYS_CTRL/U34 IN2 )
   ( U0_SYS_CTRL/U43 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n22
   ( U0_SYS_CTRL/U91 ZN )
   ( U0_SYS_CTRL/U11 IN1 )
   ( U0_SYS_CTRL/U14 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n86
   ( U0_SYS_CTRL/U125 ZN )
   ( U0_SYS_CTRL/U109 IN3 )
   ( U0_SYS_CTRL/U107 IN1 )
   ( U0_SYS_CTRL/U122 IN2 )
   + USE SIGNAL ;
 - dftopt56
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[2\] Q )
   ( U0_UART/U0_TX/U0_FSM/U7 IN2 )
   ( U0_UART/U0_TX/U0_FSM/U3 IN5 )
   ( U0_PULSE_GEN/SYNC_REG_reg SI )
   + USE SIGNAL ;
 - U0_SYS_CTRL/PLACE_HFSNET_175
   ( U0_SYS_CTRL/PLACE_HFSINV_504_255 ZN )
   ( U0_SYS_CTRL/U103 IN3 )
   ( U0_SYS_CTRL/U97 IN1 )
   ( U0_SYS_CTRL/U100 IN1 )
   ( U0_SYS_CTRL/U86 IN2 )
   ( U0_SYS_CTRL/U37 IN2 )
   ( U0_SYS_CTRL/U17 IN2 )
   ( U0_SYS_CTRL/U7 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n89
   ( U0_SYS_CTRL/U132 ZN )
   ( U0_SYS_CTRL/U120 INP )
   ( U0_SYS_CTRL/U108 INP )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n90
   ( U0_SYS_CTRL/U120 ZN )
   ( U0_SYS_CTRL/U134 IN2 )
   ( U0_SYS_CTRL/U122 IN3 )
   ( U0_SYS_CTRL/U7 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n91
   ( U0_SYS_CTRL/U108 ZN )
   ( U0_SYS_CTRL/U40 IN2 )
   ( U0_SYS_CTRL/U37 IN1 )
   ( U0_SYS_CTRL/U107 IN3 )
   + USE SIGNAL ;
 - PLACE_HFSNET_176
   ( PLACE_HFSINV_170_257 ZN )
   ( Mux3x1/U15 IN1 )
   ( Mux3x1/U14 IN3 )
   ( U0_UART/U0_RX/samp_inst/U22 IN1 )
   ( U0_UART/U0_RX/samp_inst/U6 IN1 )
   ( U0_UART/U0_RX/samp_inst/U5 IN1 )
   ( U0_UART/U0_RX/samp_inst/U4 A0 )
   ( U0_UART/U0_RX/counter_inst/U11 IN2 )
   ( U0_UART/U0_RX/counter_inst/U43 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U6 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U5 IN1 )
   + USE SIGNAL ;
 - PLACE_HFSNET_169
   ( PLACE_HFSINV_350_248 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U161 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U180 IN1 )
   ( U0_SYS_CTRL/U12 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_170
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_710_250 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U135 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U140 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U130 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U159 IN4 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_171
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_295_251 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U14 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U130 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U7 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U3 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U140 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U159 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U135 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U29 S )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n98
   ( U0_SYS_CTRL/U16 Q )
   ( U0_SYS_CTRL/U36 IN4 )
   ( U0_SYS_CTRL/U29 IN4 )
   ( U0_SYS_CTRL/U105 IN4 )
   ( U0_SYS_CTRL/U104 IN4 )
   ( U0_SYS_CTRL/U101 IN4 )
   ( U0_SYS_CTRL/U99 IN4 )
   ( U0_SYS_CTRL/U98 IN4 )
   + USE SIGNAL ;
 - PLACE_HFSNET_95
   ( PLACE_HFSBUF_5504_152 Z )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[1\] SE )
   ( U0_UART/U0_RX/deser_inst/P_DATA_reg\[0\] SE )
   ( U0_DATA_SYNC/sync_bus_reg\[4\] SE )
   ( U0_DATA_SYNC/sync_bus_reg\[2\] SE )
   ( U0_DATA_SYNC/sync_bus_reg\[1\] SE )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[1\]\[0\] SE )
   ( U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[0\]\[0\] SE )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n101
   ( U0_SYS_CTRL/U147 QN )
   ( U0_SYS_CTRL/U42 INP )
   ( U0_SYS_CTRL/U41 INP )
   ( U0_SYS_CTRL/U9 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n102
   ( U0_SYS_CTRL/U42 ZN )
   ( U0_SYS_CTRL/U9 IN4 )
   ( U0_SYS_CTRL/U8 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n103
   ( U0_SYS_CTRL/U152 ZN )
   ( U0_SYS_CTRL/cs_reg\[0\] D )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n104
   ( U0_SYS_CTRL/U144 ZN )
   ( U0_SYS_CTRL/U89 IN1 )
   ( U0_SYS_CTRL/U61 IN1 )
   ( U0_SYS_CTRL/U60 IN1 )
   ( U0_SYS_CTRL/U58 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n105
   ( U0_SYS_CTRL/U123 ZN )
   ( U0_SYS_CTRL/U74 IN5 )
   ( U0_SYS_CTRL/U3 IN4 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n106
   ( U0_SYS_CTRL/U111 ZN )
   ( U0_SYS_CTRL/U47 IN3 )
   ( U0_SYS_CTRL/U65 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n107
   ( U0_SYS_CTRL/U124 ZN )
   ( U0_SYS_CTRL/U63 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n109
   ( U0_SYS_CTRL/U114 ZN )
   ( U0_SYS_CTRL/U98 IN2 )
   ( U0_SYS_CTRL/U99 IN2 )
   ( U0_SYS_CTRL/U104 IN2 )
   ( U0_SYS_CTRL/U29 IN2 )
   ( U0_SYS_CTRL/U36 IN2 )
   ( U0_SYS_CTRL/U30 IN2 )
   ( U0_SYS_CTRL/U105 IN2 )
   ( U0_SYS_CTRL/U101 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n111
   ( U0_SYS_CTRL/U110 ZN )
   ( U0_SYS_CTRL/U150 IN2 )
   ( U0_SYS_CTRL/U71 IN4 )
   ( U0_SYS_CTRL/U64 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n112
   ( U0_SYS_CTRL/U137 ZN )
   ( U0_SYS_CTRL/U92 IN1 )
   ( U0_SYS_CTRL/U116 IN1 )
   ( U0_SYS_CTRL/U68 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n113
   ( U0_SYS_CTRL/U136 ZN )
   ( U0_SYS_CTRL/U49 IN2 )
   ( U0_SYS_CTRL/U18 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n114
   ( U0_SYS_CTRL/U115 ZN )
   ( U0_SYS_CTRL/U33 IN2 )
   ( U0_SYS_CTRL/U84 IN2 )
   ( U0_SYS_CTRL/U70 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n115
   ( U0_SYS_CTRL/U135 ZN )
   ( U0_SYS_CTRL/U76 IN1 )
   ( U0_SYS_CTRL/U32 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n116
   ( U0_SYS_CTRL/U131 ZN )
   ( U0_SYS_CTRL/U92 IN2 )
   ( U0_SYS_CTRL/U116 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n117
   ( U0_SYS_CTRL/U95 ZN )
   ( U0_SYS_CTRL/U45 IN2 )
   ( U0_SYS_CTRL/U18 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n118
   ( U0_SYS_CTRL/U127 ZN )
   ( U0_SYS_CTRL/U70 IN1 )
   ( U0_SYS_CTRL/U84 IN1 )
   ( U0_SYS_CTRL/U44 IN2 )
   ( U0_SYS_CTRL/U126 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n124
   ( U0_SYS_CTRL/U11 QN )
   ( U0_SYS_CTRL/U12 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n126
   ( U0_SYS_CTRL/U100 Q )
   ( U0_SYS_CTRL/U46 INP )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n128
   ( U0_SYS_CTRL/U69 Q )
   ( U0_SYS_CTRL/U73 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n129
   ( U0_SYS_CTRL/U97 Q )
   ( U0_SYS_CTRL/U80 IN2 )
   ( U0_SYS_CTRL/U16 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/n1
   ( U0_SYS_CTRL/U5 Q )
   ( U0_SYS_CTRL/U11 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/dftopt43
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[1\] D )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[1\] SI )
   + USE SIGNAL ;
 - PLACE_HFSNET_177
   ( U0_REG_FILE/regfile_reg\[2\]\[4\] Q )
   ( U0_REG_FILE/regfile_reg\[2\]\[3\] SI )
   ( U0_REG_FILE/U316 IN1 )
   ( U0_UART/U0_RX/PLACE_HFSBUF_85_258 INP )
   ( Mux3x1/U19 IN1 )
   + USE SIGNAL ;
 - PLACE_HFSNET_96
   ( PLACE_HFSBUF_5823_153 Z )
   ( PLACE_HFSBUF_5504_152 INP )
   ( PLACE_HFSBUF_5641_151 INP )
   ( PLACE_HFSBUF_5576_150 INP )
   ( PLACE_HFSBUF_5460_149 INP )
   ( PLACE_HFSBUF_5393_148 INP )
   + USE SIGNAL ;
 - U0_SYS_CTRL/cs[3]
   ( U0_SYS_CTRL/cs_reg\[3\] Q )
   ( U0_SYS_CTRL/cs_reg\[2\] SI )
   ( U0_SYS_CTRL/U39 IN2 )
   ( U0_SYS_CTRL/U15 IN2 )
   ( U0_SYS_CTRL/U17 IN1 )
   ( U0_SYS_CTRL/U19 IN2 )
   ( U0_SYS_CTRL/U97 IN2 )
   ( U0_SYS_CTRL/U75 IN2 )
   ( U0_SYS_CTRL/U59 IN2 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/cs[1]
   ( U0_SYS_CTRL/cs_reg\[1\] Q )
   ( U0_SYS_CTRL/cs_reg\[3\] SI )
   ( U0_SYS_CTRL/PLACE_HFSINV_504_255 INP )
   ( U0_SYS_CTRL/U147 IN3 )
   ( U0_SYS_CTRL/U130 IN2 )
   ( U0_SYS_CTRL/U39 IN1 )
   ( U0_SYS_CTRL/U15 IN1 )
   ( U0_SYS_CTRL/U19 IN1 )
   ( U0_SYS_CTRL/U122 IN1 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/ns[3]
   ( U0_SYS_CTRL/U63 QN )
   ( U0_SYS_CTRL/cs_reg\[3\] D )
   ( U0_SYS_CTRL/U62 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/ns[2]
   ( U0_SYS_CTRL/U78 QN )
   ( U0_SYS_CTRL/U111 INP )
   ( U0_SYS_CTRL/cs_reg\[2\] D )
   + USE SIGNAL ;
 - U0_SYS_CTRL/ns[1]
   ( U0_SYS_CTRL/U73 QN )
   ( U0_SYS_CTRL/U47 IN1 )
   ( U0_SYS_CTRL/cs_reg\[1\] D )
   ( U0_SYS_CTRL/U65 IN3 )
   + USE SIGNAL ;
 - U0_SYS_CTRL/stored_addr[1]
   ( U0_SYS_CTRL/stored_addr_reg\[1\] Q )
   ( U0_SYS_CTRL/stored_addr_reg\[2\] SI )
   ( U0_SYS_CTRL/U89 IN3 )
   ( U0_SYS_CTRL/U43 IN1 )
   + USE SIGNAL ;
 - optlc_net_1385
   ( PLACE_optlc_1716 ZN )
   ( U0_UART/U0_TX/U0_MUX/U6 IN3 )
   ( SpareCell_1_5 IN2 )
   ( SpareCell_1_5 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_184
   ( U0_ALU/PLACE_HFSINV_259_265 ZN )
   ( U0_ALU/U162 IN1 )
   ( U0_ALU/U204 IN2 )
   ( U0_ALU/U78 IN3 )
   ( U0_ALU/U15 IN1 )
   ( U0_ALU/U68 IN1 )
   ( U0_ALU/U80 IN3 )
   ( U0_ALU/U74 IN1 )
   ( U0_ALU/sub_41/U2_4 A )
   ( U0_ALU/add_40/U1_4 A )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_198
   ( U0_ALU/PLACE_HFSINV_709_282 ZN )
   ( U0_ALU/U172 IN2 )
   ( U0_ALU/add_40/U1_6 B )
   + USE SIGNAL ;
 - PLACE_HFSNET_187
   ( PLACE_HFSBUF_224_269 Z )
   ( Mux3x1/U15 IN2 )
   ( U0_UART/U0_RX/samp_inst/U31 IN1 )
   ( U0_UART/U0_RX/samp_inst/U14 IN2 )
   ( U0_UART/U0_RX/samp_inst/U12 IN1 )
   ( U0_UART/U0_RX/counter_inst/U32 IN2 )
   ( U0_UART/U0_RX/counter_inst/U45 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U13 IN1 )
   ( U0_REG_FILE/U7 IN2 )
   ( U0_REG_FILE/U343 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_232
   ( U0_ALU/PLACE_HFSINV_783_317 ZN )
   ( U0_ALU/U23 IN3 )
   ( U0_ALU/add_40/U1_3 B )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_214
   ( U0_ALU/PLACE_HFSINV_497_298 ZN )
   ( U0_ALU/U119 IN3 )
   ( U0_ALU/U93 IN3 )
   ( U0_ALU/U116 IN1 )
   ( U0_ALU/U46 IN1 )
   ( U0_ALU/sub_41/U2 IN2 )
   ( U0_ALU/sub_41/U1 IN2 )
   ( U0_ALU/add_40/U1 IN1 )
   ( U0_ALU/add_40/U2 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_202
   ( U0_ALU/PLACE_HFSINV_646_286 ZN )
   ( U0_ALU/U69 IN1 )
   ( U0_ALU/add_40/U1_5 B )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_206
   ( U0_ALU/PLACE_HFSINV_702_290 ZN )
   ( U0_ALU/U185 IN1 )
   ( U0_ALU/add_40/U1_4 B )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_210
   ( U0_ALU/PLACE_HFSINV_674_294 ZN )
   ( U0_ALU/U34 IN1 )
   ( U0_ALU/add_40/U1_7 B )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_241
   ( U0_ALU/PLACE_HFSINV_784_326 ZN )
   ( U0_ALU/U93 IN5 )
   ( U0_ALU/U244 IN1 )
   ( U0_ALU/add_40/U1_1 B )
   + USE SIGNAL ;
 - PLACE_HFSNET_97
   ( PLACE_HFSBUF_6556_154 Z )
   ( U0_REG_FILE/PLACE_HFSBUF_4810_143 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_4588_140 INP )
   ( PLACE_HFSBUF_5823_153 INP )
   ( PLACE_HFSBUF_5316_147 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_159
   ( U0_ASYN_FIFO/U0_FIFO_RD/U12 QN )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U6 IN2 )
   ( U0_UART/U0_TX/PLACE_HFSBUF_604_237 INP )
   ( U0_UART/U0_TX/PLACE_HFSINV_874_236 INP )
   + USE SIGNAL ;
 - U0_ALU/N87
   ( U0_ALU/add_40/U2 Q )
   ( U0_ALU/U147 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N88
   ( U0_ALU/add_40/U1_1 S )
   ( U0_ALU/U231 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N89
   ( U0_ALU/add_40/U1_2 S )
   ( U0_ALU/U230 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N90
   ( U0_ALU/add_40/U1_3 S )
   ( U0_ALU/U229 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N91
   ( U0_ALU/add_40/U1_4 S )
   ( U0_ALU/U28 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N92
   ( U0_ALU/add_40/U1_5 S )
   ( U0_ALU/U30 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N93
   ( U0_ALU/add_40/U1_6 S )
   ( U0_ALU/U43 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N94
   ( U0_ALU/add_40/U1_7 S )
   ( U0_ALU/U34 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N95
   ( U0_ALU/add_40/U1_7 CO )
   ( U0_ALU/U54 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N96
   ( U0_ALU/sub_41/U2 Q )
   ( U0_ALU/U147 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N97
   ( U0_ALU/sub_41/U2_1 S )
   ( U0_ALU/U92 IN5 )
   + USE SIGNAL ;
 - U0_ALU/N98
   ( U0_ALU/sub_41/U2_2 S )
   ( U0_ALU/U230 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N99
   ( U0_ALU/sub_41/U2_3 S )
   ( U0_ALU/U229 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N100
   ( U0_ALU/sub_41/U2_4 S )
   ( U0_ALU/U28 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N101
   ( U0_ALU/sub_41/U2_5 S )
   ( U0_ALU/U30 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N102
   ( U0_ALU/sub_41/U2_6 S )
   ( U0_ALU/U43 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N103
   ( U0_ALU/sub_41/U2_7 S )
   ( U0_ALU/U233 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N104
   ( U0_ALU/sub_41/U12 ZN )
   ( U0_ALU/U236 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N105
   ( U0_ALU/mult_42/U93 QN )
   ( U0_ALU/U46 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N106
   ( U0_ALU/mult_42/U113 Q )
   ( U0_ALU/U231 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N107
   ( U0_ALU/mult_42/S1_2_0 S )
   ( U0_ALU/U86 IN5 )
   + USE SIGNAL ;
 - U0_ALU/N108
   ( U0_ALU/mult_42/S1_3_0 S )
   ( U0_ALU/U80 IN5 )
   + USE SIGNAL ;
 - U0_ALU/N109
   ( U0_ALU/mult_42/S1_4_0 S )
   ( U0_ALU/U74 IN5 )
   + USE SIGNAL ;
 - U0_ALU/N110
   ( U0_ALU/mult_42/S1_5_0 S )
   ( U0_ALU/U68 IN5 )
   + USE SIGNAL ;
 - U0_ALU/N111
   ( U0_ALU/mult_42/S1_6_0 S )
   ( U0_ALU/U111 IN2 )
   + USE SIGNAL ;
 - U0_ALU/N112
   ( U0_ALU/mult_42/S4_0 S )
   ( U0_ALU/U233 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N113
   ( U0_ALU/mult_42/U4 Q )
   ( U0_ALU/U202 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N114
   ( U0_ALU/mult_42/FS_1/U3 Q )
   ( U0_ALU/U247 IN2 )
   + USE SIGNAL ;
 - U0_ALU/N115
   ( U0_ALU/mult_42/FS_1/U37 Q )
   ( U0_ALU/U109 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N116
   ( U0_ALU/mult_42/FS_1/U12 Q )
   ( U0_ALU/U246 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N117
   ( U0_ALU/mult_42/FS_1/U17 Q )
   ( U0_ALU/U101 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N118
   ( U0_ALU/mult_42/FS_1/U35 Q )
   ( U0_ALU/U102 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N119
   ( U0_ALU/mult_42/FS_1/U18 Q )
   ( U0_ALU/U99 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N120
   ( U0_ALU/mult_42/FS_1/U34 Q )
   ( U0_ALU/U58 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N121
   ( U0_ALU/div_43/U5 QN )
   ( U0_ALU/U67 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N122
   ( U0_ALU/div_43/U50 Q )
   ( U0_ALU/div_43/U13 S )
   ( U0_ALU/div_43/U6 S )
   ( U0_ALU/U168 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N123
   ( U0_ALU/div_43/U30 ZN )
   ( U0_ALU/div_43/U17 S )
   ( U0_ALU/U82 IN1 )
   + USE SIGNAL ;
 - U0_ALU/N124
   ( U0_ALU/div_43/U38 Q )
   ( U0_ALU/div_43/U40 S )
   ( U0_ALU/U104 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N149
   ( U0_ALU/U199 QN )
   ( U0_ALU/U115 IN3 )
   + USE SIGNAL ;
 - U0_ALU/N150
   ( U0_ALU/U243 Q )
   ( U0_ALU/U199 IN1 )
   ( U0_ALU/U115 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n33
   ( U0_ALU/U124 Q )
   ( U0_ALU/U58 IN2 )
   ( U0_ALU/U246 IN2 )
   ( U0_ALU/U247 IN1 )
   ( U0_ALU/U109 IN2 )
   ( U0_ALU/U102 IN2 )
   ( U0_ALU/U101 IN2 )
   ( U0_ALU/U99 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n35
   ( U0_ALU/U202 QN )
   ( U0_ALU/U239 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n36
   ( U0_ALU/U39 Q )
   ( U0_ALU/U100 IN4 )
   ( U0_ALU/U68 IN2 )
   ( U0_ALU/U86 IN2 )
   ( U0_ALU/U202 IN2 )
   ( U0_ALU/U104 IN5 )
   ( U0_ALU/U93 IN4 )
   ( U0_ALU/U75 IN2 )
   ( U0_ALU/U63 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n38
   ( U0_ALU/U54 Q )
   ( U0_ALU/U202 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n39
   ( U0_ALU/U136 Q )
   ( U0_ALU/U28 IN4 )
   ( U0_ALU/U43 IN4 )
   ( U0_ALU/U147 IN4 )
   ( U0_ALU/U30 IN2 )
   ( U0_ALU/U34 IN4 )
   ( U0_ALU/U231 IN2 )
   ( U0_ALU/U230 IN2 )
   ( U0_ALU/U229 IN2 )
   ( U0_ALU/U54 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n40
   ( U0_ALU/U103 QN )
   ( U0_ALU/U130 IN2 )
   ( U0_ALU/U54 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n41
   ( U0_ALU/U57 Q )
   ( U0_ALU/U32 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n42
   ( U0_ALU/U34 Q )
   ( U0_ALU/U32 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n43
   ( U0_ALU/U222 Q )
   ( U0_ALU/PLACE_HFSBUF_115_224 INP )
   ( U0_ALU/U71 IN5 )
   ( U0_ALU/U122 IN1 )
   ( U0_ALU/U68 IN4 )
   ( U0_ALU/U174 IN5 )
   ( U0_ALU/U57 IN3 )
   ( U0_ALU/U215 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n44
   ( U0_ALU/U233 Q )
   ( U0_ALU/U34 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n45
   ( U0_ALU/U249 Q )
   ( U0_ALU/U28 IN2 )
   ( U0_ALU/U43 IN2 )
   ( U0_ALU/U147 IN2 )
   ( U0_ALU/U30 IN4 )
   ( U0_ALU/U233 IN2 )
   ( U0_ALU/U92 IN6 )
   ( U0_ALU/U236 IN2 )
   ( U0_ALU/U230 IN4 )
   ( U0_ALU/U229 IN4 )
   + USE SIGNAL ;
 - U0_ALU/n46
   ( U0_ALU/U100 Q )
   ( U0_ALU/U57 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n47
   ( U0_ALU/U60 Q )
   ( U0_ALU/U100 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n48
   ( U0_ALU/U215 Q )
   ( U0_ALU/U34 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n50
   ( U0_ALU/U62 Q )
   ( U0_ALU/PLACE_HFSBUF_112_222 INP )
   ( U0_ALU/U72 IN4 )
   ( U0_ALU/U174 IN3 )
   ( U0_ALU/U60 IN3 )
   ( U0_ALU/U71 IN3 )
   ( U0_ALU/U173 IN4 )
   ( U0_ALU/U215 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n52
   ( U0_ALU/U63 Q )
   ( U0_ALU/U237 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n53
   ( U0_ALU/U43 Q )
   ( U0_ALU/U237 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n54
   ( U0_ALU/U121 QN )
   ( U0_ALU/U43 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n55
   ( U0_ALU/U123 Q )
   ( U0_ALU/U92 IN4 )
   ( U0_ALU/U80 IN4 )
   ( U0_ALU/U86 IN4 )
   ( U0_ALU/U113 IN2 )
   ( U0_ALU/U75 IN3 )
   ( U0_ALU/U69 IN3 )
   ( U0_ALU/U63 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n56
   ( U0_ALU/U172 QN )
   ( U0_ALU/U63 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n59
   ( U0_ALU/U69 Q )
   ( U0_ALU/U128 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n60
   ( U0_ALU/U30 Q )
   ( U0_ALU/U128 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n61
   ( U0_ALU/U68 Q )
   ( U0_ALU/U30 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n62
   ( U0_ALU/U38 Q )
   ( U0_ALU/U69 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n63
   ( U0_ALU/U72 Q )
   ( U0_ALU/U38 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n64
   ( U0_ALU/U71 Q )
   ( U0_ALU/U69 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n65
   ( U0_ALU/U75 Q )
   ( U0_ALU/U197 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n66
   ( U0_ALU/U28 Q )
   ( U0_ALU/U197 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n67
   ( U0_ALU/U74 Q )
   ( U0_ALU/U28 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n68
   ( U0_ALU/U14 QN )
   ( U0_ALU/U75 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n69
   ( U0_ALU/U78 Q )
   ( U0_ALU/U184 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n70
   ( U0_ALU/U15 Q )
   ( U0_ALU/U185 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n71
   ( U0_ALU/U47 QN )
   ( U0_ALU/U232 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n72
   ( U0_ALU/U23 Q )
   ( U0_ALU/U47 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n73
   ( U0_ALU/U104 Q )
   ( U0_ALU/U47 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n74
   ( U0_ALU/U80 Q )
   ( U0_ALU/U47 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n75
   ( U0_ALU/U229 Q )
   ( U0_ALU/U47 IN4 )
   + USE SIGNAL ;
 - U0_ALU/n76
   ( U0_ALU/U183 Q )
   ( U0_ALU/U168 IN4 )
   ( U0_ALU/U104 IN4 )
   ( U0_ALU/U82 IN2 )
   ( U0_ALU/U67 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n77
   ( U0_ALU/U84 Q )
   ( U0_ALU/U104 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n78
   ( U0_ALU/U83 Q )
   ( U0_ALU/U23 IN4 )
   + USE SIGNAL ;
 - U0_ALU/n79
   ( U0_ALU/U11 QN )
   ( U0_ALU/U106 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n80
   ( U0_ALU/U82 Q )
   ( U0_ALU/U11 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n81
   ( U0_ALU/U87 Q )
   ( U0_ALU/U11 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n82
   ( U0_ALU/U86 Q )
   ( U0_ALU/U11 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n83
   ( U0_ALU/U230 Q )
   ( U0_ALU/U11 IN4 )
   + USE SIGNAL ;
 - U0_ALU/n84
   ( U0_ALU/U90 Q )
   ( U0_ALU/U82 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n85
   ( U0_ALU/U89 Q )
   ( U0_ALU/U87 IN6 )
   + USE SIGNAL ;
 - U0_ALU/n86
   ( U0_ALU/U9 QN )
   ( U0_ALU/U79 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n87
   ( U0_ALU/U168 Q )
   ( U0_ALU/U9 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n88
   ( U0_ALU/U93 Q )
   ( U0_ALU/U9 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n89
   ( U0_ALU/U92 Q )
   ( U0_ALU/U9 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n90
   ( U0_ALU/U231 Q )
   ( U0_ALU/U9 IN4 )
   + USE SIGNAL ;
 - U0_ALU/n91
   ( U0_ALU/U149 Q )
   ( U0_ALU/U222 IN1 )
   ( U0_ALU/U39 IN1 )
   ( U0_ALU/U123 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n92
   ( U0_ALU/U153 QN )
   ( U0_ALU/U112 IN2 )
   ( U0_ALU/U39 IN2 )
   ( U0_ALU/U115 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n93
   ( U0_ALU/U97 Q )
   ( U0_ALU/U168 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n94
   ( U0_ALU/U96 Q )
   ( U0_ALU/U93 IN6 )
   + USE SIGNAL ;
 - U0_ALU/n95
   ( U0_ALU/U236 QN )
   ( U0_ALU/U103 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n96
   ( U0_ALU/U77 QN )
   ( U0_ALU/PLACE_HFSINV_1252_233 INP )
   ( U0_ALU/U165 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n97
   ( U0_ALU/U196 QN )
   ( U0_ALU/U180 INP )
   ( U0_ALU/U165 IN1 )
   ( U0_ALU/U172 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n98
   ( U0_ALU/U113 Q )
   ( U0_ALU/U132 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n99
   ( U0_ALU/U147 Q )
   ( U0_ALU/U132 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n100
   ( U0_ALU/U56 QN )
   ( U0_ALU/U147 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n101
   ( U0_ALU/U187 QN )
   ( U0_ALU/U196 IN2 )
   ( U0_ALU/U192 IN1 )
   ( U0_ALU/U183 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n102
   ( U0_ALU/U211 QN )
   ( U0_ALU/U136 IN2 )
   ( U0_ALU/U135 INP )
   + USE SIGNAL ;
 - U0_ALU/n103
   ( U0_ALU/U171 QN )
   ( U0_ALU/U249 IN2 )
   ( U0_ALU/U222 IN2 )
   ( U0_ALU/U183 IN1 )
   ( U0_ALU/U203 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n104
   ( U0_ALU/U137 QN )
   ( U0_ALU/U249 IN1 )
   ( U0_ALU/U136 IN1 )
   ( U0_ALU/U112 IN1 )
   ( U0_ALU/U62 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n105
   ( U0_ALU/U170 Q )
   ( U0_ALU/U113 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n106
   ( U0_ALU/U119 Q )
   ( U0_ALU/U8 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n107
   ( U0_ALU/U116 Q )
   ( U0_ALU/U22 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n108
   ( U0_ALU/U115 Q )
   ( U0_ALU/U196 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n109
   ( U0_ALU/U207 QN )
   ( U0_ALU/U62 IN2 )
   ( U0_ALU/U123 IN2 )
   ( U0_ALU/U115 IN4 )
   + USE SIGNAL ;
 - U0_ALU/n110
   ( U0_ALU/U112 QN )
   ( U0_ALU/U210 IN3 )
   ( U0_ALU/U125 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n111
   ( U0_ALU/U203 QN )
   ( U0_ALU/U125 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n3
   ( U0_ALU/U8 Q )
   ( U0_ALU/U170 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n8
   ( U0_ALU/U184 QN )
   ( U0_ALU/U14 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n9
   ( U0_ALU/U185 QN )
   ( U0_ALU/U14 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n10
   ( U0_ALU/U175 ZN )
   ( U0_ALU/U14 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n11
   ( U0_ALU/U201 QN )
   ( U0_ALU/U19 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n12
   ( U0_ALU/U162 QN )
   ( U0_ALU/U19 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n13
   ( U0_ALU/U21 QN )
   ( U0_ALU/U19 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n16
   ( U0_ALU/U165 Q )
   ( U0_ALU/U103 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n17
   ( U0_ALU/U210 Q )
   ( U0_ALU/U221 INP )
   ( U0_ALU/U176 INP )
   + USE SIGNAL ;
 - U0_ALU/n19
   ( U0_ALU/U46 QN )
   ( U0_ALU/U56 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n20
   ( U0_ALU/U126 Q )
   ( U0_ALU/U146 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/PLACE_HFSNET_174
   ( U0_ASYN_FIFO/PLACE_HFSINV_305_253 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U95 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U77 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U115 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U6 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n24
   ( U0_ALU/U135 ZN )
   ( U0_ALU/U217 INP )
   ( U0_ALU/U210 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n25
   ( U0_ALU/U217 ZN )
   ( U0_ALU/U192 IN2 )
   ( U0_ALU/U77 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_237
   ( U0_ALU/PLACE_HFSINV_860_322 ZN )
   ( U0_ALU/U87 IN5 )
   ( U0_ALU/add_40/U1_2 B )
   ( U0_ALU/mult_42/U38 IN2 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_244
   ( U0_ALU/PLACE_HFSBUF_485_330 Z )
   ( U0_ALU/add_40/U1_1 A )
   ( U0_ALU/sub_41/U2_1 A )
   ( U0_ALU/U240 IN1 )
   ( U0_ALU/U97 IN3 )
   ( U0_ALU/U86 IN1 )
   ( U0_ALU/U92 IN1 )
   ( U0_ALU/U113 IN1 )
   ( U0_ALU/U96 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_202
   ( U0_ALU/mult_42/PLACE_HFSBUF_41_287 Z )
   ( U0_ALU/mult_42/U68 IN1 )
   ( U0_ALU/mult_42/U149 IN1 )
   ( U0_ALU/mult_42/U64 IN2 )
   ( U0_ALU/mult_42/U136 IN1 )
   ( U0_ALU/mult_42/U129 IN1 )
   ( U0_ALU/mult_42/U123 IN2 )
   ( U0_ALU/mult_42/U10 IN1 )
   ( U0_ALU/mult_42/U73 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n58
   ( U0_ALU/U221 ZN )
   ( U0_ALU/U174 IN2 )
   ( U0_ALU/U15 IN2 )
   ( U0_ALU/U116 IN2 )
   ( U0_ALU/U71 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n112
   ( U0_ALU/U176 ZN )
   ( U0_ALU/U215 IN2 )
   ( U0_ALU/U96 IN2 )
   ( U0_ALU/U89 IN2 )
   ( U0_ALU/U83 IN2 )
   + USE SIGNAL ;
 - dftopt57
   ( U0_UART/U0_TX/U0_SER/counter_reg\[1\] Q )
   ( U0_UART/U0_TX/U0_SER/U22 IN2 )
   ( U0_UART/U0_TX/U0_SER/U21 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[0\] SI )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_222
   ( U0_ALU/PLACE_HFSINV_1374_307 ZN )
   ( U0_ALU/PLACE_HFSBUF_712_305 INP )
   ( U0_ALU/U83 IN1 )
   ( U0_ALU/U84 IN3 )
   ( U0_ALU/U140 IN2 )
   ( U0_ALU/U241 IN3 )
   ( U0_ALU/div_43/U40 IN1 )
   ( U0_ALU/div_43/U45 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_198
   ( U0_ALU/mult_42/PLACE_HFSBUF_430_283 Z )
   ( U0_ALU/mult_42/U24 IN2 )
   ( U0_ALU/mult_42/U80 IN1 )
   ( U0_ALU/mult_42/U19 IN1 )
   ( U0_ALU/mult_42/U148 IN1 )
   ( U0_ALU/mult_42/U146 IN1 )
   ( U0_ALU/mult_42/U23 IN1 )
   ( U0_ALU/mult_42/U135 IN1 )
   ( U0_ALU/mult_42/U128 IN2 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_194
   ( U0_ALU/PLACE_HFSINV_798_278 ZN )
   ( U0_ALU/mult_42/U140 IN2 )
   ( U0_ALU/mult_42/U139 IN2 )
   ( U0_ALU/mult_42/U135 IN2 )
   ( U0_ALU/mult_42/U137 IN2 )
   ( U0_ALU/mult_42/U134 IN2 )
   ( U0_ALU/mult_42/U136 IN2 )
   ( U0_ALU/mult_42/U138 IN2 )
   ( U0_ALU/mult_42/U62 IN2 )
   ( U0_ALU/PLACE_HFSBUF_609_276 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_184
   ( U0_ALU/mult_42/PLACE_HFSBUF_333_266 Z )
   ( U0_ALU/mult_42/U82 IN2 )
   ( U0_ALU/mult_42/U13 IN2 )
   ( U0_ALU/mult_42/U141 IN2 )
   ( U0_ALU/mult_42/U10 IN2 )
   ( U0_ALU/mult_42/U70 IN2 )
   ( U0_ALU/mult_42/U23 IN2 )
   ( U0_ALU/mult_42/U142 IN2 )
   ( U0_ALU/mult_42/U143 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_210
   ( U0_ALU/mult_42/PLACE_HFSBUF_436_295 Z )
   ( U0_ALU/mult_42/U122 IN2 )
   ( U0_ALU/mult_42/U127 IN1 )
   ( U0_ALU/mult_42/U134 IN1 )
   ( U0_ALU/mult_42/U58 IN1 )
   ( U0_ALU/mult_42/U28 IN1 )
   ( U0_ALU/mult_42/U25 IN2 )
   ( U0_ALU/mult_42/U144 IN1 )
   ( U0_ALU/mult_42/U141 IN1 )
   + USE SIGNAL ;
 - dftopt58
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U30 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U13 IN2 )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[3\] D )
   ( U0_ALU/ALU_OUT_reg\[13\] SI )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_227
   ( U0_ALU/PLACE_HFSBUF_460_312 Z )
   ( U0_ALU/div_43/U44 IN2 )
   ( U0_ALU/div_43/U18 IN1 )
   ( U0_ALU/U104 IN6 )
   ( U0_ALU/U90 IN3 )
   ( U0_ALU/U92 IN3 )
   ( U0_ALU/U87 IN3 )
   ( U0_ALU/U89 IN1 )
   ( U0_ALU/U241 IN1 )
   ( U0_ALU/U234 IN2 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_228
   ( U0_ALU/PLACE_HFSINV_884_313 ZN )
   ( U0_ALU/add_40/U1_2 A )
   ( U0_ALU/sub_41/U2_2 A )
   ( U0_ALU/PLACE_HFSBUF_460_312 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_207
   ( U0_ALU/mult_42/PLACE_HFSBUF_47_292 Z )
   ( U0_ALU/mult_42/U69 IN1 )
   ( U0_ALU/mult_42/U71 IN2 )
   ( U0_ALU/mult_42/U70 IN1 )
   ( U0_ALU/mult_42/U63 IN2 )
   ( U0_ALU/mult_42/U67 IN1 )
   ( U0_ALU/mult_42/U65 IN1 )
   ( U0_ALU/mult_42/U79 IN1 )
   ( U0_ALU/mult_42/U137 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n131
   ( U0_ALU/U67 QN )
   ( U0_ALU/U56 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n134
   ( U0_ALU/U173 QN )
   ( U0_ALU/U172 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n135
   ( U0_ALU/U174 QN )
   ( U0_ALU/U172 IN4 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_215
   ( U0_ALU/mult_42/PLACE_HFSBUF_41_300 Z )
   ( U0_ALU/mult_42/U93 IN2 )
   ( U0_ALU/mult_42/U14 IN2 )
   ( U0_ALU/mult_42/U90 IN1 )
   ( U0_ALU/mult_42/U31 IN1 )
   ( U0_ALU/mult_42/U148 IN2 )
   ( U0_ALU/mult_42/U28 IN2 )
   ( U0_ALU/mult_42/U65 IN2 )
   ( U0_ALU/mult_42/U149 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_222
   ( U0_ALU/mult_42/PLACE_HFSBUF_277_308 Z )
   ( U0_ALU/mult_42/U55 IN2 )
   ( U0_ALU/mult_42/U52 IN2 )
   ( U0_ALU/mult_42/U80 IN2 )
   ( U0_ALU/mult_42/U79 IN2 )
   ( U0_ALU/mult_42/U73 IN2 )
   ( U0_ALU/mult_42/U58 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_229
   ( U0_ALU/mult_42/PLACE_HFSBUF_79_315 Z )
   ( U0_ALU/mult_42/U145 IN2 )
   ( U0_ALU/mult_42/U50 IN2 )
   ( U0_ALU/mult_42/U144 IN2 )
   ( U0_ALU/mult_42/U67 IN2 )
   ( U0_ALU/mult_42/U19 IN2 )
   ( U0_ALU/mult_42/U68 IN2 )
   ( U0_ALU/mult_42/U49 IN2 )
   ( U0_ALU/mult_42/U51 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n147
   ( U0_ALU/U192 QN )
   ( U0_ALU/PLACE_HFSINV_249_223 INP )
   + USE SIGNAL ;
 - U0_ALU/n148
   ( U0_ALU/U125 Q )
   ( U0_ALU/U165 IN2 )
   ( U0_ALU/U169 INP )
   ( U0_ALU/U156 INP )
   + USE SIGNAL ;
 - U0_ALU/n154
   ( U0_ALU/U156 ZN )
   ( U0_ALU/U97 IN1 )
   ( U0_ALU/U90 IN1 )
   ( U0_ALU/U78 IN1 )
   ( U0_ALU/U60 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n155
   ( U0_ALU/U169 ZN )
   ( U0_ALU/U173 IN1 )
   ( U0_ALU/U119 IN1 )
   ( U0_ALU/U84 IN1 )
   ( U0_ALU/U72 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_233
   ( U0_ALU/PLACE_HFSBUF_378_318 Z )
   ( U0_ALU/div_43/U2 IN2 )
   ( U0_ALU/div_43/U3 IN1 )
   ( U0_ALU/div_43/U42 IN2 )
   ( U0_ALU/div_43/U50 IN2 )
   ( U0_ALU/div_43/U7 IN2 )
   ( U0_ALU/div_43/U37 IN3 )
   ( U0_ALU/div_43/U47 IN4 )
   ( U0_ALU/U241 IN4 )
   ( U0_ALU/U104 IN2 )
   ( U0_ALU/U140 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_234
   ( U0_ALU/PLACE_HFSBUF_54_319 Z )
   ( U0_ALU/mult_42/U31 IN2 )
   ( U0_ALU/mult_42/U33 IN2 )
   ( U0_ALU/mult_42/U49 IN1 )
   ( U0_ALU/mult_42/U52 IN1 )
   ( U0_ALU/mult_42/U124 IN2 )
   ( U0_ALU/mult_42/U131 IN1 )
   ( U0_ALU/mult_42/U138 IN1 )
   ( U0_ALU/mult_42/U142 IN1 )
   ( U0_ALU/sub_41/U2_3 B )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_238
   ( U0_ALU/PLACE_HFSBUF_505_323 Z )
   ( U0_ALU/div_43/u_div\/u_fa_PartRem_0_1_2 B )
   ( U0_ALU/div_43/U9 IN2 )
   ( U0_ALU/div_43/U10 IN1 )
   ( U0_ALU/div_43/U7 IN1 )
   ( U0_ALU/div_43/U37 IN2 )
   ( U0_ALU/div_43/U47 IN3 )
   ( U0_ALU/sub_41/U2_2 B )
   ( U0_ALU/U234 IN1 )
   ( U0_ALU/U82 IN4 )
   ( U0_ALU/U241 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_241
   ( U0_ALU/mult_42/PLACE_HFSBUF_47_327 Z )
   ( U0_ALU/mult_42/U82 IN1 )
   ( U0_ALU/mult_42/U139 IN1 )
   ( U0_ALU/mult_42/U132 IN1 )
   ( U0_ALU/mult_42/U83 IN2 )
   ( U0_ALU/mult_42/U147 IN1 )
   ( U0_ALU/mult_42/U14 IN1 )
   ( U0_ALU/mult_42/U50 IN1 )
   ( U0_ALU/mult_42/U57 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_242
   ( U0_ALU/PLACE_HFSBUF_485_328 Z )
   ( U0_ALU/div_43/U4 B )
   ( U0_ALU/div_43/U24 IN1 )
   ( U0_ALU/div_43/U25 IN1 )
   ( U0_ALU/div_43/U22 B )
   ( U0_ALU/div_43/U37 IN1 )
   ( U0_ALU/sub_41/U2_1 B )
   ( U0_ALU/U168 IN2 )
   ( U0_ALU/U240 IN4 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_217
   ( U0_ALU/PLACE_HFSBUF_765_302 Z )
   ( U0_ALU/sub_41/U2 IN1 )
   ( U0_ALU/add_40/U1 IN2 )
   ( U0_ALU/add_40/U2 IN2 )
   ( U0_ALU/U64 IN2 )
   ( U0_ALU/U45 IN1 )
   ( U0_ALU/U22 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_218
   ( U0_ALU/PLACE_HFSINV_943_303 ZN )
   ( U0_ALU/div_43/U48 IN2 )
   ( U0_ALU/div_43/U43 IN1 )
   ( U0_ALU/div_43/U36 IN1 )
   ( U0_ALU/div_43/U20 IN2 )
   ( U0_ALU/div_43/U44 IN1 )
   ( U0_ALU/div_43/U39 IN2 )
   ( U0_ALU/div_43/U45 IN1 )
   ( U0_ALU/PLACE_HFSBUF_765_302 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_179
   ( U0_REG_FILE/regfile_reg\[2\]\[3\] Q )
   ( U0_REG_FILE/regfile_reg\[6\]\[1\] SI )
   ( Mux3x1/U19 IN2 )
   ( U0_UART/U0_RX/PLACE_HFSBUF_104_259 INP )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_181
   ( U0_ALU/PLACE_HFSINV_203_262 ZN )
   ( U0_ALU/U63 IN4 )
   ( U0_ALU/U57 IN4 )
   ( U0_ALU/U215 IN1 )
   ( U0_ALU/U243 IN1 )
   ( U0_ALU/U73 IN2 )
   ( U0_ALU/U60 IN4 )
   ( U0_ALU/add_40/U1_7 A )
   ( U0_ALU/sub_41/U2_7 A )
   ( U0_ALU/U202 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_181
   ( U0_ALU/mult_42/PLACE_HFSBUF_322_263 Z )
   ( U0_ALU/mult_42/U83 IN1 )
   ( U0_ALU/mult_42/U125 IN1 )
   ( U0_ALU/mult_42/U124 IN1 )
   ( U0_ALU/mult_42/U71 IN1 )
   ( U0_ALU/mult_42/U122 IN1 )
   ( U0_ALU/mult_42/U24 IN1 )
   ( U0_ALU/mult_42/U123 IN1 )
   ( U0_ALU/mult_42/U126 IN1 )
   + USE SIGNAL ;
 - SCAN_OUT_4
   ( PIN SCAN_OUT_4 )
   ( U0_REG_FILE/regfile_reg\[1\]\[4\] Q )
   ( U0_REG_FILE/U134 IN1 )
   ( U0_REG_FILE/U113 IN3 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_195
   ( U0_ALU/PLACE_HFSBUF_513_279 Z )
   ( U0_ALU/add_40/U1_5 A )
   ( U0_ALU/U159 IN2 )
   ( U0_ALU/U21 IN1 )
   ( U0_ALU/U63 IN1 )
   ( U0_ALU/U68 IN3 )
   ( U0_ALU/U75 IN4 )
   ( U0_ALU/U71 IN1 )
   ( U0_ALU/U72 IN3 )
   + USE SIGNAL ;
 - PLACE_HFSNET_182
   ( U0_REG_FILE/regfile_reg\[0\]\[7\] QN )
   ( U0_ALU/mult_42/PLACE_HFSBUF_322_263 INP )
   ( U0_ALU/U60 IN2 )
   ( U0_ALU/U215 IN4 )
   ( U0_ALU/U57 IN2 )
   ( U0_ALU/PLACE_HFSINV_203_262 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_186
   ( U0_REG_FILE/regfile_reg\[0\]\[4\] QN )
   ( U0_ALU/U78 IN2 )
   ( U0_ALU/U74 IN4 )
   ( U0_ALU/U15 IN4 )
   ( U0_ALU/mult_42/PLACE_HFSBUF_333_266 INP )
   ( U0_ALU/PLACE_HFSINV_259_265 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_188
   ( PLACE_HFSBUF_383_271 Z )
   ( U0_UART/U0_RX/samp_inst/U8 IN2 )
   ( U0_UART/U0_RX/samp_inst/U30 IN1 )
   ( U0_UART/U0_RX/samp_inst/U19 IN1 )
   ( U0_UART/U0_RX/samp_inst/add_18\/U1_1_2 A0 )
   ( U0_UART/U0_RX/counter_inst/U9 IN2 )
   ( U0_UART/U0_RX/counter_inst/U41 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U46 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U43 IN1 )
   ( U0_REG_FILE/U90 IN3 )
   ( U0_REG_FILE/U324 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_97
   ( U0_REG_FILE/PLACE_HFSBUF_1206_155 Z )
   ( U0_REG_FILE/regfile_reg\[15\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[13\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[13\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[13\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[13\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[14\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[15\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[15\]\[2\] SE )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_98
   ( U0_REG_FILE/PLACE_HFSBUF_1292_156 Z )
   ( U0_REG_FILE/regfile_reg\[12\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[14\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[12\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[14\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[14\]\[4\] SE )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_99
   ( U0_REG_FILE/PLACE_HFSBUF_1249_157 Z )
   ( U0_REG_FILE/regfile_reg\[13\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[14\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[14\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[14\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[13\]\[3\] SE )
   + USE SIGNAL ;
 - U0_ALU/n191
   ( U0_ALU/U140 QN )
   ( U0_ALU/U209 INP )
   ( U0_ALU/U105 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n192
   ( U0_ALU/U70 Q )
   ( U0_ALU/U240 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n193
   ( U0_ALU/U64 QN )
   ( U0_ALU/U240 IN2 )
   ( U0_ALU/U70 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n194
   ( U0_ALU/U240 Q )
   ( U0_ALU/U241 IN5 )
   + USE SIGNAL ;
 - U0_ALU/n195
   ( U0_ALU/U241 Q )
   ( U0_ALU/U201 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n196
   ( U0_ALU/U105 QN )
   ( U0_ALU/U201 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n197
   ( U0_ALU/U19 QN )
   ( U0_ALU/U242 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n198
   ( U0_ALU/U160 QN )
   ( U0_ALU/U242 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n199
   ( U0_ALU/U242 Q )
   ( U0_ALU/U243 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n200
   ( U0_ALU/U73 Q )
   ( U0_ALU/U243 IN4 )
   ( U0_ALU/U126 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n201
   ( U0_ALU/U234 Q )
   ( U0_ALU/U240 IN5 )
   ( U0_ALU/U126 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n202
   ( U0_ALU/U204 QN )
   ( U0_ALU/U161 IN2 )
   ( U0_ALU/U105 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n203
   ( U0_ALU/U159 QN )
   ( U0_ALU/U161 IN1 )
   ( U0_ALU/U160 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n204
   ( U0_ALU/U45 Q )
   ( U0_ALU/U244 IN3 )
   ( U0_ALU/U244 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n205
   ( U0_ALU/U244 Q )
   ( U0_ALU/U161 IN4 )
   + USE SIGNAL ;
 - U0_ALU/n206
   ( U0_ALU/U205 QN )
   ( U0_ALU/U161 IN3 )
   ( U0_ALU/U160 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_216
   ( U0_REG_FILE/regfile_reg\[0\]\[0\] QN )
   ( U0_ALU/U116 IN4 )
   ( U0_ALU/U113 IN4 )
   ( U0_ALU/U64 IN1 )
   ( U0_ALU/U45 IN2 )
   ( U0_ALU/U119 IN2 )
   ( U0_ALU/div_43/U36 IN2 )
   ( U0_ALU/mult_42/PLACE_HFSBUF_41_300 INP )
   ( U0_ALU/PLACE_HFSINV_497_298 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_235
   ( U0_REG_FILE/regfile_reg\[1\]\[3\] QN )
   ( U0_ALU/PLACE_HFSBUF_54_319 INP )
   ( U0_ALU/PLACE_HFSBUF_378_318 INP )
   ( U0_ALU/PLACE_HFSINV_783_317 INP )
   + USE SIGNAL ;
 - U0_ALU/n209
   ( U0_ALU/U209 ZN )
   ( U0_ALU/U126 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n212
   ( U0_ALU/U180 ZN )
   ( U0_ALU/U23 IN5 )
   ( U0_ALU/U38 IN5 )
   ( U0_ALU/U82 IN5 )
   ( U0_ALU/U100 IN5 )
   ( U0_ALU/U175 INP )
   ( U0_ALU/U168 IN5 )
   ( U0_ALU/U8 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n213
   ( U0_ALU/U134 ZN )
   ( U0_ALU/U171 IN1 )
   ( U0_ALU/U153 IN1 )
   + USE SIGNAL ;
 - PLACE_HFSNET_189
   ( U0_REG_FILE/regfile_reg\[2\]\[5\] Q )
   ( U0_REG_FILE/regfile_reg\[3\]\[6\] SI )
   ( Mux3x1/PLACE_HFSINV_197_270 INP )
   ( PLACE_HFSBUF_383_271 INP )
   + USE SIGNAL ;
 - U0_ALU/n215
   ( U0_ALU/U55 ZN )
   ( U0_ALU/U187 IN1 )
   ( U0_ALU/U26 IN2 )
   ( U0_ALU/U149 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n216
   ( U0_ALU/U216 ZN )
   ( U0_ALU/U207 IN1 )
   ( U0_ALU/U153 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_218
   ( U0_ALU/mult_42/PLACE_HFSBUF_205_304 Z )
   ( U0_ALU/mult_42/U143 IN1 )
   ( U0_ALU/mult_42/U140 IN1 )
   ( U0_ALU/mult_42/U133 IN1 )
   ( U0_ALU/mult_42/U126 IN2 )
   ( U0_ALU/mult_42/U145 IN1 )
   ( U0_ALU/mult_42/U103 IN1 )
   ( U0_ALU/mult_42/U72 IN1 )
   ( U0_ALU/mult_42/U93 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_191
   ( U0_ALU/PLACE_HFSINV_241_274 ZN )
   ( U0_ALU/U242 IN3 )
   ( U0_ALU/U173 IN3 )
   ( U0_ALU/U174 IN1 )
   ( U0_ALU/U69 IN4 )
   ( U0_ALU/U122 IN2 )
   ( U0_ALU/U100 IN3 )
   ( U0_ALU/sub_41/U2_6 A )
   ( U0_ALU/add_40/U1_6 A )
   ( U0_ALU/U205 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_191
   ( U0_ALU/mult_42/PLACE_HFSBUF_390_275 Z )
   ( U0_ALU/mult_42/U61 IN2 )
   ( U0_ALU/mult_42/U131 IN2 )
   ( U0_ALU/mult_42/U129 IN2 )
   ( U0_ALU/mult_42/U69 IN2 )
   ( U0_ALU/mult_42/U128 IN1 )
   ( U0_ALU/mult_42/U127 IN2 )
   ( U0_ALU/mult_42/U132 IN2 )
   ( U0_ALU/mult_42/U133 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_192
   ( U0_REG_FILE/regfile_reg\[0\]\[6\] QN )
   ( U0_ALU/mult_42/PLACE_HFSBUF_390_275 INP )
   ( U0_ALU/U173 IN2 )
   ( U0_ALU/U174 IN4 )
   ( U0_ALU/U20 IN2 )
   ( U0_ALU/PLACE_HFSINV_241_274 INP )
   + USE SIGNAL ;
 - U0_ALU/n230
   ( U0_ALU/U22 Q )
   ( U0_ALU/U170 IN2 )
   + USE SIGNAL ;
 - U0_ALU/net3035
   ( U0_ALU/U98 ZN )
   ( U0_ALU/U109 IN3 )
   ( U0_ALU/U102 IN3 )
   ( U0_ALU/U101 IN3 )
   ( U0_ALU/U99 IN3 )
   + USE SIGNAL ;
 - optlc_net_1386
   ( PLACE_optlc_1718 ZN )
   ( RX_CLK_DIV/U26 IN1 )
   ( RX_CLK_DIV/U12 IN2 )
   ( RX_CLK_DIV/U24 IN1 )
   ( RX_CLK_DIV/U10 IN2 )
   + USE SIGNAL ;
 - U0_ALU/net9563
   ( U0_ALU/U247 QN )
   ( U0_ALU/U200 IN2 )
   + USE SIGNAL ;
 - U0_ALU/net9545
   ( U0_ALU/U246 QN )
   ( U0_ALU/U238 IN2 )
   + USE SIGNAL ;
 - U0_ALU/net9544
   ( U0_ALU/U130 QN )
   ( U0_ALU/U3 IN2 )
   ( U0_ALU/U200 IN1 )
   ( U0_ALU/U238 IN1 )
   ( U0_ALU/U98 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_196
   ( U0_REG_FILE/regfile_reg\[0\]\[5\] Q )
   ( U0_REG_FILE/U422 IN3 )
   ( U0_REG_FILE/U421 IN3 )
   ( U0_REG_FILE/regfile_reg\[1\]\[7\] SI )
   ( U0_ALU/sub_41/U2_5 A )
   ( U0_ALU/PLACE_HFSBUF_513_279 INP )
   ( U0_ALU/PLACE_HFSINV_798_278 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_200
   ( U0_REG_FILE/regfile_reg\[1\]\[6\] QN )
   ( U0_ALU/U172 IN3 )
   ( U0_ALU/U205 IN1 )
   ( U0_ALU/U242 IN4 )
   ( U0_ALU/sub_41/U2_6 B )
   ( U0_ALU/mult_42/PLACE_HFSBUF_430_283 INP )
   ( U0_ALU/PLACE_HFSINV_709_282 INP )
   + USE SIGNAL ;
 - U0_ALU/n234
   ( U0_ALU/U122 Q )
   ( U0_ALU/U111 IN3 )
   + USE SIGNAL ;
 - U0_ALU/n235
   ( U0_ALU/U58 QN )
   ( U0_ALU/U3 IN1 )
   + USE SIGNAL ;
 - optlc_net_1387
   ( PLACE_optlc_1721 ZN )
   ( SpareCell_0_5 INP )
   ( SpareCell_0_4 INP )
   ( SpareCell_4 IN2 )
   ( SpareCell_4 IN1 )
   + USE SIGNAL ;
 - optlc_net_1388
   ( PLACE_optlc_1723 ZN )
   ( SpareCell_7 IN2 )
   ( SpareCell_7 IN1 )
   ( SpareCell_5 IN2 )
   ( SpareCell_5 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n239
   ( U0_ALU/U111 QN )
   ( U0_ALU/U121 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n240
   ( U0_ALU/U20 QN )
   ( U0_ALU/U121 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n241
   ( U0_ALU/U146 QN )
   ( U0_ALU/U199 IN2 )
   + USE SIGNAL ;
 - U0_ALU/n242
   ( U0_ALU/U161 QN )
   ( U0_ALU/U146 IN1 )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_246
   ( U0_ALU/PLACE_HFSINV_1758_332 ZN )
   ( U0_ALU/U70 IN2 )
   ( U0_ALU/PLACE_HFSBUF_485_330 INP )
   ( U0_ALU/div_43/U16 IN2 )
   ( U0_ALU/div_43/U43 IN2 )
   ( U0_ALU/mult_42/U38 IN1 )
   + USE SIGNAL ;
 - U0_ALU/n5
   ( U0_ALU/U26 QN )
   ( U0_ALU/U210 IN2 )
   + USE SIGNAL ;
 - optlc_net_1389
   ( PLACE_optlc_1725 ZN )
   ( SpareCell_2 IN2 )
   ( SpareCell_2 IN1 )
   ( SpareCell_1_2 IN2 )
   ( SpareCell_1_2 IN1 )
   + USE SIGNAL ;
 - PLACE_HFSNET_204
   ( U0_REG_FILE/regfile_reg\[1\]\[5\] QN )
   ( U0_ALU/U21 IN2 )
   ( U0_ALU/U159 IN1 )
   ( U0_ALU/U38 IN2 )
   ( U0_ALU/sub_41/U2_5 B )
   ( U0_ALU/mult_42/PLACE_HFSBUF_41_287 INP )
   ( U0_ALU/PLACE_HFSINV_646_286 INP )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_100
   ( U0_REG_FILE/PLACE_HFSBUF_817_158 Z )
   ( U0_REG_FILE/regfile_reg\[0\]\[0\] SE )
   ( U0_REG_FILE/RdData_reg\[0\] SE )
   ( U0_REG_FILE/RdData_Valid_reg SE )
   ( U0_REG_FILE/regfile_reg\[1\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[0\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[0\]\[1\] SE )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_101
   ( U0_REG_FILE/PLACE_HFSBUF_868_159 Z )
   ( U0_REG_FILE/regfile_reg\[1\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[1\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[1\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[1\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[0\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[0\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[0\]\[6\] SE )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[15]
   ( U0_ALU/U3 QN )
   ( U0_ALU/ALU_OUT_reg\[15\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[14]
   ( U0_ALU/U99 Q )
   ( U0_ALU/ALU_OUT_reg\[14\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[13]
   ( U0_ALU/U102 Q )
   ( U0_ALU/ALU_OUT_reg\[13\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[12]
   ( U0_ALU/U101 Q )
   ( U0_ALU/ALU_OUT_reg\[12\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[11]
   ( U0_ALU/U238 QN )
   ( U0_ALU/ALU_OUT_reg\[11\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[10]
   ( U0_ALU/U109 Q )
   ( U0_ALU/ALU_OUT_reg\[10\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[9]
   ( U0_ALU/U200 QN )
   ( U0_ALU/ALU_OUT_reg\[9\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[8]
   ( U0_ALU/U239 QN )
   ( U0_ALU/ALU_OUT_reg\[8\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[7]
   ( U0_ALU/U32 Q )
   ( U0_ALU/ALU_OUT_reg\[7\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[6]
   ( U0_ALU/U237 Q )
   ( U0_ALU/ALU_OUT_reg\[6\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[5]
   ( U0_ALU/U128 Q )
   ( U0_ALU/ALU_OUT_reg\[5\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[4]
   ( U0_ALU/U197 Q )
   ( U0_ALU/ALU_OUT_reg\[4\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[3]
   ( U0_ALU/U232 QN )
   ( U0_ALU/ALU_OUT_reg\[3\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[2]
   ( U0_ALU/U106 QN )
   ( U0_ALU/ALU_OUT_reg\[2\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[1]
   ( U0_ALU/U79 QN )
   ( U0_ALU/ALU_OUT_reg\[1\] D )
   + USE SIGNAL ;
 - U0_ALU/ALU_OUT_Comb[0]
   ( U0_ALU/U132 Q )
   ( U0_ALU/ALU_OUT_reg\[0\] D )
   + USE SIGNAL ;
 - optlc_net_1390
   ( PLACE_optlc_1726 ZN )
   ( SpareCell_0_2 INP )
   + USE SIGNAL ;
 - optlc_net_1391
   ( PLACE_optlc_1729 Z )
   ( RST_SYNC_1/sync_rst_reg\[0\] D )
   ( RST_SYNC_2/sync_rst_reg\[0\] D )
   ( TX_CLK_DIV/U58 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_102
   ( U0_REG_FILE/PLACE_HFSBUF_767_160 Z )
   ( U0_REG_FILE/regfile_reg\[15\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[14\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[15\]\[5\] SE )
   ( U0_REG_FILE/regfile_reg\[15\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[15\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[15\]\[6\] SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_103
   ( PLACE_HFSBUF_1046_161 Z )
   ( U0_REG_FILE/regfile_reg\[13\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[13\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[7\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[4\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[7\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[4\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[3\] SE )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/SumTmp\[1\]\[0\]
   ( U0_ALU/div_43/U43 Q )
   ( U0_ALU/div_43/U16 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/SumTmp\[1\]\[1\]
   ( U0_ALU/div_43/U4 S )
   ( U0_ALU/div_43/U6 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/SumTmp\[1\]\[2\]
   ( U0_ALU/div_43/u_div\/u_fa_PartRem_0_1_2 S )
   ( U0_ALU/div_43/U13 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/SumTmp\[2\]\[0\]
   ( U0_ALU/div_43/U44 Q )
   ( U0_ALU/div_43/U47 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/SumTmp\[2\]\[1\]
   ( U0_ALU/div_43/U22 S )
   ( U0_ALU/div_43/U17 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/SumTmp\[3\]\[0\]
   ( U0_ALU/div_43/U45 Q )
   ( U0_ALU/div_43/U40 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/CryTmp\[0\]\[1\]
   ( U0_ALU/div_43/U36 QN )
   ( U0_ALU/div_43/U25 IN2 )
   ( U0_ALU/div_43/U21 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/CryTmp\[0\]\[2\]
   ( U0_ALU/div_43/U26 QN )
   ( U0_ALU/div_43/U9 IN1 )
   ( U0_ALU/div_43/U8 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/CryTmp\[0\]\[3\]
   ( U0_ALU/div_43/U11 QN )
   ( U0_ALU/div_43/U2 IN1 )
   ( U0_ALU/div_43/U1 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/CryTmp\[1\]\[1\]
   ( U0_ALU/div_43/U20 QN )
   ( U0_ALU/div_43/U4 A )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/CryTmp\[1\]\[2\]
   ( U0_ALU/div_43/U4 CO )
   ( U0_ALU/div_43/u_div\/u_fa_PartRem_0_1_2 CI )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/CryTmp\[1\]\[3\]
   ( U0_ALU/div_43/u_div\/u_fa_PartRem_0_1_2 CO )
   ( U0_ALU/div_43/U50 IN1 )
   ( U0_ALU/div_43/U42 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/CryTmp\[2\]\[1\]
   ( U0_ALU/div_43/U48 QN )
   ( U0_ALU/div_43/U22 A )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/CryTmp\[2\]\[2\]
   ( U0_ALU/div_43/U22 CO )
   ( U0_ALU/div_43/U47 IN2 )
   ( U0_ALU/div_43/U23 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/CryTmp\[3\]\[1\]
   ( U0_ALU/div_43/U39 QN )
   ( U0_ALU/div_43/U38 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/PartRem\[1\]\[1\]
   ( U0_ALU/div_43/U16 Q )
   ( U0_ALU/div_43/U24 IN2 )
   ( U0_ALU/div_43/U21 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/PartRem\[1\]\[2\]
   ( U0_ALU/div_43/U6 Q )
   ( U0_ALU/div_43/U10 IN2 )
   ( U0_ALU/div_43/U8 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/PartRem\[1\]\[3\]
   ( U0_ALU/div_43/U13 Q )
   ( U0_ALU/div_43/U3 IN2 )
   ( U0_ALU/div_43/U1 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/PartRem\[2\]\[1\]
   ( U0_ALU/div_43/U31 QN )
   ( U0_ALU/div_43/U4 CI )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/PartRem\[2\]\[2\]
   ( U0_ALU/div_43/U17 Q )
   ( U0_ALU/div_43/U13 IN1 )
   ( U0_ALU/div_43/u_div\/u_fa_PartRem_0_1_2 A )
   + USE SIGNAL ;
 - U0_ALU/div_43/u_div\/PartRem\[3\]\[1\]
   ( U0_ALU/div_43/U40 Q )
   ( U0_ALU/div_43/U22 CI )
   ( U0_ALU/div_43/U17 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n1
   ( U0_ALU/div_43/U8 QN )
   ( U0_ALU/div_43/U11 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n2
   ( U0_ALU/div_43/U9 QN )
   ( U0_ALU/div_43/U11 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n3
   ( U0_ALU/div_43/U10 QN )
   ( U0_ALU/div_43/U11 IN3 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n5
   ( U0_ALU/div_43/U42 QN )
   ( U0_ALU/div_43/U16 S )
   + USE SIGNAL ;
 - U0_ALU/div_43/n6
   ( U0_ALU/div_43/U19 QN )
   ( U0_ALU/div_43/U6 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n8
   ( U0_ALU/div_43/U23 QN )
   ( U0_ALU/div_43/U30 INP )
   ( U0_ALU/div_43/U18 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_219
   ( U0_REG_FILE/regfile_reg\[1\]\[0\] QN )
   ( U0_ALU/mult_42/PLACE_HFSBUF_205_304 INP )
   ( U0_ALU/sub_41/U1 IN1 )
   ( U0_ALU/U8 IN2 )
   ( U0_ALU/PLACE_HFSINV_943_303 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_243
   ( U0_REG_FILE/regfile_reg\[1\]\[1\] QN )
   ( U0_ALU/mult_42/PLACE_HFSBUF_47_327 INP )
   ( U0_ALU/PLACE_HFSBUF_485_328 INP )
   ( U0_ALU/PLACE_HFSINV_784_326 INP )
   + USE SIGNAL ;
 - U0_ALU/div_43/n12
   ( U0_ALU/div_43/U7 Q )
   ( U0_ALU/div_43/U23 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n14
   ( U0_ALU/div_43/U18 QN )
   ( U0_ALU/div_43/U31 IN1 )
   ( U0_ALU/div_43/U19 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n15
   ( U0_ALU/div_43/U47 QN )
   ( U0_ALU/div_43/U31 IN2 )
   ( U0_ALU/div_43/U19 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_239
   ( U0_REG_FILE/regfile_reg\[1\]\[2\] QN )
   ( U0_ALU/mult_42/U62 IN1 )
   ( U0_ALU/mult_42/U61 IN1 )
   ( U0_ALU/mult_42/U125 IN2 )
   ( U0_ALU/mult_42/U55 IN1 )
   ( U0_ALU/mult_42/U13 IN1 )
   ( U0_ALU/mult_42/U51 IN1 )
   ( U0_ALU/mult_42/U90 IN2 )
   ( U0_ALU/PLACE_HFSBUF_505_323 INP )
   ( U0_ALU/PLACE_HFSINV_860_322 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/PLACE_HFSNET_246
   ( U0_ALU/mult_42/PLACE_HFSBUF_125_333 Z )
   ( U0_ALU/mult_42/U33 IN1 )
   ( U0_ALU/mult_42/U63 IN1 )
   ( U0_ALU/mult_42/U64 IN1 )
   ( U0_ALU/mult_42/U25 IN1 )
   ( U0_ALU/mult_42/U146 IN2 )
   ( U0_ALU/mult_42/U147 IN2 )
   ( U0_ALU/mult_42/U103 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_230
   ( U0_REG_FILE/regfile_reg\[0\]\[2\] QN )
   ( U0_ALU/U90 IN2 )
   ( U0_ALU/U87 IN2 )
   ( U0_ALU/U89 IN4 )
   ( U0_ALU/div_43/U48 IN1 )
   ( U0_ALU/mult_42/PLACE_HFSBUF_79_315 INP )
   ( U0_ALU/PLACE_HFSINV_884_313 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_225
   ( U0_REG_FILE/regfile_reg\[0\]\[3\] QN )
   ( U0_ALU/U23 IN2 )
   ( U0_ALU/U83 IN4 )
   ( U0_ALU/U84 IN2 )
   ( U0_ALU/div_43/U39 IN1 )
   ( U0_ALU/mult_42/U57 IN2 )
   ( U0_ALU/mult_42/U72 IN2 )
   ( U0_ALU/mult_42/PLACE_HFSBUF_277_308 INP )
   ( U0_ALU/PLACE_HFSINV_1374_307 INP )
   + USE SIGNAL ;
 - U0_ALU/div_43/n24
   ( U0_ALU/div_43/U1 QN )
   ( U0_ALU/div_43/U5 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n25
   ( U0_ALU/div_43/U2 QN )
   ( U0_ALU/div_43/U5 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n26
   ( U0_ALU/div_43/U3 QN )
   ( U0_ALU/div_43/U5 IN3 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n27
   ( U0_ALU/div_43/U21 QN )
   ( U0_ALU/div_43/U26 IN2 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n28
   ( U0_ALU/div_43/U24 QN )
   ( U0_ALU/div_43/U26 IN1 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n29
   ( U0_ALU/div_43/U25 QN )
   ( U0_ALU/div_43/U26 IN3 )
   + USE SIGNAL ;
 - U0_ALU/div_43/n30
   ( U0_ALU/div_43/U37 Q )
   ( U0_ALU/div_43/U38 IN2 )
   + USE SIGNAL ;
 - optlc_net_1392
   ( PLACE_optlc_1730 Z )
   ( RX_CLK_DIV/U56 IN1 )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_104
   ( U0_REG_FILE/PLACE_HFSBUF_988_162 Z )
   ( U0_REG_FILE/RdData_reg\[6\] SE )
   ( U0_REG_FILE/RdData_reg\[3\] SE )
   ( U0_REG_FILE/RdData_reg\[2\] SE )
   ( U0_REG_FILE/RdData_reg\[1\] SE )
   ( U0_REG_FILE/RdData_reg\[5\] SE )
   ( U0_REG_FILE/RdData_reg\[4\] SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_208
   ( U0_REG_FILE/regfile_reg\[1\]\[4\] QN )
   ( U0_ALU/U204 IN1 )
   ( U0_ALU/U184 IN2 )
   ( U0_ALU/U162 IN2 )
   ( U0_ALU/sub_41/U2_4 B )
   ( U0_ALU/mult_42/PLACE_HFSBUF_47_292 INP )
   ( U0_ALU/PLACE_HFSINV_702_290 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_105
   ( PLACE_HFSBUF_1411_163 Z )
   ( U0_REG_FILE/PLACE_HFSBUF_988_162 INP )
   ( U0_REG_FILE/RdData_reg\[7\] SE )
   ( U0_REG_FILE/PLACE_HFSBUF_767_160 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_868_159 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_817_158 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1249_157 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1292_156 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_1206_155 INP )
   ( PLACE_HFSBUF_1046_161 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_212
   ( U0_REG_FILE/regfile_reg\[1\]\[7\] QN )
   ( U0_ALU/U243 IN2 )
   ( U0_ALU/U73 IN1 )
   ( U0_ALU/U100 IN2 )
   ( U0_ALU/sub_41/U2_7 B )
   ( U0_ALU/mult_42/PLACE_HFSBUF_436_295 INP )
   ( U0_ALU/PLACE_HFSINV_674_294 INP )
   + USE SIGNAL ;
 - PLACE_HFSNET_248
   ( U0_REG_FILE/regfile_reg\[0\]\[1\] QN )
   ( U0_ALU/U93 IN2 )
   ( U0_ALU/U96 IN4 )
   ( U0_ALU/U97 IN2 )
   ( U0_ALU/U244 IN4 )
   ( U0_ALU/mult_42/PLACE_HFSBUF_125_333 INP )
   ( U0_ALU/div_43/U20 IN1 )
   ( U0_ALU/PLACE_HFSINV_1758_332 INP )
   + USE SIGNAL ;
 - optlc_net_1393
   ( PLACE_optlc_1731 Z )
   ( U0_UART/U0_TX/U0_MUX/U6 IN1 )
   + USE SIGNAL ;
 - U0_ALU/sub_41/carry[8]
   ( U0_ALU/sub_41/U2_7 CO )
   ( U0_ALU/sub_41/U12 INP )
   + USE SIGNAL ;
 - U0_ALU/sub_41/carry[7]
   ( U0_ALU/sub_41/U2_6 CO )
   ( U0_ALU/sub_41/U2_7 CI )
   + USE SIGNAL ;
 - U0_ALU/sub_41/carry[6]
   ( U0_ALU/sub_41/U2_5 CO )
   ( U0_ALU/sub_41/U2_6 CI )
   + USE SIGNAL ;
 - U0_ALU/sub_41/carry[5]
   ( U0_ALU/sub_41/U2_4 CO )
   ( U0_ALU/sub_41/U2_5 CI )
   + USE SIGNAL ;
 - U0_ALU/sub_41/carry[4]
   ( U0_ALU/sub_41/U2_3 CO )
   ( U0_ALU/sub_41/U2_4 CI )
   + USE SIGNAL ;
 - U0_ALU/sub_41/carry[3]
   ( U0_ALU/sub_41/U2_2 CO )
   ( U0_ALU/sub_41/U2_3 CI )
   + USE SIGNAL ;
 - U0_ALU/sub_41/carry[2]
   ( U0_ALU/sub_41/U2_1 CO )
   ( U0_ALU/sub_41/U2_2 CI )
   + USE SIGNAL ;
 - U0_ALU/sub_41/carry[1]
   ( U0_ALU/sub_41/U1 Q )
   ( U0_ALU/sub_41/U2_1 CI )
   + USE SIGNAL ;
 - PLACE_HFSNET_106
   ( PLACE_HFSBUF_1672_164 Z )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[3\] SE )
   ( U0_ALU/ALU_OUT_reg\[12\] SE )
   ( U0_ALU/ALU_OUT_reg\[13\] SE )
   ( U0_ALU/ALU_OUT_reg\[14\] SE )
   ( U0_ALU/ALU_OUT_reg\[11\] SE )
   ( U0_ALU/ALU_OUT_reg\[10\] SE )
   ( U0_ALU/ALU_OUT_reg\[6\] SE )
   ( U0_ALU/ALU_OUT_reg\[15\] SE )
   ( U0_ALU/ALU_OUT_reg\[8\] SE )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_107
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_1957_166 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[3\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[6\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[7\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[5\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[0\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[0\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[1\] SE )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_108
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_2073_167 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[0\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[1\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[6\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[5\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[5\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[6\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[5\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[7\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_1957_166 INP )
   + USE SIGNAL ;
 - U0_ALU/add_40/n1
   ( U0_ALU/add_40/U1 Q )
   ( U0_ALU/add_40/U1_1 CI )
   + USE SIGNAL ;
 - U0_UART/U0_TX/U0_SER/PLACE_HFSNET_108
   ( U0_UART/U0_TX/U0_SER/PLACE_HFSBUF_2506_168 Z )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[1\] SE )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[0\] SE )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[4\] SE )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[3\] SE )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[6\] SE )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[7\] SE )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[2\] SE )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[2\] SE )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[0\] SE )
   + USE SIGNAL ;
 - U0_ALU/add_40/carry[7]
   ( U0_ALU/add_40/U1_6 CO )
   ( U0_ALU/add_40/U1_7 CI )
   + USE SIGNAL ;
 - U0_ALU/add_40/carry[6]
   ( U0_ALU/add_40/U1_5 CO )
   ( U0_ALU/add_40/U1_6 CI )
   + USE SIGNAL ;
 - U0_ALU/add_40/carry[5]
   ( U0_ALU/add_40/U1_4 CO )
   ( U0_ALU/add_40/U1_5 CI )
   + USE SIGNAL ;
 - U0_ALU/add_40/carry[4]
   ( U0_ALU/add_40/U1_3 CO )
   ( U0_ALU/add_40/U1_4 CI )
   + USE SIGNAL ;
 - U0_ALU/add_40/carry[3]
   ( U0_ALU/add_40/U1_2 CO )
   ( U0_ALU/add_40/U1_3 CI )
   + USE SIGNAL ;
 - U0_ALU/add_40/carry[2]
   ( U0_ALU/add_40/U1_1 CO )
   ( U0_ALU/add_40/U1_2 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[7\]\[7\]
   ( U0_ALU/mult_42/U122 QN )
   ( U0_ALU/mult_42/U112 IN2 )
   ( U0_ALU/mult_42/U18 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[7\]\[6\]
   ( U0_ALU/mult_42/U24 QN )
   ( U0_ALU/mult_42/S5_6 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[7\]\[5\]
   ( U0_ALU/mult_42/U123 QN )
   ( U0_ALU/mult_42/S4_5 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[7\]\[4\]
   ( U0_ALU/mult_42/U71 QN )
   ( U0_ALU/mult_42/S4_4 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[7\]\[3\]
   ( U0_ALU/mult_42/U124 QN )
   ( U0_ALU/mult_42/S4_3 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[7\]\[2\]
   ( U0_ALU/mult_42/U125 QN )
   ( U0_ALU/mult_42/S4_2 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[7\]\[1\]
   ( U0_ALU/mult_42/U83 QN )
   ( U0_ALU/mult_42/S4_1 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[7\]\[0\]
   ( U0_ALU/mult_42/U126 QN )
   ( U0_ALU/mult_42/S4_0 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[6\]\[7\]
   ( U0_ALU/mult_42/U127 QN )
   ( U0_ALU/mult_42/S5_6 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[6\]\[6\]
   ( U0_ALU/mult_42/U128 QN )
   ( U0_ALU/mult_42/S3_6_6 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[6\]\[5\]
   ( U0_ALU/mult_42/U129 QN )
   ( U0_ALU/mult_42/S2_6_5 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[6\]\[4\]
   ( U0_ALU/mult_42/U69 QN )
   ( U0_ALU/mult_42/S2_6_4 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[6\]\[3\]
   ( U0_ALU/mult_42/U131 QN )
   ( U0_ALU/mult_42/S2_6_3 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[6\]\[2\]
   ( U0_ALU/mult_42/U61 QN )
   ( U0_ALU/mult_42/S2_6_2 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[6\]\[1\]
   ( U0_ALU/mult_42/U132 QN )
   ( U0_ALU/mult_42/S2_6_1 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[6\]\[0\]
   ( U0_ALU/mult_42/U133 QN )
   ( U0_ALU/mult_42/S1_6_0 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[5\]\[7\]
   ( U0_ALU/mult_42/U134 QN )
   ( U0_ALU/mult_42/S3_6_6 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[5\]\[6\]
   ( U0_ALU/mult_42/U135 QN )
   ( U0_ALU/mult_42/S3_5_6 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[5\]\[5\]
   ( U0_ALU/mult_42/U136 QN )
   ( U0_ALU/mult_42/S2_5_5 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[5\]\[4\]
   ( U0_ALU/mult_42/U137 QN )
   ( U0_ALU/mult_42/S2_5_4 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[5\]\[3\]
   ( U0_ALU/mult_42/U138 QN )
   ( U0_ALU/mult_42/S2_5_3 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[5\]\[2\]
   ( U0_ALU/mult_42/U62 QN )
   ( U0_ALU/mult_42/S2_5_2 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[5\]\[1\]
   ( U0_ALU/mult_42/U139 QN )
   ( U0_ALU/mult_42/S2_5_1 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[5\]\[0\]
   ( U0_ALU/mult_42/U140 QN )
   ( U0_ALU/mult_42/S1_5_0 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[4\]\[7\]
   ( U0_ALU/mult_42/U141 QN )
   ( U0_ALU/mult_42/S3_5_6 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[4\]\[6\]
   ( U0_ALU/mult_42/U23 QN )
   ( U0_ALU/mult_42/S3_4_6 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[4\]\[5\]
   ( U0_ALU/mult_42/U10 QN )
   ( U0_ALU/mult_42/S2_4_5 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[4\]\[3\]
   ( U0_ALU/mult_42/U142 QN )
   ( U0_ALU/mult_42/S2_4_3 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[4\]\[2\]
   ( U0_ALU/mult_42/U13 QN )
   ( U0_ALU/mult_42/S2_4_2 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[4\]\[0\]
   ( U0_ALU/mult_42/U143 QN )
   ( U0_ALU/mult_42/S1_4_0 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[3\]\[7\]
   ( U0_ALU/mult_42/U58 QN )
   ( U0_ALU/mult_42/S3_4_6 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[3\]\[6\]
   ( U0_ALU/mult_42/U80 QN )
   ( U0_ALU/mult_42/S3_3_6 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[3\]\[0\]
   ( U0_ALU/mult_42/U72 QN )
   ( U0_ALU/mult_42/S1_3_0 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[2\]\[0\]
   ( U0_ALU/mult_42/U145 QN )
   ( U0_ALU/mult_42/S1_2_0 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[1\]\[6\]
   ( U0_ALU/mult_42/U146 QN )
   ( U0_ALU/mult_42/U35 IN2 )
   ( U0_ALU/mult_42/U7 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[1\]\[4\]
   ( U0_ALU/mult_42/U63 QN )
   ( U0_ALU/mult_42/U9 IN1 )
   ( U0_ALU/mult_42/U54 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[1\]\[1\]
   ( U0_ALU/mult_42/U147 QN )
   ( U0_ALU/mult_42/U8 IN2 )
   ( U0_ALU/mult_42/U87 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[1\]\[0\]
   ( U0_ALU/mult_42/U103 QN )
   ( U0_ALU/mult_42/U113 IN2 )
   ( U0_ALU/mult_42/U16 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[0\]\[7\]
   ( U0_ALU/mult_42/U28 QN )
   ( U0_ALU/mult_42/U35 IN1 )
   ( U0_ALU/mult_42/U7 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[0\]\[5\]
   ( U0_ALU/mult_42/U149 QN )
   ( U0_ALU/mult_42/U9 IN2 )
   ( U0_ALU/mult_42/U54 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[0\]\[2\]
   ( U0_ALU/mult_42/U90 QN )
   ( U0_ALU/mult_42/U8 IN1 )
   ( U0_ALU/mult_42/U87 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[0\]\[1\]
   ( U0_ALU/mult_42/U14 QN )
   ( U0_ALU/mult_42/U113 IN1 )
   ( U0_ALU/mult_42/U16 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[7\]\[6\]
   ( U0_ALU/mult_42/S5_6 CO )
   ( U0_ALU/mult_42/U112 IN1 )
   ( U0_ALU/mult_42/U18 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[7\]\[5\]
   ( U0_ALU/mult_42/S4_5 CO )
   ( U0_ALU/mult_42/U111 IN1 )
   ( U0_ALU/mult_42/U106 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[7\]\[4\]
   ( U0_ALU/mult_42/S4_4 CO )
   ( U0_ALU/mult_42/U110 IN1 )
   ( U0_ALU/mult_42/U105 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[7\]\[3\]
   ( U0_ALU/mult_42/S4_3 CO )
   ( U0_ALU/mult_42/U109 IN1 )
   ( U0_ALU/mult_42/U104 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[7\]\[0\]
   ( U0_ALU/mult_42/S4_0 CO )
   ( U0_ALU/mult_42/U4 IN1 )
   ( U0_ALU/mult_42/U66 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[6\]\[6\]
   ( U0_ALU/mult_42/S3_6_6 CO )
   ( U0_ALU/mult_42/S5_6 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[6\]\[5\]
   ( U0_ALU/mult_42/S2_6_5 CO )
   ( U0_ALU/mult_42/S4_5 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[6\]\[4\]
   ( U0_ALU/mult_42/S2_6_4 CO )
   ( U0_ALU/mult_42/S4_4 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[6\]\[0\]
   ( U0_ALU/mult_42/S1_6_0 CO )
   ( U0_ALU/mult_42/S4_0 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[5\]\[6\]
   ( U0_ALU/mult_42/S3_5_6 CO )
   ( U0_ALU/mult_42/S3_6_6 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[5\]\[5\]
   ( U0_ALU/mult_42/S2_5_5 CO )
   ( U0_ALU/mult_42/S2_6_5 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[5\]\[0\]
   ( U0_ALU/mult_42/S1_5_0 CO )
   ( U0_ALU/mult_42/S1_6_0 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[4\]\[6\]
   ( U0_ALU/mult_42/S3_4_6 CO )
   ( U0_ALU/mult_42/S3_5_6 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[3\]\[6\]
   ( U0_ALU/mult_42/S3_3_6 CO )
   ( U0_ALU/mult_42/S3_4_6 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[2\]\[0\]
   ( U0_ALU/mult_42/S1_2_0 CO )
   ( U0_ALU/mult_42/S1_3_0 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[7\]\[6\]
   ( U0_ALU/mult_42/S5_6 S )
   ( U0_ALU/mult_42/U111 IN2 )
   ( U0_ALU/mult_42/U106 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[7\]\[5\]
   ( U0_ALU/mult_42/S4_5 S )
   ( U0_ALU/mult_42/U110 IN2 )
   ( U0_ALU/mult_42/U105 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[7\]\[4\]
   ( U0_ALU/mult_42/S4_4 S )
   ( U0_ALU/mult_42/U109 IN2 )
   ( U0_ALU/mult_42/U104 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[6\]\[6\]
   ( U0_ALU/mult_42/S3_6_6 S )
   ( U0_ALU/mult_42/S4_5 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[6\]\[5\]
   ( U0_ALU/mult_42/S2_6_5 S )
   ( U0_ALU/mult_42/S4_4 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[5\]\[6\]
   ( U0_ALU/mult_42/S3_5_6 S )
   ( U0_ALU/mult_42/S2_6_5 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[4\]\[6\]
   ( U0_ALU/mult_42/S3_4_6 S )
   ( U0_ALU/mult_42/S2_5_5 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[1\]\[1\]
   ( U0_ALU/mult_42/U8 Q )
   ( U0_ALU/mult_42/S1_2_0 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/A1\[12\]
   ( U0_ALU/mult_42/U112 Q )
   ( U0_ALU/mult_42/FS_1/U36 IN4 )
   ( U0_ALU/mult_42/FS_1/U31 INP )
   ( U0_ALU/mult_42/FS_1/U18 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/A1\[11\]
   ( U0_ALU/mult_42/U111 Q )
   ( U0_ALU/mult_42/FS_1/U55 IN2 )
   ( U0_ALU/mult_42/FS_1/U24 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/A1\[10\]
   ( U0_ALU/mult_42/U110 Q )
   ( U0_ALU/mult_42/FS_1/U56 INP )
   ( U0_ALU/mult_42/FS_1/U27 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/A1\[9\]
   ( U0_ALU/mult_42/U109 Q )
   ( U0_ALU/mult_42/FS_1/U53 IN2 )
   ( U0_ALU/mult_42/FS_1/U54 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/A1\[8\]
   ( U0_ALU/mult_42/U151 Q )
   ( U0_ALU/mult_42/FS_1/U32 IN1 )
   ( U0_ALU/mult_42/FS_1/U7 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/A1\[7\]
   ( U0_ALU/mult_42/U154 Q )
   ( U0_ALU/mult_42/FS_1/U3 IN2 )
   ( U0_ALU/mult_42/FS_1/U46 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/net10887
   ( U0_ALU/mult_42/U66 Q )
   ( U0_ALU/mult_42/FS_1/U3 IN1 )
   ( U0_ALU/mult_42/FS_1/U46 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[4\]\[1\]
   ( U0_ALU/mult_42/U82 QN )
   ( U0_ALU/mult_42/S2_4_1 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[3\]\[1\]
   ( U0_ALU/mult_42/U57 QN )
   ( U0_ALU/mult_42/S2_3_1 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[2\]\[1\]
   ( U0_ALU/mult_42/U50 QN )
   ( U0_ALU/mult_42/S2_2_1 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[4\]\[1\]
   ( U0_ALU/mult_42/S2_4_1 S )
   ( U0_ALU/mult_42/S1_5_0 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[3\]\[1\]
   ( U0_ALU/mult_42/S2_3_1 S )
   ( U0_ALU/mult_42/S1_4_0 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[2\]\[1\]
   ( U0_ALU/mult_42/S2_2_1 S )
   ( U0_ALU/mult_42/S1_3_0 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[1\]\[2\]
   ( U0_ALU/mult_42/U2 Q )
   ( U0_ALU/mult_42/S2_2_1 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[4\]\[1\]
   ( U0_ALU/mult_42/S2_4_1 CO )
   ( U0_ALU/mult_42/S2_5_1 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[4\]\[0\]
   ( U0_ALU/mult_42/S1_4_0 CO )
   ( U0_ALU/mult_42/S1_5_0 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[3\]\[1\]
   ( U0_ALU/mult_42/S2_3_1 CO )
   ( U0_ALU/mult_42/S2_4_1 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[3\]\[0\]
   ( U0_ALU/mult_42/S1_3_0 CO )
   ( U0_ALU/mult_42/S1_4_0 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[2\]\[1\]
   ( U0_ALU/mult_42/S2_2_1 CO )
   ( U0_ALU/mult_42/S2_3_1 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[6\]\[1\]
   ( U0_ALU/mult_42/S2_6_1 S )
   ( U0_ALU/mult_42/S4_0 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[6\]\[1\]
   ( U0_ALU/mult_42/S2_6_1 CO )
   ( U0_ALU/mult_42/S4_1 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[5\]\[2\]
   ( U0_ALU/mult_42/S2_5_2 CO )
   ( U0_ALU/mult_42/S2_6_2 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[5\]\[2\]
   ( U0_ALU/mult_42/S2_5_2 S )
   ( U0_ALU/mult_42/S2_6_1 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[5\]\[1\]
   ( U0_ALU/mult_42/S2_5_1 S )
   ( U0_ALU/mult_42/S1_6_0 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[4\]\[2\]
   ( U0_ALU/mult_42/S2_4_2 S )
   ( U0_ALU/mult_42/S2_5_1 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[5\]\[1\]
   ( U0_ALU/mult_42/S2_5_1 CO )
   ( U0_ALU/mult_42/S2_6_1 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[4\]\[2\]
   ( U0_ALU/mult_42/S2_4_2 CO )
   ( U0_ALU/mult_42/S2_5_2 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[7\]\[1\]
   ( U0_ALU/mult_42/S4_1 S )
   ( U0_ALU/mult_42/U4 IN2 )
   ( U0_ALU/mult_42/U66 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[7\]\[1\]
   ( U0_ALU/mult_42/S4_1 CO )
   ( U0_ALU/mult_42/U3 IN2 )
   ( U0_ALU/mult_42/U154 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[2\]\[2\]
   ( U0_ALU/mult_42/U51 QN )
   ( U0_ALU/mult_42/S2_2_2 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[1\]\[3\]
   ( U0_ALU/mult_42/U33 QN )
   ( U0_ALU/mult_42/U12 IN1 )
   ( U0_ALU/mult_42/U11 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[0\]\[4\]
   ( U0_ALU/mult_42/U65 QN )
   ( U0_ALU/mult_42/U12 IN2 )
   ( U0_ALU/mult_42/U11 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[2\]\[2\]
   ( U0_ALU/mult_42/S2_2_2 S )
   ( U0_ALU/mult_42/S2_3_1 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[1\]\[3\]
   ( U0_ALU/mult_42/U12 Q )
   ( U0_ALU/mult_42/S2_2_2 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[2\]\[2\]
   ( U0_ALU/mult_42/S2_2_2 CO )
   ( U0_ALU/mult_42/S2_3_2 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/net11211
   ( U0_ALU/mult_42/U11 Q )
   ( U0_ALU/mult_42/S2_2_3 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[3\]\[3\]
   ( U0_ALU/mult_42/U52 QN )
   ( U0_ALU/mult_42/S2_3_3 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[3\]\[2\]
   ( U0_ALU/mult_42/U55 QN )
   ( U0_ALU/mult_42/S2_3_2 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[2\]\[3\]
   ( U0_ALU/mult_42/U49 QN )
   ( U0_ALU/mult_42/S2_2_3 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[3\]\[3\]
   ( U0_ALU/mult_42/S2_3_3 S )
   ( U0_ALU/mult_42/S2_4_2 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[3\]\[2\]
   ( U0_ALU/mult_42/S2_3_2 S )
   ( U0_ALU/mult_42/S2_4_1 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[2\]\[3\]
   ( U0_ALU/mult_42/S2_2_3 S )
   ( U0_ALU/mult_42/S2_3_2 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[1\]\[4\]
   ( U0_ALU/mult_42/U54 Q )
   ( U0_ALU/mult_42/S2_2_3 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[3\]\[2\]
   ( U0_ALU/mult_42/S2_3_2 CO )
   ( U0_ALU/mult_42/S2_4_2 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[2\]\[3\]
   ( U0_ALU/mult_42/S2_2_3 CO )
   ( U0_ALU/mult_42/S2_3_3 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/net11130
   ( U0_ALU/mult_42/U30 Q )
   ( U0_ALU/mult_42/S2_2_2 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[1\]\[2\]
   ( U0_ALU/mult_42/U38 Q )
   ( U0_ALU/mult_42/U30 IN1 )
   ( U0_ALU/mult_42/U2 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[0\]\[3\]
   ( U0_ALU/mult_42/U31 QN )
   ( U0_ALU/mult_42/U30 IN2 )
   ( U0_ALU/mult_42/U2 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n3
   ( U0_ALU/mult_42/U16 Q )
   ( U0_ALU/mult_42/S1_2_0 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n4
   ( U0_ALU/mult_42/U18 Q )
   ( U0_ALU/mult_42/FS_1/U34 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n9
   ( U0_ALU/mult_42/U87 Q )
   ( U0_ALU/mult_42/S2_2_1 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n10
   ( U0_ALU/mult_42/U104 Q )
   ( U0_ALU/mult_42/FS_1/U27 IN1 )
   ( U0_ALU/mult_42/FS_1/U9 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n11
   ( U0_ALU/mult_42/U105 Q )
   ( U0_ALU/mult_42/FS_1/U55 IN1 )
   ( U0_ALU/mult_42/FS_1/U24 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n12
   ( U0_ALU/mult_42/U106 Q )
   ( U0_ALU/mult_42/FS_1/U36 IN1 )
   ( U0_ALU/mult_42/FS_1/U18 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/net3022
   ( U0_ALU/mult_42/U3 Q )
   ( U0_ALU/mult_42/FS_1/U32 IN2 )
   ( U0_ALU/mult_42/FS_1/U7 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n7
   ( U0_ALU/mult_42/U9 Q )
   ( U0_ALU/mult_42/S2_2_4 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[4\]\[3\]
   ( U0_ALU/mult_42/S2_4_3 S )
   ( U0_ALU/mult_42/S2_5_2 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[4\]\[3\]
   ( U0_ALU/mult_42/S2_4_3 CO )
   ( U0_ALU/mult_42/S2_5_3 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n8
   ( U0_ALU/mult_42/U78 Q )
   ( U0_ALU/mult_42/S2_2_5 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[4\]\[4\]
   ( U0_ALU/mult_42/U70 QN )
   ( U0_ALU/mult_42/S2_4_4 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[3\]\[5\]
   ( U0_ALU/mult_42/U73 QN )
   ( U0_ALU/mult_42/S2_3_5 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[3\]\[4\]
   ( U0_ALU/mult_42/U79 QN )
   ( U0_ALU/mult_42/S2_3_4 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[2\]\[5\]
   ( U0_ALU/mult_42/U68 QN )
   ( U0_ALU/mult_42/S2_2_5 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[2\]\[4\]
   ( U0_ALU/mult_42/U67 QN )
   ( U0_ALU/mult_42/S2_2_4 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[3\]\[4\]
   ( U0_ALU/mult_42/S2_3_4 S )
   ( U0_ALU/mult_42/S2_4_3 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[2\]\[5\]
   ( U0_ALU/mult_42/S2_2_5 S )
   ( U0_ALU/mult_42/S2_3_4 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[2\]\[4\]
   ( U0_ALU/mult_42/S2_2_4 S )
   ( U0_ALU/mult_42/S2_3_3 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[1\]\[6\]
   ( U0_ALU/mult_42/U35 Q )
   ( U0_ALU/mult_42/S2_2_5 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[3\]\[4\]
   ( U0_ALU/mult_42/S2_3_4 CO )
   ( U0_ALU/mult_42/S2_4_4 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[3\]\[3\]
   ( U0_ALU/mult_42/S2_3_3 CO )
   ( U0_ALU/mult_42/S2_4_3 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[2\]\[5\]
   ( U0_ALU/mult_42/S2_2_5 CO )
   ( U0_ALU/mult_42/S2_3_5 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[2\]\[4\]
   ( U0_ALU/mult_42/S2_2_4 CO )
   ( U0_ALU/mult_42/S2_3_4 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[1\]\[5\]
   ( U0_ALU/mult_42/U64 QN )
   ( U0_ALU/mult_42/U34 IN2 )
   ( U0_ALU/mult_42/U78 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[0\]\[6\]
   ( U0_ALU/mult_42/U148 QN )
   ( U0_ALU/mult_42/U34 IN1 )
   ( U0_ALU/mult_42/U78 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[1\]\[5\]
   ( U0_ALU/mult_42/U34 Q )
   ( U0_ALU/mult_42/S2_2_4 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[6\]\[2\]
   ( U0_ALU/mult_42/S2_6_2 S )
   ( U0_ALU/mult_42/S4_1 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[5\]\[3\]
   ( U0_ALU/mult_42/S2_5_3 S )
   ( U0_ALU/mult_42/S2_6_2 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[4\]\[4\]
   ( U0_ALU/mult_42/S2_4_4 S )
   ( U0_ALU/mult_42/S2_5_3 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[6\]\[2\]
   ( U0_ALU/mult_42/S2_6_2 CO )
   ( U0_ALU/mult_42/S4_2 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[5\]\[3\]
   ( U0_ALU/mult_42/S2_5_3 CO )
   ( U0_ALU/mult_42/S2_6_3 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n5
   ( U0_ALU/mult_42/U7 Q )
   ( U0_ALU/mult_42/S3_2_6 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[2\]\[7\]
   ( U0_ALU/mult_42/U144 QN )
   ( U0_ALU/mult_42/S3_3_6 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[2\]\[6\]
   ( U0_ALU/mult_42/U19 QN )
   ( U0_ALU/mult_42/S3_2_6 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/ab\[1\]\[7\]
   ( U0_ALU/mult_42/U25 QN )
   ( U0_ALU/mult_42/S3_2_6 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[7\]\[3\]
   ( U0_ALU/mult_42/S4_3 S )
   ( U0_ALU/mult_42/U5 IN2 )
   ( U0_ALU/mult_42/U151 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[7\]\[2\]
   ( U0_ALU/mult_42/S4_2 S )
   ( U0_ALU/mult_42/U3 IN1 )
   ( U0_ALU/mult_42/U154 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[6\]\[4\]
   ( U0_ALU/mult_42/S2_6_4 S )
   ( U0_ALU/mult_42/S4_3 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[6\]\[3\]
   ( U0_ALU/mult_42/S2_6_3 S )
   ( U0_ALU/mult_42/S4_2 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[5\]\[5\]
   ( U0_ALU/mult_42/S2_5_5 S )
   ( U0_ALU/mult_42/S2_6_4 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[5\]\[4\]
   ( U0_ALU/mult_42/S2_5_4 S )
   ( U0_ALU/mult_42/S2_6_3 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[4\]\[5\]
   ( U0_ALU/mult_42/S2_4_5 S )
   ( U0_ALU/mult_42/S2_5_4 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[3\]\[6\]
   ( U0_ALU/mult_42/S3_3_6 S )
   ( U0_ALU/mult_42/S2_4_5 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[3\]\[5\]
   ( U0_ALU/mult_42/S2_3_5 S )
   ( U0_ALU/mult_42/S2_4_4 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/SUMB\[2\]\[6\]
   ( U0_ALU/mult_42/S3_2_6 S )
   ( U0_ALU/mult_42/S2_3_5 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[7\]\[2\]
   ( U0_ALU/mult_42/S4_2 CO )
   ( U0_ALU/mult_42/U5 IN1 )
   ( U0_ALU/mult_42/U151 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[6\]\[3\]
   ( U0_ALU/mult_42/S2_6_3 CO )
   ( U0_ALU/mult_42/S4_3 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[5\]\[4\]
   ( U0_ALU/mult_42/S2_5_4 CO )
   ( U0_ALU/mult_42/S2_6_4 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[4\]\[5\]
   ( U0_ALU/mult_42/S2_4_5 CO )
   ( U0_ALU/mult_42/S2_5_5 B )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[4\]\[4\]
   ( U0_ALU/mult_42/S2_4_4 CO )
   ( U0_ALU/mult_42/S2_5_4 A )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[3\]\[5\]
   ( U0_ALU/mult_42/S2_3_5 CO )
   ( U0_ALU/mult_42/S2_4_5 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/CARRYB\[2\]\[6\]
   ( U0_ALU/mult_42/S3_2_6 CO )
   ( U0_ALU/mult_42/S3_3_6 CI )
   + USE SIGNAL ;
 - U0_ALU/mult_42/n17
   ( U0_ALU/mult_42/U5 Q )
   ( U0_ALU/mult_42/FS_1/U53 IN1 )
   ( U0_ALU/mult_42/FS_1/U54 IN1 )
   + USE SIGNAL ;
 - U0_UART/U0_TX/PLACE_HFSNET_109
   ( U0_UART/U0_TX/PLACE_HFSBUF_2441_169 Z )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[5\] SE )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[0\] SE )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[4\] SE )
   ( U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg SE )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[5\] SE )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[1\] SE )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[2\] SE )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/PLACE_HFSNET_109
   ( U0_ASYN_FIFO/PLACE_HFSBUF_2188_170 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[5\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[1\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[6\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[0\] SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_110
   ( PLACE_HFSBUF_2251_171 Z )
   ( U0_PULSE_GEN/SYNC_REG_reg SE )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[2\] SE )
   ( U0_UART/U0_TX/U0_FSM/busy_reg SE )
   ( U0_UART/U0_TX/U0_MUX/TX_OUT_reg SE )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[1\] SE )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net7218
   ( U0_ALU/mult_42/FS_1/U14 QN )
   ( U0_ALU/mult_42/FS_1/U17 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net10920
   ( U0_ALU/mult_42/FS_1/U20 QN )
   ( U0_ALU/mult_42/FS_1/U35 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n1
   ( U0_ALU/mult_42/FS_1/U23 QN )
   ( U0_ALU/mult_42/FS_1/U35 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n29
   ( U0_ALU/mult_42/FS_1/U47 ZN )
   ( U0_ALU/mult_42/FS_1/U22 IN2 )
   ( U0_ALU/mult_42/FS_1/U37 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n32
   ( U0_ALU/mult_42/FS_1/U19 QN )
   ( U0_ALU/mult_42/FS_1/U12 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n35
   ( U0_ALU/mult_42/FS_1/U49 QN )
   ( U0_ALU/mult_42/FS_1/U37 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5733
   ( U0_ALU/mult_42/FS_1/U10 QN )
   ( U0_ALU/mult_42/FS_1/U23 IN2 )
   ( U0_ALU/mult_42/FS_1/U17 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5781
   ( U0_ALU/mult_42/FS_1/U22 QN )
   ( U0_ALU/mult_42/FS_1/U12 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n36
   ( U0_ALU/mult_42/FS_1/U32 Q )
   ( U0_ALU/mult_42/FS_1/U25 INP )
   ( U0_ALU/mult_42/FS_1/U21 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n16
   ( U0_ALU/mult_42/FS_1/U28 ZN )
   ( U0_ALU/mult_42/FS_1/U22 IN1 )
   ( U0_ALU/mult_42/FS_1/U49 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5736
   ( U0_ALU/mult_42/FS_1/U9 ZN )
   ( U0_ALU/mult_42/FS_1/U8 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5734
   ( U0_ALU/mult_42/FS_1/U56 ZN )
   ( U0_ALU/mult_42/FS_1/U8 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5732
   ( U0_ALU/mult_42/FS_1/U8 QN )
   ( U0_ALU/mult_42/FS_1/U51 IN2 )
   ( U0_ALU/mult_42/FS_1/U23 IN1 )
   ( U0_ALU/mult_42/FS_1/U16 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5707
   ( U0_ALU/mult_42/FS_1/U24 Q )
   ( U0_ALU/mult_42/FS_1/U51 IN1 )
   ( U0_ALU/mult_42/FS_1/U20 IN2 )
   ( U0_ALU/mult_42/FS_1/U13 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n3
   ( U0_ALU/mult_42/FS_1/U33 QN )
   ( U0_ALU/mult_42/FS_1/U5 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n15
   ( U0_ALU/mult_42/FS_1/U7 Q )
   ( U0_ALU/mult_42/FS_1/U33 IN2 )
   ( U0_ALU/mult_42/FS_1/U28 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5750
   ( U0_ALU/mult_42/FS_1/U57 QN )
   ( U0_ALU/mult_42/FS_1/U52 IN1 )
   ( U0_ALU/mult_42/FS_1/U10 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5747
   ( U0_ALU/mult_42/FS_1/U6 ZN )
   ( U0_ALU/mult_42/FS_1/U57 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n4
   ( U0_ALU/mult_42/FS_1/U21 ZN )
   ( U0_ALU/mult_42/FS_1/U5 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n34
   ( U0_ALU/mult_42/FS_1/U54 QN )
   ( U0_ALU/mult_42/FS_1/U19 IN2 )
   ( U0_ALU/mult_42/FS_1/U6 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n33
   ( U0_ALU/mult_42/FS_1/U53 Q )
   ( U0_ALU/mult_42/FS_1/U19 IN1 )
   ( U0_ALU/mult_42/FS_1/U11 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n31
   ( U0_ALU/mult_42/FS_1/U5 QN )
   ( U0_ALU/mult_42/FS_1/U57 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net7207
   ( U0_ALU/mult_42/FS_1/U45 QN )
   ( U0_ALU/mult_42/FS_1/U36 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5757
   ( U0_ALU/mult_42/FS_1/U51 Q )
   ( U0_ALU/mult_42/FS_1/U50 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5756
   ( U0_ALU/mult_42/FS_1/U52 QN )
   ( U0_ALU/mult_42/FS_1/U50 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5745
   ( U0_ALU/mult_42/FS_1/U11 ZN )
   ( U0_ALU/mult_42/FS_1/U52 IN2 )
   ( U0_ALU/mult_42/FS_1/U10 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5724
   ( U0_ALU/mult_42/FS_1/U50 QN )
   ( U0_ALU/mult_42/FS_1/U48 IN1 )
   ( U0_ALU/mult_42/FS_1/U45 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net5716
   ( U0_ALU/mult_42/FS_1/U16 ZN )
   ( U0_ALU/mult_42/FS_1/U14 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/net10994
   ( U0_ALU/mult_42/FS_1/U48 QN )
   ( U0_ALU/mult_42/FS_1/U18 IN3 )
   ( U0_ALU/mult_42/FS_1/U36 IN3 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n5
   ( U0_ALU/mult_42/FS_1/U55 QN )
   ( U0_ALU/mult_42/FS_1/U20 IN1 )
   ( U0_ALU/mult_42/FS_1/U4 IN2 )
   ( U0_ALU/mult_42/FS_1/U15 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n27
   ( U0_ALU/mult_42/FS_1/U36 Q )
   ( U0_ALU/mult_42/FS_1/U34 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n2
   ( U0_ALU/mult_42/FS_1/U4 Q )
   ( U0_ALU/mult_42/FS_1/U45 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n17
   ( U0_ALU/mult_42/FS_1/U31 ZN )
   ( U0_ALU/mult_42/FS_1/U4 IN3 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n12
   ( U0_ALU/mult_42/FS_1/U15 Q )
   ( U0_ALU/mult_42/FS_1/U48 IN2 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n10
   ( U0_ALU/mult_42/FS_1/U13 QN )
   ( U0_ALU/mult_42/FS_1/U4 IN1 )
   ( U0_ALU/mult_42/FS_1/U15 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n28
   ( U0_ALU/mult_42/FS_1/U46 Q )
   ( U0_ALU/mult_42/FS_1/U33 IN1 )
   ( U0_ALU/mult_42/FS_1/U47 INP )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n38
   ( U0_ALU/mult_42/FS_1/U25 ZN )
   ( U0_ALU/mult_42/FS_1/U26 INP )
   ( U0_ALU/mult_42/FS_1/U22 IN3 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n39
   ( U0_ALU/mult_42/FS_1/U26 ZN )
   ( U0_ALU/mult_42/FS_1/U49 IN1 )
   + USE SIGNAL ;
 - U0_ALU/mult_42/FS_1/n40
   ( U0_ALU/mult_42/FS_1/U27 Q )
   ( U0_ALU/mult_42/FS_1/U23 IN3 )
   ( U0_ALU/mult_42/FS_1/U14 IN2 )
   ( U0_ALU/mult_42/FS_1/U13 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/test_so2_gOb6
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U13 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/PLACE_HFSNET_110
   ( U0_ASYN_FIFO/U1_SYNC_R2W/PLACE_HFSBUF_2298_172 Z )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[0\] SE )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[3\] SE )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[1\] SE )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[1\] SE )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[2\] SE )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[2\] SE )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[0\] SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_111
   ( PLACE_HFSBUF_2158_173 Z )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[1\] SE )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[1\] SE )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[0\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[0\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[4\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[3\] SE )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/w_addr_tp[2]
   ( U0_ASYN_FIFO/U0_FIFO_WR/U18 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U9 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U172 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U171 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U161 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/w_addr_tp[1]
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[1\] QN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U21 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U7 IN2 )
   ( U0_ASYN_FIFO/PLACE_HFSINV_305_253 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U59 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U51 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U102 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/w_addr_tp[0]
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U11 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_236_225 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U102 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U95 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U59 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/r_addr_tp[2]
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U9 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U121 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U119 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U107 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/wq2_rptr_tp[2]
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[2\] Q )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U29 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/wq2_rptr_tp[1]
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[1\] Q )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[0\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U10 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/_gOb20_wq2_rptr_tp\[0\]
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U8 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/gray_w_ptr_tp[2]
   ( U0_ASYN_FIFO/U0_FIFO_WR/U31 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U29 IN2 )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/gray_w_ptr_tp[1]
   ( U0_ASYN_FIFO/U0_FIFO_WR/U14 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U10 IN1 )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/gray_w_ptr_tp[0]
   ( U0_ASYN_FIFO/U0_FIFO_WR/U7 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U8 IN1 )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/rq2_wptr_tp[3]
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[0\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U14 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/_gOb24_rq2_wptr_tp\[2\]
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U15 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/rq2_wptr_tp[1]
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[0\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U16 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/rq2_wptr_tp[0]
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U13 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/gray_r_ptr_tp[3]
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U17 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U14 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U8 IN1 )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/gray_r_ptr_tp[2]
   ( U0_ASYN_FIFO/U0_FIFO_RD/U17 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U15 IN1 )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/gray_r_ptr_tp[1]
   ( U0_ASYN_FIFO/U0_FIFO_RD/U18 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U16 IN1 )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/gray_r_ptr_tp[0]
   ( U0_ASYN_FIFO/U0_FIFO_RD/U19 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U13 IN1 )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/test_so2_gOb19
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[7\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[7\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U156 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U11 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_112
   ( PLACE_HFSBUF_2798_174 Z )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/PLACE_HFSBUF_2298_172 INP )
   ( U0_ASYN_FIFO/PLACE_HFSBUF_2188_170 INP )
   ( U0_UART/U0_TX/U0_SER/PLACE_HFSBUF_2506_168 INP )
   ( U0_UART/U0_TX/PLACE_HFSBUF_2441_169 INP )
   ( PLACE_HFSBUF_2158_173 INP )
   ( PLACE_HFSBUF_2251_171 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[0\]\[7\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[7\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[4\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U157 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U40 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[0\]\[6\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[6\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[6\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U154 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U25 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[0\]\[5\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[5\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U150 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U85 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[0\]\[4\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[4\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[7\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U146 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U84 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[0\]\[3\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[0\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U143 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U83 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[0\]\[2\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[6\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U138 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U82 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[0\]\[1\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U133 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U81 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[0\]\[0\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[4\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U128 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U80 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[1\]\[7\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[7\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[5\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U4 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U78 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[1\]\[5\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[5\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[5\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U148 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U76 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[1\]\[4\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[4\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U9 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U75 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[1\]\[3\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U141 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U74 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[1\]\[2\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[5\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U136 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U73 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[1\]\[0\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U126 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U71 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[2\]\[6\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[6\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[6\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U154 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U68 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[2\]\[5\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[5\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U150 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U67 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[2\]\[4\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[4\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[7\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U146 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U66 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[2\]\[3\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[0\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U143 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U65 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[2\]\[2\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[6\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U138 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U64 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[2\]\[1\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[7\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U179 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U133 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[2\]\[0\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[5\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U128 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U62 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[3\]\[7\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[7\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[0\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U4 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U60 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[3\]\[6\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[6\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[7\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U152 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U13 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[3\]\[5\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[5\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U148 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U6 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[3\]\[4\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[4\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U9 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U57 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[3\]\[3\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[4\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U141 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U34 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[3\]\[2\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[5\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U136 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U55 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[3\]\[1\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[4\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U131 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U54 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[3\]\[0\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U126 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U53 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[4\]\[7\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[7\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[6\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U166 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U158 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[4\]\[6\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[6\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[7\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U165 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U155 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[4\]\[5\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[5\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[0\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U160 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U151 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[4\]\[4\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[4\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[6\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U147 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U48 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[4\]\[3\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[7\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U144 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U10 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[4\]\[2\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[4\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U139 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U46 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[4\]\[1\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[6\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U134 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U45 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[4\]\[0\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U129 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U44 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[5\]\[7\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[7\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U156 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U42 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[5\]\[6\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[6\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U153 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U41 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[5\]\[4\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[4\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[5\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U145 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U39 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[5\]\[3\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U142 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U38 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[5\]\[2\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[6\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U137 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[5\]\[1\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[0\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U132 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U36 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[5\]\[0\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[5\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U127 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U35 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[6\]\[7\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[7\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U158 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U33 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[6\]\[6\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[6\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[4\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U155 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U32 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[6\]\[5\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[5\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U88 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U151 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[6\]\[4\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[4\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[0\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U147 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U30 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[6\]\[3\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U144 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U16 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[6\]\[2\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U139 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U28 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[6\]\[1\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U134 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U27 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[6\]\[0\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U129 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U26 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[7\]\[5\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[5\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[4\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U149 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U22 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[7\]\[4\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[4\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[3\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U145 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U21 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[7\]\[2\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[2\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U194 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U137 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[7\]\[1\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[7\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U58 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U132 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo\[7\]\[0\]
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U127 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U17 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n13
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_341_200 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U22 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U23 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U17 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U20 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U21 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U58 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U194 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U11 S )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n14
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U96 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U115 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n15
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U115 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_501_134 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U26 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U27 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U28 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U30 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U32 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U33 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U16 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U88 S )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n16
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U102 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_336_132 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U35 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U36 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U38 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U39 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U41 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U42 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U97 S )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n17
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U164 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_348_130 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U45 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U46 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U44 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U48 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U160 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U166 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U165 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U10 S )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n18
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U180 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U172 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U171 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n19
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U95 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_886_128 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U53 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U54 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U55 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U57 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U60 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U6 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U34 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U13 S )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n20
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U171 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U51 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U59 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n21
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U77 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_741_206 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U65 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U24 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U66 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U67 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U68 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U62 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U64 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U179 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n22
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U59 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_765_126 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U71 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U72 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U73 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U74 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U75 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U76 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U78 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U37 S )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n23
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U51 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSINV_763_204 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U40 S )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U85 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U80 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U81 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U82 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U83 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U84 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U25 S )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n24
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U17 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n25
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U196 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n26
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U194 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n27
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U20 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n28
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U21 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[4\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n29
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U22 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[5\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n30
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U23 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[6\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n31
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U11 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[7\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n32
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U26 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n33
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U27 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n34
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U28 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n35
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U16 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n36
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U30 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[4\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n37
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U88 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[5\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n38
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U32 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[6\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n39
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U33 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[7\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n40
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U35 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n41
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U36 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n42
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U94 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n43
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U38 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n44
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U39 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[4\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n45
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U97 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[5\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n46
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U41 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[6\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n47
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U42 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[7\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n48
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U44 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n49
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U45 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n50
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U46 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n51
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U10 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n52
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U48 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[4\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n53
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U160 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[5\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n54
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U165 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[6\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n55
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U166 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[7\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n56
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U53 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n57
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U54 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n58
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U55 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n59
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U34 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n60
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U57 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[4\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n61
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U6 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[5\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n62
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U13 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[6\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n63
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U60 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[7\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n64
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U62 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n65
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U197 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n66
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U64 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n67
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U65 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n68
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U66 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[4\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n69
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U67 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[5\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n70
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U68 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[6\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n71
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U24 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[7\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n72
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U71 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n73
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U72 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n74
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U73 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n75
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U74 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n76
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U75 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[4\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n77
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U76 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[5\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n78
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U37 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[6\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n79
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U78 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[7\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n80
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U80 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n81
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U81 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n82
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U82 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n83
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U83 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n84
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U84 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[4\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n85
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U85 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[5\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n86
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U25 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[6\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n87
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U40 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[7\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n91
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U126 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U127 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n92
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U128 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U129 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n93
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U129 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U130 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n94
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U127 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U130 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n95
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U131 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U132 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n96
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U133 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U134 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n97
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U134 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U135 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n98
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U132 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U135 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n99
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U136 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U137 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n100
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U138 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U139 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n101
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U139 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U140 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n102
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U137 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U140 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n103
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U141 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U142 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n104
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U143 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U144 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n105
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U144 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U3 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n106
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U142 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U3 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n107
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U9 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U145 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n108
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U146 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U147 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n109
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U147 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U14 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n110
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U145 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U14 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n111
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U148 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U149 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n112
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U150 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U151 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n113
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U151 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U29 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n114
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U149 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U29 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n115
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U152 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U153 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n116
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U154 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U155 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n117
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U155 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U7 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n118
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U153 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U7 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n119
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U4 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U156 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n120
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U121 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_102_211 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U128 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U133 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U138 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U143 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U146 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U150 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U154 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U157 IN4 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n121
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U119 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_101_210 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U128 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U133 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U138 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U143 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U146 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U154 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U157 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U150 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U9 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n122
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U157 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U158 IN5 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n123
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U112 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_37_201 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U127 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U129 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U134 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U139 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U144 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U147 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U151 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U155 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U158 IN4 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n124
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U113 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_105_202 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U127 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U129 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U134 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U139 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U144 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U147 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U158 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U155 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U151 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n125
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U158 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U159 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n126
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U156 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U159 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n127
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U107 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U113 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U112 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n128
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U111 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U119 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U112 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n138
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U8 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U102 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U52 IN2 )
   + USE SIGNAL ;
 - PLACE_HFSNET_113
   ( PLACE_HFSBUF_3079_176 Z )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[7\] SE )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[6\] SE )
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[3\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[5\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[4\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[2\] SE )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_114
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3028_177 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[3\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[6\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[4\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[0\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[1\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[5\] SE )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n148
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U172 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U77 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U95 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n149
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U161 Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U96 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U8 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSNET_115
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_2927_178 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[4\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[3\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[1\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[6\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[0\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[4\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[3\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[1\] SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_116
   ( PLACE_HFSBUF_3205_179 Z )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[7\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[1\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[7\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[6\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[3\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[0\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_2927_178 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_3028_177 INP )
   ( PLACE_HFSBUF_3079_176 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/PLACE_HFSNET_117
   ( U0_ASYN_FIFO/PLACE_HFSBUF_1780_180 Z )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[3\] SE )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[3\] SE )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[2\] SE )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[1\] SE )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[0\] SE )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[1\] SE )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[0\] SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_118
   ( PLACE_HFSBUF_1719_181 Z )
   ( U0_ALU/ALU_OUT_reg\[7\] SE )
   ( U0_ALU/ALU_OUT_reg\[9\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[3\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[3\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[2\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[1\] SE )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[0\] SE )
   + USE SIGNAL ;
 - U0_ALU/PLACE_HFSNET_119
   ( U0_ALU/PLACE_HFSBUF_1600_182 Z )
   ( U0_ALU/ALU_OUT_reg\[2\] SE )
   ( U0_ALU/ALU_OUT_reg\[1\] SE )
   ( U0_ALU/ALU_OUT_reg\[4\] SE )
   ( U0_ALU/ALU_OUT_reg\[5\] SE )
   ( U0_ALU/ALU_OUT_reg\[3\] SE )
   ( U0_ALU/ALU_OUT_reg\[0\] SE )
   ( U0_ALU/OUT_VALID_reg SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_120
   ( PLACE_HFSBUF_4063_183 Z )
   ( U0_ALU/PLACE_HFSBUF_1600_182 INP )
   ( U0_ASYN_FIFO/PLACE_HFSBUF_1780_180 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_HFSBUF_2073_167 INP )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[5\] SE )
   ( PLACE_HFSBUF_1719_181 INP )
   ( PLACE_HFSBUF_3205_179 INP )
   ( PLACE_HFSBUF_2798_174 INP )
   ( PLACE_HFSBUF_1672_164 INP )
   ( PLACE_HFSBUF_1411_163 INP )
   + USE SIGNAL ;
 - TX_CLK_DIV/PLACE_HFSNET_120
   ( TX_CLK_DIV/PLACE_HFSBUF_108_184 Z )
   ( TX_CLK_DIV/counter_reg\[5\] SE )
   ( TX_CLK_DIV/counter_reg\[6\] SE )
   ( TX_CLK_DIV/odd_flag_toggle_reg SE )
   ( TX_CLK_DIV/counter_reg\[4\] SE )
   ( TX_CLK_DIV/counter_reg\[1\] SE )
   ( TX_CLK_DIV/counter_reg\[0\] SE )
   ( TX_CLK_DIV/counter_reg\[2\] SE )
   ( TX_CLK_DIV/counter_reg\[3\] SE )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_120
   ( U0_REG_FILE/PLACE_HFSBUF_262_185 Z )
   ( U0_REG_FILE/regfile_reg\[4\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[3\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[3\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[3\]\[6\] SE )
   ( U0_REG_FILE/regfile_reg\[3\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[3\]\[3\] SE )
   + USE SIGNAL ;
 - U0_REG_FILE/PLACE_HFSNET_121
   ( U0_REG_FILE/PLACE_HFSBUF_384_186 Z )
   ( U0_REG_FILE/regfile_reg\[3\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[0\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[0\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[1\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[2\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[2\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[2\]\[5\] SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_122
   ( PLACE_HFSBUF_313_187 Z )
   ( RST_SYNC_2/sync_rst_reg\[1\] SE )
   ( RST_SYNC_2/sync_rst_reg\[0\] SE )
   ( TX_CLK_DIV/div_clk_reg SE )
   ( RST_SYNC_1/sync_rst_reg\[1\] SE )
   ( RST_SYNC_1/sync_rst_reg\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[1\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[1\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[3\]\[1\] SE )
   + USE SIGNAL ;
 - PLACE_HFSNET_123
   ( PLACE_HFSBUF_196_188 Z )
   ( RX_CLK_DIV/counter_reg\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[6\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[6\]\[0\] SE )
   ( U0_REG_FILE/regfile_reg\[4\]\[4\] SE )
   ( U0_REG_FILE/regfile_reg\[4\]\[3\] SE )
   ( U0_REG_FILE/regfile_reg\[4\]\[2\] SE )
   ( U0_REG_FILE/regfile_reg\[4\]\[1\] SE )
   ( U0_REG_FILE/regfile_reg\[4\]\[7\] SE )
   ( U0_REG_FILE/regfile_reg\[4\]\[5\] SE )
   + USE SIGNAL ;
 - RX_CLK_DIV/PLACE_HFSNET_123
   ( RX_CLK_DIV/PLACE_HFSBUF_44_189 Z )
   ( RX_CLK_DIV/odd_flag_toggle_reg SE )
   ( RX_CLK_DIV/div_clk_reg SE )
   ( RX_CLK_DIV/counter_reg\[4\] SE )
   ( RX_CLK_DIV/counter_reg\[3\] SE )
   ( RX_CLK_DIV/counter_reg\[1\] SE )
   ( RX_CLK_DIV/counter_reg\[2\] SE )
   ( RX_CLK_DIV/counter_reg\[5\] SE )
   ( RX_CLK_DIV/counter_reg\[6\] SE )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n185
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U198 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U197 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n186
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U179 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U197 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n188
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U199 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U196 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/n189
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U58 QN )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U196 IN1 )
   + USE SIGNAL ;
 - PLACE_HFSNET_124
   ( PLACE_HFSBUF_637_190 Z )
   ( RX_CLK_DIV/PLACE_HFSBUF_44_189 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_384_186 INP )
   ( U0_REG_FILE/PLACE_HFSBUF_262_185 INP )
   ( TX_CLK_DIV/PLACE_HFSBUF_108_184 INP )
   ( PLACE_HFSBUF_196_188 INP )
   ( PLACE_HFSBUF_313_187 INP )
   + USE SIGNAL ;
 - SCAN_EN
   ( PIN SCAN_EN )
   ( PLACE_HFSBUF_6556_154 INP )
   ( PLACE_HFSBUF_4063_183 INP )
   ( PLACE_HFSBUF_637_190 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n19
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[2\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U31 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U17 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n20
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U14 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n1
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[2\] QN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U14 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n2
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[0\] QN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U15 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U7 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n3
   ( U0_ASYN_FIFO/U0_FIFO_WR/U12 QN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U25 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n4
   ( U0_ASYN_FIFO/U0_FIFO_WR/U19 QN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U30 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n5
   ( U0_ASYN_FIFO/U0_FIFO_WR/U6 QN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U19 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U9 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n6
   ( U0_ASYN_FIFO/U0_FIFO_WR/U15 QN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U21 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U6 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n7
   ( U0_ASYN_FIFO/U0_FIFO_WR/U25 QN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U15 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U11 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n8
   ( U0_ASYN_FIFO/U0_FIFO_WR/U10 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U12 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U26 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n9
   ( U0_ASYN_FIFO/U0_FIFO_WR/U8 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U26 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U12 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n10
   ( U0_ASYN_FIFO/U0_FIFO_WR/U29 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U27 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U12 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n11
   ( U0_ASYN_FIFO/U0_FIFO_WR/U13 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U26 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U12 IN4 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n12
   ( U0_ASYN_FIFO/U0_FIFO_WR/U30 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n13
   ( U0_ASYN_FIFO/U0_FIFO_WR/U9 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n14
   ( U0_ASYN_FIFO/U0_FIFO_WR/U21 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n15
   ( U0_ASYN_FIFO/U0_FIFO_WR/U11 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n22
   ( U0_ASYN_FIFO/U0_FIFO_WR/U17 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U19 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U18 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n27
   ( U0_ASYN_FIFO/U0_FIFO_WR/U26 Q )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U27 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n28
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[3\] QN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U28 INP )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_WR/n30
   ( U0_ASYN_FIFO/U0_FIFO_WR/U28 ZN )
   ( U0_ASYN_FIFO/U0_FIFO_WR/U31 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n1
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[2\] QN )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U7 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U18 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U17 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n2
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[0\] QN )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U5 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n4
   ( U0_ASYN_FIFO/U0_FIFO_RD/U7 QN )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U8 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n5
   ( U0_ASYN_FIFO/U0_FIFO_RD/U4 QN )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U7 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U9 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n6
   ( U0_ASYN_FIFO/U0_FIFO_RD/U5 QN )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U4 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U10 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n7
   ( U0_ASYN_FIFO/U0_FIFO_RD/U6 QN )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U5 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U11 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n8
   ( U0_ASYN_FIFO/U0_FIFO_RD/U16 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U12 IN1 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n9
   ( U0_ASYN_FIFO/U0_FIFO_RD/U15 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U12 IN2 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n10
   ( U0_ASYN_FIFO/U0_FIFO_RD/U14 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U12 IN3 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n11
   ( U0_ASYN_FIFO/U0_FIFO_RD/U13 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U12 IN4 )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n12
   ( U0_ASYN_FIFO/U0_FIFO_RD/U8 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n13
   ( U0_ASYN_FIFO/U0_FIFO_RD/U9 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n14
   ( U0_ASYN_FIFO/U0_FIFO_RD/U10 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_FIFO_RD/n15
   ( U0_ASYN_FIFO/U0_FIFO_RD/U11 Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q\[0\]\[3\]
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[3\] Q )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[2\] SI )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q\[0\]\[2\]
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[2\] Q )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U0_SYNC_W2R/q\[0\]\[0\]
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[0\] Q )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[1\] SI )
   ( U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[0\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q\[0\]\[3\]
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[3\] Q )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[3\] SI )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[3\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q\[0\]\[2\]
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[2\] Q )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[2\] SI )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[2\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q\[0\]\[1\]
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[1\] Q )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[2\] SI )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[1\] D )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/U1_SYNC_R2W/q\[0\]\[0\]
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[0\] Q )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[1\] SI )
   ( U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[0\] D )
   + USE SIGNAL ;
 - U0_PULSE_GEN/n1
   ( U0_PULSE_GEN/SYNC_REG_reg QN )
   ( U0_PULSE_GEN/U3 IN1 )
   + USE SIGNAL ;
 - dftopt2
   ( RST_SYNC_2/sync_rst_reg\[0\] Q )
   ( RST_SYNC_2/sync_rst_reg\[1\] D )
   ( TX_CLK_DIV/odd_flag_toggle_reg SI )
   + USE SIGNAL ;
 - U0_ASYN_FIFO/dftopt4
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U131 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U72 IN3 )
   ( U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[0\] SI )
   + USE SIGNAL ;
 - dftopt4
   ( U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[1\] Q )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U4 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U19 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U18 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_RD/U10 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U121 IN1 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U113 IN2 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U111 INP )
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[1\] SI )
   + USE SIGNAL ;
 - U0_UART/U0_TX/dftopt2
   ( U0_UART/U0_TX/U0_FSM/cs_reg\[0\] Q )
   ( U0_UART/U0_TX/U0_FSM/U7 IN1 )
   ( U0_UART/U0_TX/U0_FSM/U3 IN2 )
   ( U0_UART/U0_TX/U0_FSM/U21 IN3 )
   ( U0_UART/U0_TX/U0_FSM/U19 IN3 )
   ( U0_UART/U0_TX/U0_SER/counter_reg\[0\] SI )
   + USE SIGNAL ;
 - SCAN_OUT_3
   ( PIN SCAN_OUT_3 )
   ( U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[5\] Q )
   ( U0_UART/U0_TX/U0_SER/U15 IN3 )
   ( U0_UART/U0_TX/U0_SER/U14 IN5 )
   + USE SIGNAL ;
 - dftopt7
   ( U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[7\] Q )
   ( U0_UART/U0_TX/U0_PARITY_CALC/U22 IN4 )
   ( U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[5\] SI )
   + USE SIGNAL ;
 - dftopt13
   ( U0_SYS_CTRL/stored_addr_reg\[2\] Q )
   ( U0_SYS_CTRL/U8 IN2 )
   ( U0_SYS_CTRL/U60 IN3 )
   ( U0_DATA_SYNC/sync_bus_reg\[4\] SI )
   + USE SIGNAL ;
 - dftopt15
   ( U0_UART/U0_RX/fsm_inst/cs_reg\[2\] Q )
   ( U0_UART/U0_RX/fsm_inst/U44 IN1 )
   ( U0_UART/U0_RX/fsm_inst/U39 IN3 )
   ( U0_REG_FILE/regfile_reg\[12\]\[5\] SI )
   + USE SIGNAL ;
 - dftopt29
   ( TX_CLK_DIV/counter_reg\[4\] Q )
   ( TX_CLK_DIV/add_30/U1_1_4 A0 )
   ( RX_CLK_DIV/counter_reg\[6\] SI )
   + USE SIGNAL ;
END NETS
SCANCHAINS 4 ;
 - 1
   + PARTITION SCAN_CLK_45_45
   + START PIN SCAN_IN_1
   + FLOATING
   U0_REG_FILE/regfile_reg\[5\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[6\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[5\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[5\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[6\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[4\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[4\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[4\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[2\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[2\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[6\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[6\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[2\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[2\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[2\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[4\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[5\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[5\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[7\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[7\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[7\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[7\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[11\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[12\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[11\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[9\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[7\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[7\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[7\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[6\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[7\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[6\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[5\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[5\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[5\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[6\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[6\]\[2\] ( IN SI ) ( OUT Q )
   RX_CLK_DIV/counter_reg\[0\] ( IN SI ) ( OUT Q )
   RX_CLK_DIV/counter_reg\[1\] ( IN SI ) ( OUT Q )
   RX_CLK_DIV/counter_reg\[2\] ( IN SI ) ( OUT Q )
   RX_CLK_DIV/div_clk_reg ( IN SI ) ( OUT Q )
   TX_CLK_DIV/counter_reg\[1\] ( IN SI ) ( OUT Q )
   TX_CLK_DIV/counter_reg\[2\] ( IN SI ) ( OUT Q )
   TX_CLK_DIV/counter_reg\[5\] ( IN SI ) ( OUT Q )
   TX_CLK_DIV/counter_reg\[3\] ( IN SI ) ( OUT Q )
   TX_CLK_DIV/counter_reg\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[3\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[3\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[1\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[1\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[1\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[3\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[1\]\[2\] ( IN SI ) ( OUT Q )
   RST_SYNC_1/sync_rst_reg\[0\] ( IN SI ) ( OUT Q )
   RST_SYNC_1/sync_rst_reg\[1\] ( IN SI ) ( OUT Q )
   RST_SYNC_2/sync_rst_reg\[1\] ( IN SI ) ( OUT Q )
   TX_CLK_DIV/div_clk_reg ( IN SI ) ( OUT Q )
   RST_SYNC_2/sync_rst_reg\[0\] ( IN SI ) ( OUT Q )
   TX_CLK_DIV/odd_flag_toggle_reg ( IN SI ) ( OUT Q )
   TX_CLK_DIV/counter_reg\[6\] ( IN SI ) ( OUT Q )
   TX_CLK_DIV/counter_reg\[4\] ( IN SI ) ( OUT Q )
   RX_CLK_DIV/counter_reg\[6\] ( IN SI ) ( OUT Q )
   RX_CLK_DIV/counter_reg\[5\] ( IN SI ) ( OUT Q )
   RX_CLK_DIV/counter_reg\[4\] ( IN SI ) ( OUT Q )
   RX_CLK_DIV/counter_reg\[3\] ( IN SI ) ( OUT Q )
   RX_CLK_DIV/odd_flag_toggle_reg ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[4\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[4\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[4\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[4\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[3\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[2\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[3\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[0\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[1\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[0\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[2\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[2\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[3\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[3\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[3\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[0\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[14\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[15\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[15\]\[7\] ( IN SI ) ( OUT Q )
   + STOP PIN SCAN_OUT_1 ;
 - 2
   + PARTITION SCAN_CLK_45_45
   + START PIN SCAN_IN_2
   + FLOATING
   U0_REG_FILE/regfile_reg\[8\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[8\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[10\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[8\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[10\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[11\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[11\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[8\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[11\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[11\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[11\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[11\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[12\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[14\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[14\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[14\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[12\]\[7\] ( IN SI ) ( OUT Q )
   U0_SYS_CTRL/stored_addr_reg\[3\] ( IN SI ) ( OUT Q )
   U0_SYS_CTRL/stored_addr_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/fsm_inst/cs_reg\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[12\]\[5\] ( IN SI ) ( OUT Q )
   U0_SYS_CTRL/stored_addr_reg\[1\] ( IN SI ) ( OUT Q )
   U0_SYS_CTRL/stored_addr_reg\[2\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/sync_bus_reg\[4\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/sync_bus_reg\[6\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/sync_bus_reg\[2\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/sync_bus_reg\[3\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/sync_bus_reg\[7\] ( IN SI ) ( OUT Q )
   U0_SYS_CTRL/cs_reg\[0\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/enable_pulse_reg ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/sync_bus_reg\[5\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/deser_inst/P_DATA_reg\[5\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/deser_inst/P_DATA_reg\[6\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/stp_chk_inst/stp_err_reg ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/deser_inst/P_DATA_reg\[7\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/deser_inst/P_DATA_reg\[4\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/deser_inst/P_DATA_reg\[1\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/sync_bus_reg\[1\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[1\]\[0\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/sync_bus_reg\[0\] ( IN SI ) ( OUT Q )
   U0_DATA_SYNC/U0_BIT_SYNC/q_reg\[0\]\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/deser_inst/P_DATA_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/deser_inst/P_DATA_reg\[2\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/deser_inst/P_DATA_reg\[3\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/par_chk_inst/par_err_reg ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/counter_inst/bit_cnt_reg\[2\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/counter_inst/bit_cnt_reg\[3\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/counter_inst/bit_cnt_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/counter_inst/edge_cnt_reg\[3\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/counter_inst/edge_cnt_reg\[1\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/counter_inst/edge_cnt_reg\[4\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/counter_inst/bit_cnt_reg\[1\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/counter_inst/edge_cnt_reg\[2\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/samp_inst/sampled_bit_reg ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/fsm_inst/cs_reg\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[12\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[12\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[12\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[12\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[14\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[14\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[13\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[13\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[13\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[13\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[13\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[14\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[15\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/RdData_reg\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/RdData_reg\[5\] ( IN SI ) ( OUT Q )
   U0_ALU/OUT_VALID_reg ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[2\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[1\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[3\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[15\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[6\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[11\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[8\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[4\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[5\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[14\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[12\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[10\] ( IN SI ) ( OUT Q )
   + STOP PIN SCAN_OUT_2 ;
 - 3
   + PARTITION SCAN_CLK_45_45
   + START PIN SCAN_IN_3
   + FLOATING
   U0_REG_FILE/regfile_reg\[15\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/RdData_Valid_reg ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[15\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[15\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[15\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[15\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/RdData_reg\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[5\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[7\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[5\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[4\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[4\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[3\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[7\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[2\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[3\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[1\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[4\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[5\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[7\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[5\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg\[6\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[4\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[5\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[4\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[5\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[5\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[6\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[7\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[3\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[5\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[7\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[7\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[6\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[5\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[5\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[7\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[6\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[7\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[4\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[7\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[4\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[13\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[13\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[13\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/RdData_reg\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/RdData_reg\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[2\]\[6\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[0\]\[6\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[7\]\[6\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[6\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[1\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/counter_reg\[2\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[3\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[2\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[4\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg\[5\] ( IN SI ) ( OUT Q )
   + STOP PIN SCAN_OUT_3 ;
 - 4
   + PARTITION SCAN_CLK_45_45
   + START PIN SCAN_IN_4
   + FLOATING
   U0_UART/U0_RX/counter_inst/edge_cnt_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/counter_inst/edge_cnt_reg\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[8\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[8\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[8\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[9\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[9\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[9\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[9\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[9\]\[2\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[9\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[9\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[8\]\[3\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/samp_inst/samples_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/samp_inst/samples_reg\[2\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/samp_inst/samples_reg\[1\] ( IN SI ) ( OUT Q )
   U0_UART/U0_RX/fsm_inst/cs_reg\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[10\]\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[10\]\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[10\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[10\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[10\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[10\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[14\]\[3\] ( IN SI ) ( OUT Q )
   U0_SYS_CTRL/cs_reg\[1\] ( IN SI ) ( OUT Q )
   U0_SYS_CTRL/cs_reg\[3\] ( IN SI ) ( OUT Q )
   U0_SYS_CTRL/cs_reg\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[6\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[4\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[6\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[4\]\[4\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[6\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_FSM/cs_reg\[2\] ( IN SI ) ( OUT Q )
   U0_PULSE_GEN/SYNC_REG_reg ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_FSM/busy_reg ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_MUX/TX_OUT_reg ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[0\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[1\]\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_SYNC_W2R/q_reg\[0\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U1_SYNC_R2W/q_reg\[1\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg\[1\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_FSM/cs_reg\[1\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_FSM/cs_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/counter_reg\[0\] ( IN SI ) ( OUT Q )
   U0_UART/U0_TX/U0_SER/counter_reg\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg\[1\]\[1\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[0\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[2\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[3\] ( IN SI ) ( OUT Q )
   U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg\[1\] ( IN SI ) ( OUT QN )
   U0_ALU/ALU_OUT_reg\[13\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[9\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/RdData_reg\[6\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/RdData_reg\[4\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/RdData_reg\[0\] ( IN SI ) ( OUT Q )
   U0_ALU/ALU_OUT_reg\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[0\]\[0\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[0\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[0\]\[1\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[1\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[0\]\[5\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[1\]\[7\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[0\]\[3\] ( IN SI ) ( OUT Q )
   U0_REG_FILE/regfile_reg\[1\]\[4\] ( IN SI ) ( OUT Q )
   + STOP PIN SCAN_OUT_4 ;
END SCANCHAINS
END DESIGN
