<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=false"
   categories="HLS" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element pred_internal_inst
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CGXFC7C7F23C8" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="8_H7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="avs_b_conv1"
   internal="pred_internal_inst.avs_b_conv1"
   type="avalon"
   dir="end">
  <port name="avs_b_conv1_read" internal="avs_b_conv1_read" />
  <port name="avs_b_conv1_readdata" internal="avs_b_conv1_readdata" />
  <port name="avs_b_conv1_write" internal="avs_b_conv1_write" />
  <port name="avs_b_conv1_writedata" internal="avs_b_conv1_writedata" />
  <port name="avs_b_conv1_address" internal="avs_b_conv1_address" />
  <port name="avs_b_conv1_byteenable" internal="avs_b_conv1_byteenable" />
 </interface>
 <interface
   name="avs_b_conv2"
   internal="pred_internal_inst.avs_b_conv2"
   type="avalon"
   dir="end">
  <port name="avs_b_conv2_read" internal="avs_b_conv2_read" />
  <port name="avs_b_conv2_readdata" internal="avs_b_conv2_readdata" />
  <port name="avs_b_conv2_write" internal="avs_b_conv2_write" />
  <port name="avs_b_conv2_writedata" internal="avs_b_conv2_writedata" />
  <port name="avs_b_conv2_address" internal="avs_b_conv2_address" />
  <port name="avs_b_conv2_byteenable" internal="avs_b_conv2_byteenable" />
 </interface>
 <interface
   name="avs_b_fc1"
   internal="pred_internal_inst.avs_b_fc1"
   type="avalon"
   dir="end">
  <port name="avs_b_fc1_read" internal="avs_b_fc1_read" />
  <port name="avs_b_fc1_readdata" internal="avs_b_fc1_readdata" />
  <port name="avs_b_fc1_write" internal="avs_b_fc1_write" />
  <port name="avs_b_fc1_writedata" internal="avs_b_fc1_writedata" />
  <port name="avs_b_fc1_address" internal="avs_b_fc1_address" />
  <port name="avs_b_fc1_byteenable" internal="avs_b_fc1_byteenable" />
 </interface>
 <interface
   name="avs_b_fc2"
   internal="pred_internal_inst.avs_b_fc2"
   type="avalon"
   dir="end">
  <port name="avs_b_fc2_read" internal="avs_b_fc2_read" />
  <port name="avs_b_fc2_readdata" internal="avs_b_fc2_readdata" />
  <port name="avs_b_fc2_write" internal="avs_b_fc2_write" />
  <port name="avs_b_fc2_writedata" internal="avs_b_fc2_writedata" />
  <port name="avs_b_fc2_address" internal="avs_b_fc2_address" />
  <port name="avs_b_fc2_byteenable" internal="avs_b_fc2_byteenable" />
 </interface>
 <interface
   name="avs_b_fc3"
   internal="pred_internal_inst.avs_b_fc3"
   type="avalon"
   dir="end">
  <port name="avs_b_fc3_read" internal="avs_b_fc3_read" />
  <port name="avs_b_fc3_readdata" internal="avs_b_fc3_readdata" />
  <port name="avs_b_fc3_write" internal="avs_b_fc3_write" />
  <port name="avs_b_fc3_writedata" internal="avs_b_fc3_writedata" />
  <port name="avs_b_fc3_address" internal="avs_b_fc3_address" />
  <port name="avs_b_fc3_byteenable" internal="avs_b_fc3_byteenable" />
 </interface>
 <interface
   name="avs_image"
   internal="pred_internal_inst.avs_image"
   type="avalon"
   dir="end">
  <port name="avs_image_read" internal="avs_image_read" />
  <port name="avs_image_readdata" internal="avs_image_readdata" />
  <port name="avs_image_write" internal="avs_image_write" />
  <port name="avs_image_writedata" internal="avs_image_writedata" />
  <port name="avs_image_address" internal="avs_image_address" />
  <port name="avs_image_byteenable" internal="avs_image_byteenable" />
 </interface>
 <interface
   name="avs_probs"
   internal="pred_internal_inst.avs_probs"
   type="avalon"
   dir="end">
  <port name="avs_probs_read" internal="avs_probs_read" />
  <port name="avs_probs_readdata" internal="avs_probs_readdata" />
  <port name="avs_probs_write" internal="avs_probs_write" />
  <port name="avs_probs_writedata" internal="avs_probs_writedata" />
  <port name="avs_probs_address" internal="avs_probs_address" />
  <port name="avs_probs_byteenable" internal="avs_probs_byteenable" />
 </interface>
 <interface
   name="avs_w_conv1"
   internal="pred_internal_inst.avs_w_conv1"
   type="avalon"
   dir="end">
  <port name="avs_w_conv1_read" internal="avs_w_conv1_read" />
  <port name="avs_w_conv1_readdata" internal="avs_w_conv1_readdata" />
  <port name="avs_w_conv1_write" internal="avs_w_conv1_write" />
  <port name="avs_w_conv1_writedata" internal="avs_w_conv1_writedata" />
  <port name="avs_w_conv1_address" internal="avs_w_conv1_address" />
  <port name="avs_w_conv1_byteenable" internal="avs_w_conv1_byteenable" />
 </interface>
 <interface
   name="avs_w_conv2"
   internal="pred_internal_inst.avs_w_conv2"
   type="avalon"
   dir="end">
  <port name="avs_w_conv2_read" internal="avs_w_conv2_read" />
  <port name="avs_w_conv2_readdata" internal="avs_w_conv2_readdata" />
  <port name="avs_w_conv2_write" internal="avs_w_conv2_write" />
  <port name="avs_w_conv2_writedata" internal="avs_w_conv2_writedata" />
  <port name="avs_w_conv2_address" internal="avs_w_conv2_address" />
  <port name="avs_w_conv2_byteenable" internal="avs_w_conv2_byteenable" />
 </interface>
 <interface
   name="avs_w_fc1"
   internal="pred_internal_inst.avs_w_fc1"
   type="avalon"
   dir="end">
  <port name="avs_w_fc1_read" internal="avs_w_fc1_read" />
  <port name="avs_w_fc1_readdata" internal="avs_w_fc1_readdata" />
  <port name="avs_w_fc1_write" internal="avs_w_fc1_write" />
  <port name="avs_w_fc1_writedata" internal="avs_w_fc1_writedata" />
  <port name="avs_w_fc1_address" internal="avs_w_fc1_address" />
  <port name="avs_w_fc1_byteenable" internal="avs_w_fc1_byteenable" />
 </interface>
 <interface
   name="avs_w_fc2"
   internal="pred_internal_inst.avs_w_fc2"
   type="avalon"
   dir="end">
  <port name="avs_w_fc2_read" internal="avs_w_fc2_read" />
  <port name="avs_w_fc2_readdata" internal="avs_w_fc2_readdata" />
  <port name="avs_w_fc2_write" internal="avs_w_fc2_write" />
  <port name="avs_w_fc2_writedata" internal="avs_w_fc2_writedata" />
  <port name="avs_w_fc2_address" internal="avs_w_fc2_address" />
  <port name="avs_w_fc2_byteenable" internal="avs_w_fc2_byteenable" />
 </interface>
 <interface
   name="avs_w_fc3"
   internal="pred_internal_inst.avs_w_fc3"
   type="avalon"
   dir="end">
  <port name="avs_w_fc3_read" internal="avs_w_fc3_read" />
  <port name="avs_w_fc3_readdata" internal="avs_w_fc3_readdata" />
  <port name="avs_w_fc3_write" internal="avs_w_fc3_write" />
  <port name="avs_w_fc3_writedata" internal="avs_w_fc3_writedata" />
  <port name="avs_w_fc3_address" internal="avs_w_fc3_address" />
  <port name="avs_w_fc3_byteenable" internal="avs_w_fc3_byteenable" />
 </interface>
 <interface
   name="call"
   internal="pred_internal_inst.call"
   type="conduit"
   dir="end">
  <port name="start" internal="start" />
  <port name="busy" internal="busy" />
 </interface>
 <interface
   name="clock"
   internal="pred_internal_inst.clock"
   type="clock"
   dir="end">
  <port name="clock" internal="clock" />
 </interface>
 <interface
   name="reset"
   internal="pred_internal_inst.reset"
   type="reset"
   dir="end">
  <port name="resetn" internal="resetn" />
 </interface>
 <interface
   name="return"
   internal="pred_internal_inst.return"
   type="conduit"
   dir="end">
  <port name="done" internal="done" />
  <port name="stall" internal="stall" />
 </interface>
 <module
   name="pred_internal_inst"
   kind="pred_internal"
   version="1.0"
   enabled="1"
   autoexport="1" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
