# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Trabajo.srcs/sim_1/new/10_tb_tetris_top.vhd" \

# Do not sort compile order
nosort
