<profile>

<section name = "Vitis HLS Report for 'LeNet_wrapper'" level="0">
<item name = "Date">Sun Nov  3 13:43:03 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">LeNet_wrapper</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 12.592 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="AXI_DMA_SLAVE_U0">AXI_DMA_SLAVE, ?, ?, ?, ?, ?, ?, no</column>
<column name="SCIG_5u_1u_28u_20u_24u_0u_U0">SCIG_5u_1u_28u_20u_24u_0u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="SMM_1u_25u_20u_U0">SMM_1u_25u_20u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="pool_2u_20u_24u_U0">pool_2u_20u_24u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="SCIG_5u_20u_12u_50u_8u_0u_U0">SCIG_5u_20u_12u_50u_8u_0u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="SMM_1u_500u_50u_U0">SMM_1u_500u_50u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="pool_2u_50u_8u_U0">pool_2u_50u_8u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="FC_1u_800u_500u_U0">FC_1u_800u_500u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="FC_1u_500u_10u_U0">FC_1u_500u_10u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="AXI_DMA_MASTER_U0">AXI_DMA_MASTER, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">14, -, 1276, 612, -</column>
<column name="Instance">302, 82, 16332, 61340, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">112, 37, 16, 116, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="AXI_DMA_MASTER_U0">AXI_DMA_MASTER, 0, 0, 510, 6954, 0</column>
<column name="AXI_DMA_SLAVE_U0">AXI_DMA_SLAVE, 0, 0, 506, 6767, 0</column>
<column name="FC_1u_500u_10u_U0">FC_1u_500u_10u_s, 0, 10, 1249, 4329, 0</column>
<column name="FC_1u_800u_500u_U0">FC_1u_800u_500u_s, 257, 15, 1896, 4863, 0</column>
<column name="SCIG_5u_1u_28u_20u_24u_0u_U0">SCIG_5u_1u_28u_20u_24u_0u_s, 8, 2, 883, 4633, 0</column>
<column name="SCIG_5u_20u_12u_50u_8u_0u_U0">SCIG_5u_20u_12u_50u_8u_0u_s, 8, 2, 1252, 6201, 0</column>
<column name="SMM_1u_25u_20u_U0">SMM_1u_25u_20u_s, 7, 14, 2263, 6433, 0</column>
<column name="SMM_1u_500u_50u_U0">SMM_1u_500u_50u_s, 22, 23, 2941, 8196, 0</column>
<column name="pool_2u_20u_24u_U0">pool_2u_20u_24u_s, 0, 8, 2711, 6829, 0</column>
<column name="pool_2u_50u_8u_U0">pool_2u_50u_8u_s, 0, 8, 2121, 6135, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="connect_0_U">2, 154, 0, -, 50, 32, 1600</column>
<column name="connect_1_U">2, 154, 0, -, 50, 32, 1600</column>
<column name="connect_2_U">0, 99, 0, -, 2, 32, 64</column>
<column name="connect_3_U">2, 154, 0, -, 50, 32, 1600</column>
<column name="connect_4_U">2, 154, 0, -, 50, 32, 1600</column>
<column name="connect_5_U">0, 99, 0, -, 2, 32, 64</column>
<column name="connect_6_U">2, 154, 0, -, 50, 32, 1600</column>
<column name="connect_7_U">2, 154, 0, -, 50, 32, 1600</column>
<column name="connect_8_U">2, 154, 0, -, 50, 32, 1600</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="in_stream_TDATA">in, 64, axis, in_stream, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, LeNet_wrapper, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, LeNet_wrapper, return value</column>
</table>
</item>
</section>
</profile>
