
---------- Begin Simulation Statistics ----------
final_tick                               118859585000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238960                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688400                       # Number of bytes of host memory used
host_op_rate                                   241588                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   418.48                       # Real time elapsed on the host
host_tick_rate                              284026846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101099840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118860                       # Number of seconds simulated
sim_ticks                                118859585000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.013138                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4073519                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4848669                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            346527                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5085957                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             104082                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          685064                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           580982                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6502293                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312298                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37785                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101099840                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.188596                       # CPI: cycles per instruction
system.cpu.discardedOps                        965104                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48805033                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40498052                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6288010                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2940641                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.841329                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118859585                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55095415     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 179332      0.18%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            270788      0.27%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            263063      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            162169      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54813      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           487877      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33300      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38133709     37.72%     93.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6406974      6.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101099840                       # Class of committed instruction
system.cpu.tickCycles                       115918944                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          470                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           31                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        85752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1261                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       174762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1292                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          146                       # Transaction distribution
system.membus.trans_dist::CleanEvict              389                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7349                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7349                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2031                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        19295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       609664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  609664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9380                       # Request fanout histogram
system.membus.respLayer1.occupancy           50004500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            10499000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16220                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        84462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            72807                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           72807                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14848                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       260917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                263789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        96000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11006144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11102144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1754                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            90781                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019938                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.142210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  89002     98.04%     98.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1748      1.93%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     31      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              90781                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          343650000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         262970994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4116999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   65                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                79575                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79640                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  65                       # number of overall hits
system.l2.overall_hits::.cpu.data               79575                       # number of overall hits
system.l2.overall_hits::total                   79640                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8080                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9387                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1307                       # number of overall misses
system.l2.overall_misses::.cpu.data              8080                       # number of overall misses
system.l2.overall_misses::total                  9387                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    802199000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        929392000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127193000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    802199000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       929392000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            87655                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89027                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           87655                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89027                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952624                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.092180                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105440                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952624                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.092180                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105440                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97316.755930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99282.054455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99008.415894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97316.755930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99282.054455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99008.415894                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 146                       # number of writebacks
system.l2.writebacks::total                       146                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9380                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    100994000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    640268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    741262000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    100994000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    640268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    741262000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.951895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.092111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105361                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.951895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.092111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105361                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77330.781011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79299.975229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79025.799574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77330.781011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79299.975229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79025.799574                       # average overall mshr miss latency
system.l2.replacements                           1754                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        84316                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            84316                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        84316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        84316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              121                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          121                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           73                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            73                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             65458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65458                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7349                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    729147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     729147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         72807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             72807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.100938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.100938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99217.172404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99217.172404                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    582167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    582167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.100938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.100938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79217.172404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79217.172404                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97316.755930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97316.755930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    100994000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100994000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.951895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951895                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77330.781011                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77330.781011                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     73052000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     73052000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.049232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99934.336525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99934.336525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     58101000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     58101000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.048828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80139.310345                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80139.310345                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7164.789799                       # Cycle average of tags in use
system.l2.tags.total_refs                      174212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9473                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.390373                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.979036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       334.134641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6808.676122                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.040788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.831137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.874608                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7707                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.942261                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    358057                       # Number of tag accesses
system.l2.tags.data_accesses                   358057                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          83584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         516736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             600320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         9344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          146                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                146                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            703216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4347449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5050665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       703216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           703216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          78614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                78614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          78614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           703216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4347449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5129279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.096140774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               49254                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                100                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9380                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        146                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     88                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     86221250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   46460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               260446250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9279.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28029.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6225                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      76                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  146                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.211172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.271006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.540315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1437     46.40%     46.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1146     37.00%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          126      4.07%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           53      1.71%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      1.55%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      0.90%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      0.65%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      1.00%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          208      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3097                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1545.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    137.577488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3218.244905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             4     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.650097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     83.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 594688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  600320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  118372003000                       # Total gap between requests
system.mem_ctrls.avgGap                   12426202.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       511104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 703216.320332937408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4300065.493245664053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 57075.750348615133                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1306                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          146                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33966500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    226479750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1190427897000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26008.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28050.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 8153615732.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9810360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5214330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32322780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             240120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9382479600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3715385970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42513334560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55658787720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.273448                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 110488854250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3968900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4401830750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12302220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6538785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            34022100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             313200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9382479600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3813289740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42430889280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55679834925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.450524                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 110273648500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3968900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4617036500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118859585000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17282872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17282872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17282872                       # number of overall hits
system.cpu.icache.overall_hits::total        17282872                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1372                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1372                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1372                       # number of overall misses
system.cpu.icache.overall_misses::total          1372                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    135520000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135520000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135520000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135520000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17284244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17284244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17284244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17284244                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98775.510204                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98775.510204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98775.510204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98775.510204                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1372                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132776000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132776000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132776000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132776000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96775.510204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96775.510204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96775.510204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96775.510204                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17282872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17282872                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1372                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1372                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17284244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17284244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98775.510204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98775.510204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132776000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132776000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96775.510204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96775.510204                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1232.810490                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17284244                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1372                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12597.845481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1232.810490                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.601958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.601958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1244                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34569860                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34569860                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43794937                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43794937                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43803470                       # number of overall hits
system.cpu.dcache.overall_hits::total        43803470                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        96686                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          96686                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        96806                       # number of overall misses
system.cpu.dcache.overall_misses::total         96806                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3430094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3430094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3430094000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3430094000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43891623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43891623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43900276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43900276                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002203                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002203                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35476.635707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35476.635707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35432.659133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35432.659133                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        84316                       # number of writebacks
system.cpu.dcache.writebacks::total             84316                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9140                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        87546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        87546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2727070000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2727070000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2736910000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2736910000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001995                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001995                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001997                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31150.138213                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31150.138213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31224.017158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31224.017158                       # average overall mshr miss latency
system.cpu.dcache.replacements                  85607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37528020                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37528020                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    440814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    440814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37542848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37542848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29728.486647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29728.486647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    404838000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    404838000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27467.128028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27467.128028                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6266917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6266917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        81858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81858                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2989280000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2989280000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6348775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6348775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36517.872413                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36517.872413                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        72807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        72807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2322232000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2322232000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31895.724312                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31895.724312                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8533                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8533                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          120                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          120                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8653                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8653                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013868                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013868                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          108                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          108                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9840000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9840000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012481                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012481                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 91111.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91111.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2006.158750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43891456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87655                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.729633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2006.158750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979570                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979570                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1576                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87888871                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87888871                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118859585000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
