// Seed: 3369046258
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wand  id_4,
    input  tri   id_5,
    input  tri1  id_6
);
endmodule
module module_1 #(
    parameter id_12 = 32'd6,
    parameter id_4  = 32'd99,
    parameter id_8  = 32'd97
) (
    output supply0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wor id_3,
    input uwire _id_4,
    output tri0 id_5[1 : 1],
    output wor void id_6
);
  logic _id_8 = 1'b0 - id_1;
  logic id_9;
  assign {-1'h0, 1, -1, id_8, 1} = id_4;
  supply0 [id_8 : id_4] id_10, id_11, _id_12;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_5 = 0;
  wire [id_12  !=  1 : -1] id_13, id_14;
  logic id_15;
  parameter id_16 = -1'b0;
  wire id_17, id_18;
endmodule
