<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ide › palm_bk3710.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>palm_bk3710.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Palmchip bk3710 IDE controller</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Texas Instruments.</span>
<span class="cm"> * Copyright (C) 2007 MontaVista Software, Inc., &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/ide.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cm">/* Offset of the primary interface registers */</span>
<span class="cp">#define IDE_PALM_ATA_PRI_REG_OFFSET 0x1F0</span>

<span class="cm">/* Primary Control Offset */</span>
<span class="cp">#define IDE_PALM_ATA_PRI_CTL_OFFSET 0x3F6</span>

<span class="cp">#define BK3710_BMICP		0x00</span>
<span class="cp">#define BK3710_BMISP		0x02</span>
<span class="cp">#define BK3710_BMIDTP		0x04</span>
<span class="cp">#define BK3710_IDETIMP		0x40</span>
<span class="cp">#define BK3710_IDESTATUS	0x47</span>
<span class="cp">#define BK3710_UDMACTL		0x48</span>
<span class="cp">#define BK3710_MISCCTL		0x50</span>
<span class="cp">#define BK3710_REGSTB		0x54</span>
<span class="cp">#define BK3710_REGRCVR		0x58</span>
<span class="cp">#define BK3710_DATSTB		0x5C</span>
<span class="cp">#define BK3710_DATRCVR		0x60</span>
<span class="cp">#define BK3710_DMASTB		0x64</span>
<span class="cp">#define BK3710_DMARCVR		0x68</span>
<span class="cp">#define BK3710_UDMASTB		0x6C</span>
<span class="cp">#define BK3710_UDMATRP		0x70</span>
<span class="cp">#define BK3710_UDMAENV		0x74</span>
<span class="cp">#define BK3710_IORDYTMP		0x78</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="n">ideclk_period</span><span class="p">;</span> <span class="cm">/* in nanoseconds */</span>

<span class="k">struct</span> <span class="n">palm_bk3710_udmatiming</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rptime</span><span class="p">;</span>	<span class="cm">/* tRP -- Ready to pause time (nsec) */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cycletime</span><span class="p">;</span>	<span class="cm">/* tCYCTYP2/2 -- avg Cycle Time (nsec) */</span>
				<span class="cm">/* tENV is always a minimum of 20 nsec */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">palm_bk3710_udmatiming</span> <span class="n">palm_bk3710_udmatimings</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">160</span><span class="p">,</span> <span class="mi">240</span> <span class="o">/</span> <span class="mi">2</span> <span class="p">},</span>	<span class="cm">/* UDMA Mode 0 */</span>
	<span class="p">{</span> <span class="mi">125</span><span class="p">,</span> <span class="mi">160</span> <span class="o">/</span> <span class="mi">2</span> <span class="p">},</span>	<span class="cm">/* UDMA Mode 1 */</span>
	<span class="p">{</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">120</span> <span class="o">/</span> <span class="mi">2</span> <span class="p">},</span>	<span class="cm">/* UDMA Mode 2 */</span>
	<span class="p">{</span> <span class="mi">100</span><span class="p">,</span>  <span class="mi">90</span> <span class="o">/</span> <span class="mi">2</span> <span class="p">},</span>	<span class="cm">/* UDMA Mode 3 */</span>
	<span class="p">{</span> <span class="mi">100</span><span class="p">,</span>  <span class="mi">60</span> <span class="o">/</span> <span class="mi">2</span> <span class="p">},</span>	<span class="cm">/* UDMA Mode 4 */</span>
	<span class="p">{</span>  <span class="mi">85</span><span class="p">,</span>  <span class="mi">40</span> <span class="o">/</span> <span class="mi">2</span> <span class="p">},</span>	<span class="cm">/* UDMA Mode 5 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">palm_bk3710_setudmamode</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">tenv</span><span class="p">,</span> <span class="n">trp</span><span class="p">,</span> <span class="n">t0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val32</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">val16</span><span class="p">;</span>

	<span class="cm">/* DMA Data Setup */</span>
	<span class="n">t0</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">palm_bk3710_udmatimings</span><span class="p">[</span><span class="n">mode</span><span class="p">].</span><span class="n">cycletime</span><span class="p">,</span>
			  <span class="n">ideclk_period</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">tenv</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="n">ideclk_period</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">trp</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">palm_bk3710_udmatimings</span><span class="p">[</span><span class="n">mode</span><span class="p">].</span><span class="n">rptime</span><span class="p">,</span>
			   <span class="n">ideclk_period</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* udmastb Ultra DMA Access Strobe Width */</span>
	<span class="n">val32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMASTB</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">val32</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t0</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMASTB</span><span class="p">);</span>

	<span class="cm">/* udmatrp Ultra DMA Ready to Pause Time */</span>
	<span class="n">val32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMATRP</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">val32</span> <span class="o">|=</span> <span class="p">(</span><span class="n">trp</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMATRP</span><span class="p">);</span>

	<span class="cm">/* udmaenv Ultra DMA envelop Time */</span>
	<span class="n">val32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMAENV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">val32</span> <span class="o">|=</span> <span class="p">(</span><span class="n">tenv</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMAENV</span><span class="p">);</span>

	<span class="cm">/* Enable UDMA for Device */</span>
	<span class="n">val16</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMACTL</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dev</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val16</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMACTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">palm_bk3710_setdmamode</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">min_cycle</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">td</span><span class="p">,</span> <span class="n">tkw</span><span class="p">,</span> <span class="n">t0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val32</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">val16</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ide_timing</span> <span class="o">*</span><span class="n">t</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cycletime</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">ide_timing_find_mode</span><span class="p">(</span><span class="n">mode</span><span class="p">);</span>
	<span class="n">cycletime</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">cycle</span><span class="p">,</span> <span class="n">min_cycle</span><span class="p">);</span>

	<span class="cm">/* DMA Data Setup */</span>
	<span class="n">t0</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">cycletime</span><span class="p">,</span> <span class="n">ideclk_period</span><span class="p">);</span>
	<span class="n">td</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">,</span> <span class="n">ideclk_period</span><span class="p">);</span>
	<span class="n">tkw</span> <span class="o">=</span> <span class="n">t0</span> <span class="o">-</span> <span class="n">td</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">td</span> <span class="o">-=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">val32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_DMASTB</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">val32</span> <span class="o">|=</span> <span class="p">(</span><span class="n">td</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_DMASTB</span><span class="p">);</span>

	<span class="n">val32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_DMARCVR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">val32</span> <span class="o">|=</span> <span class="p">(</span><span class="n">tkw</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_DMARCVR</span><span class="p">);</span>

	<span class="cm">/* Disable UDMA for Device */</span>
	<span class="n">val16</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMACTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">dev</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val16</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMACTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">palm_bk3710_setpiomode</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">mate</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cycletime</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">t2</span><span class="p">,</span> <span class="n">t2i</span><span class="p">,</span> <span class="n">t0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ide_timing</span> <span class="o">*</span><span class="n">t</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">ide_timing_find_mode</span><span class="p">(</span><span class="n">XFER_PIO_0</span> <span class="o">+</span> <span class="n">mode</span><span class="p">);</span>

	<span class="cm">/* PIO Data Setup */</span>
	<span class="n">t0</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">cycletime</span><span class="p">,</span> <span class="n">ideclk_period</span><span class="p">);</span>
	<span class="n">t2</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">,</span> <span class="n">ideclk_period</span><span class="p">);</span>

	<span class="n">t2i</span> <span class="o">=</span> <span class="n">t0</span> <span class="o">-</span> <span class="n">t2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">t2</span> <span class="o">-=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">val32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_DATSTB</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">val32</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t2</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_DATSTB</span><span class="p">);</span>

	<span class="n">val32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_DATRCVR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">val32</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t2i</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_DATRCVR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mate</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">mode2</span> <span class="o">=</span> <span class="n">mate</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">mode2</span> <span class="o">&lt;</span> <span class="n">mode</span><span class="p">)</span>
			<span class="n">mode</span> <span class="o">=</span> <span class="n">mode2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* TASKFILE Setup */</span>
	<span class="n">t0</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">cyc8b</span><span class="p">,</span> <span class="n">ideclk_period</span><span class="p">);</span>
	<span class="n">t2</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">act8b</span><span class="p">,</span> <span class="n">ideclk_period</span><span class="p">);</span>

	<span class="n">t2i</span> <span class="o">=</span> <span class="n">t0</span> <span class="o">-</span> <span class="n">t2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">t2</span> <span class="o">-=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">val32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_REGSTB</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">val32</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t2</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_REGSTB</span><span class="p">);</span>

	<span class="n">val32</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_REGRCVR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">val32</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t2i</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">dev</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val32</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_REGRCVR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">palm_bk3710_set_dma_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">is_slave</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">xferspeed</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">xferspeed</span> <span class="o">&gt;=</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">palm_bk3710_setudmamode</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">is_slave</span><span class="p">,</span>
					<span class="n">xferspeed</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">palm_bk3710_setdmamode</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">is_slave</span><span class="p">,</span>
				       <span class="n">drive</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_EIDE_DMA_MIN</span><span class="p">],</span>
				       <span class="n">xferspeed</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">palm_bk3710_set_pio_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cycle_time</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_slave</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">mate</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">pio</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Obtain the drive PIO data for tuning the Palm Chip registers</span>
<span class="cm">	 */</span>
	<span class="n">cycle_time</span> <span class="o">=</span> <span class="n">ide_pio_cycle_time</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">pio</span><span class="p">);</span>
	<span class="n">mate</span> <span class="o">=</span> <span class="n">ide_get_pair_dev</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="n">palm_bk3710_setpiomode</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">mate</span><span class="p">,</span> <span class="n">is_slave</span><span class="p">,</span> <span class="n">cycle_time</span><span class="p">,</span> <span class="n">pio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">palm_bk3710_chipinit</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * REVISIT:  the ATA reset signal needs to be managed through a</span>
<span class="cm">	 * GPIO, which means it should come from platform_data.  Until</span>
<span class="cm">	 * we get and use such information, we have to trust that things</span>
<span class="cm">	 * have been reset before we get here.</span>
<span class="cm">	 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Program the IDETIMP Register Value based on the following assumptions</span>
<span class="cm">	 *</span>
<span class="cm">	 * (ATA_IDETIMP_IDEEN		, ENABLE ) |</span>
<span class="cm">	 * (ATA_IDETIMP_PREPOST1	, DISABLE) |</span>
<span class="cm">	 * (ATA_IDETIMP_PREPOST0	, DISABLE) |</span>
<span class="cm">	 *</span>
<span class="cm">	 * DM6446 silicon rev 2.1 and earlier have no observed net benefit</span>
<span class="cm">	 * from enabling prefetch/postwrite.</span>
<span class="cm">	 */</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_IDETIMP</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * UDMACTL Ultra-ATA DMA Control</span>
<span class="cm">	 * (ATA_UDMACTL_UDMAP1	, 0 ) |</span>
<span class="cm">	 * (ATA_UDMACTL_UDMAP0	, 0 )</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
	<span class="n">writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_UDMACTL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * MISCCTL Miscellaneous Conrol Register</span>
<span class="cm">	 * (ATA_MISCCTL_HWNHLD1P	, 1 cycle)</span>
<span class="cm">	 * (ATA_MISCCTL_HWNHLD0P	, 1 cycle)</span>
<span class="cm">	 * (ATA_MISCCTL_TIMORIDE	, 1)</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x001</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_MISCCTL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * IORDYTMP IORDY Timer for Primary Register</span>
<span class="cm">	 * (ATA_IORDYTMP_IORDYTMP     , 0xffff  )</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xFFFF</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_IORDYTMP</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure BMISP Register</span>
<span class="cm">	 * (ATA_BMISP_DMAEN1	, DISABLE )	|</span>
<span class="cm">	 * (ATA_BMISP_DMAEN0	, DISABLE )	|</span>
<span class="cm">	 * (ATA_BMISP_IORDYINT	, CLEAR)	|</span>
<span class="cm">	 * (ATA_BMISP_INTRSTAT	, CLEAR)	|</span>
<span class="cm">	 * (ATA_BMISP_DMAERROR	, CLEAR)</span>
<span class="cm">	 */</span>
	<span class="n">writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">BK3710_BMISP</span><span class="p">);</span>

	<span class="n">palm_bk3710_setpiomode</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">600</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">palm_bk3710_setpiomode</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">600</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">palm_bk3710_cable_detect</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">palm_bk3710_init_dma</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span>
					  <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;    %s: MMIO-DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ide_allocate_dma_engine</span><span class="p">(</span><span class="n">hwif</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">io_ports</span><span class="p">.</span><span class="n">data_addr</span> <span class="o">-</span> <span class="n">IDE_PALM_ATA_PRI_REG_OFFSET</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">palm_bk3710_ports_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">palm_bk3710_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">palm_bk3710_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">palm_bk3710_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">__devinitdata</span> <span class="n">palm_bk3710_port_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init_dma</span>		<span class="o">=</span> <span class="n">palm_bk3710_init_dma</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">palm_bk3710_ports_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sff_dma_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">host_flags</span>		<span class="o">=</span> <span class="n">IDE_HFLAG_MMIO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>		<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mwdma_mask</span>		<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">chipset</span>		<span class="o">=</span> <span class="n">ide_palm3710</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">palm_bk3710_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem</span><span class="p">,</span> <span class="o">*</span><span class="n">irq</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">,</span> <span class="n">mem_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">rc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ide_hw</span> <span class="n">hw</span><span class="p">,</span> <span class="o">*</span><span class="n">hws</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">hw</span> <span class="p">};</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="cm">/* NOTE:  round *down* to meet minimum timings; we count in clocks */</span>
	<span class="n">ideclk_period</span> <span class="o">=</span> <span class="mi">1000000000UL</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>

	<span class="n">mem</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mem</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;failed to get memory region resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;failed to get IRQ resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mem_size</span> <span class="o">=</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">mem_size</span><span class="p">,</span> <span class="s">&quot;palm_bk3710&quot;</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;failed to request memory region</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">mem_size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;failed to map IO memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">mem_size</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Configure the Palm Chip controller */</span>
	<span class="n">palm_bk3710_chipinit</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IDE_NR_PORTS</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">hw</span><span class="p">.</span><span class="n">io_ports_array</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span>
				<span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">IDE_PALM_ATA_PRI_REG_OFFSET</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="n">hw</span><span class="p">.</span><span class="n">io_ports</span><span class="p">.</span><span class="n">ctl_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span>
			<span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">IDE_PALM_ATA_PRI_CTL_OFFSET</span><span class="p">);</span>
	<span class="n">hw</span><span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">hw</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">palm_bk3710_port_info</span><span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">rate</span> <span class="o">&lt;</span> <span class="mi">100000000</span> <span class="o">?</span> <span class="n">ATA_UDMA4</span> <span class="o">:</span>
							     <span class="n">ATA_UDMA5</span><span class="p">;</span>

	<span class="cm">/* Register the IDE interface with Linux */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">ide_host_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">palm_bk3710_port_info</span><span class="p">,</span> <span class="n">hws</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Palm Chip BK3710 IDE Register Fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* work with hotplug and coldplug */</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:palm_bk3710&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">platform_bk_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;palm_bk3710&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">palm_bk3710_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_probe</span><span class="p">(</span><span class="o">&amp;</span><span class="n">platform_bk_driver</span><span class="p">,</span> <span class="n">palm_bk3710_probe</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">palm_bk3710_init</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
