====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 143                                    |
| Number of User Hierarchies                              | 72                                     |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 16                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FA_0'
  Processing 'HA_401'
  Processing 'WM8bit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 31)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    3650.5      5.00      37.3       0.0                          
    0:00:01    3650.5      5.00      37.3       0.0                          
    0:00:01    3650.5      5.00      37.3       0.0                          
    0:00:01    3650.5      5.00      37.3       0.0                          
    0:00:01    3650.5      5.00      37.3       0.0                          
    0:00:01    2922.4      4.83      33.6       0.0                          
    0:00:01    2926.1      4.83      33.6       0.0                          
    0:00:01    2926.1      4.83      33.6       0.0                          
    0:00:01    2926.1      4.83      33.6       0.0                          
    0:00:01    2926.1      4.83      33.6       0.0                          
    0:00:01    2926.1      4.83      33.6       0.0                          
    0:00:01    2926.1      4.83      33.6       0.0                          
    0:00:01    2926.1      4.83      33.6       0.0                          
    0:00:01    2926.1      4.83      33.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    2926.1      4.83      33.6       0.0                          
    0:00:01    2943.6      4.64      32.7       0.0 res[15]                  
    0:00:01    2974.0      4.63      34.0       0.0 res[15]                  
    0:00:01    2994.3      4.61      34.1       0.0 res[15]                  
    0:00:01    3021.0      4.58      35.1       0.0 res[15]                  
    0:00:01    3068.0      4.58      35.1       0.0 res[15]                  
    0:00:01    3125.1      4.55      37.5       0.0 res[15]                  
    0:00:01    3140.8      4.54      38.4       0.0 res[15]                  
    0:00:01    3156.5      4.54      39.3       0.0 res[15]                  
    0:00:01    3164.8      4.51      39.1       0.0 res[15]                  
    0:00:01    3166.6      4.51      39.0       0.0                          
    0:00:01    3166.6      4.51      39.0       0.0                          
    0:00:01    3161.1      4.51      39.0       0.0                          
    0:00:01    3134.4      4.51      39.1       0.0                          
    0:00:01    3128.8      4.51      39.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    3128.8      4.51      39.0       0.0                          
    0:00:01    3128.8      4.51      39.0       0.0                          
    0:00:01    3106.7      4.51      38.8       0.0                          
    0:00:01    3106.7      4.51      38.8       0.0                          
    0:00:01    3106.7      4.51      38.8       0.0                          
    0:00:01    3106.7      4.51      38.8       0.0                          
    0:00:01    3106.7      4.51      38.8       0.0                          
    0:00:01    3060.6      4.51      38.8       0.0                          
    0:00:01    3060.6      4.51      38.8       0.0                          
    0:00:01    3060.6      4.51      38.8       0.0                          
    0:00:01    3060.6      4.51      38.8       0.0                          
    0:00:01    3060.6      4.51      38.8       0.0                          
    0:00:01    3060.6      4.51      38.8       0.0                          
    0:00:01    3060.6      4.51      38.8       0.0                          
    0:00:01    3060.6      4.51      38.8       0.0                          
Loading db file '/home/user24/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
