// Seed: 1139911241
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_7 = 1 - -1'h0;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2
  );
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  wire [1 : -1] _id_5;
  assign id_1 = id_4[id_5 : id_5];
  wire  id_6;
  logic id_7;
endmodule
