// Seed: 4234573119
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output wand id_2,
    input  wire id_3,
    input  wor  id_4
);
  assign id_2 = id_3;
  assign module_1.id_21 = 0;
endmodule
module module_0 (
    output tri0 id_0,
    output uwire id_1
    , id_23,
    output tri1 id_2,
    output supply1 id_3,
    input wor id_4,
    input uwire id_5,
    output wor id_6,
    output wor id_7,
    input tri id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11,
    input wire id_12,
    input tri id_13,
    input tri id_14,
    input wand id_15,
    input wire module_1,
    input wand id_17,
    input supply1 id_18,
    input wor id_19,
    output supply1 id_20,
    input tri0 id_21
);
  logic [1 : -1] id_24;
  ;
  module_0 modCall_1 (
      id_21,
      id_15,
      id_2,
      id_21,
      id_4
  );
  assign id_24 = id_16 ==? 1;
endmodule
