Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct 18 21:51:25 2018
| Host         : comparchVM running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file spiMemory_control_sets_placed.rpt
| Design       : spiMemory
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              30 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------+------------------+------------------+----------------+
|     Clock Signal    |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG      | statey/addr_we |                  |                2 |             14 |
|  clk_IBUF_BUFG      | statey/E[0]    |                  |                1 |             16 |
|  sclk_pin_IBUF_BUFG |                |                  |                5 |             20 |
|  clk_IBUF_BUFG      |                |                  |                5 |             30 |
+---------------------+----------------+------------------+------------------+----------------+


