// Seed: 154522876
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  input id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_7;
  logic id_8;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input reg id_6,
    output reg id_7,
    input id_8,
    input id_9
);
  reg id_10;
  always @(posedge 1) begin
    {id_10, id_9, id_2[1 : 'b0]} <= 1'd0 - 1;
    id_7 <= id_6;
  end
endmodule
