{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635855237185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635855237185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 14:13:54 2021 " "Processing started: Tue Nov 02 14:13:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635855237185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1635855237185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off Assignment2 -c Assignment2 " "Command: quartus_fit --read_settings_files=on --write_settings_files=off Assignment2 -c Assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1635855237185 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1635855238186 ""}
{ "Info" "0" "" "Project  = Assignment2" {  } {  } 0 0 "Project  = Assignment2" 0 0 "Fitter" 0 0 1635855238186 ""}
{ "Info" "0" "" "Revision = Assignment2" {  } {  } 0 0 "Revision = Assignment2" 0 0 "Fitter" 0 0 1635855238202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1635855239435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1635855239435 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Assignment2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Assignment2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1635855239451 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1635855239514 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1635855239514 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635855239936 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1635855240077 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1635855240389 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1635855240640 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1635855251257 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 12 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 12 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1635855251382 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1635855251382 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635855251382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1635855251413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635855251413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635855251413 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1635855251413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1635855251413 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1635855251413 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Assignment2.sdc " "Synopsys Design Constraints File file not found: 'Assignment2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1635855252271 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1635855252271 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1635855252271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1635855252271 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1635855252271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1635855252286 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1635855252286 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1635855252286 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635855252568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1635855258662 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1635855258896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635855264308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1635855266996 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1635855269340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635855269340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1635855270387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "E:/Microprocessor Lab/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1635855273912 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1635855273912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1635855275100 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1635855275100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635855275100 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1635855279132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635855279179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635855279475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635855279475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635855279741 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635855281569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Microprocessor Lab/output_files/Assignment2.fit.smsg " "Generated suppressed messages file E:/Microprocessor Lab/output_files/Assignment2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1635855281960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6760 " "Peak virtual memory: 6760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635855283101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 14:14:43 2021 " "Processing ended: Tue Nov 02 14:14:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635855283101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635855283101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635855283101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635855283101 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635855284164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1635855284617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635855284617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 14:14:44 2021 " "Processing started: Tue Nov 02 14:14:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635855284617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1635855284617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Assignment2 -c Assignment2 " "Command: quartus_drc Assignment2 -c Assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1635855284617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1635855285367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Assignment2.sdc " "Synopsys Design Constraints File file not found: 'Assignment2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1635855285476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1635855285476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1635855285476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1635855285476 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK~inputCLKENA0 " "Node  \"CLK~inputCLKENA0\"" {  } { { "Assignment2.bdf" "" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { { 144 40 208 160 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:A\|inst6 " "Node  \"decoding:inst\|Reg:A\|inst6\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 128 1568 1632 208 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~1 " "Node  \"decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~1\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:B\|inst6 " "Node  \"decoding:inst\|Reg:B\|inst6\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 128 1568 1632 208 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:C\|inst6 " "Node  \"decoding:inst\|Reg:C\|inst6\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 128 1568 1632 208 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|inst11~0 " "Node  \"decoding:inst\|inst11~0\"" {  } { { "decoding.bdf" "" { Schematic "E:/Microprocessor Lab/decoding.bdf" { { -56 1456 1520 -8 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|inst13~0 " "Node  \"decoding:inst\|inst13~0\"" {  } { { "decoding.bdf" "" { Schematic "E:/Microprocessor Lab/decoding.bdf" { { 112 1296 1360 160 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:A\|inst3 " "Node  \"decoding:inst\|Reg:A\|inst3\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 352 416 184 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Node  \"decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:B\|inst7 " "Node  \"decoding:inst\|Reg:B\|inst7\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 120 1200 1264 200 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 31 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 31 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0 " "Node  \"decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 30 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:A\|inst7 " "Node  \"decoding:inst\|Reg:A\|inst7\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 120 1200 1264 200 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:B\|inst4 " "Node  \"decoding:inst\|Reg:B\|inst4\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 96 800 864 176 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:C\|inst7 " "Node  \"decoding:inst\|Reg:C\|inst7\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 120 1200 1264 200 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w3_n0_mux_dataout~0 " "Node  \"decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w3_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0 " "Node  \"decoding:inst\|Integration:inst3\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 31 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:A\|inst4 " "Node  \"decoding:inst\|Reg:A\|inst4\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 96 800 864 176 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:C\|inst4 " "Node  \"decoding:inst\|Reg:C\|inst4\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 96 800 864 176 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:C\|inst3 " "Node  \"decoding:inst\|Reg:C\|inst3\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 352 416 184 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Reg:B\|inst3 " "Node  \"decoding:inst\|Reg:B\|inst3\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 352 416 184 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0 " "Node  \"decoding:inst\|busmux:inst9\|lpm_mux:\$00000\|mux_sjc:auto_generated\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " B9 " "Node  \"B9\"" {  } { { "Assignment2.bdf" "" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { { 192 32 200 208 "B9" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " B6 " "Node  \"B6\"" {  } { { "Assignment2.bdf" "" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { { 208 32 200 224 "B6" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " B11 " "Node  \"B11\"" {  } { { "Assignment2.bdf" "" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { { 176 32 200 192 "B11" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_NODES_INFO" " decoding:inst\|Integration:inst3\|FA:inst1\|Assignment1:inst3\|inst5~0 " "Node  \"decoding:inst\|Integration:inst3\|FA:inst1\|Assignment1:inst3\|inst5~0\"" {  } { { "assignment1.bdf" "" { Schematic "E:/Microprocessor Lab/assignment1.bdf" { { 400 736 800 448 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "E:/Microprocessor Lab/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1635855285508 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1635855285508 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1635855285508 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1635855285508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635855285555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 14:14:45 2021 " "Processing ended: Tue Nov 02 14:14:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635855285555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635855285555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635855285555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1635855285555 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1635855286164 ""}
