vhdl xil_defaultlib  \
"../../../../e203_fpga_proj.srcs/sources_1/ip/reset_sys/sim/reset_sys.vhd" \

nosort
