
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 6
FID:  path (prevtimestamp, timestamp)
8        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00)
9        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\CCC_0\MSS_U_sb_CCC_0_FCCC.v (2024-08-19 18:20:39, 2024-08-19 18:34:04)
10       D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v (2024-08-19 18:20:41, 2024-08-19 18:34:05)
11       D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05)
12       D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb_MSS\MSS_U_sb_MSS.v (2024-08-19 18:20:35, 2024-08-19 18:34:02)
13       D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb_MSS\MSS_U_sb_MSS_syn.v (2024-08-19 18:20:35, 2024-08-19 18:34:02)

*******************************************************************
Modules that may have changed as a result of file changes: 14
MID:  lib.cell.view
0        work.CoreResetP.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
1        work.MSS_005.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb_MSS\MSS_U_sb_MSS.v (2024-08-19 18:20:35, 2024-08-19 18:34:02) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb_MSS\MSS_U_sb_MSS_syn.v (2024-08-19 18:20:35, 2024-08-19 18:34:02) <-- (module definition)
2        work.MSS_U.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (module definition)
3        work.MSS_U_sb.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (module definition)
4        work.MSS_U_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\CCC_0\MSS_U_sb_CCC_0_FCCC.v (2024-08-19 18:20:39, 2024-08-19 18:34:04) <-- (module definition)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
5        work.MSS_U_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (module definition)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
6        work.MSS_U_sb_MSS.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb_MSS\MSS_U_sb_MSS.v (2024-08-19 18:20:35, 2024-08-19 18:34:02) <-- (module definition)
7        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
8        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
9        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
10       work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
11       work.XTLOSC.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
12       work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\FABOSC_0\MSS_U_sb_FABOSC_0_OSC.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)
13       work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U\MSS_U.v (2024-08-19 18:23:31, 2024-08-19 18:35:00) <-- (may instantiate this module)
                        D:\libero_tests\UART_ABFN_MSS\component\work\MSS_U_sb\MSS_U_sb.v (2024-08-19 18:20:41, 2024-08-19 18:34:05) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 8
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 21:41:02)
1        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 21:34:40)
2        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 21:34:40)
3        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 21:34:40)
4        C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 21:38:34)
5        D:\libero_tests\UART_ABFN_MSS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2024-08-16 11:56:28)
6        D:\libero_tests\UART_ABFN_MSS\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2024-08-16 11:56:28)
7        D:\libero_tests\UART_ABFN_MSS\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-07-09 11:44:48)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
