// Seed: 3417289593
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wire id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri id_7,
    input tri0 id_8,
    output wand id_9
);
  wire id_11;
  ;
  assign id_7 = 1;
  tri id_12;
  assign id_12 = 1'b0 ? id_11 == -1 : id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    input wor id_8,
    output supply0 id_9,
    input wor id_10,
    output wand id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_5,
      id_2,
      id_8,
      id_9,
      id_9,
      id_10,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
