<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file ballplayer_ballplayer_impl.ncd.
Design name: template
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/software/Diamond/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Sun Mar 09 08:05:05 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o ballplayer_ballplayer_impl.twr -gui -msgset E:/code/FPGA/ballplayer/promote.xml ballplayer_ballplayer_impl.ncd ballplayer_ballplayer_impl.prf 
Design file:     ballplayer_ballplayer_impl.ncd
Preference file: ballplayer_ballplayer_impl.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_c" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   58.562MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  30.759MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "clk_24MHz" 24.000000 MHz (0 errors)</A></LI>            191 items scored, 0 timing errors detected.
Report:  131.234MHz is the maximum frequency for this preference.

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 66.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_400khz_2093__i5  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              16.794ns  (30.6% logic, 69.4% route), 10 logic levels.

 Constraint Details:

     16.794ns physical path delay u7/SLICE_445 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 66.257ns

 Physical Path Details:

      Data path u7/SLICE_445 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12D.CLK to     R17C12D.Q0 u7/SLICE_445 (from clk_c)
ROUTE         2     1.390     R17C12D.Q0 to     R17C13C.A1 u7/cnt_400khz_5
CTOF_DEL    ---     0.495     R17C13C.A1 to     R17C13C.F1 u7/SLICE_1098
ROUTE         1     1.810     R17C13C.F1 to     R17C16C.A1 u7/n13
CTOF_DEL    ---     0.495     R17C16C.A1 to     R17C16C.F1 u7/SLICE_983
ROUTE        25     1.868     R17C16C.F1 to     R15C20B.D1 u7/n10901
CTOF_DEL    ---     0.495     R15C20B.D1 to     R15C20B.F1 u7/SLICE_975
ROUTE        13     1.007     R15C20B.F1 to     R14C18D.D1 n21551
CTOF_DEL    ---     0.495     R14C18D.D1 to     R14C18D.F1 SLICE_721
ROUTE        10     1.559     R14C18D.F1 to     R16C16C.D0 n2619
CTOOFX_DEL  ---     0.721     R16C16C.D0 to   R16C16C.OFX0 i19365/SLICE_816
ROUTE         1     1.001   R16C16C.OFX0 to     R16C17A.B0 n22431
CTOF_DEL    ---     0.495     R16C17A.B0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   16.794   (30.6% logic, 69.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R17C12D.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_400khz_2093__i5  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              16.794ns  (30.6% logic, 69.4% route), 10 logic levels.

 Constraint Details:

     16.794ns physical path delay u7/SLICE_445 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 66.257ns

 Physical Path Details:

      Data path u7/SLICE_445 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12D.CLK to     R17C12D.Q0 u7/SLICE_445 (from clk_c)
ROUTE         2     1.390     R17C12D.Q0 to     R17C13C.A1 u7/cnt_400khz_5
CTOF_DEL    ---     0.495     R17C13C.A1 to     R17C13C.F1 u7/SLICE_1098
ROUTE         1     1.810     R17C13C.F1 to     R17C16C.A1 u7/n13
CTOF_DEL    ---     0.495     R17C16C.A1 to     R17C16C.F1 u7/SLICE_983
ROUTE        25     1.868     R17C16C.F1 to     R15C20B.D1 u7/n10901
CTOF_DEL    ---     0.495     R15C20B.D1 to     R15C20B.F1 u7/SLICE_975
ROUTE        13     1.007     R15C20B.F1 to     R14C18D.D1 n21551
CTOF_DEL    ---     0.495     R14C18D.D1 to     R14C18D.F1 SLICE_721
ROUTE        10     1.559     R14C18D.F1 to     R16C16C.D1 n2619
CTOOFX_DEL  ---     0.721     R16C16C.D1 to   R16C16C.OFX0 i19365/SLICE_816
ROUTE         1     1.001   R16C16C.OFX0 to     R16C17A.B0 n22431
CTOF_DEL    ---     0.495     R16C17A.B0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   16.794   (30.6% logic, 69.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R17C12D.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_stop_i0_i3  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              16.617ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     16.617ns physical path delay u7/SLICE_741 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 66.434ns

 Physical Path Details:

      Data path u7/SLICE_741 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C21C.CLK to     R16C21C.Q1 u7/SLICE_741 (from clk_c)
ROUTE         6     3.739     R16C21C.Q1 to     R17C21C.B1 u7/cnt_stop_3
CTOF_DEL    ---     0.495     R17C21C.B1 to     R17C21C.F1 SLICE_797
ROUTE         3     1.742     R17C21C.F1 to     R17C20B.A1 n21564
CTOOFX_DEL  ---     0.721     R17C20B.A1 to   R17C20B.OFX0 i18344/SLICE_819
ROUTE         1     1.023   R17C20B.OFX0 to     R17C18B.B0 n20432
CTOF_DEL    ---     0.495     R17C18B.B0 to     R17C18B.F0 SLICE_971
ROUTE         4     1.473     R17C18B.F0 to     R16C17A.B1 n67
CTOF_DEL    ---     0.495     R16C17A.B1 to     R16C17A.F1 SLICE_970
ROUTE         3     0.976     R16C17A.F1 to     R16C17A.A0 n19972
CTOF_DEL    ---     0.495     R16C17A.A0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   16.617   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_741:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C21C.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_400khz_2093__i0  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              16.412ns  (31.3% logic, 68.7% route), 10 logic levels.

 Constraint Details:

     16.412ns physical path delay u7/SLICE_452 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 66.639ns

 Physical Path Details:

      Data path u7/SLICE_452 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12A.CLK to     R17C12A.Q1 u7/SLICE_452 (from clk_c)
ROUTE         2     1.008     R17C12A.Q1 to     R17C13C.B1 u7/cnt_400khz_0
CTOF_DEL    ---     0.495     R17C13C.B1 to     R17C13C.F1 u7/SLICE_1098
ROUTE         1     1.810     R17C13C.F1 to     R17C16C.A1 u7/n13
CTOF_DEL    ---     0.495     R17C16C.A1 to     R17C16C.F1 u7/SLICE_983
ROUTE        25     1.868     R17C16C.F1 to     R15C20B.D1 u7/n10901
CTOF_DEL    ---     0.495     R15C20B.D1 to     R15C20B.F1 u7/SLICE_975
ROUTE        13     1.007     R15C20B.F1 to     R14C18D.D1 n21551
CTOF_DEL    ---     0.495     R14C18D.D1 to     R14C18D.F1 SLICE_721
ROUTE        10     1.559     R14C18D.F1 to     R16C16C.D1 n2619
CTOOFX_DEL  ---     0.721     R16C16C.D1 to   R16C16C.OFX0 i19365/SLICE_816
ROUTE         1     1.001   R16C16C.OFX0 to     R16C17A.B0 n22431
CTOF_DEL    ---     0.495     R16C17A.B0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   16.412   (31.3% logic, 68.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R17C12A.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_400khz_2093__i0  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              16.412ns  (31.3% logic, 68.7% route), 10 logic levels.

 Constraint Details:

     16.412ns physical path delay u7/SLICE_452 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 66.639ns

 Physical Path Details:

      Data path u7/SLICE_452 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12A.CLK to     R17C12A.Q1 u7/SLICE_452 (from clk_c)
ROUTE         2     1.008     R17C12A.Q1 to     R17C13C.B1 u7/cnt_400khz_0
CTOF_DEL    ---     0.495     R17C13C.B1 to     R17C13C.F1 u7/SLICE_1098
ROUTE         1     1.810     R17C13C.F1 to     R17C16C.A1 u7/n13
CTOF_DEL    ---     0.495     R17C16C.A1 to     R17C16C.F1 u7/SLICE_983
ROUTE        25     1.868     R17C16C.F1 to     R15C20B.D1 u7/n10901
CTOF_DEL    ---     0.495     R15C20B.D1 to     R15C20B.F1 u7/SLICE_975
ROUTE        13     1.007     R15C20B.F1 to     R14C18D.D1 n21551
CTOF_DEL    ---     0.495     R14C18D.D1 to     R14C18D.F1 SLICE_721
ROUTE        10     1.559     R14C18D.F1 to     R16C16C.D0 n2619
CTOOFX_DEL  ---     0.721     R16C16C.D0 to   R16C16C.OFX0 i19365/SLICE_816
ROUTE         1     1.001   R16C16C.OFX0 to     R16C17A.B0 n22431
CTOF_DEL    ---     0.495     R16C17A.B0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   16.412   (31.3% logic, 68.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R17C12A.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.893ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_400khz_2093__i7  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              16.158ns  (31.8% logic, 68.2% route), 10 logic levels.

 Constraint Details:

     16.158ns physical path delay u7/SLICE_443 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 66.893ns

 Physical Path Details:

      Data path u7/SLICE_443 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13A.CLK to     R17C13A.Q0 u7/SLICE_443 (from clk_c)
ROUTE         2     0.754     R17C13A.Q0 to     R17C13C.C1 u7/cnt_400khz_7
CTOF_DEL    ---     0.495     R17C13C.C1 to     R17C13C.F1 u7/SLICE_1098
ROUTE         1     1.810     R17C13C.F1 to     R17C16C.A1 u7/n13
CTOF_DEL    ---     0.495     R17C16C.A1 to     R17C16C.F1 u7/SLICE_983
ROUTE        25     1.868     R17C16C.F1 to     R15C20B.D1 u7/n10901
CTOF_DEL    ---     0.495     R15C20B.D1 to     R15C20B.F1 u7/SLICE_975
ROUTE        13     1.007     R15C20B.F1 to     R14C18D.D1 n21551
CTOF_DEL    ---     0.495     R14C18D.D1 to     R14C18D.F1 SLICE_721
ROUTE        10     1.559     R14C18D.F1 to     R16C16C.D1 n2619
CTOOFX_DEL  ---     0.721     R16C16C.D1 to   R16C16C.OFX0 i19365/SLICE_816
ROUTE         1     1.001   R16C16C.OFX0 to     R16C17A.B0 n22431
CTOF_DEL    ---     0.495     R16C17A.B0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   16.158   (31.8% logic, 68.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R17C13A.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.893ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_400khz_2093__i7  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              16.158ns  (31.8% logic, 68.2% route), 10 logic levels.

 Constraint Details:

     16.158ns physical path delay u7/SLICE_443 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 66.893ns

 Physical Path Details:

      Data path u7/SLICE_443 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13A.CLK to     R17C13A.Q0 u7/SLICE_443 (from clk_c)
ROUTE         2     0.754     R17C13A.Q0 to     R17C13C.C1 u7/cnt_400khz_7
CTOF_DEL    ---     0.495     R17C13C.C1 to     R17C13C.F1 u7/SLICE_1098
ROUTE         1     1.810     R17C13C.F1 to     R17C16C.A1 u7/n13
CTOF_DEL    ---     0.495     R17C16C.A1 to     R17C16C.F1 u7/SLICE_983
ROUTE        25     1.868     R17C16C.F1 to     R15C20B.D1 u7/n10901
CTOF_DEL    ---     0.495     R15C20B.D1 to     R15C20B.F1 u7/SLICE_975
ROUTE        13     1.007     R15C20B.F1 to     R14C18D.D1 n21551
CTOF_DEL    ---     0.495     R14C18D.D1 to     R14C18D.F1 SLICE_721
ROUTE        10     1.559     R14C18D.F1 to     R16C16C.D0 n2619
CTOOFX_DEL  ---     0.721     R16C16C.D0 to   R16C16C.OFX0 i19365/SLICE_816
ROUTE         1     1.001   R16C16C.OFX0 to     R16C17A.B0 n22431
CTOF_DEL    ---     0.495     R16C17A.B0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   16.158   (31.8% logic, 68.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R17C13A.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_400khz_2093__i8  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              16.037ns  (32.0% logic, 68.0% route), 10 logic levels.

 Constraint Details:

     16.037ns physical path delay u7/SLICE_443 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 67.014ns

 Physical Path Details:

      Data path u7/SLICE_443 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13A.CLK to     R17C13A.Q1 u7/SLICE_443 (from clk_c)
ROUTE         2     0.633     R17C13A.Q1 to     R17C13C.D1 u7/cnt_400khz_8
CTOF_DEL    ---     0.495     R17C13C.D1 to     R17C13C.F1 u7/SLICE_1098
ROUTE         1     1.810     R17C13C.F1 to     R17C16C.A1 u7/n13
CTOF_DEL    ---     0.495     R17C16C.A1 to     R17C16C.F1 u7/SLICE_983
ROUTE        25     1.868     R17C16C.F1 to     R15C20B.D1 u7/n10901
CTOF_DEL    ---     0.495     R15C20B.D1 to     R15C20B.F1 u7/SLICE_975
ROUTE        13     1.007     R15C20B.F1 to     R14C18D.D1 n21551
CTOF_DEL    ---     0.495     R14C18D.D1 to     R14C18D.F1 SLICE_721
ROUTE        10     1.559     R14C18D.F1 to     R16C16C.D1 n2619
CTOOFX_DEL  ---     0.721     R16C16C.D1 to   R16C16C.OFX0 i19365/SLICE_816
ROUTE         1     1.001   R16C16C.OFX0 to     R16C17A.B0 n22431
CTOF_DEL    ---     0.495     R16C17A.B0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   16.037   (32.0% logic, 68.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R17C13A.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_400khz_2093__i8  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              16.037ns  (32.0% logic, 68.0% route), 10 logic levels.

 Constraint Details:

     16.037ns physical path delay u7/SLICE_443 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 67.014ns

 Physical Path Details:

      Data path u7/SLICE_443 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C13A.CLK to     R17C13A.Q1 u7/SLICE_443 (from clk_c)
ROUTE         2     0.633     R17C13A.Q1 to     R17C13C.D1 u7/cnt_400khz_8
CTOF_DEL    ---     0.495     R17C13C.D1 to     R17C13C.F1 u7/SLICE_1098
ROUTE         1     1.810     R17C13C.F1 to     R17C16C.A1 u7/n13
CTOF_DEL    ---     0.495     R17C16C.A1 to     R17C16C.F1 u7/SLICE_983
ROUTE        25     1.868     R17C16C.F1 to     R15C20B.D1 u7/n10901
CTOF_DEL    ---     0.495     R15C20B.D1 to     R15C20B.F1 u7/SLICE_975
ROUTE        13     1.007     R15C20B.F1 to     R14C18D.D1 n21551
CTOF_DEL    ---     0.495     R14C18D.D1 to     R14C18D.F1 SLICE_721
ROUTE        10     1.559     R14C18D.F1 to     R16C16C.D0 n2619
CTOOFX_DEL  ---     0.721     R16C16C.D0 to   R16C16C.OFX0 i19365/SLICE_816
ROUTE         1     1.001   R16C16C.OFX0 to     R16C17A.B0 n22431
CTOF_DEL    ---     0.495     R16C17A.B0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   16.037   (32.0% logic, 68.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R17C13A.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 67.091ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_400khz_2093__i2  (from clk_c +)
   Destination:    FF         Data in        u7/state_i0_i3  (to clk_c +)

   Delay:              15.960ns  (32.2% logic, 67.8% route), 10 logic levels.

 Constraint Details:

     15.960ns physical path delay u7/SLICE_448 to u7/SLICE_723 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 67.091ns

 Physical Path Details:

      Data path u7/SLICE_448 to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C12B.CLK to     R17C12B.Q1 u7/SLICE_448 (from clk_c)
ROUTE         2     1.030     R17C12B.Q1 to     R17C13C.B0 u7/cnt_400khz_2
CTOF_DEL    ---     0.495     R17C13C.B0 to     R17C13C.F0 u7/SLICE_1098
ROUTE         1     1.336     R17C13C.F0 to     R17C16C.B1 u7/n12
CTOF_DEL    ---     0.495     R17C16C.B1 to     R17C16C.F1 u7/SLICE_983
ROUTE        25     1.868     R17C16C.F1 to     R15C20B.D1 u7/n10901
CTOF_DEL    ---     0.495     R15C20B.D1 to     R15C20B.F1 u7/SLICE_975
ROUTE        13     1.007     R15C20B.F1 to     R14C18D.D1 n21551
CTOF_DEL    ---     0.495     R14C18D.D1 to     R14C18D.F1 SLICE_721
ROUTE        10     1.559     R14C18D.F1 to     R16C16C.D1 n2619
CTOOFX_DEL  ---     0.721     R16C16C.D1 to   R16C16C.OFX0 i19365/SLICE_816
ROUTE         1     1.001   R16C16C.OFX0 to     R16C17A.B0 n22431
CTOF_DEL    ---     0.495     R16C17A.B0 to     R16C17A.F0 SLICE_970
ROUTE         1     0.964     R16C17A.F0 to     R16C18B.A1 n5_adj_2673
CTOF_DEL    ---     0.495     R16C18B.A1 to     R16C18B.F1 SLICE_967
ROUTE         1     0.436     R16C18B.F1 to     R16C18D.C1 u7/n20698
CTOF_DEL    ---     0.495     R16C18D.C1 to     R16C18D.F1 u7/SLICE_732
ROUTE         2     0.973     R16C18D.F1 to     R16C17D.A1 u7/clk_c_enable_15
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_968
ROUTE         1     0.653     R16C17D.F1 to     R16C17B.CE u7/clk_c_enable_89 (to clk_c)
                  --------
                   15.960   (32.2% logic, 67.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_448:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R17C12B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     5.042       C1.PADDI to    R16C17B.CLK clk_c
                  --------
                    5.042   (0.0% logic, 100.0% route), 0 logic levels.

Report:   58.562MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 22.094ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8983  (from pic_y_8__N_788 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i3  (to lcd1/clk_50MHz +)

   Delay:              11.264ns  (46.1% logic, 53.9% route), 10 logic levels.

 Constraint Details:

     11.264ns physical path delay jump/SLICE_542 to lcd1/lcd_show_pic_inst/SLICE_704 exceeds
     10.417ns delay constraint less
     21.081ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.830ns) by 22.094ns

 Physical Path Details:

      Data path jump/SLICE_542 to lcd1/lcd_show_pic_inst/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C10B.CLK to     R10C10B.Q0 jump/SLICE_542 (from pic_y_8__N_788)
ROUTE         5     0.663     R10C10B.Q0 to      R9C10C.D0 jump/n10800
CTOF_DEL    ---     0.495      R9C10C.D0 to      R9C10C.F0 jump/SLICE_1025
ROUTE         6     1.863      R9C10C.F0 to     R10C18D.B0 n21631
C0TOFCO_DE  ---     1.023     R10C18D.B0 to    R10C18D.FCO lcd1/pic_ram_u0/SLICE_0
ROUTE         1     0.000    R10C18D.FCO to    R10C19A.FCI lcd1/pic_ram_u0/n18332
FCITOFCO_D  ---     0.162    R10C19A.FCI to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18D.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18D.D1 to     R12C18D.F1 lcd1/pic_ram_u0/SLICE_849
ROUTE         4     0.662     R12C18D.F1 to     R12C20D.D0 lcd1/n19935
CTOF_DEL    ---     0.495     R12C20D.D0 to     R12C20D.F0 lcd1/lcd_show_pic_inst/SLICE_704
ROUTE         1     0.000     R12C20D.F0 to    R12C20D.DI0 lcd1/lcd_show_pic_inst/temp_239_N_1403_3 (to lcd1/clk_50MHz)
                  --------
                   11.264   (46.1% logic, 53.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOF0_DE  ---     0.585    R14C11B.FCI to     R14C11B.F0 SLICE_382
ROUTE         1     1.023     R14C11B.F0 to     R13C11C.B0 n5155
C0TOFCO_DE  ---     1.023     R13C11C.B0 to    R13C11C.FCO SLICE_376
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI n18360
FCITOF0_DE  ---     0.585    R13C11D.FCI to     R13C11D.F0 SLICE_375
ROUTE         1     1.383     R13C11D.F0 to     R13C13B.A1 n45
C1TOFCO_DE  ---     0.889     R13C13B.A1 to    R13C13B.FCO SLICE_369
ROUTE         1     0.000    R13C13B.FCO to    R13C13C.FCI n18366
FCITOF0_DE  ---     0.585    R13C13C.FCI to     R13C13C.F0 SLICE_368
ROUTE         1     1.827     R13C13C.F0 to     R12C16B.B0 home_8_N_1_9
C0TOFCO_DE  ---     1.023     R12C16B.B0 to    R12C16B.FCO SLICE_367
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI n18198
FCITOF1_DE  ---     0.643    R12C16C.FCI to     R12C16C.F1 SLICE_358
ROUTE         3     1.672     R12C16C.F1 to     R15C11A.D1 home_4
CTOF_DEL    ---     0.495     R15C11A.D1 to     R15C11A.F1 adc_driver/SLICE_1033
ROUTE         3     1.994     R15C11A.F1 to    R10C10B.CLK pic_y_8__N_788
                  --------
                   24.945   (34.8% logic, 65.2% route), 12 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/lcd_show_pic_inst/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C20D.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 22.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8983  (from pic_y_8__N_788 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i4  (to lcd1/clk_50MHz +)

   Delay:              11.260ns  (46.1% logic, 53.9% route), 10 logic levels.

 Constraint Details:

     11.260ns physical path delay jump/SLICE_542 to lcd1/lcd_show_pic_inst/SLICE_666 exceeds
     10.417ns delay constraint less
     21.081ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.830ns) by 22.090ns

 Physical Path Details:

      Data path jump/SLICE_542 to lcd1/lcd_show_pic_inst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C10B.CLK to     R10C10B.Q0 jump/SLICE_542 (from pic_y_8__N_788)
ROUTE         5     0.663     R10C10B.Q0 to      R9C10C.D0 jump/n10800
CTOF_DEL    ---     0.495      R9C10C.D0 to      R9C10C.F0 jump/SLICE_1025
ROUTE         6     1.863      R9C10C.F0 to     R10C18D.B0 n21631
C0TOFCO_DE  ---     1.023     R10C18D.B0 to    R10C18D.FCO lcd1/pic_ram_u0/SLICE_0
ROUTE         1     0.000    R10C18D.FCO to    R10C19A.FCI lcd1/pic_ram_u0/n18332
FCITOFCO_D  ---     0.162    R10C19A.FCI to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18D.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18D.D1 to     R12C18D.F1 lcd1/pic_ram_u0/SLICE_849
ROUTE         4     0.658     R12C18D.F1 to     R12C18C.D0 lcd1/n19935
CTOF_DEL    ---     0.495     R12C18C.D0 to     R12C18C.F0 lcd1/lcd_show_pic_inst/SLICE_666
ROUTE         1     0.000     R12C18C.F0 to    R12C18C.DI0 lcd1/lcd_show_pic_inst/temp_239_N_1403_4 (to lcd1/clk_50MHz)
                  --------
                   11.260   (46.1% logic, 53.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOF0_DE  ---     0.585    R14C11B.FCI to     R14C11B.F0 SLICE_382
ROUTE         1     1.023     R14C11B.F0 to     R13C11C.B0 n5155
C0TOFCO_DE  ---     1.023     R13C11C.B0 to    R13C11C.FCO SLICE_376
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI n18360
FCITOF0_DE  ---     0.585    R13C11D.FCI to     R13C11D.F0 SLICE_375
ROUTE         1     1.383     R13C11D.F0 to     R13C13B.A1 n45
C1TOFCO_DE  ---     0.889     R13C13B.A1 to    R13C13B.FCO SLICE_369
ROUTE         1     0.000    R13C13B.FCO to    R13C13C.FCI n18366
FCITOF0_DE  ---     0.585    R13C13C.FCI to     R13C13C.F0 SLICE_368
ROUTE         1     1.827     R13C13C.F0 to     R12C16B.B0 home_8_N_1_9
C0TOFCO_DE  ---     1.023     R12C16B.B0 to    R12C16B.FCO SLICE_367
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI n18198
FCITOF1_DE  ---     0.643    R12C16C.FCI to     R12C16C.F1 SLICE_358
ROUTE         3     1.672     R12C16C.F1 to     R15C11A.D1 home_4
CTOF_DEL    ---     0.495     R15C11A.D1 to     R15C11A.F1 adc_driver/SLICE_1033
ROUTE         3     1.994     R15C11A.F1 to    R10C10B.CLK pic_y_8__N_788
                  --------
                   24.945   (34.8% logic, 65.2% route), 12 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/lcd_show_pic_inst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C18C.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 22.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8983  (from pic_y_8__N_788 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i7  (to lcd1/clk_50MHz +)

   Delay:              11.260ns  (46.1% logic, 53.9% route), 10 logic levels.

 Constraint Details:

     11.260ns physical path delay jump/SLICE_542 to lcd1/lcd_show_pic_inst/SLICE_667 exceeds
     10.417ns delay constraint less
     21.081ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.830ns) by 22.090ns

 Physical Path Details:

      Data path jump/SLICE_542 to lcd1/lcd_show_pic_inst/SLICE_667:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C10B.CLK to     R10C10B.Q0 jump/SLICE_542 (from pic_y_8__N_788)
ROUTE         5     0.663     R10C10B.Q0 to      R9C10C.D0 jump/n10800
CTOF_DEL    ---     0.495      R9C10C.D0 to      R9C10C.F0 jump/SLICE_1025
ROUTE         6     1.863      R9C10C.F0 to     R10C18D.B0 n21631
C0TOFCO_DE  ---     1.023     R10C18D.B0 to    R10C18D.FCO lcd1/pic_ram_u0/SLICE_0
ROUTE         1     0.000    R10C18D.FCO to    R10C19A.FCI lcd1/pic_ram_u0/n18332
FCITOFCO_D  ---     0.162    R10C19A.FCI to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18D.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18D.D1 to     R12C18D.F1 lcd1/pic_ram_u0/SLICE_849
ROUTE         4     0.658     R12C18D.F1 to     R12C18B.D1 lcd1/n19935
CTOF_DEL    ---     0.495     R12C18B.D1 to     R12C18B.F1 lcd1/lcd_show_pic_inst/SLICE_667
ROUTE         1     0.000     R12C18B.F1 to    R12C18B.DI1 lcd1/lcd_show_pic_inst/temp_239_N_1403_7 (to lcd1/clk_50MHz)
                  --------
                   11.260   (46.1% logic, 53.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOF0_DE  ---     0.585    R14C11B.FCI to     R14C11B.F0 SLICE_382
ROUTE         1     1.023     R14C11B.F0 to     R13C11C.B0 n5155
C0TOFCO_DE  ---     1.023     R13C11C.B0 to    R13C11C.FCO SLICE_376
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI n18360
FCITOF0_DE  ---     0.585    R13C11D.FCI to     R13C11D.F0 SLICE_375
ROUTE         1     1.383     R13C11D.F0 to     R13C13B.A1 n45
C1TOFCO_DE  ---     0.889     R13C13B.A1 to    R13C13B.FCO SLICE_369
ROUTE         1     0.000    R13C13B.FCO to    R13C13C.FCI n18366
FCITOF0_DE  ---     0.585    R13C13C.FCI to     R13C13C.F0 SLICE_368
ROUTE         1     1.827     R13C13C.F0 to     R12C16B.B0 home_8_N_1_9
C0TOFCO_DE  ---     1.023     R12C16B.B0 to    R12C16B.FCO SLICE_367
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI n18198
FCITOF1_DE  ---     0.643    R12C16C.FCI to     R12C16C.F1 SLICE_358
ROUTE         3     1.672     R12C16C.F1 to     R15C11A.D1 home_4
CTOF_DEL    ---     0.495     R15C11A.D1 to     R15C11A.F1 adc_driver/SLICE_1033
ROUTE         3     1.994     R15C11A.F1 to    R10C10B.CLK pic_y_8__N_788
                  --------
                   24.945   (34.8% logic, 65.2% route), 12 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/lcd_show_pic_inst/SLICE_667:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C18B.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 22.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8962  (from pic_y_8__N_785 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i3  (to lcd1/clk_50MHz +)

   Delay:              11.250ns  (43.5% logic, 56.5% route), 9 logic levels.

 Constraint Details:

     11.250ns physical path delay jump/SLICE_527 to lcd1/lcd_show_pic_inst/SLICE_704 exceeds
     10.417ns delay constraint less
     21.089ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.838ns) by 22.088ns

 Physical Path Details:

      Data path jump/SLICE_527 to lcd1/lcd_show_pic_inst/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C13A.CLK to      R8C13A.Q0 jump/SLICE_527 (from pic_y_8__N_785)
ROUTE         6     0.984      R8C13A.Q0 to      R9C14A.D0 jump/n10779
CTOF_DEL    ---     0.495      R9C14A.D0 to      R9C14A.F0 jump/SLICE_1026
ROUTE         6     1.824      R9C14A.F0 to     R10C19A.A1 n21635
C1TOFCO_DE  ---     0.889     R10C19A.A1 to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18D.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18D.D1 to     R12C18D.F1 lcd1/pic_ram_u0/SLICE_849
ROUTE         4     0.662     R12C18D.F1 to     R12C20D.D0 lcd1/n19935
CTOF_DEL    ---     0.495     R12C20D.D0 to     R12C20D.F0 lcd1/lcd_show_pic_inst/SLICE_704
ROUTE         1     0.000     R12C20D.F0 to    R12C20D.DI0 lcd1/lcd_show_pic_inst/temp_239_N_1403_3 (to lcd1/clk_50MHz)
                  --------
                   11.250   (43.5% logic, 56.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOFCO_D  ---     0.162    R14C11B.FCI to    R14C11B.FCO SLICE_382
ROUTE         1     0.000    R14C11B.FCO to    R14C11C.FCI n18350
FCITOFCO_D  ---     0.162    R14C11C.FCI to    R14C11C.FCO SLICE_381
ROUTE         1     0.000    R14C11C.FCO to    R14C11D.FCI n18351
FCITOF0_DE  ---     0.585    R14C11D.FCI to     R14C11D.F0 SLICE_380
ROUTE         1     1.726     R14C11D.F0 to     R13C12A.A0 n5151
C0TOFCO_DE  ---     1.023     R13C12A.A0 to    R13C12A.FCO SLICE_374
ROUTE         1     0.000    R13C12A.FCO to    R13C12B.FCI n18362
FCITOF0_DE  ---     0.585    R13C12B.FCI to     R13C12B.F0 SLICE_373
ROUTE         1     1.023     R13C12B.F0 to     R13C13D.B1 n41
C1TOFCO_DE  ---     0.889     R13C13D.B1 to    R13C13D.FCO SLICE_366
ROUTE         1     0.000    R13C13D.FCO to    R13C14A.FCI n18368
FCITOF0_DE  ---     0.585    R13C14A.FCI to     R13C14A.F0 SLICE_365
ROUTE         1     1.726     R13C14A.F0 to     R12C16D.A0 home_8_N_1_13
C0TOFCO_DE  ---     1.023     R12C16D.A0 to    R12C16D.FCO SLICE_357
ROUTE         1     0.000    R12C16D.FCO to    R12C17A.FCI n18200
FCITOF0_DE  ---     0.585    R12C17A.FCI to     R12C17A.F0 SLICE_356
ROUTE         3     1.597     R12C17A.F0 to     R14C12D.C1 home_7
CTOF_DEL    ---     0.495     R14C12D.C1 to     R14C12D.F1 adc_driver/SLICE_1039
ROUTE         3     1.569     R14C12D.F1 to     R8C13A.CLK pic_y_8__N_785
                  --------
                   24.953   (35.8% logic, 64.2% route), 14 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/lcd_show_pic_inst/SLICE_704:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C20D.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 22.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8962  (from pic_y_8__N_785 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i7  (to lcd1/clk_50MHz +)

   Delay:              11.246ns  (43.5% logic, 56.5% route), 9 logic levels.

 Constraint Details:

     11.246ns physical path delay jump/SLICE_527 to lcd1/lcd_show_pic_inst/SLICE_667 exceeds
     10.417ns delay constraint less
     21.089ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.838ns) by 22.084ns

 Physical Path Details:

      Data path jump/SLICE_527 to lcd1/lcd_show_pic_inst/SLICE_667:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C13A.CLK to      R8C13A.Q0 jump/SLICE_527 (from pic_y_8__N_785)
ROUTE         6     0.984      R8C13A.Q0 to      R9C14A.D0 jump/n10779
CTOF_DEL    ---     0.495      R9C14A.D0 to      R9C14A.F0 jump/SLICE_1026
ROUTE         6     1.824      R9C14A.F0 to     R10C19A.A1 n21635
C1TOFCO_DE  ---     0.889     R10C19A.A1 to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18D.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18D.D1 to     R12C18D.F1 lcd1/pic_ram_u0/SLICE_849
ROUTE         4     0.658     R12C18D.F1 to     R12C18B.D1 lcd1/n19935
CTOF_DEL    ---     0.495     R12C18B.D1 to     R12C18B.F1 lcd1/lcd_show_pic_inst/SLICE_667
ROUTE         1     0.000     R12C18B.F1 to    R12C18B.DI1 lcd1/lcd_show_pic_inst/temp_239_N_1403_7 (to lcd1/clk_50MHz)
                  --------
                   11.246   (43.5% logic, 56.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOFCO_D  ---     0.162    R14C11B.FCI to    R14C11B.FCO SLICE_382
ROUTE         1     0.000    R14C11B.FCO to    R14C11C.FCI n18350
FCITOFCO_D  ---     0.162    R14C11C.FCI to    R14C11C.FCO SLICE_381
ROUTE         1     0.000    R14C11C.FCO to    R14C11D.FCI n18351
FCITOF0_DE  ---     0.585    R14C11D.FCI to     R14C11D.F0 SLICE_380
ROUTE         1     1.726     R14C11D.F0 to     R13C12A.A0 n5151
C0TOFCO_DE  ---     1.023     R13C12A.A0 to    R13C12A.FCO SLICE_374
ROUTE         1     0.000    R13C12A.FCO to    R13C12B.FCI n18362
FCITOF0_DE  ---     0.585    R13C12B.FCI to     R13C12B.F0 SLICE_373
ROUTE         1     1.023     R13C12B.F0 to     R13C13D.B1 n41
C1TOFCO_DE  ---     0.889     R13C13D.B1 to    R13C13D.FCO SLICE_366
ROUTE         1     0.000    R13C13D.FCO to    R13C14A.FCI n18368
FCITOF0_DE  ---     0.585    R13C14A.FCI to     R13C14A.F0 SLICE_365
ROUTE         1     1.726     R13C14A.F0 to     R12C16D.A0 home_8_N_1_13
C0TOFCO_DE  ---     1.023     R12C16D.A0 to    R12C16D.FCO SLICE_357
ROUTE         1     0.000    R12C16D.FCO to    R12C17A.FCI n18200
FCITOF0_DE  ---     0.585    R12C17A.FCI to     R12C17A.F0 SLICE_356
ROUTE         3     1.597     R12C17A.F0 to     R14C12D.C1 home_7
CTOF_DEL    ---     0.495     R14C12D.C1 to     R14C12D.F1 adc_driver/SLICE_1039
ROUTE         3     1.569     R14C12D.F1 to     R8C13A.CLK pic_y_8__N_785
                  --------
                   24.953   (35.8% logic, 64.2% route), 14 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/lcd_show_pic_inst/SLICE_667:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C18B.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 22.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8962  (from pic_y_8__N_785 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i4  (to lcd1/clk_50MHz +)

   Delay:              11.246ns  (43.5% logic, 56.5% route), 9 logic levels.

 Constraint Details:

     11.246ns physical path delay jump/SLICE_527 to lcd1/lcd_show_pic_inst/SLICE_666 exceeds
     10.417ns delay constraint less
     21.089ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.838ns) by 22.084ns

 Physical Path Details:

      Data path jump/SLICE_527 to lcd1/lcd_show_pic_inst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C13A.CLK to      R8C13A.Q0 jump/SLICE_527 (from pic_y_8__N_785)
ROUTE         6     0.984      R8C13A.Q0 to      R9C14A.D0 jump/n10779
CTOF_DEL    ---     0.495      R9C14A.D0 to      R9C14A.F0 jump/SLICE_1026
ROUTE         6     1.824      R9C14A.F0 to     R10C19A.A1 n21635
C1TOFCO_DE  ---     0.889     R10C19A.A1 to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18D.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18D.D1 to     R12C18D.F1 lcd1/pic_ram_u0/SLICE_849
ROUTE         4     0.658     R12C18D.F1 to     R12C18C.D0 lcd1/n19935
CTOF_DEL    ---     0.495     R12C18C.D0 to     R12C18C.F0 lcd1/lcd_show_pic_inst/SLICE_666
ROUTE         1     0.000     R12C18C.F0 to    R12C18C.DI0 lcd1/lcd_show_pic_inst/temp_239_N_1403_4 (to lcd1/clk_50MHz)
                  --------
                   11.246   (43.5% logic, 56.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOFCO_D  ---     0.162    R14C11B.FCI to    R14C11B.FCO SLICE_382
ROUTE         1     0.000    R14C11B.FCO to    R14C11C.FCI n18350
FCITOFCO_D  ---     0.162    R14C11C.FCI to    R14C11C.FCO SLICE_381
ROUTE         1     0.000    R14C11C.FCO to    R14C11D.FCI n18351
FCITOF0_DE  ---     0.585    R14C11D.FCI to     R14C11D.F0 SLICE_380
ROUTE         1     1.726     R14C11D.F0 to     R13C12A.A0 n5151
C0TOFCO_DE  ---     1.023     R13C12A.A0 to    R13C12A.FCO SLICE_374
ROUTE         1     0.000    R13C12A.FCO to    R13C12B.FCI n18362
FCITOF0_DE  ---     0.585    R13C12B.FCI to     R13C12B.F0 SLICE_373
ROUTE         1     1.023     R13C12B.F0 to     R13C13D.B1 n41
C1TOFCO_DE  ---     0.889     R13C13D.B1 to    R13C13D.FCO SLICE_366
ROUTE         1     0.000    R13C13D.FCO to    R13C14A.FCI n18368
FCITOF0_DE  ---     0.585    R13C14A.FCI to     R13C14A.F0 SLICE_365
ROUTE         1     1.726     R13C14A.F0 to     R12C16D.A0 home_8_N_1_13
C0TOFCO_DE  ---     1.023     R12C16D.A0 to    R12C16D.FCO SLICE_357
ROUTE         1     0.000    R12C16D.FCO to    R12C17A.FCI n18200
FCITOF0_DE  ---     0.585    R12C17A.FCI to     R12C17A.F0 SLICE_356
ROUTE         3     1.597     R12C17A.F0 to     R14C12D.C1 home_7
CTOF_DEL    ---     0.495     R14C12D.C1 to     R14C12D.F1 adc_driver/SLICE_1039
ROUTE         3     1.569     R14C12D.F1 to     R8C13A.CLK pic_y_8__N_785
                  --------
                   24.953   (35.8% logic, 64.2% route), 14 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/lcd_show_pic_inst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C18C.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 22.072ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8983  (from pic_y_8__N_788 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i8  (to lcd1/clk_50MHz +)

   Delay:              11.242ns  (46.2% logic, 53.8% route), 10 logic levels.

 Constraint Details:

     11.242ns physical path delay jump/SLICE_542 to lcd1/SLICE_668 exceeds
     10.417ns delay constraint less
     21.081ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.830ns) by 22.072ns

 Physical Path Details:

      Data path jump/SLICE_542 to lcd1/SLICE_668:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C10B.CLK to     R10C10B.Q0 jump/SLICE_542 (from pic_y_8__N_788)
ROUTE         5     0.663     R10C10B.Q0 to      R9C10C.D0 jump/n10800
CTOF_DEL    ---     0.495      R9C10C.D0 to      R9C10C.F0 jump/SLICE_1025
ROUTE         6     1.863      R9C10C.F0 to     R10C18D.B0 n21631
C0TOFCO_DE  ---     1.023     R10C18D.B0 to    R10C18D.FCO lcd1/pic_ram_u0/SLICE_0
ROUTE         1     0.000    R10C18D.FCO to    R10C19A.FCI lcd1/pic_ram_u0/n18332
FCITOFCO_D  ---     0.162    R10C19A.FCI to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18D.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18D.D1 to     R12C18D.F1 lcd1/pic_ram_u0/SLICE_849
ROUTE         4     0.640     R12C18D.F1 to     R12C17B.D0 lcd1/n19935
CTOF_DEL    ---     0.495     R12C17B.D0 to     R12C17B.F0 lcd1/SLICE_668
ROUTE         1     0.000     R12C17B.F0 to    R12C17B.DI0 lcd1/lcd_show_pic_inst/temp_239_N_1403_8 (to lcd1/clk_50MHz)
                  --------
                   11.242   (46.2% logic, 53.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOF0_DE  ---     0.585    R14C11B.FCI to     R14C11B.F0 SLICE_382
ROUTE         1     1.023     R14C11B.F0 to     R13C11C.B0 n5155
C0TOFCO_DE  ---     1.023     R13C11C.B0 to    R13C11C.FCO SLICE_376
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI n18360
FCITOF0_DE  ---     0.585    R13C11D.FCI to     R13C11D.F0 SLICE_375
ROUTE         1     1.383     R13C11D.F0 to     R13C13B.A1 n45
C1TOFCO_DE  ---     0.889     R13C13B.A1 to    R13C13B.FCO SLICE_369
ROUTE         1     0.000    R13C13B.FCO to    R13C13C.FCI n18366
FCITOF0_DE  ---     0.585    R13C13C.FCI to     R13C13C.F0 SLICE_368
ROUTE         1     1.827     R13C13C.F0 to     R12C16B.B0 home_8_N_1_9
C0TOFCO_DE  ---     1.023     R12C16B.B0 to    R12C16B.FCO SLICE_367
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI n18198
FCITOF1_DE  ---     0.643    R12C16C.FCI to     R12C16C.F1 SLICE_358
ROUTE         3     1.672     R12C16C.F1 to     R15C11A.D1 home_4
CTOF_DEL    ---     0.495     R15C11A.D1 to     R15C11A.F1 adc_driver/SLICE_1033
ROUTE         3     1.994     R15C11A.F1 to    R10C10B.CLK pic_y_8__N_788
                  --------
                   24.945   (34.8% logic, 65.2% route), 12 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/SLICE_668:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C17B.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 22.067ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8983  (from pic_y_8__N_788 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i5  (to lcd1/clk_50MHz +)

   Delay:              11.237ns  (46.2% logic, 53.8% route), 10 logic levels.

 Constraint Details:

     11.237ns physical path delay jump/SLICE_542 to lcd1/lcd_show_pic_inst/SLICE_666 exceeds
     10.417ns delay constraint less
     21.081ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.830ns) by 22.067ns

 Physical Path Details:

      Data path jump/SLICE_542 to lcd1/lcd_show_pic_inst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C10B.CLK to     R10C10B.Q0 jump/SLICE_542 (from pic_y_8__N_788)
ROUTE         5     0.663     R10C10B.Q0 to      R9C10C.D0 jump/n10800
CTOF_DEL    ---     0.495      R9C10C.D0 to      R9C10C.F0 jump/SLICE_1025
ROUTE         6     1.863      R9C10C.F0 to     R10C18D.B0 n21631
C0TOFCO_DE  ---     1.023     R10C18D.B0 to    R10C18D.FCO lcd1/pic_ram_u0/SLICE_0
ROUTE         1     0.000    R10C18D.FCO to    R10C19A.FCI lcd1/pic_ram_u0/n18332
FCITOFCO_D  ---     0.162    R10C19A.FCI to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18A.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F1 to     R12C18C.D1 lcd1/lcd_show_pic_inst/n14
CTOF_DEL    ---     0.495     R12C18C.D1 to     R12C18C.F1 lcd1/lcd_show_pic_inst/SLICE_666
ROUTE         1     0.000     R12C18C.F1 to    R12C18C.DI1 lcd1/lcd_show_pic_inst/temp_239_N_1403_5 (to lcd1/clk_50MHz)
                  --------
                   11.237   (46.2% logic, 53.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOF0_DE  ---     0.585    R14C11B.FCI to     R14C11B.F0 SLICE_382
ROUTE         1     1.023     R14C11B.F0 to     R13C11C.B0 n5155
C0TOFCO_DE  ---     1.023     R13C11C.B0 to    R13C11C.FCO SLICE_376
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI n18360
FCITOF0_DE  ---     0.585    R13C11D.FCI to     R13C11D.F0 SLICE_375
ROUTE         1     1.383     R13C11D.F0 to     R13C13B.A1 n45
C1TOFCO_DE  ---     0.889     R13C13B.A1 to    R13C13B.FCO SLICE_369
ROUTE         1     0.000    R13C13B.FCO to    R13C13C.FCI n18366
FCITOF0_DE  ---     0.585    R13C13C.FCI to     R13C13C.F0 SLICE_368
ROUTE         1     1.827     R13C13C.F0 to     R12C16B.B0 home_8_N_1_9
C0TOFCO_DE  ---     1.023     R12C16B.B0 to    R12C16B.FCO SLICE_367
ROUTE         1     0.000    R12C16B.FCO to    R12C16C.FCI n18198
FCITOF1_DE  ---     0.643    R12C16C.FCI to     R12C16C.F1 SLICE_358
ROUTE         3     1.672     R12C16C.F1 to     R15C11A.D1 home_4
CTOF_DEL    ---     0.495     R15C11A.D1 to     R15C11A.F1 adc_driver/SLICE_1033
ROUTE         3     1.994     R15C11A.F1 to    R10C10B.CLK pic_y_8__N_788
                  --------
                   24.945   (34.8% logic, 65.2% route), 12 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/lcd_show_pic_inst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C18C.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 22.066ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8962  (from pic_y_8__N_785 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i8  (to lcd1/clk_50MHz +)

   Delay:              11.228ns  (43.6% logic, 56.4% route), 9 logic levels.

 Constraint Details:

     11.228ns physical path delay jump/SLICE_527 to lcd1/SLICE_668 exceeds
     10.417ns delay constraint less
     21.089ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.838ns) by 22.066ns

 Physical Path Details:

      Data path jump/SLICE_527 to lcd1/SLICE_668:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C13A.CLK to      R8C13A.Q0 jump/SLICE_527 (from pic_y_8__N_785)
ROUTE         6     0.984      R8C13A.Q0 to      R9C14A.D0 jump/n10779
CTOF_DEL    ---     0.495      R9C14A.D0 to      R9C14A.F0 jump/SLICE_1026
ROUTE         6     1.824      R9C14A.F0 to     R10C19A.A1 n21635
C1TOFCO_DE  ---     0.889     R10C19A.A1 to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18D.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18D.D1 to     R12C18D.F1 lcd1/pic_ram_u0/SLICE_849
ROUTE         4     0.640     R12C18D.F1 to     R12C17B.D0 lcd1/n19935
CTOF_DEL    ---     0.495     R12C17B.D0 to     R12C17B.F0 lcd1/SLICE_668
ROUTE         1     0.000     R12C17B.F0 to    R12C17B.DI0 lcd1/lcd_show_pic_inst/temp_239_N_1403_8 (to lcd1/clk_50MHz)
                  --------
                   11.228   (43.6% logic, 56.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOFCO_D  ---     0.162    R14C11B.FCI to    R14C11B.FCO SLICE_382
ROUTE         1     0.000    R14C11B.FCO to    R14C11C.FCI n18350
FCITOFCO_D  ---     0.162    R14C11C.FCI to    R14C11C.FCO SLICE_381
ROUTE         1     0.000    R14C11C.FCO to    R14C11D.FCI n18351
FCITOF0_DE  ---     0.585    R14C11D.FCI to     R14C11D.F0 SLICE_380
ROUTE         1     1.726     R14C11D.F0 to     R13C12A.A0 n5151
C0TOFCO_DE  ---     1.023     R13C12A.A0 to    R13C12A.FCO SLICE_374
ROUTE         1     0.000    R13C12A.FCO to    R13C12B.FCI n18362
FCITOF0_DE  ---     0.585    R13C12B.FCI to     R13C12B.F0 SLICE_373
ROUTE         1     1.023     R13C12B.F0 to     R13C13D.B1 n41
C1TOFCO_DE  ---     0.889     R13C13D.B1 to    R13C13D.FCO SLICE_366
ROUTE         1     0.000    R13C13D.FCO to    R13C14A.FCI n18368
FCITOF0_DE  ---     0.585    R13C14A.FCI to     R13C14A.F0 SLICE_365
ROUTE         1     1.726     R13C14A.F0 to     R12C16D.A0 home_8_N_1_13
C0TOFCO_DE  ---     1.023     R12C16D.A0 to    R12C16D.FCO SLICE_357
ROUTE         1     0.000    R12C16D.FCO to    R12C17A.FCI n18200
FCITOF0_DE  ---     0.585    R12C17A.FCI to     R12C17A.F0 SLICE_356
ROUTE         3     1.597     R12C17A.F0 to     R14C12D.C1 home_7
CTOF_DEL    ---     0.495     R14C12D.C1 to     R14C12D.F1 adc_driver/SLICE_1039
ROUTE         3     1.569     R14C12D.F1 to     R8C13A.CLK pic_y_8__N_785
                  --------
                   24.953   (35.8% logic, 64.2% route), 14 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/SLICE_668:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C17B.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 22.061ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              jump/i8962  (from pic_y_8__N_785 +)
   Destination:    FF         Data in        lcd1/lcd_show_pic_inst/temp_i5  (to lcd1/clk_50MHz +)

   Delay:              11.223ns  (43.6% logic, 56.4% route), 9 logic levels.

 Constraint Details:

     11.223ns physical path delay jump/SLICE_527 to lcd1/lcd_show_pic_inst/SLICE_666 exceeds
     10.417ns delay constraint less
     21.089ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling -10.838ns) by 22.061ns

 Physical Path Details:

      Data path jump/SLICE_527 to lcd1/lcd_show_pic_inst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C13A.CLK to      R8C13A.Q0 jump/SLICE_527 (from pic_y_8__N_785)
ROUTE         6     0.984      R8C13A.Q0 to      R9C14A.D0 jump/n10779
CTOF_DEL    ---     0.495      R9C14A.D0 to      R9C14A.F0 jump/SLICE_1026
ROUTE         6     1.824      R9C14A.F0 to     R10C19A.A1 n21635
C1TOFCO_DE  ---     0.889     R10C19A.A1 to    R10C19A.FCO lcd1/pic_ram_u0/SLICE_10
ROUTE         1     0.000    R10C19A.FCO to    R10C19B.FCI lcd1/pic_ram_u0/n18333
FCITOF0_DE  ---     0.585    R10C19B.FCI to     R10C19B.F0 lcd1/pic_ram_u0/SLICE_9
ROUTE         1     1.022     R10C19B.F0 to     R12C19C.D1 lcd1/pic_ram_u0/q_239_N_2289_8
CTOF_DEL    ---     0.495     R12C19C.D1 to     R12C19C.F1 lcd1/pic_ram_u0/SLICE_852
ROUTE         1     0.436     R12C19C.F1 to     R12C19C.C0 lcd1/pic_ram_u0/n6
CTOF_DEL    ---     0.495     R12C19C.C0 to     R12C19C.F0 lcd1/pic_ram_u0/SLICE_852
ROUTE         6     0.791     R12C19C.F0 to     R12C18A.C0 lcd1/n16
CTOF_DEL    ---     0.495     R12C18A.C0 to     R12C18A.F0 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F0 to     R12C18A.D1 lcd1/n21517
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 lcd1/SLICE_834
ROUTE         2     0.635     R12C18A.F1 to     R12C18C.D1 lcd1/lcd_show_pic_inst/n14
CTOF_DEL    ---     0.495     R12C18C.D1 to     R12C18C.F1 lcd1/lcd_show_pic_inst/SLICE_666
ROUTE         1     0.000     R12C18C.F1 to    R12C18C.DI1 lcd1/lcd_show_pic_inst/temp_239_N_1403_5 (to lcd1/clk_50MHz)
                  --------
                   11.223   (43.6% logic, 56.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to jump/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     5.215       C1.PADDI to      RPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
REG_DEL     ---     0.452    R15C11B.CLK to     R15C11B.Q0 adc_driver/SLICE_1037
ROUTE         6     1.415     R15C11B.Q0 to     R14C11A.A0 adc_data_2
C0TOFCO_DE  ---     1.023     R14C11A.A0 to    R14C11A.FCO SLICE_383
ROUTE         1     0.000    R14C11A.FCO to    R14C11B.FCI n18349
FCITOFCO_D  ---     0.162    R14C11B.FCI to    R14C11B.FCO SLICE_382
ROUTE         1     0.000    R14C11B.FCO to    R14C11C.FCI n18350
FCITOFCO_D  ---     0.162    R14C11C.FCI to    R14C11C.FCO SLICE_381
ROUTE         1     0.000    R14C11C.FCO to    R14C11D.FCI n18351
FCITOF0_DE  ---     0.585    R14C11D.FCI to     R14C11D.F0 SLICE_380
ROUTE         1     1.726     R14C11D.F0 to     R13C12A.A0 n5151
C0TOFCO_DE  ---     1.023     R13C12A.A0 to    R13C12A.FCO SLICE_374
ROUTE         1     0.000    R13C12A.FCO to    R13C12B.FCI n18362
FCITOF0_DE  ---     0.585    R13C12B.FCI to     R13C12B.F0 SLICE_373
ROUTE         1     1.023     R13C12B.F0 to     R13C13D.B1 n41
C1TOFCO_DE  ---     0.889     R13C13D.B1 to    R13C13D.FCO SLICE_366
ROUTE         1     0.000    R13C13D.FCO to    R13C14A.FCI n18368
FCITOF0_DE  ---     0.585    R13C14A.FCI to     R13C14A.F0 SLICE_365
ROUTE         1     1.726     R13C14A.F0 to     R12C16D.A0 home_8_N_1_13
C0TOFCO_DE  ---     1.023     R12C16D.A0 to    R12C16D.FCO SLICE_357
ROUTE         1     0.000    R12C16D.FCO to    R12C17A.FCI n18200
FCITOF0_DE  ---     0.585    R12C17A.FCI to     R12C17A.F0 SLICE_356
ROUTE         3     1.597     R12C17A.F0 to     R14C12D.C1 home_7
CTOF_DEL    ---     0.495     R14C12D.C1 to     R14C12D.F1 adc_driver/SLICE_1039
ROUTE         3     1.569     R14C12D.F1 to     R8C13A.CLK pic_y_8__N_785
                  --------
                   24.953   (35.8% logic, 64.2% route), 14 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP pll_u2/PLLInst_0
ROUTE        20     1.914     RPLL.CLKOP to     RPLL.CLKFB clk_24MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk to lcd1/lcd_show_pic_inst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI clk
ROUTE       114     0.751       C1.PADDI to      LPLL.CLKI clk_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.741     LPLL.CLKOP to    R12C18C.CLK lcd1/clk_50MHz
                  --------
                    3.864   (35.5% logic, 64.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP lcd1/pll_u1/PLLInst_0
ROUTE       171     1.914     LPLL.CLKOP to     LPLL.CLKFB lcd1/clk_50MHz
                  --------
                    1.914   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  30.759MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "clk_24MHz" 24.000000 MHz ;
            191 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 34.047ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i7  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i1  (to clk_24MHz +)
                   FF                        adc_driver/adc_data_i0_i0

   Delay:               7.338ns  (33.1% logic, 66.9% route), 5 logic levels.

 Constraint Details:

      7.338ns physical path delay adc_driver/SLICE_351 to adc_driver/SLICE_1039 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.047ns

 Physical Path Details:

      Data path adc_driver/SLICE_351 to adc_driver/SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16A.CLK to     R14C16A.Q0 adc_driver/SLICE_351 (from clk_24MHz)
ROUTE         3     1.313     R14C16A.Q0 to     R13C15C.A1 adc_driver/cnt_7
CTOF_DEL    ---     0.495     R13C15C.A1 to     R13C15C.F1 adc_driver/SLICE_459
ROUTE         3     0.332     R13C15C.F1 to     R13C15B.D1 adc_driver/n21679
CTOF_DEL    ---     0.495     R13C15B.D1 to     R13C15B.F1 adc_driver/SLICE_962
ROUTE         9     0.453     R13C15B.F1 to     R13C15B.C0 adc_driver/n96
CTOF_DEL    ---     0.495     R13C15B.C0 to     R13C15B.F0 adc_driver/SLICE_962
ROUTE         1     0.436     R13C15B.F0 to     R13C15A.C0 adc_driver/n21573
CTOF_DEL    ---     0.495     R13C15A.C0 to     R13C15A.F0 adc_driver/SLICE_1097
ROUTE         4     2.372     R13C15A.F0 to     R14C12D.CE adc_driver/clk_24MHz_enable_9 (to clk_24MHz)
                  --------
                    7.338   (33.1% logic, 66.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C16A.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C12D.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.047ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i7  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i7  (to clk_24MHz +)
                   FF                        adc_driver/adc_data_i0_i6

   Delay:               7.338ns  (33.1% logic, 66.9% route), 5 logic levels.

 Constraint Details:

      7.338ns physical path delay adc_driver/SLICE_351 to adc_driver/SLICE_1036 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.047ns

 Physical Path Details:

      Data path adc_driver/SLICE_351 to adc_driver/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16A.CLK to     R14C16A.Q0 adc_driver/SLICE_351 (from clk_24MHz)
ROUTE         3     1.313     R14C16A.Q0 to     R13C15C.A1 adc_driver/cnt_7
CTOF_DEL    ---     0.495     R13C15C.A1 to     R13C15C.F1 adc_driver/SLICE_459
ROUTE         3     0.332     R13C15C.F1 to     R13C15B.D1 adc_driver/n21679
CTOF_DEL    ---     0.495     R13C15B.D1 to     R13C15B.F1 adc_driver/SLICE_962
ROUTE         9     0.453     R13C15B.F1 to     R13C15B.C0 adc_driver/n96
CTOF_DEL    ---     0.495     R13C15B.C0 to     R13C15B.F0 adc_driver/SLICE_962
ROUTE         1     0.436     R13C15B.F0 to     R13C15A.C0 adc_driver/n21573
CTOF_DEL    ---     0.495     R13C15A.C0 to     R13C15A.F0 adc_driver/SLICE_1097
ROUTE         4     2.372     R13C15A.F0 to     R14C12B.CE adc_driver/clk_24MHz_enable_9 (to clk_24MHz)
                  --------
                    7.338   (33.1% logic, 66.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C16A.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C12B.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.288ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i7  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/data_i0_i5  (to clk_24MHz +)

   Delay:               7.097ns  (27.3% logic, 72.7% route), 4 logic levels.

 Constraint Details:

      7.097ns physical path delay adc_driver/SLICE_351 to adc_driver/SLICE_1032 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.288ns

 Physical Path Details:

      Data path adc_driver/SLICE_351 to adc_driver/SLICE_1032:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16A.CLK to     R14C16A.Q0 adc_driver/SLICE_351 (from clk_24MHz)
ROUTE         3     1.313     R14C16A.Q0 to     R13C15C.A1 adc_driver/cnt_7
CTOF_DEL    ---     0.495     R13C15C.A1 to     R13C15C.F1 adc_driver/SLICE_459
ROUTE         3     0.332     R13C15C.F1 to     R13C15B.D1 adc_driver/n21679
CTOF_DEL    ---     0.495     R13C15B.D1 to     R13C15B.F1 adc_driver/SLICE_962
ROUTE         9     1.440     R13C15B.F1 to     R13C14C.D0 adc_driver/n96
CTOF_DEL    ---     0.495     R13C14C.D0 to     R13C14C.F0 adc_driver/SLICE_1010
ROUTE         1     2.075     R13C14C.F0 to     R12C14C.CE adc_driver/clk_24MHz_enable_11 (to clk_24MHz)
                  --------
                    7.097   (27.3% logic, 72.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C16A.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1032:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R12C14C.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i7  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i3  (to clk_24MHz +)
                   FF                        adc_driver/adc_data_i0_i2

   Delay:               6.911ns  (35.2% logic, 64.8% route), 5 logic levels.

 Constraint Details:

      6.911ns physical path delay adc_driver/SLICE_351 to adc_driver/SLICE_1037 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.474ns

 Physical Path Details:

      Data path adc_driver/SLICE_351 to adc_driver/SLICE_1037:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16A.CLK to     R14C16A.Q0 adc_driver/SLICE_351 (from clk_24MHz)
ROUTE         3     1.313     R14C16A.Q0 to     R13C15C.A1 adc_driver/cnt_7
CTOF_DEL    ---     0.495     R13C15C.A1 to     R13C15C.F1 adc_driver/SLICE_459
ROUTE         3     0.332     R13C15C.F1 to     R13C15B.D1 adc_driver/n21679
CTOF_DEL    ---     0.495     R13C15B.D1 to     R13C15B.F1 adc_driver/SLICE_962
ROUTE         9     0.453     R13C15B.F1 to     R13C15B.C0 adc_driver/n96
CTOF_DEL    ---     0.495     R13C15B.C0 to     R13C15B.F0 adc_driver/SLICE_962
ROUTE         1     0.436     R13C15B.F0 to     R13C15A.C0 adc_driver/n21573
CTOF_DEL    ---     0.495     R13C15A.C0 to     R13C15A.F0 adc_driver/SLICE_1097
ROUTE         4     1.945     R13C15A.F0 to     R15C11B.CE adc_driver/clk_24MHz_enable_9 (to clk_24MHz)
                  --------
                    6.911   (35.2% logic, 64.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C16A.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1037:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R15C11B.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i7  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i5  (to clk_24MHz +)
                   FF                        adc_driver/adc_data_i0_i4

   Delay:               6.911ns  (35.2% logic, 64.8% route), 5 logic levels.

 Constraint Details:

      6.911ns physical path delay adc_driver/SLICE_351 to adc_driver/SLICE_1033 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.474ns

 Physical Path Details:

      Data path adc_driver/SLICE_351 to adc_driver/SLICE_1033:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16A.CLK to     R14C16A.Q0 adc_driver/SLICE_351 (from clk_24MHz)
ROUTE         3     1.313     R14C16A.Q0 to     R13C15C.A1 adc_driver/cnt_7
CTOF_DEL    ---     0.495     R13C15C.A1 to     R13C15C.F1 adc_driver/SLICE_459
ROUTE         3     0.332     R13C15C.F1 to     R13C15B.D1 adc_driver/n21679
CTOF_DEL    ---     0.495     R13C15B.D1 to     R13C15B.F1 adc_driver/SLICE_962
ROUTE         9     0.453     R13C15B.F1 to     R13C15B.C0 adc_driver/n96
CTOF_DEL    ---     0.495     R13C15B.C0 to     R13C15B.F0 adc_driver/SLICE_962
ROUTE         1     0.436     R13C15B.F0 to     R13C15A.C0 adc_driver/n21573
CTOF_DEL    ---     0.495     R13C15A.C0 to     R13C15A.F0 adc_driver/SLICE_1097
ROUTE         4     1.945     R13C15A.F0 to     R15C11A.CE adc_driver/clk_24MHz_enable_9 (to clk_24MHz)
                  --------
                    6.911   (35.2% logic, 64.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C16A.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1033:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R15C11A.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i6  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i7  (to clk_24MHz +)
                   FF                        adc_driver/adc_data_i0_i6

   Delay:               6.669ns  (36.5% logic, 63.5% route), 5 logic levels.

 Constraint Details:

      6.669ns physical path delay adc_driver/SLICE_352 to adc_driver/SLICE_1036 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.716ns

 Physical Path Details:

      Data path adc_driver/SLICE_352 to adc_driver/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C15D.CLK to     R14C15D.Q1 adc_driver/SLICE_352 (from clk_24MHz)
ROUTE         3     0.644     R14C15D.Q1 to     R13C15C.D1 adc_driver/cnt_6
CTOF_DEL    ---     0.495     R13C15C.D1 to     R13C15C.F1 adc_driver/SLICE_459
ROUTE         3     0.332     R13C15C.F1 to     R13C15B.D1 adc_driver/n21679
CTOF_DEL    ---     0.495     R13C15B.D1 to     R13C15B.F1 adc_driver/SLICE_962
ROUTE         9     0.453     R13C15B.F1 to     R13C15B.C0 adc_driver/n96
CTOF_DEL    ---     0.495     R13C15B.C0 to     R13C15B.F0 adc_driver/SLICE_962
ROUTE         1     0.436     R13C15B.F0 to     R13C15A.C0 adc_driver/n21573
CTOF_DEL    ---     0.495     R13C15A.C0 to     R13C15A.F0 adc_driver/SLICE_1097
ROUTE         4     2.372     R13C15A.F0 to     R14C12B.CE adc_driver/clk_24MHz_enable_9 (to clk_24MHz)
                  --------
                    6.669   (36.5% logic, 63.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C15D.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C12B.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i6  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i1  (to clk_24MHz +)
                   FF                        adc_driver/adc_data_i0_i0

   Delay:               6.669ns  (36.5% logic, 63.5% route), 5 logic levels.

 Constraint Details:

      6.669ns physical path delay adc_driver/SLICE_352 to adc_driver/SLICE_1039 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.716ns

 Physical Path Details:

      Data path adc_driver/SLICE_352 to adc_driver/SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C15D.CLK to     R14C15D.Q1 adc_driver/SLICE_352 (from clk_24MHz)
ROUTE         3     0.644     R14C15D.Q1 to     R13C15C.D1 adc_driver/cnt_6
CTOF_DEL    ---     0.495     R13C15C.D1 to     R13C15C.F1 adc_driver/SLICE_459
ROUTE         3     0.332     R13C15C.F1 to     R13C15B.D1 adc_driver/n21679
CTOF_DEL    ---     0.495     R13C15B.D1 to     R13C15B.F1 adc_driver/SLICE_962
ROUTE         9     0.453     R13C15B.F1 to     R13C15B.C0 adc_driver/n96
CTOF_DEL    ---     0.495     R13C15B.C0 to     R13C15B.F0 adc_driver/SLICE_962
ROUTE         1     0.436     R13C15B.F0 to     R13C15A.C0 adc_driver/n21573
CTOF_DEL    ---     0.495     R13C15A.C0 to     R13C15A.F0 adc_driver/SLICE_1097
ROUTE         4     2.372     R13C15A.F0 to     R14C12D.CE adc_driver/clk_24MHz_enable_9 (to clk_24MHz)
                  --------
                    6.669   (36.5% logic, 63.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C15D.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C12D.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.826ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i1  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i7  (to clk_24MHz +)
                   FF                        adc_driver/adc_data_i0_i6

   Delay:               6.559ns  (22.0% logic, 78.0% route), 3 logic levels.

 Constraint Details:

      6.559ns physical path delay adc_driver/SLICE_354 to adc_driver/SLICE_1036 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.826ns

 Physical Path Details:

      Data path adc_driver/SLICE_354 to adc_driver/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C15B.CLK to     R14C15B.Q0 adc_driver/SLICE_354 (from clk_24MHz)
ROUTE        11     2.309     R14C15B.Q0 to     R13C15B.A0 adc_driver/cnt_1
CTOF_DEL    ---     0.495     R13C15B.A0 to     R13C15B.F0 adc_driver/SLICE_962
ROUTE         1     0.436     R13C15B.F0 to     R13C15A.C0 adc_driver/n21573
CTOF_DEL    ---     0.495     R13C15A.C0 to     R13C15A.F0 adc_driver/SLICE_1097
ROUTE         4     2.372     R13C15A.F0 to     R14C12B.CE adc_driver/clk_24MHz_enable_9 (to clk_24MHz)
                  --------
                    6.559   (22.0% logic, 78.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C15B.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C12B.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.826ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i1  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i1  (to clk_24MHz +)
                   FF                        adc_driver/adc_data_i0_i0

   Delay:               6.559ns  (22.0% logic, 78.0% route), 3 logic levels.

 Constraint Details:

      6.559ns physical path delay adc_driver/SLICE_354 to adc_driver/SLICE_1039 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.826ns

 Physical Path Details:

      Data path adc_driver/SLICE_354 to adc_driver/SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C15B.CLK to     R14C15B.Q0 adc_driver/SLICE_354 (from clk_24MHz)
ROUTE        11     2.309     R14C15B.Q0 to     R13C15B.A0 adc_driver/cnt_1
CTOF_DEL    ---     0.495     R13C15B.A0 to     R13C15B.F0 adc_driver/SLICE_962
ROUTE         1     0.436     R13C15B.F0 to     R13C15A.C0 adc_driver/n21573
CTOF_DEL    ---     0.495     R13C15A.C0 to     R13C15A.F0 adc_driver/SLICE_1097
ROUTE         4     2.372     R13C15A.F0 to     R14C12D.CE adc_driver/clk_24MHz_enable_9 (to clk_24MHz)
                  --------
                    6.559   (22.0% logic, 78.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C15B.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C12D.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i4  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i7  (to clk_24MHz +)
                   FF                        adc_driver/adc_data_i0_i6

   Delay:               6.443ns  (22.4% logic, 77.6% route), 3 logic levels.

 Constraint Details:

      6.443ns physical path delay adc_driver/SLICE_353 to adc_driver/SLICE_1036 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 41.385ns) by 34.942ns

 Physical Path Details:

      Data path adc_driver/SLICE_353 to adc_driver/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C15C.CLK to     R14C15C.Q1 adc_driver/SLICE_353 (from clk_24MHz)
ROUTE         8     2.193     R14C15C.Q1 to     R13C15B.B0 adc_driver/cnt_4
CTOF_DEL    ---     0.495     R13C15B.B0 to     R13C15B.F0 adc_driver/SLICE_962
ROUTE         1     0.436     R13C15B.F0 to     R13C15A.C0 adc_driver/n21573
CTOF_DEL    ---     0.495     R13C15A.C0 to     R13C15A.F0 adc_driver/SLICE_1097
ROUTE         4     2.372     R13C15A.F0 to     R14C12B.CE adc_driver/clk_24MHz_enable_9 (to clk_24MHz)
                  --------
                    6.443   (22.4% logic, 77.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C15C.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.741     RPLL.CLKOP to    R14C12B.CLK clk_24MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

Report:  131.234MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 12.000000 MHz ;   |   12.000 MHz|   58.562 MHz|  10  
                                        |             |             |
FREQUENCY NET "lcd1/clk_50MHz"          |             |             |
96.000000 MHz ;                         |   96.000 MHz|   30.759 MHz|  10 *
                                        |             |             |
FREQUENCY NET "clk_24MHz" 24.000000 MHz |             |             |
;                                       |   24.000 MHz|  131.234 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/n16">lcd1/n16</a>                                |       6|    3959|     96.66%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n6">lcd1/pic_ram_u0/n6</a>                      |       1|    3450|     84.23%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/n19935">lcd1/n19935</a>                             |       4|    3247|     79.27%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n18360">n18360</a>                                  |       1|    3207|     78.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n18349">n18349</a>                                  |       1|    3123|     76.25%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/q_239_N_2289_8">lcd1/pic_ram_u0/q_239_N_2289_8</a>          |       1|    2978|     72.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n18333">lcd1/pic_ram_u0/n18333</a>                  |       1|    2957|     72.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n45">n45</a>                                     |       1|    2529|     61.74%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n18366">n18366</a>                                  |       1|    2411|     58.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/n21517">lcd1/n21517</a>                             |       2|    2288|     55.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n18340">lcd1/pic_ram_u0/n18340</a>                  |       1|    2101|     51.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n18198">n18198</a>                                  |       1|    1925|     47.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n5155">n5155</a>                                   |       1|    1791|     43.73%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=home_8_N_1_9">home_8_N_1_9</a>                            |       1|    1660|     40.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n18332">lcd1/pic_ram_u0/n18332</a>                  |       1|    1614|     39.40%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=adc_data_2">adc_data_2</a>                              |       6|    1448|     35.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n5154">n5154</a>                                   |       1|    1352|     33.01%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n3851">lcd1/pic_ram_u0/n3851</a>                   |       1|    1233|     30.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n3852">lcd1/pic_ram_u0/n3852</a>                   |       1|    1115|     27.22%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=home_3">home_3</a>                                  |       3|    1081|     26.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n18801">lcd1/pic_ram_u0/n18801</a>                  |       1|    1075|     26.25%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=home_4">home_4</a>                                  |       3|     986|     24.07%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n18331">lcd1/pic_ram_u0/n18331</a>                  |       1|     843|     20.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/lcd_show_pic_inst/temp_239_N_1403_3">lcd1/lcd_show_pic_inst/temp_239_N_1403_3</a>|       1|     841|     20.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=adc_data_1">adc_data_1</a>                              |       5|     827|     20.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/lcd_show_pic_inst/temp_239_N_1403_4">lcd1/lcd_show_pic_inst/temp_239_N_1403_4</a>|       1|     823|     20.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/lcd_show_pic_inst/temp_239_N_1403_7">lcd1/lcd_show_pic_inst/temp_239_N_1403_7</a>|       1|     823|     20.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n18367">n18367</a>                                  |       1|     819|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/lcd_show_pic_inst/temp_239_N_1403_8">lcd1/lcd_show_pic_inst/temp_239_N_1403_8</a>|       1|     760|     18.55%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=adc_data_3">adc_data_3</a>                              |       5|     723|     17.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n44">n44</a>                                     |       1|     696|     16.99%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n18199">n18199</a>                                  |       1|     677|     16.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=home_8_N_1_11">home_8_N_1_11</a>                           |       1|     676|     16.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/lcd_show_pic_inst/n14">lcd1/lcd_show_pic_inst/n14</a>              |       2|     639|     15.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=home_8_N_1_10">home_8_N_1_10</a>                           |       1|     628|     15.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n18339">lcd1/pic_ram_u0/n18339</a>                  |       1|     508|     12.40%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/q_239_N_2289_5">lcd1/pic_ram_u0/q_239_N_2289_5</a>          |       1|     472|     11.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=home_5">home_5</a>                                  |       3|     470|     11.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n3854">lcd1/pic_ram_u0/n3854</a>                   |       1|     454|     11.08%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n4">lcd1/pic_ram_u0/n4</a>                      |       1|     450|     10.99%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n3850">lcd1/pic_ram_u0/n3850</a>                   |       1|     430|     10.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/pic_ram_u0/n18341">lcd1/pic_ram_u0/n18341</a>                  |       1|     430|     10.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=lcd1/lcd_show_pic_inst/temp_239_N_1403_5">lcd1/lcd_show_pic_inst/temp_239_N_1403_5</a>|       1|     420|     10.25%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 16 clocks:

Clock Domain: u7/clk_400khz   Source: u7/SLICE_732.Q0   Loads: 25
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_792   Source: adc_driver/SLICE_1040.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_791   Source: adc_driver/SLICE_1038.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_790   Source: adc_driver/SLICE_1035.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_789   Source: adc_driver/SLICE_1036.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_788   Source: adc_driver/SLICE_1033.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_787   Source: adc_driver/SLICE_1037.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_786   Source: adc_driver/SLICE_1034.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_785   Source: adc_driver/SLICE_1039.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_782   Source: adc_driver/SLICE_1041.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: lcd1/clk_50MHz   Source: lcd1/pll_u1/PLLInst_0.CLKOP   Loads: 171
   Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;

   Data transfers from:
   Clock Domain: pic_y_8__N_792   Source: adc_driver/SLICE_1040.F0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_791   Source: adc_driver/SLICE_1038.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_790   Source: adc_driver/SLICE_1035.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_789   Source: adc_driver/SLICE_1036.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_788   Source: adc_driver/SLICE_1033.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_787   Source: adc_driver/SLICE_1037.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_786   Source: adc_driver/SLICE_1034.F0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_785   Source: adc_driver/SLICE_1039.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_782   Source: adc_driver/SLICE_1041.F0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: jump/clk_out   Source: jump/fre_500us/SLICE_507.Q0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 18

   Clock Domain: dat_valid   Source: u7/SLICE_1045.Q0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 3

   Clock Domain: clk_c_enable_20   Source: u7/SLICE_1045.Q1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 6

   Clock Domain: clk_24MHz   Source: pll_u2/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 8

Clock Domain: jump/clk_out   Source: jump/fre_500us/SLICE_507.Q0   Loads: 75
   No transfer within this clock domain is found

Clock Domain: dat_valid   Source: u7/SLICE_1045.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: clk_c_enable_20   Source: u7/SLICE_1045.Q1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: clk_c   Source: clk.PAD   Loads: 114
   Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: u7/clk_400khz   Source: u7/SLICE_732.Q0
      Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;   Transfers: 2

   Clock Domain: dat_valid   Source: u7/SLICE_1045.Q0
      Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;   Transfers: 3

   Clock Domain: clk_c_enable_20   Source: u7/SLICE_1045.Q1
      Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;   Transfers: 6

Clock Domain: clk_24MHz   Source: pll_u2/PLLInst_0.CLKOP   Loads: 20
   Covered under: FREQUENCY NET "clk_24MHz" 24.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4096  Score: 75106248
Cumulative negative slack: 75106248

Constraints cover 2484713 paths, 3 nets, and 4473 connections (62.66% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Sun Mar 09 08:05:06 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o ballplayer_ballplayer_impl.twr -gui -msgset E:/code/FPGA/ballplayer/promote.xml ballplayer_ballplayer_impl.ncd ballplayer_ballplayer_impl.prf 
Design file:     ballplayer_ballplayer_impl.ncd
Preference file: ballplayer_ballplayer_impl.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "clk_24MHz" 24.000000 MHz (0 errors)</A></LI>            191 items scored, 0 timing errors detected.

17 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i1  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i1  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay u7/SLICE_456 to u7/SLICE_456 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path u7/SLICE_456 to u7/SLICE_456:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C13B.CLK to     R20C13B.Q0 u7/SLICE_456 (from clk_c)
ROUTE         1     0.130     R20C13B.Q0 to     R20C13B.A0 u7/cnt_delay_1
CTOF_DEL    ---     0.101     R20C13B.A0 to     R20C13B.F0 u7/SLICE_456
ROUTE         1     0.000     R20C13B.F0 to    R20C13B.DI0 u7/n506 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_456:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13B.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_456:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13B.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i5  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i5  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay u7/SLICE_455 to u7/SLICE_455 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path u7/SLICE_455 to u7/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C13D.CLK to     R20C13D.Q0 u7/SLICE_455 (from clk_c)
ROUTE         1     0.130     R20C13D.Q0 to     R20C13D.A0 u7/cnt_delay_5
CTOF_DEL    ---     0.101     R20C13D.A0 to     R20C13D.F0 u7/SLICE_455
ROUTE         1     0.000     R20C13D.F0 to    R20C13D.DI0 u7/n502 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13D.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13D.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i4  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i4  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay u7/SLICE_453 to u7/SLICE_453 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path u7/SLICE_453 to u7/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C13C.CLK to     R20C13C.Q1 u7/SLICE_453 (from clk_c)
ROUTE         1     0.130     R20C13C.Q1 to     R20C13C.A1 u7/cnt_delay_4
CTOF_DEL    ---     0.101     R20C13C.A1 to     R20C13C.F1 u7/SLICE_453
ROUTE         1     0.000     R20C13C.F1 to    R20C13C.DI1 u7/n503 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13C.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13C.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i3  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i3  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay u7/SLICE_453 to u7/SLICE_453 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path u7/SLICE_453 to u7/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C13C.CLK to     R20C13C.Q0 u7/SLICE_453 (from clk_c)
ROUTE         1     0.130     R20C13C.Q0 to     R20C13C.A0 u7/cnt_delay_3
CTOF_DEL    ---     0.101     R20C13C.A0 to     R20C13C.F0 u7/SLICE_453
ROUTE         1     0.000     R20C13C.F0 to    R20C13C.DI0 u7/n504 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13C.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13C.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i2  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i2  (to clk_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay u7/SLICE_456 to u7/SLICE_456 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path u7/SLICE_456 to u7/SLICE_456:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C13B.CLK to     R20C13B.Q1 u7/SLICE_456 (from clk_c)
ROUTE         1     0.130     R20C13B.Q1 to     R20C13B.A1 u7/cnt_delay_2
CTOF_DEL    ---     0.101     R20C13B.A1 to     R20C13B.F1 u7/SLICE_456
ROUTE         1     0.000     R20C13B.F1 to    R20C13B.DI1 u7/n505 (to clk_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_456:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13B.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_456:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C13B.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i13  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i13  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u7/SLICE_449 to u7/SLICE_449 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u7/SLICE_449 to u7/SLICE_449:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C14D.CLK to     R20C14D.Q0 u7/SLICE_449 (from clk_c)
ROUTE         2     0.132     R20C14D.Q0 to     R20C14D.A0 u7/cnt_delay_13
CTOF_DEL    ---     0.101     R20C14D.A0 to     R20C14D.F0 u7/SLICE_449
ROUTE         1     0.000     R20C14D.F0 to    R20C14D.DI0 u7/n494 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C14D.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C14D.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i17  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i17  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u7/SLICE_444 to u7/SLICE_444 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u7/SLICE_444 to u7/SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C15B.CLK to     R20C15B.Q0 u7/SLICE_444 (from clk_c)
ROUTE         2     0.132     R20C15B.Q0 to     R20C15B.A0 u7/cnt_delay_17
CTOF_DEL    ---     0.101     R20C15B.A0 to     R20C15B.F0 u7/SLICE_444
ROUTE         1     0.000     R20C15B.F0 to    R20C15B.DI0 u7/n490 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C15B.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C15B.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i21  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i21  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u7/SLICE_438 to u7/SLICE_438 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u7/SLICE_438 to u7/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C15D.CLK to     R20C15D.Q0 u7/SLICE_438 (from clk_c)
ROUTE         2     0.132     R20C15D.Q0 to     R20C15D.A0 u7/cnt_delay_21
CTOF_DEL    ---     0.101     R20C15D.A0 to     R20C15D.F0 u7/SLICE_438
ROUTE         1     0.000     R20C15D.F0 to    R20C15D.DI0 u7/n486 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C15D.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_438:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C15D.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i19  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i19  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u7/SLICE_439 to u7/SLICE_439 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u7/SLICE_439 to u7/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C15C.CLK to     R20C15C.Q0 u7/SLICE_439 (from clk_c)
ROUTE         2     0.132     R20C15C.Q0 to     R20C15C.A0 u7/cnt_delay_19
CTOF_DEL    ---     0.101     R20C15C.A0 to     R20C15C.F0 u7/SLICE_439
ROUTE         1     0.000     R20C15C.F0 to    R20C15C.DI0 u7/n488 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C15C.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_439:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C15C.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u7/cnt_delay_i0_i15  (from clk_c +)
   Destination:    FF         Data in        u7/cnt_delay_i0_i15  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay u7/SLICE_446 to u7/SLICE_446 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path u7/SLICE_446 to u7/SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C15A.CLK to     R20C15A.Q0 u7/SLICE_446 (from clk_c)
ROUTE         2     0.132     R20C15A.Q0 to     R20C15A.A0 u7/cnt_delay_15
CTOF_DEL    ---     0.101     R20C15A.A0 to     R20C15A.F0 u7/SLICE_446
ROUTE         1     0.000     R20C15A.F0 to    R20C15A.DI0 u7/n492 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to u7/SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C15A.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to u7/SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       114     1.726       C1.PADDI to    R20C15A.CLK clk_c
                  --------
                    1.726   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/cnt1_FSM_i8  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_write_inst/cnt1_FSM_i9  (to lcd1/clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd1/SLICE_6 to lcd1/SLICE_5 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd1/SLICE_6 to lcd1/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16C.CLK to     R10C16C.Q1 lcd1/SLICE_6 (from lcd1/clk_50MHz)
ROUTE         1     0.152     R10C16C.Q1 to     R10C16D.M0 lcd1/lcd_write_inst/n653 (to lcd1/clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16C.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16D.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/cnt1_FSM_i12  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_write_inst/cnt1_FSM_i13  (to lcd1/clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd1/lcd_write_inst/SLICE_1069 to lcd1/lcd_write_inst/SLICE_1046 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd1/lcd_write_inst/SLICE_1069 to lcd1/lcd_write_inst/SLICE_1046:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21B.CLK to     R10C21B.Q1 lcd1/lcd_write_inst/SLICE_1069 (from lcd1/clk_50MHz)
ROUTE         1     0.152     R10C21B.Q1 to     R10C21D.M0 lcd1/lcd_write_inst/n649 (to lcd1/clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/lcd_write_inst/SLICE_1069:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C21B.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/lcd_write_inst/SLICE_1046:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C21D.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/cnt1_FSM_i6  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_write_inst/cnt1_FSM_i7  (to lcd1/clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd1/SLICE_7 to lcd1/SLICE_6 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd1/SLICE_7 to lcd1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16B.CLK to     R10C16B.Q1 lcd1/SLICE_7 (from lcd1/clk_50MHz)
ROUTE         1     0.152     R10C16B.Q1 to     R10C16C.M0 lcd1/lcd_write_inst/n655 (to lcd1/clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16B.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16C.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/cnt1_FSM_i7  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_write_inst/cnt1_FSM_i8  (to lcd1/clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd1/SLICE_6 to lcd1/SLICE_6 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd1/SLICE_6 to lcd1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16C.CLK to     R10C16C.Q0 lcd1/SLICE_6 (from lcd1/clk_50MHz)
ROUTE         4     0.154     R10C16C.Q0 to     R10C16C.M1 lcd1/lcd_write_inst/mosi_N_1139 (to lcd1/clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16C.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16C.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/wr_done_101  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/the1_wr_done_114  (to lcd1/clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd1/SLICE_796 to lcd1/SLICE_796 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd1/SLICE_796 to lcd1/SLICE_796:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C21D.CLK to      R7C21D.Q0 lcd1/SLICE_796 (from lcd1/clk_50MHz)
ROUTE         6     0.154      R7C21D.Q0 to      R7C21D.M1 wr_done (to lcd1/clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_796:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to     R7C21D.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_796:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to     R7C21D.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/cnt1_FSM_i5  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_write_inst/cnt1_FSM_i6  (to lcd1/clk_50MHz +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay lcd1/SLICE_7 to lcd1/SLICE_7 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path lcd1/SLICE_7 to lcd1/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16B.CLK to     R10C16B.Q0 lcd1/SLICE_7 (from lcd1/clk_50MHz)
ROUTE         4     0.155     R10C16B.Q0 to     R10C16B.M1 lcd1/lcd_write_inst/mosi_N_1138 (to lcd1/clk_50MHz)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16B.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16B.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/cnt1_FSM_i13  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_write_inst/cnt1_FSM_i14  (to lcd1/clk_50MHz +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay lcd1/lcd_write_inst/SLICE_1046 to lcd1/lcd_write_inst/SLICE_1046 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path lcd1/lcd_write_inst/SLICE_1046 to lcd1/lcd_write_inst/SLICE_1046:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21D.CLK to     R10C21D.Q0 lcd1/lcd_write_inst/SLICE_1046 (from lcd1/clk_50MHz)
ROUTE         3     0.155     R10C21D.Q0 to     R10C21D.M1 lcd1/lcd_write_inst/mosi_N_1142 (to lcd1/clk_50MHz)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/lcd_write_inst/SLICE_1046:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C21D.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/lcd_write_inst/SLICE_1046:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C21D.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/cnt1_FSM_i11  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_write_inst/cnt1_FSM_i12  (to lcd1/clk_50MHz +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay lcd1/lcd_write_inst/SLICE_1069 to lcd1/lcd_write_inst/SLICE_1069 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path lcd1/lcd_write_inst/SLICE_1069 to lcd1/lcd_write_inst/SLICE_1069:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21B.CLK to     R10C21B.Q0 lcd1/lcd_write_inst/SLICE_1069 (from lcd1/clk_50MHz)
ROUTE         3     0.155     R10C21B.Q0 to     R10C21B.M1 lcd1/lcd_write_inst/mosi_N_1141 (to lcd1/clk_50MHz)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/lcd_write_inst/SLICE_1069:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C21B.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/lcd_write_inst/SLICE_1069:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C21B.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/cnt1_FSM_i3  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_write_inst/cnt1_FSM_i4  (to lcd1/clk_50MHz +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay lcd1/SLICE_8 to lcd1/SLICE_8 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path lcd1/SLICE_8 to lcd1/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16A.CLK to     R10C16A.Q0 lcd1/SLICE_8 (from lcd1/clk_50MHz)
ROUTE         4     0.155     R10C16A.Q0 to     R10C16A.M1 lcd1/lcd_write_inst/mosi_N_1137 (to lcd1/clk_50MHz)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16A.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C16A.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd1/lcd_write_inst/cnt1_FSM_i1  (from lcd1/clk_50MHz +)
   Destination:    FF         Data in        lcd1/lcd_write_inst/cnt1_FSM_i2  (to lcd1/clk_50MHz +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay lcd1/SLICE_855 to lcd1/lcd_write_inst/SLICE_854 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path lcd1/SLICE_855 to lcd1/lcd_write_inst/SLICE_854:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C22B.CLK to     R10C22B.Q0 lcd1/SLICE_855 (from lcd1/clk_50MHz)
ROUTE         5     0.156     R10C22B.Q0 to     R10C22C.M1 lcd1/lcd_write_inst/mosi_N_1136 (to lcd1/clk_50MHz)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/SLICE_855:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C22B.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path lcd1/pll_u1/PLLInst_0 to lcd1/lcd_write_inst/SLICE_854:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       171     0.668     LPLL.CLKOP to    R10C22C.CLK lcd1/clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "clk_24MHz" 24.000000 MHz ;
            191 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i6  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/cnt_2092__i6  (to clk_24MHz +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_driver/SLICE_352 to adc_driver/SLICE_352 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_driver/SLICE_352 to adc_driver/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15D.CLK to     R14C15D.Q1 adc_driver/SLICE_352 (from clk_24MHz)
ROUTE         3     0.132     R14C15D.Q1 to     R14C15D.A1 adc_driver/cnt_6
CTOF_DEL    ---     0.101     R14C15D.A1 to     R14C15D.F1 adc_driver/SLICE_352
ROUTE         1     0.000     R14C15D.F1 to    R14C15D.DI1 adc_driver/n39 (to clk_24MHz)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15D.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15D.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i7  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/cnt_2092__i7  (to clk_24MHz +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_driver/SLICE_351 to adc_driver/SLICE_351 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_driver/SLICE_351 to adc_driver/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q0 adc_driver/SLICE_351 (from clk_24MHz)
ROUTE         3     0.132     R14C16A.Q0 to     R14C16A.A0 adc_driver/cnt_7
CTOF_DEL    ---     0.101     R14C16A.A0 to     R14C16A.F0 adc_driver/SLICE_351
ROUTE         1     0.000     R14C16A.F0 to    R14C16A.DI0 adc_driver/n38 (to clk_24MHz)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C16A.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C16A.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i1  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/cnt_2092__i1  (to clk_24MHz +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_driver/SLICE_354 to adc_driver/SLICE_354 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_driver/SLICE_354 to adc_driver/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15B.CLK to     R14C15B.Q0 adc_driver/SLICE_354 (from clk_24MHz)
ROUTE        11     0.132     R14C15B.Q0 to     R14C15B.A0 adc_driver/cnt_1
CTOF_DEL    ---     0.101     R14C15B.A0 to     R14C15B.F0 adc_driver/SLICE_354
ROUTE         1     0.000     R14C15B.F0 to    R14C15B.DI0 adc_driver/n44 (to clk_24MHz)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15B.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15B.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i3  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/cnt_2092__i3  (to clk_24MHz +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_driver/SLICE_353 to adc_driver/SLICE_353 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_driver/SLICE_353 to adc_driver/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15C.CLK to     R14C15C.Q0 adc_driver/SLICE_353 (from clk_24MHz)
ROUTE         6     0.132     R14C15C.Q0 to     R14C15C.A0 adc_driver/cnt_3
CTOF_DEL    ---     0.101     R14C15C.A0 to     R14C15C.F0 adc_driver/SLICE_353
ROUTE         1     0.000     R14C15C.F0 to    R14C15C.DI0 adc_driver/n42 (to clk_24MHz)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15C.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15C.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i0  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/cnt_2092__i0  (to clk_24MHz +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_driver/SLICE_355 to adc_driver/SLICE_355 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_driver/SLICE_355 to adc_driver/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15A.CLK to     R14C15A.Q1 adc_driver/SLICE_355 (from clk_24MHz)
ROUTE         4     0.132     R14C15A.Q1 to     R14C15A.A1 adc_driver/cnt_0
CTOF_DEL    ---     0.101     R14C15A.A1 to     R14C15A.F1 adc_driver/SLICE_355
ROUTE         1     0.000     R14C15A.F1 to    R14C15A.DI1 adc_driver/n45 (to clk_24MHz)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15A.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15A.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i4  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/cnt_2092__i4  (to clk_24MHz +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay adc_driver/SLICE_353 to adc_driver/SLICE_353 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path adc_driver/SLICE_353 to adc_driver/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15C.CLK to     R14C15C.Q1 adc_driver/SLICE_353 (from clk_24MHz)
ROUTE         8     0.132     R14C15C.Q1 to     R14C15C.A1 adc_driver/cnt_4
CTOF_DEL    ---     0.101     R14C15C.A1 to     R14C15C.F1 adc_driver/SLICE_353
ROUTE         1     0.000     R14C15C.F1 to    R14C15C.DI1 adc_driver/n41 (to clk_24MHz)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15C.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15C.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i2  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/cnt_2092__i2  (to clk_24MHz +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay adc_driver/SLICE_354 to adc_driver/SLICE_354 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path adc_driver/SLICE_354 to adc_driver/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15B.CLK to     R14C15B.Q1 adc_driver/SLICE_354 (from clk_24MHz)
ROUTE         9     0.133     R14C15B.Q1 to     R14C15B.A1 adc_driver/cnt_2
CTOF_DEL    ---     0.101     R14C15B.A1 to     R14C15B.F1 adc_driver/SLICE_354
ROUTE         1     0.000     R14C15B.F1 to    R14C15B.DI1 adc_driver/n43 (to clk_24MHz)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15B.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15B.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i5  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/cnt_2092__i5  (to clk_24MHz +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay adc_driver/SLICE_352 to adc_driver/SLICE_352 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path adc_driver/SLICE_352 to adc_driver/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15D.CLK to     R14C15D.Q0 adc_driver/SLICE_352 (from clk_24MHz)
ROUTE         5     0.133     R14C15D.Q0 to     R14C15D.A0 adc_driver/cnt_5
CTOF_DEL    ---     0.101     R14C15D.A0 to     R14C15D.F0 adc_driver/SLICE_352
ROUTE         1     0.000     R14C15D.F0 to    R14C15D.DI0 adc_driver/n40 (to clk_24MHz)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15D.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15D.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.385ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/cnt_2092__i5  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_cs_67  (to clk_24MHz +)

   Delay:               0.372ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay adc_driver/SLICE_352 to adc_driver/SLICE_459 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.385ns

 Physical Path Details:

      Data path adc_driver/SLICE_352 to adc_driver/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15D.CLK to     R14C15D.Q0 adc_driver/SLICE_352 (from clk_24MHz)
ROUTE         5     0.138     R14C15D.Q0 to     R13C15C.D0 adc_driver/cnt_5
CTOF_DEL    ---     0.101     R13C15C.D0 to     R13C15C.F0 adc_driver/SLICE_459
ROUTE         1     0.000     R13C15C.F0 to    R13C15C.DI0 adc_driver/adc_cs_N_65 (to clk_24MHz)
                  --------
                    0.372   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C15D.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_459:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R13C15C.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              adc_driver/data_i0_i0  (from clk_24MHz +)
   Destination:    FF         Data in        adc_driver/adc_data_i0_i0  (to clk_24MHz +)

   Delay:               0.370ns  (35.9% logic, 64.1% route), 1 logic levels.

 Constraint Details:

      0.370ns physical path delay adc_driver/SLICE_1035 to adc_driver/SLICE_1039 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.389ns

 Physical Path Details:

      Data path adc_driver/SLICE_1035 to adc_driver/SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13A.CLK to     R12C13A.Q0 adc_driver/SLICE_1035 (from clk_24MHz)
ROUTE         1     0.237     R12C13A.Q0 to     R14C12D.M0 adc_driver/data_0 (to clk_24MHz)
                  --------
                    0.370   (35.9% logic, 64.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1035:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R12C13A.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u2/PLLInst_0 to adc_driver/SLICE_1039:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.668     RPLL.CLKOP to    R14C12D.CLK clk_24MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 12.000000 MHz ;   |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "lcd1/clk_50MHz"          |             |             |
96.000000 MHz ;                         |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_24MHz" 24.000000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 16 clocks:

Clock Domain: u7/clk_400khz   Source: u7/SLICE_732.Q0   Loads: 25
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_792   Source: adc_driver/SLICE_1040.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_791   Source: adc_driver/SLICE_1038.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_790   Source: adc_driver/SLICE_1035.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_789   Source: adc_driver/SLICE_1036.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_788   Source: adc_driver/SLICE_1033.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_787   Source: adc_driver/SLICE_1037.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_786   Source: adc_driver/SLICE_1034.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_785   Source: adc_driver/SLICE_1039.F1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: pic_y_8__N_782   Source: adc_driver/SLICE_1041.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: lcd1/clk_50MHz   Source: lcd1/pll_u1/PLLInst_0.CLKOP   Loads: 171
   Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;

   Data transfers from:
   Clock Domain: pic_y_8__N_792   Source: adc_driver/SLICE_1040.F0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_791   Source: adc_driver/SLICE_1038.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_790   Source: adc_driver/SLICE_1035.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_789   Source: adc_driver/SLICE_1036.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_788   Source: adc_driver/SLICE_1033.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_787   Source: adc_driver/SLICE_1037.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_786   Source: adc_driver/SLICE_1034.F0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_785   Source: adc_driver/SLICE_1039.F1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: pic_y_8__N_782   Source: adc_driver/SLICE_1041.F0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 1

   Clock Domain: jump/clk_out   Source: jump/fre_500us/SLICE_507.Q0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 18

   Clock Domain: dat_valid   Source: u7/SLICE_1045.Q0
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 3

   Clock Domain: clk_c_enable_20   Source: u7/SLICE_1045.Q1
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 6

   Clock Domain: clk_24MHz   Source: pll_u2/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "lcd1/clk_50MHz" 96.000000 MHz ;   Transfers: 8

Clock Domain: jump/clk_out   Source: jump/fre_500us/SLICE_507.Q0   Loads: 75
   No transfer within this clock domain is found

Clock Domain: dat_valid   Source: u7/SLICE_1045.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: clk_c_enable_20   Source: u7/SLICE_1045.Q1   Loads: 28
   No transfer within this clock domain is found

Clock Domain: clk_c   Source: clk.PAD   Loads: 114
   Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: u7/clk_400khz   Source: u7/SLICE_732.Q0
      Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;   Transfers: 2

   Clock Domain: dat_valid   Source: u7/SLICE_1045.Q0
      Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;   Transfers: 3

   Clock Domain: clk_c_enable_20   Source: u7/SLICE_1045.Q1
      Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;   Transfers: 6

Clock Domain: clk_24MHz   Source: pll_u2/PLLInst_0.CLKOP   Loads: 20
   Covered under: FREQUENCY NET "clk_24MHz" 24.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2484713 paths, 3 nets, and 4462 connections (62.50% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 75106248 (setup), 0 (hold)
Cumulative negative slack: 75106248 (75106248+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
