# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Ayan Deep Hazra/Desktop/Repos/Simple_Multicore_Processor/SourceCode/Multicore.mpf}
# Loading project Multicore
# Compile of src_mux.v was successful.
# Compile of alu.v was successful.
# Compile of br_bool.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu_tb.sv was successful.
# Compile of data_mem.sv was successful.
# Compile of dst_mux.v was successful.
# Compile of id.v was successful.
# Compile of id2.v was successful with warnings.
# Compile of instr_mem.sv was successful.
# Compile of prgm_cntr.v was successful.
# Compile of rf.sv was successful.
# Compile of rf_mem.sv was successful.
# Compile of rst_synch.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.cpu_tb
# vsim -gui work.cpu_tb 
# Start time: 12:22:56 on May 19,2023
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.pc
# Loading work.IM
# Loading work.id2
# Loading work.rf
# Loading work.rf_mem
# Loading work.src_mux
# Loading work.alu
# Loading work.DM
# Loading work.dst_mux
# Loading work.br_bool
add wave -position insertpoint  \
sim:/cpu_tb/iCPU/iRF/RF0/mem
run -all
# ** Note: $stop    : C:/Users/Ayan Deep Hazra/Desktop/Repos/Simple_Multicore_Processor/SourceCode/cpu_tb.sv(21)
#    Time: 20001 ps  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at C:/Users/Ayan Deep Hazra/Desktop/Repos/Simple_Multicore_Processor/SourceCode/cpu_tb.sv line 21
