// Seed: 3746885383
module module_0 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wand id_4
);
  parameter id_6 = 1;
  integer id_7 = -1;
  parameter id_8 = id_6;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input uwire id_2,
    input uwire id_3,
    output logic id_4,
    output wor id_5,
    input wor id_6,
    input wire id_7,
    output wor id_8,
    output supply0 id_9,
    output logic id_10
);
  always
    if (1) id_4 <= id_7;
    else if (-1)
      if (~1) id_10 <= id_7;
      else if (1)
        #id_12 begin : LABEL_0
          $unsigned(0);
          ;
        end
  module_0 modCall_1 (
      id_5,
      id_3,
      id_2,
      id_5,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_13;
endmodule
