Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/aluno/Documentos/microarquiteturaGp3/ --output-directory=/home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/ --report-file=bsf:/home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3.qsys
Progress: Loading microarquiteturaGp3/microarquiteturaGp3.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding buttons [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module buttons
Progress: Adding leds_columns [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds_columns
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_Custom_instruction_0 [LCD_Custom_instruction 1.0]
Progress: Parameterizing module LCD_Custom_instruction_0
Progress: Adding leds_rows [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds_rows
Progress: Adding uart_tx_0 [uart_tx 1.0]
Progress: Parameterizing module uart_tx_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_master: Interface has no signals
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal i_Tx_DV[1] of type dataa must have width [32]
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal i_Tx_Byte[8] of type datab must have width [32]
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal o_Tx_Active[1] of type result must have width [32]
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal o_Tx_Serial of type ipending must have direction of input
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal o_Tx_Serial[1] of type ipending must have width [32]
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/aluno/Documentos/microarquiteturaGp3/ --output-directory=/home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3.sopcinfo --report-file=html:/home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3.html --report-file=qip:/home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3/synthesis/microarquiteturaGp3.qip --report-file=cmp:/home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/aluno/Documentos/microarquiteturaGp3/microarquiteturaGp3.qsys --language=VERILOG
Progress: Loading microarquiteturaGp3/microarquiteturaGp3.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding buttons [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module buttons
Progress: Adding leds_columns [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds_columns
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_Custom_instruction_0 [LCD_Custom_instruction 1.0]
Progress: Parameterizing module LCD_Custom_instruction_0
Progress: Adding leds_rows [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module leds_rows
Progress: Adding uart_tx_0 [uart_tx 1.0]
Progress: Parameterizing module uart_tx_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_master: Interface has no signals
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal i_Tx_DV[1] of type dataa must have width [32]
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal i_Tx_Byte[8] of type datab must have width [32]
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal o_Tx_Active[1] of type result must have width [32]
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal o_Tx_Serial of type ipending must have direction of input
Warning: microarquiteturaGp3.uart_tx_0.nios_custom_instruction_slave: Signal o_Tx_Serial[1] of type ipending must have width [32]
Info: microarquiteturaGp3: Generating microarquiteturaGp3 "microarquiteturaGp3" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 33 connections
Info: merlin_custom_instruction_transform: After transform: 13 modules, 37 connections
Info: merlin_translator_transform: After transform: 21 modules, 69 connections
Info: merlin_domain_transform: After transform: 36 modules, 165 connections
Info: merlin_router_transform: After transform: 44 modules, 197 connections
Info: reset_adaptation_transform: After transform: 45 modules, 156 connections
Info: merlin_network_to_switch_transform: After transform: 60 modules, 196 connections
Info: merlin_mm_transform: After transform: 60 modules, 196 connections
Info: merlin_interrupt_mapper_transform: After transform: 61 modules, 199 connections
Warning: microarquiteturaGp3: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: microarquiteturaGp3: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: microarquiteturaGp3: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_slave_translator1:ci_master:ci_master_clken (clk_en)"
Warning: microarquiteturaGp3: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_slave_translator1:ci_master:ci_master_reset (reset)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: microarquiteturaGp3: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'microarquiteturaGp3_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=microarquiteturaGp3_nios2_qsys_0 --dir=/tmp/alt8092_3410378731834440106.dir/0007_nios2_qsys_0_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt8092_3410378731834440106.dir/0007_nios2_qsys_0_gen//microarquiteturaGp3_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2019.07.15 13:45:03 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.07.15 13:45:03 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.07.15 13:45:05 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.07.15 13:45:05 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.07.15 13:45:05 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.07.15 13:45:05 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.07.15 13:45:09 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.07.15 13:45:09 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.07.15 13:45:17 (*) Done Nios II generation
Info: nios2_qsys_0: perl: warning: Setting locale failed.
Info: nios2_qsys_0: perl: warning: Please check that your locale settings:
Info: nios2_qsys_0: 	LANGUAGE = "pt_BR:pt:en",
Info: nios2_qsys_0: 	LC_ALL = (unset),
Info: nios2_qsys_0: 	LC_CTYPE = "en_US.UTF-8",
Info: nios2_qsys_0: 	LANG = "C"
Info: nios2_qsys_0:     are supported and installed on your system.
Info: nios2_qsys_0: perl: warning: Falling back to the standard locale ("C").
Error: nios2_qsys_0: Failed to generate module microarquiteturaGp3_nios2_qsys_0
Info: nios2_qsys_0: Done RTL generation for module 'microarquiteturaGp3_nios2_qsys_0'
Info: nios2_qsys_0: "microarquiteturaGp3" instantiated altera_nios2_qsys "nios2_qsys_0"
Error: Generation stopped, 59 or more modules remaining
Info: microarquiteturaGp3: Done microarquiteturaGp3" with 25 modules, 11 files, 619944 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 62 Warnings
Info: Finished: Create HDL design files for synthesis
