{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510490637608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510490637608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 18:13:57 2017 " "Processing started: Sun Nov 12 18:13:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510490637608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510490637608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gcd_cal -c gcd_cal " "Command: quartus_map --read_settings_files=on --write_settings_files=off gcd_cal -c gcd_cal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510490637608 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510490637871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 gcd_cal.v(45) " "Verilog HDL Declaration information at gcd_cal.v(45): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "gcd_cal.v" "" { Text "D:/Altera_Project/gcd_cal.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510490637908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 gcd_cal.v(45) " "Verilog HDL Declaration information at gcd_cal.v(45): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "gcd_cal.v" "" { Text "D:/Altera_Project/gcd_cal.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510490637908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 gcd_cal.v(45) " "Verilog HDL Declaration information at gcd_cal.v(45): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "gcd_cal.v" "" { Text "D:/Altera_Project/gcd_cal.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510490637908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_cal.v 5 5 " "Found 5 design units, including 5 entities, in source file gcd_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "gcd_cal.v" "" { Text "D:/Altera_Project/gcd_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510490637908 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "gcd_cal.v" "" { Text "D:/Altera_Project/gcd_cal.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510490637908 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_sub " "Found entity 3: four_bit_sub" {  } { { "gcd_cal.v" "" { Text "D:/Altera_Project/gcd_cal.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510490637908 ""} { "Info" "ISGN_ENTITY_NAME" "4 four_bit_comp " "Found entity 4: four_bit_comp" {  } { { "gcd_cal.v" "" { Text "D:/Altera_Project/gcd_cal.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510490637908 ""} { "Info" "ISGN_ENTITY_NAME" "5 gcd_cal " "Found entity 5: gcd_cal" {  } { { "gcd_cal.v" "" { Text "D:/Altera_Project/gcd_cal.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510490637908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510490637908 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "t gcd_cal.v(18) " "Verilog HDL Continuous Assignment error at gcd_cal.v(18): object \"t\" on left-hand side of assignment must have a net type" {  } { { "gcd_cal.v" "" { Text "D:/Altera_Project/gcd_cal.v" 18 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1510490637908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Altera_Project/output_files/gcd_cal.map.smsg " "Generated suppressed messages file D:/Altera_Project/output_files/gcd_cal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510490637924 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510490637940 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 12 18:13:57 2017 " "Processing ended: Sun Nov 12 18:13:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510490637940 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510490637940 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510490637940 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510490637940 ""}
