
C:\Users\Public\Documents\IR_Project\IR_Project\Debug\FreeRTOSEx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b40  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08002c00  08002c00  00012c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002d40  08002d40  00012d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002d44  08002d44  00012d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08002d48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001590  20000014  08002d5c  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200015a4  08002d5c  000215a4  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   000216fd  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000048fb  00000000  00000000  00041739  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000b8b9  00000000  00000000  00046034  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f88  00000000  00000000  000518f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001440  00000000  00000000  00052878  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009c82  00000000  00000000  00053cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005861  00000000  00000000  0005d93a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0006319b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002ce8  00000000  00000000  00063218  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002be8 	.word	0x08002be8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	08002be8 	.word	0x08002be8

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_sqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5609      	ldrsb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_uqi>:
 8000140:	b402      	push	{r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0049      	lsls	r1, r1, #1
 8000148:	5c09      	ldrb	r1, [r1, r0]
 800014a:	0049      	lsls	r1, r1, #1
 800014c:	448e      	add	lr, r1
 800014e:	bc02      	pop	{r1}
 8000150:	4770      	bx	lr
 8000152:	46c0      	nop			; (mov r8, r8)

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f806 	bl	8000268 <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__aeabi_idiv0>:
 8000268:	4770      	bx	lr
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800026c:	b510      	push	{r4, lr}
 800026e:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000270:	f000 fc94 	bl	8000b9c <HAL_RCC_GetHCLKFreq>
 8000274:	21fa      	movs	r1, #250	; 0xfa
 8000276:	0089      	lsls	r1, r1, #2
 8000278:	f7ff ff6c 	bl	8000154 <__udivsi3>
 800027c:	f000 f870 	bl	8000360 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000280:	2001      	movs	r0, #1
 8000282:	2200      	movs	r2, #0
 8000284:	0021      	movs	r1, r4
 8000286:	4240      	negs	r0, r0
 8000288:	f000 f830 	bl	80002ec <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800028c:	2000      	movs	r0, #0
 800028e:	bd10      	pop	{r4, pc}

08000290 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000290:	2310      	movs	r3, #16
 8000292:	4a06      	ldr	r2, [pc, #24]	; (80002ac <HAL_Init+0x1c>)
{
 8000294:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000296:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000298:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800029a:	430b      	orrs	r3, r1
 800029c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800029e:	f7ff ffe5 	bl	800026c <HAL_InitTick>
  HAL_MspInit();
 80002a2:	f002 fb73 	bl	800298c <HAL_MspInit>
}
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	46c0      	nop			; (mov r8, r8)
 80002ac:	40022000 	.word	0x40022000

080002b0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80002b0:	4a02      	ldr	r2, [pc, #8]	; (80002bc <HAL_IncTick+0xc>)
 80002b2:	6813      	ldr	r3, [r2, #0]
 80002b4:	3301      	adds	r3, #1
 80002b6:	6013      	str	r3, [r2, #0]
}
 80002b8:	4770      	bx	lr
 80002ba:	46c0      	nop			; (mov r8, r8)
 80002bc:	20000dac 	.word	0x20000dac

080002c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002c0:	4b01      	ldr	r3, [pc, #4]	; (80002c8 <HAL_GetTick+0x8>)
 80002c2:	6818      	ldr	r0, [r3, #0]
}
 80002c4:	4770      	bx	lr
 80002c6:	46c0      	nop			; (mov r8, r8)
 80002c8:	20000dac 	.word	0x20000dac

080002cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80002ce:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002d0:	f7ff fff6 	bl	80002c0 <HAL_GetTick>
  uint32_t wait = Delay;
 80002d4:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002d6:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 80002d8:	1c63      	adds	r3, r4, #1
 80002da:	1e5a      	subs	r2, r3, #1
 80002dc:	4193      	sbcs	r3, r2
 80002de:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002e0:	f7ff ffee 	bl	80002c0 <HAL_GetTick>
 80002e4:	1b40      	subs	r0, r0, r5
 80002e6:	42a0      	cmp	r0, r4
 80002e8:	d3fa      	bcc.n	80002e0 <HAL_Delay+0x14>
  {
  }
}
 80002ea:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080002ec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002ec:	b570      	push	{r4, r5, r6, lr}
 80002ee:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002f0:	2800      	cmp	r0, #0
 80002f2:	da14      	bge.n	800031e <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f4:	230f      	movs	r3, #15
 80002f6:	b2c0      	uxtb	r0, r0
 80002f8:	4003      	ands	r3, r0
 80002fa:	3b08      	subs	r3, #8
 80002fc:	4a11      	ldr	r2, [pc, #68]	; (8000344 <HAL_NVIC_SetPriority+0x58>)
 80002fe:	089b      	lsrs	r3, r3, #2
 8000300:	009b      	lsls	r3, r3, #2
 8000302:	189b      	adds	r3, r3, r2
 8000304:	2203      	movs	r2, #3
 8000306:	4010      	ands	r0, r2
 8000308:	4090      	lsls	r0, r2
 800030a:	32fc      	adds	r2, #252	; 0xfc
 800030c:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800030e:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000310:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000312:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000314:	69dc      	ldr	r4, [r3, #28]
 8000316:	43ac      	bics	r4, r5
 8000318:	4321      	orrs	r1, r4
 800031a:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800031c:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800031e:	2503      	movs	r5, #3
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	4028      	ands	r0, r5
 8000324:	40a8      	lsls	r0, r5
 8000326:	35fc      	adds	r5, #252	; 0xfc
 8000328:	002e      	movs	r6, r5
 800032a:	4a07      	ldr	r2, [pc, #28]	; (8000348 <HAL_NVIC_SetPriority+0x5c>)
 800032c:	009b      	lsls	r3, r3, #2
 800032e:	189b      	adds	r3, r3, r2
 8000330:	22c0      	movs	r2, #192	; 0xc0
 8000332:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000334:	4029      	ands	r1, r5
 8000336:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000338:	0092      	lsls	r2, r2, #2
 800033a:	589c      	ldr	r4, [r3, r2]
 800033c:	43b4      	bics	r4, r6
 800033e:	4321      	orrs	r1, r4
 8000340:	5099      	str	r1, [r3, r2]
 8000342:	e7eb      	b.n	800031c <HAL_NVIC_SetPriority+0x30>
 8000344:	e000ed00 	.word	0xe000ed00
 8000348:	e000e100 	.word	0xe000e100

0800034c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800034c:	231f      	movs	r3, #31
 800034e:	4018      	ands	r0, r3
 8000350:	3b1e      	subs	r3, #30
 8000352:	4083      	lsls	r3, r0
 8000354:	4a01      	ldr	r2, [pc, #4]	; (800035c <HAL_NVIC_EnableIRQ+0x10>)
 8000356:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000358:	4770      	bx	lr
 800035a:	46c0      	nop			; (mov r8, r8)
 800035c:	e000e100 	.word	0xe000e100

08000360 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000360:	4a09      	ldr	r2, [pc, #36]	; (8000388 <HAL_SYSTICK_Config+0x28>)
 8000362:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000364:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000366:	4293      	cmp	r3, r2
 8000368:	d80d      	bhi.n	8000386 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800036a:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800036c:	4a07      	ldr	r2, [pc, #28]	; (800038c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800036e:	4808      	ldr	r0, [pc, #32]	; (8000390 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000370:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000372:	6a03      	ldr	r3, [r0, #32]
 8000374:	0609      	lsls	r1, r1, #24
 8000376:	021b      	lsls	r3, r3, #8
 8000378:	0a1b      	lsrs	r3, r3, #8
 800037a:	430b      	orrs	r3, r1
 800037c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800037e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000380:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000382:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000384:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000386:	4770      	bx	lr
 8000388:	00ffffff 	.word	0x00ffffff
 800038c:	e000e010 	.word	0xe000e010
 8000390:	e000ed00 	.word	0xe000ed00

08000394 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000394:	4b05      	ldr	r3, [pc, #20]	; (80003ac <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000396:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000398:	2804      	cmp	r0, #4
 800039a:	d102      	bne.n	80003a2 <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800039c:	4310      	orrs	r0, r2
 800039e:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80003a0:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80003a2:	2104      	movs	r1, #4
 80003a4:	438a      	bics	r2, r1
 80003a6:	601a      	str	r2, [r3, #0]
}
 80003a8:	e7fa      	b.n	80003a0 <HAL_SYSTICK_CLKSourceConfig+0xc>
 80003aa:	46c0      	nop			; (mov r8, r8)
 80003ac:	e000e010 	.word	0xe000e010

080003b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80003b0:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80003b2:	1c84      	adds	r4, r0, #2
 80003b4:	7fe3      	ldrb	r3, [r4, #31]
 80003b6:	2b02      	cmp	r3, #2
 80003b8:	d004      	beq.n	80003c4 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003ba:	2304      	movs	r3, #4
 80003bc:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80003be:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80003c0:	0018      	movs	r0, r3
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80003c4:	210e      	movs	r1, #14
 80003c6:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80003c8:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80003ca:	681a      	ldr	r2, [r3, #0]
 80003cc:	438a      	bics	r2, r1
 80003ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80003d0:	2201      	movs	r2, #1
 80003d2:	6819      	ldr	r1, [r3, #0]
 80003d4:	4391      	bics	r1, r2
 80003d6:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80003d8:	0011      	movs	r1, r2
 80003da:	40a9      	lsls	r1, r5
 80003dc:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80003de:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80003e0:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 80003e2:	2400      	movs	r4, #0
 80003e4:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 80003e6:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80003e8:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 80003ea:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 80003ec:	42a2      	cmp	r2, r4
 80003ee:	d0e7      	beq.n	80003c0 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80003f0:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80003f2:	0023      	movs	r3, r4
 80003f4:	e7e4      	b.n	80003c0 <HAL_DMA_Abort_IT+0x10>
	...

080003f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80003f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003fa:	680b      	ldr	r3, [r1, #0]
{ 
 80003fc:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003fe:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8000400:	2300      	movs	r3, #0
{ 
 8000402:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000404:	9a02      	ldr	r2, [sp, #8]
 8000406:	40da      	lsrs	r2, r3
 8000408:	d101      	bne.n	800040e <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 800040a:	b007      	add	sp, #28
 800040c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800040e:	2201      	movs	r2, #1
 8000410:	409a      	lsls	r2, r3
 8000412:	9203      	str	r2, [sp, #12]
 8000414:	9903      	ldr	r1, [sp, #12]
 8000416:	9a02      	ldr	r2, [sp, #8]
 8000418:	400a      	ands	r2, r1
 800041a:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 800041c:	d100      	bne.n	8000420 <HAL_GPIO_Init+0x28>
 800041e:	e08c      	b.n	800053a <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000420:	9a01      	ldr	r2, [sp, #4]
 8000422:	2110      	movs	r1, #16
 8000424:	6852      	ldr	r2, [r2, #4]
 8000426:	0016      	movs	r6, r2
 8000428:	438e      	bics	r6, r1
 800042a:	2e02      	cmp	r6, #2
 800042c:	d10e      	bne.n	800044c <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 800042e:	2507      	movs	r5, #7
 8000430:	401d      	ands	r5, r3
 8000432:	00ad      	lsls	r5, r5, #2
 8000434:	3901      	subs	r1, #1
 8000436:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8000438:	08dc      	lsrs	r4, r3, #3
 800043a:	00a4      	lsls	r4, r4, #2
 800043c:	1904      	adds	r4, r0, r4
 800043e:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000440:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000442:	9901      	ldr	r1, [sp, #4]
 8000444:	6909      	ldr	r1, [r1, #16]
 8000446:	40a9      	lsls	r1, r5
 8000448:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 800044a:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800044c:	2403      	movs	r4, #3
 800044e:	005f      	lsls	r7, r3, #1
 8000450:	40bc      	lsls	r4, r7
 8000452:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8000454:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000456:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000458:	4025      	ands	r5, r4
 800045a:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800045c:	2503      	movs	r5, #3
 800045e:	4015      	ands	r5, r2
 8000460:	40bd      	lsls	r5, r7
 8000462:	4661      	mov	r1, ip
 8000464:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8000466:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000468:	2e01      	cmp	r6, #1
 800046a:	d80f      	bhi.n	800048c <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800046c:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 800046e:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000470:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000472:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000474:	40bd      	lsls	r5, r7
 8000476:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000478:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 800047a:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800047c:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800047e:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000480:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000482:	2101      	movs	r1, #1
 8000484:	400d      	ands	r5, r1
 8000486:	409d      	lsls	r5, r3
 8000488:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 800048a:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 800048c:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800048e:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000490:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000492:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000494:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000496:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000498:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800049a:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800049c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800049e:	420a      	tst	r2, r1
 80004a0:	d04b      	beq.n	800053a <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a2:	2101      	movs	r1, #1
 80004a4:	4c26      	ldr	r4, [pc, #152]	; (8000540 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80004a6:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a8:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80004aa:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ac:	430d      	orrs	r5, r1
 80004ae:	61a5      	str	r5, [r4, #24]
 80004b0:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 80004b2:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b4:	400c      	ands	r4, r1
 80004b6:	9405      	str	r4, [sp, #20]
 80004b8:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80004ba:	240f      	movs	r4, #15
 80004bc:	4921      	ldr	r1, [pc, #132]	; (8000544 <HAL_GPIO_Init+0x14c>)
 80004be:	00ad      	lsls	r5, r5, #2
 80004c0:	00b6      	lsls	r6, r6, #2
 80004c2:	186d      	adds	r5, r5, r1
 80004c4:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004c6:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 80004c8:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004ca:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80004cc:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004ce:	2400      	movs	r4, #0
 80004d0:	4288      	cmp	r0, r1
 80004d2:	d00c      	beq.n	80004ee <HAL_GPIO_Init+0xf6>
 80004d4:	491c      	ldr	r1, [pc, #112]	; (8000548 <HAL_GPIO_Init+0x150>)
 80004d6:	3401      	adds	r4, #1
 80004d8:	4288      	cmp	r0, r1
 80004da:	d008      	beq.n	80004ee <HAL_GPIO_Init+0xf6>
 80004dc:	491b      	ldr	r1, [pc, #108]	; (800054c <HAL_GPIO_Init+0x154>)
 80004de:	3401      	adds	r4, #1
 80004e0:	4288      	cmp	r0, r1
 80004e2:	d004      	beq.n	80004ee <HAL_GPIO_Init+0xf6>
 80004e4:	491a      	ldr	r1, [pc, #104]	; (8000550 <HAL_GPIO_Init+0x158>)
 80004e6:	3403      	adds	r4, #3
 80004e8:	4288      	cmp	r0, r1
 80004ea:	d100      	bne.n	80004ee <HAL_GPIO_Init+0xf6>
 80004ec:	3c02      	subs	r4, #2
 80004ee:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004f0:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80004f2:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 80004f4:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 80004f6:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 80004f8:	4c16      	ldr	r4, [pc, #88]	; (8000554 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004fa:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 80004fc:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 80004fe:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000500:	03d1      	lsls	r1, r2, #15
 8000502:	d401      	bmi.n	8000508 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000504:	003e      	movs	r6, r7
 8000506:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000508:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800050a:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 800050c:	9e00      	ldr	r6, [sp, #0]
 800050e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000510:	0391      	lsls	r1, r2, #14
 8000512:	d401      	bmi.n	8000518 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000514:	003e      	movs	r6, r7
 8000516:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000518:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800051a:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 800051c:	9e00      	ldr	r6, [sp, #0]
 800051e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000520:	02d1      	lsls	r1, r2, #11
 8000522:	d401      	bmi.n	8000528 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000524:	003e      	movs	r6, r7
 8000526:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000528:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800052a:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 800052c:	9f00      	ldr	r7, [sp, #0]
 800052e:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000530:	0292      	lsls	r2, r2, #10
 8000532:	d401      	bmi.n	8000538 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000534:	402e      	ands	r6, r5
 8000536:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8000538:	60e7      	str	r7, [r4, #12]
    position++;
 800053a:	3301      	adds	r3, #1
 800053c:	e762      	b.n	8000404 <HAL_GPIO_Init+0xc>
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	40021000 	.word	0x40021000
 8000544:	40010000 	.word	0x40010000
 8000548:	48000400 	.word	0x48000400
 800054c:	48000800 	.word	0x48000800
 8000550:	48000c00 	.word	0x48000c00
 8000554:	40010400 	.word	0x40010400

08000558 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000558:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t position = 0x00U;
 800055a:	2300      	movs	r3, #0

    if (iocurrent)
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 800055c:	2503      	movs	r5, #3
{
 800055e:	9101      	str	r1, [sp, #4]
  while ((GPIO_Pin >> position) != RESET)
 8000560:	9a01      	ldr	r2, [sp, #4]
 8000562:	40da      	lsrs	r2, r3
 8000564:	d100      	bne.n	8000568 <HAL_GPIO_DeInit+0x10>
      }
    }
    
    position++;
  }
}
 8000566:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    iocurrent = GPIO_Pin & (1U << position);
 8000568:	2701      	movs	r7, #1
 800056a:	409f      	lsls	r7, r3
 800056c:	9a01      	ldr	r2, [sp, #4]
 800056e:	403a      	ands	r2, r7
 8000570:	9200      	str	r2, [sp, #0]
    if (iocurrent)
 8000572:	d053      	beq.n	800061c <HAL_GPIO_DeInit+0xc4>
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 8000574:	002c      	movs	r4, r5
 8000576:	0059      	lsls	r1, r3, #1
 8000578:	408c      	lsls	r4, r1
 800057a:	43e1      	mvns	r1, r4
 800057c:	6802      	ldr	r2, [r0, #0]
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800057e:	2607      	movs	r6, #7
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2U)); 
 8000580:	400a      	ands	r2, r1
 8000582:	6002      	str	r2, [r0, #0]
      CLEAR_BIT(GPIOx->AFR[position >> 3U], 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000584:	08da      	lsrs	r2, r3, #3
 8000586:	0092      	lsls	r2, r2, #2
 8000588:	1882      	adds	r2, r0, r2
 800058a:	6a14      	ldr	r4, [r2, #32]
 800058c:	401e      	ands	r6, r3
 800058e:	46a4      	mov	ip, r4
 8000590:	240f      	movs	r4, #15
 8000592:	00b6      	lsls	r6, r6, #2
 8000594:	40b4      	lsls	r4, r6
 8000596:	0026      	movs	r6, r4
 8000598:	4664      	mov	r4, ip
 800059a:	43b4      	bics	r4, r6
 800059c:	6214      	str	r4, [r2, #32]
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800059e:	6882      	ldr	r2, [r0, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005a0:	001c      	movs	r4, r3
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80005a2:	400a      	ands	r2, r1
 80005a4:	6082      	str	r2, [r0, #8]
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 80005a6:	6842      	ldr	r2, [r0, #4]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005a8:	402c      	ands	r4, r5
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 80005aa:	43ba      	bics	r2, r7
 80005ac:	6042      	str	r2, [r0, #4]
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005ae:	68c2      	ldr	r2, [r0, #12]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005b0:	270f      	movs	r7, #15
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005b2:	4011      	ands	r1, r2
 80005b4:	60c1      	str	r1, [r0, #12]
      tmp = SYSCFG->EXTICR[position >> 2U];
 80005b6:	089a      	lsrs	r2, r3, #2
 80005b8:	4919      	ldr	r1, [pc, #100]	; (8000620 <HAL_GPIO_DeInit+0xc8>)
 80005ba:	0092      	lsls	r2, r2, #2
 80005bc:	1852      	adds	r2, r2, r1
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005be:	2190      	movs	r1, #144	; 0x90
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005c0:	00a4      	lsls	r4, r4, #2
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005c2:	05c9      	lsls	r1, r1, #23
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005c4:	40a7      	lsls	r7, r4
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005c6:	468c      	mov	ip, r1
      tmp = SYSCFG->EXTICR[position >> 2U];
 80005c8:	6896      	ldr	r6, [r2, #8]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005ca:	2100      	movs	r1, #0
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 80005cc:	403e      	ands	r6, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80005ce:	4560      	cmp	r0, ip
 80005d0:	d00f      	beq.n	80005f2 <HAL_GPIO_DeInit+0x9a>
 80005d2:	4914      	ldr	r1, [pc, #80]	; (8000624 <HAL_GPIO_DeInit+0xcc>)
 80005d4:	468c      	mov	ip, r1
 80005d6:	2101      	movs	r1, #1
 80005d8:	4560      	cmp	r0, ip
 80005da:	d00a      	beq.n	80005f2 <HAL_GPIO_DeInit+0x9a>
 80005dc:	4912      	ldr	r1, [pc, #72]	; (8000628 <HAL_GPIO_DeInit+0xd0>)
 80005de:	468c      	mov	ip, r1
 80005e0:	2102      	movs	r1, #2
 80005e2:	4560      	cmp	r0, ip
 80005e4:	d005      	beq.n	80005f2 <HAL_GPIO_DeInit+0x9a>
 80005e6:	4911      	ldr	r1, [pc, #68]	; (800062c <HAL_GPIO_DeInit+0xd4>)
 80005e8:	468c      	mov	ip, r1
 80005ea:	0029      	movs	r1, r5
 80005ec:	4560      	cmp	r0, ip
 80005ee:	d000      	beq.n	80005f2 <HAL_GPIO_DeInit+0x9a>
 80005f0:	2105      	movs	r1, #5
 80005f2:	40a1      	lsls	r1, r4
 80005f4:	428e      	cmp	r6, r1
 80005f6:	d111      	bne.n	800061c <HAL_GPIO_DeInit+0xc4>
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80005f8:	9c00      	ldr	r4, [sp, #0]
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2U], tmp);
 80005fa:	6891      	ldr	r1, [r2, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80005fc:	43e4      	mvns	r4, r4
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2U], tmp);
 80005fe:	43b9      	bics	r1, r7
 8000600:	6091      	str	r1, [r2, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8000602:	4a0b      	ldr	r2, [pc, #44]	; (8000630 <HAL_GPIO_DeInit+0xd8>)
 8000604:	6811      	ldr	r1, [r2, #0]
 8000606:	4021      	ands	r1, r4
 8000608:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 800060a:	6851      	ldr	r1, [r2, #4]
 800060c:	4021      	ands	r1, r4
 800060e:	6051      	str	r1, [r2, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8000610:	6891      	ldr	r1, [r2, #8]
 8000612:	4021      	ands	r1, r4
 8000614:	6091      	str	r1, [r2, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8000616:	68d1      	ldr	r1, [r2, #12]
 8000618:	400c      	ands	r4, r1
 800061a:	60d4      	str	r4, [r2, #12]
    position++;
 800061c:	3301      	adds	r3, #1
 800061e:	e79f      	b.n	8000560 <HAL_GPIO_DeInit+0x8>
 8000620:	40010000 	.word	0x40010000
 8000624:	48000400 	.word	0x48000400
 8000628:	48000800 	.word	0x48000800
 800062c:	48000c00 	.word	0x48000c00
 8000630:	40010400 	.word	0x40010400

08000634 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000634:	2a00      	cmp	r2, #0
 8000636:	d001      	beq.n	800063c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000638:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800063a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800063c:	6281      	str	r1, [r0, #40]	; 0x28
}
 800063e:	e7fc      	b.n	800063a <HAL_GPIO_WritePin+0x6>

08000640 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000640:	6943      	ldr	r3, [r0, #20]
 8000642:	4059      	eors	r1, r3
 8000644:	6141      	str	r1, [r0, #20]
}
 8000646:	4770      	bx	lr

08000648 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000648:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800064a:	6803      	ldr	r3, [r0, #0]
{
 800064c:	b085      	sub	sp, #20
 800064e:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000650:	07db      	lsls	r3, r3, #31
 8000652:	d42f      	bmi.n	80006b4 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000654:	682b      	ldr	r3, [r5, #0]
 8000656:	079b      	lsls	r3, r3, #30
 8000658:	d500      	bpl.n	800065c <HAL_RCC_OscConfig+0x14>
 800065a:	e081      	b.n	8000760 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800065c:	682b      	ldr	r3, [r5, #0]
 800065e:	071b      	lsls	r3, r3, #28
 8000660:	d500      	bpl.n	8000664 <HAL_RCC_OscConfig+0x1c>
 8000662:	e0bc      	b.n	80007de <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000664:	682b      	ldr	r3, [r5, #0]
 8000666:	075b      	lsls	r3, r3, #29
 8000668:	d500      	bpl.n	800066c <HAL_RCC_OscConfig+0x24>
 800066a:	e0df      	b.n	800082c <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800066c:	682b      	ldr	r3, [r5, #0]
 800066e:	06db      	lsls	r3, r3, #27
 8000670:	d51a      	bpl.n	80006a8 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000672:	696a      	ldr	r2, [r5, #20]
 8000674:	4cb5      	ldr	r4, [pc, #724]	; (800094c <HAL_RCC_OscConfig+0x304>)
 8000676:	2304      	movs	r3, #4
 8000678:	2a01      	cmp	r2, #1
 800067a:	d000      	beq.n	800067e <HAL_RCC_OscConfig+0x36>
 800067c:	e14b      	b.n	8000916 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800067e:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000680:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000682:	430b      	orrs	r3, r1
 8000684:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000686:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000688:	431a      	orrs	r2, r3
 800068a:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800068c:	f7ff fe18 	bl	80002c0 <HAL_GetTick>
 8000690:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000692:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000694:	4233      	tst	r3, r6
 8000696:	d100      	bne.n	800069a <HAL_RCC_OscConfig+0x52>
 8000698:	e136      	b.n	8000908 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800069a:	21f8      	movs	r1, #248	; 0xf8
 800069c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800069e:	69ab      	ldr	r3, [r5, #24]
 80006a0:	438a      	bics	r2, r1
 80006a2:	00db      	lsls	r3, r3, #3
 80006a4:	4313      	orrs	r3, r2
 80006a6:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80006a8:	6a29      	ldr	r1, [r5, #32]
 80006aa:	2900      	cmp	r1, #0
 80006ac:	d000      	beq.n	80006b0 <HAL_RCC_OscConfig+0x68>
 80006ae:	e159      	b.n	8000964 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80006b0:	2000      	movs	r0, #0
 80006b2:	e013      	b.n	80006dc <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80006b4:	210c      	movs	r1, #12
 80006b6:	4ca5      	ldr	r4, [pc, #660]	; (800094c <HAL_RCC_OscConfig+0x304>)
 80006b8:	6862      	ldr	r2, [r4, #4]
 80006ba:	400a      	ands	r2, r1
 80006bc:	2a04      	cmp	r2, #4
 80006be:	d006      	beq.n	80006ce <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006c0:	6863      	ldr	r3, [r4, #4]
 80006c2:	400b      	ands	r3, r1
 80006c4:	2b08      	cmp	r3, #8
 80006c6:	d10b      	bne.n	80006e0 <HAL_RCC_OscConfig+0x98>
 80006c8:	6863      	ldr	r3, [r4, #4]
 80006ca:	03db      	lsls	r3, r3, #15
 80006cc:	d508      	bpl.n	80006e0 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006ce:	6823      	ldr	r3, [r4, #0]
 80006d0:	039b      	lsls	r3, r3, #14
 80006d2:	d5bf      	bpl.n	8000654 <HAL_RCC_OscConfig+0xc>
 80006d4:	686b      	ldr	r3, [r5, #4]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d1bc      	bne.n	8000654 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80006da:	2001      	movs	r0, #1
}
 80006dc:	b005      	add	sp, #20
 80006de:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006e0:	686b      	ldr	r3, [r5, #4]
 80006e2:	2b01      	cmp	r3, #1
 80006e4:	d113      	bne.n	800070e <HAL_RCC_OscConfig+0xc6>
 80006e6:	2380      	movs	r3, #128	; 0x80
 80006e8:	6822      	ldr	r2, [r4, #0]
 80006ea:	025b      	lsls	r3, r3, #9
 80006ec:	4313      	orrs	r3, r2
 80006ee:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006f0:	f7ff fde6 	bl	80002c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006f4:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80006f6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006f8:	02b6      	lsls	r6, r6, #10
 80006fa:	6823      	ldr	r3, [r4, #0]
 80006fc:	4233      	tst	r3, r6
 80006fe:	d1a9      	bne.n	8000654 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000700:	f7ff fdde 	bl	80002c0 <HAL_GetTick>
 8000704:	1bc0      	subs	r0, r0, r7
 8000706:	2864      	cmp	r0, #100	; 0x64
 8000708:	d9f7      	bls.n	80006fa <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 800070a:	2003      	movs	r0, #3
 800070c:	e7e6      	b.n	80006dc <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800070e:	2b00      	cmp	r3, #0
 8000710:	d116      	bne.n	8000740 <HAL_RCC_OscConfig+0xf8>
 8000712:	6823      	ldr	r3, [r4, #0]
 8000714:	4a8e      	ldr	r2, [pc, #568]	; (8000950 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000716:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000718:	4013      	ands	r3, r2
 800071a:	6023      	str	r3, [r4, #0]
 800071c:	6823      	ldr	r3, [r4, #0]
 800071e:	4a8d      	ldr	r2, [pc, #564]	; (8000954 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000720:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000722:	4013      	ands	r3, r2
 8000724:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000726:	f7ff fdcb 	bl	80002c0 <HAL_GetTick>
 800072a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800072c:	6823      	ldr	r3, [r4, #0]
 800072e:	4233      	tst	r3, r6
 8000730:	d100      	bne.n	8000734 <HAL_RCC_OscConfig+0xec>
 8000732:	e78f      	b.n	8000654 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000734:	f7ff fdc4 	bl	80002c0 <HAL_GetTick>
 8000738:	1bc0      	subs	r0, r0, r7
 800073a:	2864      	cmp	r0, #100	; 0x64
 800073c:	d9f6      	bls.n	800072c <HAL_RCC_OscConfig+0xe4>
 800073e:	e7e4      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000740:	2b05      	cmp	r3, #5
 8000742:	d105      	bne.n	8000750 <HAL_RCC_OscConfig+0x108>
 8000744:	2380      	movs	r3, #128	; 0x80
 8000746:	6822      	ldr	r2, [r4, #0]
 8000748:	02db      	lsls	r3, r3, #11
 800074a:	4313      	orrs	r3, r2
 800074c:	6023      	str	r3, [r4, #0]
 800074e:	e7ca      	b.n	80006e6 <HAL_RCC_OscConfig+0x9e>
 8000750:	6823      	ldr	r3, [r4, #0]
 8000752:	4a7f      	ldr	r2, [pc, #508]	; (8000950 <HAL_RCC_OscConfig+0x308>)
 8000754:	4013      	ands	r3, r2
 8000756:	6023      	str	r3, [r4, #0]
 8000758:	6823      	ldr	r3, [r4, #0]
 800075a:	4a7e      	ldr	r2, [pc, #504]	; (8000954 <HAL_RCC_OscConfig+0x30c>)
 800075c:	4013      	ands	r3, r2
 800075e:	e7c6      	b.n	80006ee <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000760:	220c      	movs	r2, #12
 8000762:	4c7a      	ldr	r4, [pc, #488]	; (800094c <HAL_RCC_OscConfig+0x304>)
 8000764:	6863      	ldr	r3, [r4, #4]
 8000766:	4213      	tst	r3, r2
 8000768:	d006      	beq.n	8000778 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800076a:	6863      	ldr	r3, [r4, #4]
 800076c:	4013      	ands	r3, r2
 800076e:	2b08      	cmp	r3, #8
 8000770:	d110      	bne.n	8000794 <HAL_RCC_OscConfig+0x14c>
 8000772:	6863      	ldr	r3, [r4, #4]
 8000774:	03db      	lsls	r3, r3, #15
 8000776:	d40d      	bmi.n	8000794 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000778:	6823      	ldr	r3, [r4, #0]
 800077a:	079b      	lsls	r3, r3, #30
 800077c:	d502      	bpl.n	8000784 <HAL_RCC_OscConfig+0x13c>
 800077e:	68eb      	ldr	r3, [r5, #12]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d1aa      	bne.n	80006da <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000784:	21f8      	movs	r1, #248	; 0xf8
 8000786:	6822      	ldr	r2, [r4, #0]
 8000788:	692b      	ldr	r3, [r5, #16]
 800078a:	438a      	bics	r2, r1
 800078c:	00db      	lsls	r3, r3, #3
 800078e:	4313      	orrs	r3, r2
 8000790:	6023      	str	r3, [r4, #0]
 8000792:	e763      	b.n	800065c <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000794:	68ea      	ldr	r2, [r5, #12]
 8000796:	2301      	movs	r3, #1
 8000798:	2a00      	cmp	r2, #0
 800079a:	d00f      	beq.n	80007bc <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 800079c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800079e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 80007a0:	4313      	orrs	r3, r2
 80007a2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007a4:	f7ff fd8c 	bl	80002c0 <HAL_GetTick>
 80007a8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007aa:	6823      	ldr	r3, [r4, #0]
 80007ac:	4233      	tst	r3, r6
 80007ae:	d1e9      	bne.n	8000784 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007b0:	f7ff fd86 	bl	80002c0 <HAL_GetTick>
 80007b4:	1bc0      	subs	r0, r0, r7
 80007b6:	2802      	cmp	r0, #2
 80007b8:	d9f7      	bls.n	80007aa <HAL_RCC_OscConfig+0x162>
 80007ba:	e7a6      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 80007bc:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007be:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 80007c0:	439a      	bics	r2, r3
 80007c2:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 80007c4:	f7ff fd7c 	bl	80002c0 <HAL_GetTick>
 80007c8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007ca:	6823      	ldr	r3, [r4, #0]
 80007cc:	4233      	tst	r3, r6
 80007ce:	d100      	bne.n	80007d2 <HAL_RCC_OscConfig+0x18a>
 80007d0:	e744      	b.n	800065c <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007d2:	f7ff fd75 	bl	80002c0 <HAL_GetTick>
 80007d6:	1bc0      	subs	r0, r0, r7
 80007d8:	2802      	cmp	r0, #2
 80007da:	d9f6      	bls.n	80007ca <HAL_RCC_OscConfig+0x182>
 80007dc:	e795      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80007de:	69ea      	ldr	r2, [r5, #28]
 80007e0:	2301      	movs	r3, #1
 80007e2:	4c5a      	ldr	r4, [pc, #360]	; (800094c <HAL_RCC_OscConfig+0x304>)
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	d010      	beq.n	800080a <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 80007e8:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007ea:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80007ec:	4313      	orrs	r3, r2
 80007ee:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80007f0:	f7ff fd66 	bl	80002c0 <HAL_GetTick>
 80007f4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80007f8:	4233      	tst	r3, r6
 80007fa:	d000      	beq.n	80007fe <HAL_RCC_OscConfig+0x1b6>
 80007fc:	e732      	b.n	8000664 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007fe:	f7ff fd5f 	bl	80002c0 <HAL_GetTick>
 8000802:	1bc0      	subs	r0, r0, r7
 8000804:	2802      	cmp	r0, #2
 8000806:	d9f6      	bls.n	80007f6 <HAL_RCC_OscConfig+0x1ae>
 8000808:	e77f      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 800080a:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800080c:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 800080e:	439a      	bics	r2, r3
 8000810:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000812:	f7ff fd55 	bl	80002c0 <HAL_GetTick>
 8000816:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000818:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800081a:	4233      	tst	r3, r6
 800081c:	d100      	bne.n	8000820 <HAL_RCC_OscConfig+0x1d8>
 800081e:	e721      	b.n	8000664 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000820:	f7ff fd4e 	bl	80002c0 <HAL_GetTick>
 8000824:	1bc0      	subs	r0, r0, r7
 8000826:	2802      	cmp	r0, #2
 8000828:	d9f6      	bls.n	8000818 <HAL_RCC_OscConfig+0x1d0>
 800082a:	e76e      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800082c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800082e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000830:	4c46      	ldr	r4, [pc, #280]	; (800094c <HAL_RCC_OscConfig+0x304>)
 8000832:	0552      	lsls	r2, r2, #21
 8000834:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000836:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000838:	4213      	tst	r3, r2
 800083a:	d108      	bne.n	800084e <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 800083c:	69e3      	ldr	r3, [r4, #28]
 800083e:	4313      	orrs	r3, r2
 8000840:	61e3      	str	r3, [r4, #28]
 8000842:	69e3      	ldr	r3, [r4, #28]
 8000844:	4013      	ands	r3, r2
 8000846:	9303      	str	r3, [sp, #12]
 8000848:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800084a:	2301      	movs	r3, #1
 800084c:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800084e:	2780      	movs	r7, #128	; 0x80
 8000850:	4e41      	ldr	r6, [pc, #260]	; (8000958 <HAL_RCC_OscConfig+0x310>)
 8000852:	007f      	lsls	r7, r7, #1
 8000854:	6833      	ldr	r3, [r6, #0]
 8000856:	423b      	tst	r3, r7
 8000858:	d006      	beq.n	8000868 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800085a:	68ab      	ldr	r3, [r5, #8]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d113      	bne.n	8000888 <HAL_RCC_OscConfig+0x240>
 8000860:	6a22      	ldr	r2, [r4, #32]
 8000862:	4313      	orrs	r3, r2
 8000864:	6223      	str	r3, [r4, #32]
 8000866:	e030      	b.n	80008ca <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000868:	6833      	ldr	r3, [r6, #0]
 800086a:	433b      	orrs	r3, r7
 800086c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800086e:	f7ff fd27 	bl	80002c0 <HAL_GetTick>
 8000872:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000874:	6833      	ldr	r3, [r6, #0]
 8000876:	423b      	tst	r3, r7
 8000878:	d1ef      	bne.n	800085a <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800087a:	f7ff fd21 	bl	80002c0 <HAL_GetTick>
 800087e:	9b01      	ldr	r3, [sp, #4]
 8000880:	1ac0      	subs	r0, r0, r3
 8000882:	2864      	cmp	r0, #100	; 0x64
 8000884:	d9f6      	bls.n	8000874 <HAL_RCC_OscConfig+0x22c>
 8000886:	e740      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
 8000888:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800088a:	2b00      	cmp	r3, #0
 800088c:	d114      	bne.n	80008b8 <HAL_RCC_OscConfig+0x270>
 800088e:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000890:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000892:	4393      	bics	r3, r2
 8000894:	6223      	str	r3, [r4, #32]
 8000896:	6a23      	ldr	r3, [r4, #32]
 8000898:	3203      	adds	r2, #3
 800089a:	4393      	bics	r3, r2
 800089c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800089e:	f7ff fd0f 	bl	80002c0 <HAL_GetTick>
 80008a2:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80008a4:	6a23      	ldr	r3, [r4, #32]
 80008a6:	423b      	tst	r3, r7
 80008a8:	d025      	beq.n	80008f6 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008aa:	f7ff fd09 	bl	80002c0 <HAL_GetTick>
 80008ae:	4b2b      	ldr	r3, [pc, #172]	; (800095c <HAL_RCC_OscConfig+0x314>)
 80008b0:	1b80      	subs	r0, r0, r6
 80008b2:	4298      	cmp	r0, r3
 80008b4:	d9f6      	bls.n	80008a4 <HAL_RCC_OscConfig+0x25c>
 80008b6:	e728      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008b8:	2b05      	cmp	r3, #5
 80008ba:	d10b      	bne.n	80008d4 <HAL_RCC_OscConfig+0x28c>
 80008bc:	6a21      	ldr	r1, [r4, #32]
 80008be:	3b01      	subs	r3, #1
 80008c0:	430b      	orrs	r3, r1
 80008c2:	6223      	str	r3, [r4, #32]
 80008c4:	6a23      	ldr	r3, [r4, #32]
 80008c6:	431a      	orrs	r2, r3
 80008c8:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 80008ca:	f7ff fcf9 	bl	80002c0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008ce:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80008d0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008d2:	e00d      	b.n	80008f0 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008d4:	6a23      	ldr	r3, [r4, #32]
 80008d6:	4393      	bics	r3, r2
 80008d8:	2204      	movs	r2, #4
 80008da:	6223      	str	r3, [r4, #32]
 80008dc:	6a23      	ldr	r3, [r4, #32]
 80008de:	4393      	bics	r3, r2
 80008e0:	e7c0      	b.n	8000864 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008e2:	f7ff fced 	bl	80002c0 <HAL_GetTick>
 80008e6:	4b1d      	ldr	r3, [pc, #116]	; (800095c <HAL_RCC_OscConfig+0x314>)
 80008e8:	1b80      	subs	r0, r0, r6
 80008ea:	4298      	cmp	r0, r3
 80008ec:	d900      	bls.n	80008f0 <HAL_RCC_OscConfig+0x2a8>
 80008ee:	e70c      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008f0:	6a23      	ldr	r3, [r4, #32]
 80008f2:	423b      	tst	r3, r7
 80008f4:	d0f5      	beq.n	80008e2 <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 80008f6:	9b00      	ldr	r3, [sp, #0]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d000      	beq.n	80008fe <HAL_RCC_OscConfig+0x2b6>
 80008fc:	e6b6      	b.n	800066c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80008fe:	69e3      	ldr	r3, [r4, #28]
 8000900:	4a17      	ldr	r2, [pc, #92]	; (8000960 <HAL_RCC_OscConfig+0x318>)
 8000902:	4013      	ands	r3, r2
 8000904:	61e3      	str	r3, [r4, #28]
 8000906:	e6b1      	b.n	800066c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000908:	f7ff fcda 	bl	80002c0 <HAL_GetTick>
 800090c:	1bc0      	subs	r0, r0, r7
 800090e:	2802      	cmp	r0, #2
 8000910:	d800      	bhi.n	8000914 <HAL_RCC_OscConfig+0x2cc>
 8000912:	e6be      	b.n	8000692 <HAL_RCC_OscConfig+0x4a>
 8000914:	e6f9      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000916:	3205      	adds	r2, #5
 8000918:	d103      	bne.n	8000922 <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 800091a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800091c:	439a      	bics	r2, r3
 800091e:	6362      	str	r2, [r4, #52]	; 0x34
 8000920:	e6bb      	b.n	800069a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000922:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000924:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000926:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000928:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800092a:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 800092c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800092e:	4393      	bics	r3, r2
 8000930:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000932:	f7ff fcc5 	bl	80002c0 <HAL_GetTick>
 8000936:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000938:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800093a:	4233      	tst	r3, r6
 800093c:	d100      	bne.n	8000940 <HAL_RCC_OscConfig+0x2f8>
 800093e:	e6b3      	b.n	80006a8 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000940:	f7ff fcbe 	bl	80002c0 <HAL_GetTick>
 8000944:	1bc0      	subs	r0, r0, r7
 8000946:	2802      	cmp	r0, #2
 8000948:	d9f6      	bls.n	8000938 <HAL_RCC_OscConfig+0x2f0>
 800094a:	e6de      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
 800094c:	40021000 	.word	0x40021000
 8000950:	fffeffff 	.word	0xfffeffff
 8000954:	fffbffff 	.word	0xfffbffff
 8000958:	40007000 	.word	0x40007000
 800095c:	00001388 	.word	0x00001388
 8000960:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000964:	220c      	movs	r2, #12
 8000966:	4c26      	ldr	r4, [pc, #152]	; (8000a00 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000968:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800096a:	6863      	ldr	r3, [r4, #4]
 800096c:	4013      	ands	r3, r2
 800096e:	2b08      	cmp	r3, #8
 8000970:	d100      	bne.n	8000974 <HAL_RCC_OscConfig+0x32c>
 8000972:	e6b3      	b.n	80006dc <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000974:	6823      	ldr	r3, [r4, #0]
 8000976:	4a23      	ldr	r2, [pc, #140]	; (8000a04 <HAL_RCC_OscConfig+0x3bc>)
 8000978:	4013      	ands	r3, r2
 800097a:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800097c:	2902      	cmp	r1, #2
 800097e:	d12f      	bne.n	80009e0 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000980:	f7ff fc9e 	bl	80002c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000984:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000986:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000988:	04b6      	lsls	r6, r6, #18
 800098a:	6823      	ldr	r3, [r4, #0]
 800098c:	4233      	tst	r3, r6
 800098e:	d121      	bne.n	80009d4 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000990:	220f      	movs	r2, #15
 8000992:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000994:	4393      	bics	r3, r2
 8000996:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000998:	4313      	orrs	r3, r2
 800099a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800099c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800099e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80009a0:	6862      	ldr	r2, [r4, #4]
 80009a2:	430b      	orrs	r3, r1
 80009a4:	4918      	ldr	r1, [pc, #96]	; (8000a08 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009a6:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009a8:	400a      	ands	r2, r1
 80009aa:	4313      	orrs	r3, r2
 80009ac:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80009ae:	2380      	movs	r3, #128	; 0x80
 80009b0:	6822      	ldr	r2, [r4, #0]
 80009b2:	045b      	lsls	r3, r3, #17
 80009b4:	4313      	orrs	r3, r2
 80009b6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80009b8:	f7ff fc82 	bl	80002c0 <HAL_GetTick>
 80009bc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009be:	04ad      	lsls	r5, r5, #18
 80009c0:	6823      	ldr	r3, [r4, #0]
 80009c2:	422b      	tst	r3, r5
 80009c4:	d000      	beq.n	80009c8 <HAL_RCC_OscConfig+0x380>
 80009c6:	e673      	b.n	80006b0 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009c8:	f7ff fc7a 	bl	80002c0 <HAL_GetTick>
 80009cc:	1b80      	subs	r0, r0, r6
 80009ce:	2802      	cmp	r0, #2
 80009d0:	d9f6      	bls.n	80009c0 <HAL_RCC_OscConfig+0x378>
 80009d2:	e69a      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009d4:	f7ff fc74 	bl	80002c0 <HAL_GetTick>
 80009d8:	1bc0      	subs	r0, r0, r7
 80009da:	2802      	cmp	r0, #2
 80009dc:	d9d5      	bls.n	800098a <HAL_RCC_OscConfig+0x342>
 80009de:	e694      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80009e0:	f7ff fc6e 	bl	80002c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009e4:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80009e6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009e8:	04ad      	lsls	r5, r5, #18
 80009ea:	6823      	ldr	r3, [r4, #0]
 80009ec:	422b      	tst	r3, r5
 80009ee:	d100      	bne.n	80009f2 <HAL_RCC_OscConfig+0x3aa>
 80009f0:	e65e      	b.n	80006b0 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009f2:	f7ff fc65 	bl	80002c0 <HAL_GetTick>
 80009f6:	1b80      	subs	r0, r0, r6
 80009f8:	2802      	cmp	r0, #2
 80009fa:	d9f6      	bls.n	80009ea <HAL_RCC_OscConfig+0x3a2>
 80009fc:	e685      	b.n	800070a <HAL_RCC_OscConfig+0xc2>
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	40021000 	.word	0x40021000
 8000a04:	feffffff 	.word	0xfeffffff
 8000a08:	ffc2ffff 	.word	0xffc2ffff

08000a0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000a0c:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000a0e:	4c14      	ldr	r4, [pc, #80]	; (8000a60 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000a10:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000a12:	2210      	movs	r2, #16
 8000a14:	0021      	movs	r1, r4
 8000a16:	4668      	mov	r0, sp
 8000a18:	f002 f8c0 	bl	8002b9c <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000a1c:	0021      	movs	r1, r4
 8000a1e:	ad04      	add	r5, sp, #16
 8000a20:	2210      	movs	r2, #16
 8000a22:	3110      	adds	r1, #16
 8000a24:	0028      	movs	r0, r5
 8000a26:	f002 f8b9 	bl	8002b9c <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000a2a:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000a2c:	4e0d      	ldr	r6, [pc, #52]	; (8000a64 <HAL_RCC_GetSysClockFreq+0x58>)
 8000a2e:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000a30:	401a      	ands	r2, r3
 8000a32:	2a08      	cmp	r2, #8
 8000a34:	d111      	bne.n	8000a5a <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000a36:	200f      	movs	r0, #15
 8000a38:	466a      	mov	r2, sp
 8000a3a:	0c99      	lsrs	r1, r3, #18
 8000a3c:	4001      	ands	r1, r0
 8000a3e:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000a40:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000a42:	4002      	ands	r2, r0
 8000a44:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000a46:	03db      	lsls	r3, r3, #15
 8000a48:	d505      	bpl.n	8000a56 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000a4a:	4807      	ldr	r0, [pc, #28]	; (8000a68 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000a4c:	f7ff fb82 	bl	8000154 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000a50:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000a52:	b008      	add	sp, #32
 8000a54:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <HAL_RCC_GetSysClockFreq+0x60>)
 8000a58:	e7fa      	b.n	8000a50 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000a5a:	4803      	ldr	r0, [pc, #12]	; (8000a68 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000a5c:	e7f9      	b.n	8000a52 <HAL_RCC_GetSysClockFreq+0x46>
 8000a5e:	46c0      	nop			; (mov r8, r8)
 8000a60:	08002c00 	.word	0x08002c00
 8000a64:	40021000 	.word	0x40021000
 8000a68:	007a1200 	.word	0x007a1200
 8000a6c:	003d0900 	.word	0x003d0900

08000a70 <HAL_RCC_ClockConfig>:
{
 8000a70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a72:	2201      	movs	r2, #1
 8000a74:	4c43      	ldr	r4, [pc, #268]	; (8000b84 <HAL_RCC_ClockConfig+0x114>)
{
 8000a76:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a78:	6823      	ldr	r3, [r4, #0]
{
 8000a7a:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	428b      	cmp	r3, r1
 8000a80:	d31c      	bcc.n	8000abc <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a82:	6832      	ldr	r2, [r6, #0]
 8000a84:	0793      	lsls	r3, r2, #30
 8000a86:	d423      	bmi.n	8000ad0 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a88:	07d3      	lsls	r3, r2, #31
 8000a8a:	d429      	bmi.n	8000ae0 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	6822      	ldr	r2, [r4, #0]
 8000a90:	401a      	ands	r2, r3
 8000a92:	4297      	cmp	r7, r2
 8000a94:	d367      	bcc.n	8000b66 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a96:	6833      	ldr	r3, [r6, #0]
 8000a98:	4c3b      	ldr	r4, [pc, #236]	; (8000b88 <HAL_RCC_ClockConfig+0x118>)
 8000a9a:	075b      	lsls	r3, r3, #29
 8000a9c:	d46a      	bmi.n	8000b74 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000a9e:	f7ff ffb5 	bl	8000a0c <HAL_RCC_GetSysClockFreq>
 8000aa2:	6863      	ldr	r3, [r4, #4]
 8000aa4:	4a39      	ldr	r2, [pc, #228]	; (8000b8c <HAL_RCC_ClockConfig+0x11c>)
 8000aa6:	061b      	lsls	r3, r3, #24
 8000aa8:	0f1b      	lsrs	r3, r3, #28
 8000aaa:	5cd3      	ldrb	r3, [r2, r3]
 8000aac:	40d8      	lsrs	r0, r3
 8000aae:	4b38      	ldr	r3, [pc, #224]	; (8000b90 <HAL_RCC_ClockConfig+0x120>)
 8000ab0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ab2:	2003      	movs	r0, #3
 8000ab4:	f7ff fbda 	bl	800026c <HAL_InitTick>
  return HAL_OK;
 8000ab8:	2000      	movs	r0, #0
 8000aba:	e008      	b.n	8000ace <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000abc:	6823      	ldr	r3, [r4, #0]
 8000abe:	4393      	bics	r3, r2
 8000ac0:	430b      	orrs	r3, r1
 8000ac2:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ac4:	6823      	ldr	r3, [r4, #0]
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	4299      	cmp	r1, r3
 8000aca:	d0da      	beq.n	8000a82 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000acc:	2001      	movs	r0, #1
}
 8000ace:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ad0:	20f0      	movs	r0, #240	; 0xf0
 8000ad2:	492d      	ldr	r1, [pc, #180]	; (8000b88 <HAL_RCC_ClockConfig+0x118>)
 8000ad4:	684b      	ldr	r3, [r1, #4]
 8000ad6:	4383      	bics	r3, r0
 8000ad8:	68b0      	ldr	r0, [r6, #8]
 8000ada:	4303      	orrs	r3, r0
 8000adc:	604b      	str	r3, [r1, #4]
 8000ade:	e7d3      	b.n	8000a88 <HAL_RCC_ClockConfig+0x18>
 8000ae0:	4d29      	ldr	r5, [pc, #164]	; (8000b88 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ae2:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ae4:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ae6:	2a01      	cmp	r2, #1
 8000ae8:	d11a      	bne.n	8000b20 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000aea:	039b      	lsls	r3, r3, #14
 8000aec:	d5ee      	bpl.n	8000acc <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000aee:	2103      	movs	r1, #3
 8000af0:	686b      	ldr	r3, [r5, #4]
 8000af2:	438b      	bics	r3, r1
 8000af4:	4313      	orrs	r3, r2
 8000af6:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000af8:	f7ff fbe2 	bl	80002c0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000afc:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000afe:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d115      	bne.n	8000b30 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b04:	220c      	movs	r2, #12
 8000b06:	686b      	ldr	r3, [r5, #4]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	2b04      	cmp	r3, #4
 8000b0c:	d0be      	beq.n	8000a8c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b0e:	f7ff fbd7 	bl	80002c0 <HAL_GetTick>
 8000b12:	9b01      	ldr	r3, [sp, #4]
 8000b14:	1ac0      	subs	r0, r0, r3
 8000b16:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <HAL_RCC_ClockConfig+0x124>)
 8000b18:	4298      	cmp	r0, r3
 8000b1a:	d9f3      	bls.n	8000b04 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	e7d6      	b.n	8000ace <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b20:	2a02      	cmp	r2, #2
 8000b22:	d102      	bne.n	8000b2a <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b24:	019b      	lsls	r3, r3, #6
 8000b26:	d4e2      	bmi.n	8000aee <HAL_RCC_ClockConfig+0x7e>
 8000b28:	e7d0      	b.n	8000acc <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b2a:	079b      	lsls	r3, r3, #30
 8000b2c:	d4df      	bmi.n	8000aee <HAL_RCC_ClockConfig+0x7e>
 8000b2e:	e7cd      	b.n	8000acc <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	d012      	beq.n	8000b5a <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b34:	220c      	movs	r2, #12
 8000b36:	686b      	ldr	r3, [r5, #4]
 8000b38:	4213      	tst	r3, r2
 8000b3a:	d0a7      	beq.n	8000a8c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b3c:	f7ff fbc0 	bl	80002c0 <HAL_GetTick>
 8000b40:	9b01      	ldr	r3, [sp, #4]
 8000b42:	1ac0      	subs	r0, r0, r3
 8000b44:	4b13      	ldr	r3, [pc, #76]	; (8000b94 <HAL_RCC_ClockConfig+0x124>)
 8000b46:	4298      	cmp	r0, r3
 8000b48:	d9f4      	bls.n	8000b34 <HAL_RCC_ClockConfig+0xc4>
 8000b4a:	e7e7      	b.n	8000b1c <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b4c:	f7ff fbb8 	bl	80002c0 <HAL_GetTick>
 8000b50:	9b01      	ldr	r3, [sp, #4]
 8000b52:	1ac0      	subs	r0, r0, r3
 8000b54:	4b0f      	ldr	r3, [pc, #60]	; (8000b94 <HAL_RCC_ClockConfig+0x124>)
 8000b56:	4298      	cmp	r0, r3
 8000b58:	d8e0      	bhi.n	8000b1c <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b5a:	220c      	movs	r2, #12
 8000b5c:	686b      	ldr	r3, [r5, #4]
 8000b5e:	4013      	ands	r3, r2
 8000b60:	2b08      	cmp	r3, #8
 8000b62:	d1f3      	bne.n	8000b4c <HAL_RCC_ClockConfig+0xdc>
 8000b64:	e792      	b.n	8000a8c <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b66:	6822      	ldr	r2, [r4, #0]
 8000b68:	439a      	bics	r2, r3
 8000b6a:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b6c:	6822      	ldr	r2, [r4, #0]
 8000b6e:	421a      	tst	r2, r3
 8000b70:	d1ac      	bne.n	8000acc <HAL_RCC_ClockConfig+0x5c>
 8000b72:	e790      	b.n	8000a96 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000b74:	6863      	ldr	r3, [r4, #4]
 8000b76:	4a08      	ldr	r2, [pc, #32]	; (8000b98 <HAL_RCC_ClockConfig+0x128>)
 8000b78:	4013      	ands	r3, r2
 8000b7a:	68f2      	ldr	r2, [r6, #12]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	6063      	str	r3, [r4, #4]
 8000b80:	e78d      	b.n	8000a9e <HAL_RCC_ClockConfig+0x2e>
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	40022000 	.word	0x40022000
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	08002d26 	.word	0x08002d26
 8000b90:	20000010 	.word	0x20000010
 8000b94:	00001388 	.word	0x00001388
 8000b98:	fffff8ff 	.word	0xfffff8ff

08000b9c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000b9c:	4b01      	ldr	r3, [pc, #4]	; (8000ba4 <HAL_RCC_GetHCLKFreq+0x8>)
 8000b9e:	6818      	ldr	r0, [r3, #0]
}
 8000ba0:	4770      	bx	lr
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	20000010 	.word	0x20000010

08000ba8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000ba8:	4b04      	ldr	r3, [pc, #16]	; (8000bbc <HAL_RCC_GetPCLK1Freq+0x14>)
 8000baa:	4a05      	ldr	r2, [pc, #20]	; (8000bc0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	055b      	lsls	r3, r3, #21
 8000bb0:	0f5b      	lsrs	r3, r3, #29
 8000bb2:	5cd3      	ldrb	r3, [r2, r3]
 8000bb4:	4a03      	ldr	r2, [pc, #12]	; (8000bc4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000bb6:	6810      	ldr	r0, [r2, #0]
 8000bb8:	40d8      	lsrs	r0, r3
}    
 8000bba:	4770      	bx	lr
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	08002d36 	.word	0x08002d36
 8000bc4:	20000010 	.word	0x20000010

08000bc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000bc8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000bca:	6803      	ldr	r3, [r0, #0]
{
 8000bcc:	b085      	sub	sp, #20
 8000bce:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000bd0:	03db      	lsls	r3, r3, #15
 8000bd2:	d528      	bpl.n	8000c26 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bd4:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000bd6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bd8:	4c3b      	ldr	r4, [pc, #236]	; (8000cc8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000bda:	0552      	lsls	r2, r2, #21
 8000bdc:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000bde:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000be0:	4213      	tst	r3, r2
 8000be2:	d108      	bne.n	8000bf6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000be4:	69e3      	ldr	r3, [r4, #28]
 8000be6:	4313      	orrs	r3, r2
 8000be8:	61e3      	str	r3, [r4, #28]
 8000bea:	69e3      	ldr	r3, [r4, #28]
 8000bec:	4013      	ands	r3, r2
 8000bee:	9303      	str	r3, [sp, #12]
 8000bf0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bf6:	2780      	movs	r7, #128	; 0x80
 8000bf8:	4e34      	ldr	r6, [pc, #208]	; (8000ccc <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000bfa:	007f      	lsls	r7, r7, #1
 8000bfc:	6833      	ldr	r3, [r6, #0]
 8000bfe:	423b      	tst	r3, r7
 8000c00:	d02f      	beq.n	8000c62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000c02:	22c0      	movs	r2, #192	; 0xc0
 8000c04:	6a23      	ldr	r3, [r4, #32]
 8000c06:	0092      	lsls	r2, r2, #2
 8000c08:	4013      	ands	r3, r2
 8000c0a:	4e31      	ldr	r6, [pc, #196]	; (8000cd0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000c0c:	d13b      	bne.n	8000c86 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000c0e:	6a23      	ldr	r3, [r4, #32]
 8000c10:	401e      	ands	r6, r3
 8000c12:	686b      	ldr	r3, [r5, #4]
 8000c14:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000c16:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000c18:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d103      	bne.n	8000c26 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c1e:	69e3      	ldr	r3, [r4, #28]
 8000c20:	4a2c      	ldr	r2, [pc, #176]	; (8000cd4 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8000c22:	4013      	ands	r3, r2
 8000c24:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000c26:	682a      	ldr	r2, [r5, #0]
 8000c28:	07d3      	lsls	r3, r2, #31
 8000c2a:	d506      	bpl.n	8000c3a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000c2c:	2003      	movs	r0, #3
 8000c2e:	4926      	ldr	r1, [pc, #152]	; (8000cc8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000c30:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000c32:	4383      	bics	r3, r0
 8000c34:	68a8      	ldr	r0, [r5, #8]
 8000c36:	4303      	orrs	r3, r0
 8000c38:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000c3a:	0693      	lsls	r3, r2, #26
 8000c3c:	d506      	bpl.n	8000c4c <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000c3e:	2010      	movs	r0, #16
 8000c40:	4921      	ldr	r1, [pc, #132]	; (8000cc8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000c42:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000c44:	4383      	bics	r3, r0
 8000c46:	68e8      	ldr	r0, [r5, #12]
 8000c48:	4303      	orrs	r3, r0
 8000c4a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000c4c:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8000c4e:	0553      	lsls	r3, r2, #21
 8000c50:	d517      	bpl.n	8000c82 <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8000c52:	2140      	movs	r1, #64	; 0x40
 8000c54:	4a1c      	ldr	r2, [pc, #112]	; (8000cc8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8000c56:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000c58:	438b      	bics	r3, r1
 8000c5a:	6929      	ldr	r1, [r5, #16]
 8000c5c:	430b      	orrs	r3, r1
 8000c5e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c60:	e00f      	b.n	8000c82 <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c62:	6833      	ldr	r3, [r6, #0]
 8000c64:	433b      	orrs	r3, r7
 8000c66:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000c68:	f7ff fb2a 	bl	80002c0 <HAL_GetTick>
 8000c6c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c6e:	6833      	ldr	r3, [r6, #0]
 8000c70:	423b      	tst	r3, r7
 8000c72:	d1c6      	bne.n	8000c02 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c74:	f7ff fb24 	bl	80002c0 <HAL_GetTick>
 8000c78:	9b01      	ldr	r3, [sp, #4]
 8000c7a:	1ac0      	subs	r0, r0, r3
 8000c7c:	2864      	cmp	r0, #100	; 0x64
 8000c7e:	d9f6      	bls.n	8000c6e <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 8000c80:	2003      	movs	r0, #3
}
 8000c82:	b005      	add	sp, #20
 8000c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000c86:	6869      	ldr	r1, [r5, #4]
 8000c88:	400a      	ands	r2, r1
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d0bf      	beq.n	8000c0e <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c8e:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000c90:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c92:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000c94:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000c96:	025b      	lsls	r3, r3, #9
 8000c98:	4303      	orrs	r3, r0
 8000c9a:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000c9c:	6a23      	ldr	r3, [r4, #32]
 8000c9e:	480e      	ldr	r0, [pc, #56]	; (8000cd8 <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000ca0:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000ca2:	4003      	ands	r3, r0
 8000ca4:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000ca6:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000ca8:	07d3      	lsls	r3, r2, #31
 8000caa:	d5b0      	bpl.n	8000c0e <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000cac:	f7ff fb08 	bl	80002c0 <HAL_GetTick>
 8000cb0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cb2:	2202      	movs	r2, #2
 8000cb4:	6a23      	ldr	r3, [r4, #32]
 8000cb6:	4213      	tst	r3, r2
 8000cb8:	d1a9      	bne.n	8000c0e <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cba:	f7ff fb01 	bl	80002c0 <HAL_GetTick>
 8000cbe:	4b07      	ldr	r3, [pc, #28]	; (8000cdc <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8000cc0:	1bc0      	subs	r0, r0, r7
 8000cc2:	4298      	cmp	r0, r3
 8000cc4:	d9f5      	bls.n	8000cb2 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8000cc6:	e7db      	b.n	8000c80 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	40007000 	.word	0x40007000
 8000cd0:	fffffcff 	.word	0xfffffcff
 8000cd4:	efffffff 	.word	0xefffffff
 8000cd8:	fffeffff 	.word	0xfffeffff
 8000cdc:	00001388 	.word	0x00001388

08000ce0 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000ce0:	4a20      	ldr	r2, [pc, #128]	; (8000d64 <TIM_Base_SetConfig+0x84>)
{
 8000ce2:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000ce4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d006      	beq.n	8000cf8 <TIM_Base_SetConfig+0x18>
 8000cea:	2480      	movs	r4, #128	; 0x80
 8000cec:	05e4      	lsls	r4, r4, #23
 8000cee:	42a0      	cmp	r0, r4
 8000cf0:	d002      	beq.n	8000cf8 <TIM_Base_SetConfig+0x18>
 8000cf2:	4c1d      	ldr	r4, [pc, #116]	; (8000d68 <TIM_Base_SetConfig+0x88>)
 8000cf4:	42a0      	cmp	r0, r4
 8000cf6:	d10c      	bne.n	8000d12 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000cf8:	2470      	movs	r4, #112	; 0x70
 8000cfa:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8000cfc:	684c      	ldr	r4, [r1, #4]
 8000cfe:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d012      	beq.n	8000d2a <TIM_Base_SetConfig+0x4a>
 8000d04:	2480      	movs	r4, #128	; 0x80
 8000d06:	05e4      	lsls	r4, r4, #23
 8000d08:	42a0      	cmp	r0, r4
 8000d0a:	d00e      	beq.n	8000d2a <TIM_Base_SetConfig+0x4a>
 8000d0c:	4c16      	ldr	r4, [pc, #88]	; (8000d68 <TIM_Base_SetConfig+0x88>)
 8000d0e:	42a0      	cmp	r0, r4
 8000d10:	d00b      	beq.n	8000d2a <TIM_Base_SetConfig+0x4a>
 8000d12:	4c16      	ldr	r4, [pc, #88]	; (8000d6c <TIM_Base_SetConfig+0x8c>)
 8000d14:	42a0      	cmp	r0, r4
 8000d16:	d008      	beq.n	8000d2a <TIM_Base_SetConfig+0x4a>
 8000d18:	4c15      	ldr	r4, [pc, #84]	; (8000d70 <TIM_Base_SetConfig+0x90>)
 8000d1a:	42a0      	cmp	r0, r4
 8000d1c:	d005      	beq.n	8000d2a <TIM_Base_SetConfig+0x4a>
 8000d1e:	4c15      	ldr	r4, [pc, #84]	; (8000d74 <TIM_Base_SetConfig+0x94>)
 8000d20:	42a0      	cmp	r0, r4
 8000d22:	d002      	beq.n	8000d2a <TIM_Base_SetConfig+0x4a>
 8000d24:	4c14      	ldr	r4, [pc, #80]	; (8000d78 <TIM_Base_SetConfig+0x98>)
 8000d26:	42a0      	cmp	r0, r4
 8000d28:	d103      	bne.n	8000d32 <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000d2a:	4c14      	ldr	r4, [pc, #80]	; (8000d7c <TIM_Base_SetConfig+0x9c>)
 8000d2c:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d2e:	68cc      	ldr	r4, [r1, #12]
 8000d30:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000d32:	2480      	movs	r4, #128	; 0x80
 8000d34:	43a3      	bics	r3, r4
 8000d36:	694c      	ldr	r4, [r1, #20]
 8000d38:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8000d3a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d3c:	688b      	ldr	r3, [r1, #8]
 8000d3e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000d40:	680b      	ldr	r3, [r1, #0]
 8000d42:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000d44:	4290      	cmp	r0, r2
 8000d46:	d008      	beq.n	8000d5a <TIM_Base_SetConfig+0x7a>
 8000d48:	4b09      	ldr	r3, [pc, #36]	; (8000d70 <TIM_Base_SetConfig+0x90>)
 8000d4a:	4298      	cmp	r0, r3
 8000d4c:	d005      	beq.n	8000d5a <TIM_Base_SetConfig+0x7a>
 8000d4e:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <TIM_Base_SetConfig+0x94>)
 8000d50:	4298      	cmp	r0, r3
 8000d52:	d002      	beq.n	8000d5a <TIM_Base_SetConfig+0x7a>
 8000d54:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <TIM_Base_SetConfig+0x98>)
 8000d56:	4298      	cmp	r0, r3
 8000d58:	d101      	bne.n	8000d5e <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000d5a:	690b      	ldr	r3, [r1, #16]
 8000d5c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	6143      	str	r3, [r0, #20]
}
 8000d62:	bd10      	pop	{r4, pc}
 8000d64:	40012c00 	.word	0x40012c00
 8000d68:	40000400 	.word	0x40000400
 8000d6c:	40002000 	.word	0x40002000
 8000d70:	40014000 	.word	0x40014000
 8000d74:	40014400 	.word	0x40014400
 8000d78:	40014800 	.word	0x40014800
 8000d7c:	fffffcff 	.word	0xfffffcff

08000d80 <HAL_TIM_Base_Init>:
{
 8000d80:	b570      	push	{r4, r5, r6, lr}
 8000d82:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000d84:	2001      	movs	r0, #1
  if(htim == NULL)
 8000d86:	2c00      	cmp	r4, #0
 8000d88:	d014      	beq.n	8000db4 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d8a:	0025      	movs	r5, r4
 8000d8c:	353d      	adds	r5, #61	; 0x3d
 8000d8e:	782b      	ldrb	r3, [r5, #0]
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d105      	bne.n	8000da2 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000d96:	0022      	movs	r2, r4
 8000d98:	323c      	adds	r2, #60	; 0x3c
 8000d9a:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8000d9c:	0020      	movs	r0, r4
 8000d9e:	f001 fe13 	bl	80029c8 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000da2:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000da4:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000da6:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000da8:	1d21      	adds	r1, r4, #4
 8000daa:	f7ff ff99 	bl	8000ce0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000dae:	2301      	movs	r3, #1
  return HAL_OK;
 8000db0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000db2:	702b      	strb	r3, [r5, #0]
}
 8000db4:	bd70      	pop	{r4, r5, r6, pc}
	...

08000db8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8000db8:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8000dba:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000dbc:	4d03      	ldr	r5, [pc, #12]	; (8000dcc <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000dc2:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000dc8:	6083      	str	r3, [r0, #8]
}
 8000dca:	bd30      	pop	{r4, r5, pc}
 8000dcc:	ffff00ff 	.word	0xffff00ff

08000dd0 <HAL_TIM_ConfigClockSource>:
{
 8000dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000dd2:	0005      	movs	r5, r0
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	353c      	adds	r5, #60	; 0x3c
 8000dd8:	782a      	ldrb	r2, [r5, #0]
{
 8000dda:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8000ddc:	0018      	movs	r0, r3
 8000dde:	2a01      	cmp	r2, #1
 8000de0:	d019      	beq.n	8000e16 <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8000de2:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000de4:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8000de6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000de8:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000dea:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000dec:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8000dee:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000df0:	4a4f      	ldr	r2, [pc, #316]	; (8000f30 <HAL_TIM_ConfigClockSource+0x160>)
 8000df2:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8000df4:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8000df6:	680b      	ldr	r3, [r1, #0]
 8000df8:	2b40      	cmp	r3, #64	; 0x40
 8000dfa:	d100      	bne.n	8000dfe <HAL_TIM_ConfigClockSource+0x2e>
 8000dfc:	e06f      	b.n	8000ede <HAL_TIM_ConfigClockSource+0x10e>
 8000dfe:	d816      	bhi.n	8000e2e <HAL_TIM_ConfigClockSource+0x5e>
 8000e00:	2b10      	cmp	r3, #16
 8000e02:	d100      	bne.n	8000e06 <HAL_TIM_ConfigClockSource+0x36>
 8000e04:	e087      	b.n	8000f16 <HAL_TIM_ConfigClockSource+0x146>
 8000e06:	d807      	bhi.n	8000e18 <HAL_TIM_ConfigClockSource+0x48>
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d100      	bne.n	8000e0e <HAL_TIM_ConfigClockSource+0x3e>
 8000e0c:	e07d      	b.n	8000f0a <HAL_TIM_ConfigClockSource+0x13a>
  htim->State = HAL_TIM_STATE_READY;
 8000e0e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000e10:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000e12:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8000e14:	7028      	strb	r0, [r5, #0]
}
 8000e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8000e18:	2b20      	cmp	r3, #32
 8000e1a:	d100      	bne.n	8000e1e <HAL_TIM_ConfigClockSource+0x4e>
 8000e1c:	e081      	b.n	8000f22 <HAL_TIM_ConfigClockSource+0x152>
 8000e1e:	2b30      	cmp	r3, #48	; 0x30
 8000e20:	d1f5      	bne.n	8000e0e <HAL_TIM_ConfigClockSource+0x3e>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000e22:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000e24:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000e26:	4393      	bics	r3, r2
 8000e28:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000e2a:	2337      	movs	r3, #55	; 0x37
 8000e2c:	e055      	b.n	8000eda <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 8000e2e:	2b70      	cmp	r3, #112	; 0x70
 8000e30:	d033      	beq.n	8000e9a <HAL_TIM_ConfigClockSource+0xca>
 8000e32:	d81b      	bhi.n	8000e6c <HAL_TIM_ConfigClockSource+0x9c>
 8000e34:	2b50      	cmp	r3, #80	; 0x50
 8000e36:	d03b      	beq.n	8000eb0 <HAL_TIM_ConfigClockSource+0xe0>
 8000e38:	2b60      	cmp	r3, #96	; 0x60
 8000e3a:	d1e8      	bne.n	8000e0e <HAL_TIM_ConfigClockSource+0x3e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e3c:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000e3e:	684b      	ldr	r3, [r1, #4]
 8000e40:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e42:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000e44:	4f3b      	ldr	r7, [pc, #236]	; (8000f34 <HAL_TIM_ConfigClockSource+0x164>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e46:	43a1      	bics	r1, r4
 8000e48:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000e4a:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000e4c:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000e4e:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000e50:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000e52:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000e54:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8000e56:	6182      	str	r2, [r0, #24]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000e58:	2270      	movs	r2, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000e5a:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000e5c:	011b      	lsls	r3, r3, #4
 8000e5e:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8000e60:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8000e62:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000e64:	4393      	bics	r3, r2
 8000e66:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000e68:	2367      	movs	r3, #103	; 0x67
 8000e6a:	e036      	b.n	8000eda <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 8000e6c:	2280      	movs	r2, #128	; 0x80
 8000e6e:	0152      	lsls	r2, r2, #5
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d00d      	beq.n	8000e90 <HAL_TIM_ConfigClockSource+0xc0>
 8000e74:	2280      	movs	r2, #128	; 0x80
 8000e76:	0192      	lsls	r2, r2, #6
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d1c8      	bne.n	8000e0e <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 8000e7c:	68cb      	ldr	r3, [r1, #12]
 8000e7e:	684a      	ldr	r2, [r1, #4]
 8000e80:	6889      	ldr	r1, [r1, #8]
 8000e82:	f7ff ff99 	bl	8000db8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000e86:	2380      	movs	r3, #128	; 0x80
 8000e88:	6822      	ldr	r2, [r4, #0]
 8000e8a:	01db      	lsls	r3, r3, #7
 8000e8c:	6891      	ldr	r1, [r2, #8]
 8000e8e:	e00c      	b.n	8000eaa <HAL_TIM_ConfigClockSource+0xda>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000e90:	2207      	movs	r2, #7
 8000e92:	6883      	ldr	r3, [r0, #8]
 8000e94:	4393      	bics	r3, r2
   TIMx->SMCR = tmpsmcr;
 8000e96:	6083      	str	r3, [r0, #8]
 8000e98:	e7b9      	b.n	8000e0e <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 8000e9a:	68cb      	ldr	r3, [r1, #12]
 8000e9c:	684a      	ldr	r2, [r1, #4]
 8000e9e:	6889      	ldr	r1, [r1, #8]
 8000ea0:	f7ff ff8a 	bl	8000db8 <TIM_ETR_SetConfig>
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8000ea4:	2177      	movs	r1, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8000ea6:	6822      	ldr	r2, [r4, #0]
 8000ea8:	6893      	ldr	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000eaa:	430b      	orrs	r3, r1
 8000eac:	6093      	str	r3, [r2, #8]
    break;
 8000eae:	e7ae      	b.n	8000e0e <HAL_TIM_ConfigClockSource+0x3e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000eb0:	684a      	ldr	r2, [r1, #4]
 8000eb2:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000eb4:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000eb6:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000eb8:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000eba:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000ebc:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ebe:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000ec0:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000ec2:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000ec4:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000ec6:	240a      	movs	r4, #10
 8000ec8:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000eca:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000ecc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000ece:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000ed0:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000ed2:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000ed4:	4393      	bics	r3, r2
 8000ed6:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000ed8:	2357      	movs	r3, #87	; 0x57
 8000eda:	4313      	orrs	r3, r2
 8000edc:	e7db      	b.n	8000e96 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000ede:	684a      	ldr	r2, [r1, #4]
 8000ee0:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000ee2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ee4:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000ee6:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ee8:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000eea:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000eec:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000eee:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000ef0:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000ef2:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000ef4:	240a      	movs	r4, #10
 8000ef6:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000ef8:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000efa:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000efc:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000efe:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000f00:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f02:	4393      	bics	r3, r2
 8000f04:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000f06:	2347      	movs	r3, #71	; 0x47
 8000f08:	e7e7      	b.n	8000eda <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f0a:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000f0c:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f0e:	4393      	bics	r3, r2
 8000f10:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000f12:	2307      	movs	r3, #7
 8000f14:	e7e1      	b.n	8000eda <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f16:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000f18:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f1a:	4393      	bics	r3, r2
 8000f1c:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000f1e:	2317      	movs	r3, #23
 8000f20:	e7db      	b.n	8000eda <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f22:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8000f24:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f26:	4393      	bics	r3, r2
 8000f28:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000f2a:	2327      	movs	r3, #39	; 0x27
 8000f2c:	e7d5      	b.n	8000eda <HAL_TIM_ConfigClockSource+0x10a>
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	ffff0088 	.word	0xffff0088
 8000f34:	ffff0fff 	.word	0xffff0fff

08000f38 <TIM_SlaveTimer_SetConfig>:
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f38:	2270      	movs	r2, #112	; 0x70
{
 8000f3a:	b570      	push	{r4, r5, r6, lr}
  tmpsmcr &= ~TIM_SMCR_SMS;
 8000f3c:	2407      	movs	r4, #7
  tmpsmcr = htim->Instance->SMCR;
 8000f3e:	6800      	ldr	r0, [r0, #0]
 8000f40:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f42:	4393      	bics	r3, r2
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8000f44:	684a      	ldr	r2, [r1, #4]
 8000f46:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8000f48:	43a3      	bics	r3, r4
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8000f4a:	680c      	ldr	r4, [r1, #0]
 8000f4c:	4323      	orrs	r3, r4
  htim->Instance->SMCR = tmpsmcr;
 8000f4e:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8000f50:	2a50      	cmp	r2, #80	; 0x50
 8000f52:	d01c      	beq.n	8000f8e <TIM_SlaveTimer_SetConfig+0x56>
 8000f54:	d802      	bhi.n	8000f5c <TIM_SlaveTimer_SetConfig+0x24>
 8000f56:	2a40      	cmp	r2, #64	; 0x40
 8000f58:	d00a      	beq.n	8000f70 <TIM_SlaveTimer_SetConfig+0x38>
}
 8000f5a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 8000f5c:	2a60      	cmp	r2, #96	; 0x60
 8000f5e:	d028      	beq.n	8000fb2 <TIM_SlaveTimer_SetConfig+0x7a>
 8000f60:	2a70      	cmp	r2, #112	; 0x70
 8000f62:	d1fa      	bne.n	8000f5a <TIM_SlaveTimer_SetConfig+0x22>
      TIM_ETR_SetConfig(htim->Instance,
 8000f64:	690b      	ldr	r3, [r1, #16]
 8000f66:	688a      	ldr	r2, [r1, #8]
 8000f68:	68c9      	ldr	r1, [r1, #12]
 8000f6a:	f7ff ff25 	bl	8000db8 <TIM_ETR_SetConfig>
    break;
 8000f6e:	e7f4      	b.n	8000f5a <TIM_SlaveTimer_SetConfig+0x22>
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8000f70:	2201      	movs	r2, #1
      tmpccer = htim->Instance->CCER;
 8000f72:	6a04      	ldr	r4, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8000f74:	6a03      	ldr	r3, [r0, #32]
 8000f76:	4393      	bics	r3, r2
 8000f78:	6203      	str	r3, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8000f7a:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f7c:	32ef      	adds	r2, #239	; 0xef
 8000f7e:	4393      	bics	r3, r2
 8000f80:	001a      	movs	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8000f82:	690b      	ldr	r3, [r1, #16]
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 8000f88:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8000f8a:	6204      	str	r4, [r0, #32]
    break;
 8000f8c:	e7e5      	b.n	8000f5a <TIM_SlaveTimer_SetConfig+0x22>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f8e:	2501      	movs	r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000f90:	688a      	ldr	r2, [r1, #8]
 8000f92:	690b      	ldr	r3, [r1, #16]
  tmpccer = TIMx->CCER;
 8000f94:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f96:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f98:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f9a:	43ac      	bics	r4, r5
 8000f9c:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f9e:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000fa0:	35ef      	adds	r5, #239	; 0xef
 8000fa2:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000fa4:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000fa6:	240a      	movs	r4, #10
 8000fa8:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000faa:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000fac:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000fae:	6202      	str	r2, [r0, #32]
 8000fb0:	e7d3      	b.n	8000f5a <TIM_SlaveTimer_SetConfig+0x22>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fb2:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000fb4:	688b      	ldr	r3, [r1, #8]
 8000fb6:	690a      	ldr	r2, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fb8:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000fba:	4d07      	ldr	r5, [pc, #28]	; (8000fd8 <TIM_SlaveTimer_SetConfig+0xa0>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fbc:	43a1      	bics	r1, r4
 8000fbe:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000fc0:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000fc2:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000fc4:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000fc6:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000fc8:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000fca:	6a01      	ldr	r1, [r0, #32]
  tmpccer |= (TIM_ICPolarity << 4U);
 8000fcc:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000fce:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000fd0:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8000fd2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8000fd4:	6203      	str	r3, [r0, #32]
}
 8000fd6:	e7c0      	b.n	8000f5a <TIM_SlaveTimer_SetConfig+0x22>
 8000fd8:	ffff0fff 	.word	0xffff0fff

08000fdc <HAL_TIM_SlaveConfigSynchronization>:
{
 8000fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000fde:	0005      	movs	r5, r0
 8000fe0:	353c      	adds	r5, #60	; 0x3c
 8000fe2:	782b      	ldrb	r3, [r5, #0]
{
 8000fe4:	0004      	movs	r4, r0
 8000fe6:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d013      	beq.n	8001014 <HAL_TIM_SlaveConfigSynchronization+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 8000fec:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000fee:	2701      	movs	r7, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000ff0:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000ff2:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ff4:	7030      	strb	r0, [r6, #0]
  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8000ff6:	0020      	movs	r0, r4
 8000ff8:	f7ff ff9e 	bl	8000f38 <TIM_SlaveTimer_SetConfig>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8000ffc:	2140      	movs	r1, #64	; 0x40
  __HAL_UNLOCK(htim);
 8000ffe:	2000      	movs	r0, #0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001000:	6823      	ldr	r3, [r4, #0]
 8001002:	68da      	ldr	r2, [r3, #12]
 8001004:	438a      	bics	r2, r1
 8001006:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001008:	68da      	ldr	r2, [r3, #12]
 800100a:	4903      	ldr	r1, [pc, #12]	; (8001018 <HAL_TIM_SlaveConfigSynchronization+0x3c>)
 800100c:	400a      	ands	r2, r1
 800100e:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 8001010:	7037      	strb	r7, [r6, #0]
  __HAL_UNLOCK(htim);
 8001012:	7028      	strb	r0, [r5, #0]
    }
 8001014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001016:	46c0      	nop			; (mov r8, r8)
 8001018:	ffffbfff 	.word	0xffffbfff

0800101c <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800101c:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800101e:	0004      	movs	r4, r0
 8001020:	343c      	adds	r4, #60	; 0x3c
 8001022:	7822      	ldrb	r2, [r4, #0]
{
 8001024:	0003      	movs	r3, r0
 8001026:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8001028:	2a01      	cmp	r2, #1
 800102a:	d017      	beq.n	800105c <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 800102c:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800102e:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001030:	353d      	adds	r5, #61	; 0x3d
 8001032:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001034:	685a      	ldr	r2, [r3, #4]
 8001036:	306e      	adds	r0, #110	; 0x6e
 8001038:	4382      	bics	r2, r0
 800103a:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001040:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001042:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001044:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001046:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	4382      	bics	r2, r0
 800104c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800104e:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8001050:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001052:	430a      	orrs	r2, r1
 8001054:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001056:	2301      	movs	r3, #1
 8001058:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800105a:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800105c:	bd30      	pop	{r4, r5, pc}
	...

08001060 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001060:	6803      	ldr	r3, [r0, #0]
 8001062:	4906      	ldr	r1, [pc, #24]	; (800107c <UART_EndRxTransfer+0x1c>)
 8001064:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001066:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001068:	400a      	ands	r2, r1
 800106a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800106c:	689a      	ldr	r2, [r3, #8]
 800106e:	3123      	adds	r1, #35	; 0x23
 8001070:	31ff      	adds	r1, #255	; 0xff
 8001072:	438a      	bics	r2, r1
 8001074:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8001076:	2320      	movs	r3, #32
 8001078:	7003      	strb	r3, [r0, #0]
}
 800107a:	4770      	bx	lr
 800107c:	fffffedf 	.word	0xfffffedf

08001080 <HAL_UART_DeInit>:
{
 8001080:	b570      	push	{r4, r5, r6, lr}
 8001082:	0005      	movs	r5, r0
    return HAL_ERROR;
 8001084:	2001      	movs	r0, #1
  if(huart == NULL)
 8001086:	2d00      	cmp	r5, #0
 8001088:	d016      	beq.n	80010b8 <HAL_UART_DeInit+0x38>
  huart->gState = HAL_UART_STATE_BUSY;
 800108a:	002e      	movs	r6, r5
 800108c:	2324      	movs	r3, #36	; 0x24
  huart->Instance->CR1 = 0x0U;
 800108e:	2400      	movs	r4, #0
  huart->gState = HAL_UART_STATE_BUSY;
 8001090:	3669      	adds	r6, #105	; 0x69
 8001092:	7033      	strb	r3, [r6, #0]
  __HAL_UART_DISABLE(huart);
 8001094:	682b      	ldr	r3, [r5, #0]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4382      	bics	r2, r0
 800109a:	601a      	str	r2, [r3, #0]
  HAL_UART_MspDeInit(huart);
 800109c:	0028      	movs	r0, r5
  huart->Instance->CR1 = 0x0U;
 800109e:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80010a0:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80010a2:	609c      	str	r4, [r3, #8]
  HAL_UART_MspDeInit(huart);
 80010a4:	f001 fcd6 	bl	8002a54 <HAL_UART_MspDeInit>
  huart->RxState   = HAL_UART_STATE_RESET;
 80010a8:	002b      	movs	r3, r5
  return HAL_OK;
 80010aa:	0020      	movs	r0, r4
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010ac:	66ec      	str	r4, [r5, #108]	; 0x6c
  huart->RxState   = HAL_UART_STATE_RESET;
 80010ae:	336a      	adds	r3, #106	; 0x6a
  __HAL_UNLOCK(huart);
 80010b0:	3568      	adds	r5, #104	; 0x68
  huart->gState    = HAL_UART_STATE_RESET;
 80010b2:	7034      	strb	r4, [r6, #0]
  huart->RxState   = HAL_UART_STATE_RESET;
 80010b4:	701c      	strb	r4, [r3, #0]
  __HAL_UNLOCK(huart);
 80010b6:	702c      	strb	r4, [r5, #0]
}
 80010b8:	bd70      	pop	{r4, r5, r6, pc}

080010ba <HAL_UART_Transmit_IT>:
{
 80010ba:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 80010bc:	0006      	movs	r6, r0
 80010be:	3669      	adds	r6, #105	; 0x69
 80010c0:	7833      	ldrb	r3, [r6, #0]
{
 80010c2:	0004      	movs	r4, r0
    return HAL_BUSY;
 80010c4:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 80010c6:	2b20      	cmp	r3, #32
 80010c8:	d124      	bne.n	8001114 <HAL_UART_Transmit_IT+0x5a>
      return HAL_ERROR;
 80010ca:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 80010cc:	2900      	cmp	r1, #0
 80010ce:	d021      	beq.n	8001114 <HAL_UART_Transmit_IT+0x5a>
 80010d0:	2a00      	cmp	r2, #0
 80010d2:	d01f      	beq.n	8001114 <HAL_UART_Transmit_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80010d4:	2380      	movs	r3, #128	; 0x80
 80010d6:	68a5      	ldr	r5, [r4, #8]
 80010d8:	015b      	lsls	r3, r3, #5
 80010da:	429d      	cmp	r5, r3
 80010dc:	d104      	bne.n	80010e8 <HAL_UART_Transmit_IT+0x2e>
 80010de:	6923      	ldr	r3, [r4, #16]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <HAL_UART_Transmit_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 80010e4:	4201      	tst	r1, r0
 80010e6:	d115      	bne.n	8001114 <HAL_UART_Transmit_IT+0x5a>
    __HAL_LOCK(huart);
 80010e8:	0025      	movs	r5, r4
 80010ea:	3568      	adds	r5, #104	; 0x68
 80010ec:	782b      	ldrb	r3, [r5, #0]
    return HAL_BUSY;
 80010ee:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d00f      	beq.n	8001114 <HAL_UART_Transmit_IT+0x5a>
    huart->TxXferSize = Size;
 80010f4:	0023      	movs	r3, r4
 80010f6:	3350      	adds	r3, #80	; 0x50
    huart->pTxBuffPtr = pData;
 80010f8:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferCount = Size;
 80010fa:	805a      	strh	r2, [r3, #2]
    huart->TxXferSize = Size;
 80010fc:	801a      	strh	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010fe:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001100:	2221      	movs	r2, #33	; 0x21
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001102:	6821      	ldr	r1, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001104:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001106:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001108:	6808      	ldr	r0, [r1, #0]
 800110a:	325f      	adds	r2, #95	; 0x5f
 800110c:	4302      	orrs	r2, r0
    return HAL_OK;
 800110e:	0018      	movs	r0, r3
    __HAL_UNLOCK(huart);
 8001110:	702b      	strb	r3, [r5, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001112:	600a      	str	r2, [r1, #0]
}
 8001114:	bd70      	pop	{r4, r5, r6, pc}
	...

08001118 <HAL_UART_Receive_IT>:
{
 8001118:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 800111a:	0006      	movs	r6, r0
 800111c:	366a      	adds	r6, #106	; 0x6a
 800111e:	7834      	ldrb	r4, [r6, #0]
{
 8001120:	0003      	movs	r3, r0
    return HAL_BUSY;
 8001122:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8001124:	2c20      	cmp	r4, #32
 8001126:	d135      	bne.n	8001194 <HAL_UART_Receive_IT+0x7c>
      return HAL_ERROR;
 8001128:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 800112a:	2900      	cmp	r1, #0
 800112c:	d032      	beq.n	8001194 <HAL_UART_Receive_IT+0x7c>
 800112e:	2a00      	cmp	r2, #0
 8001130:	d030      	beq.n	8001194 <HAL_UART_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001132:	2480      	movs	r4, #128	; 0x80
 8001134:	689d      	ldr	r5, [r3, #8]
 8001136:	0164      	lsls	r4, r4, #5
 8001138:	42a5      	cmp	r5, r4
 800113a:	d104      	bne.n	8001146 <HAL_UART_Receive_IT+0x2e>
 800113c:	691c      	ldr	r4, [r3, #16]
 800113e:	2c00      	cmp	r4, #0
 8001140:	d101      	bne.n	8001146 <HAL_UART_Receive_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8001142:	4201      	tst	r1, r0
 8001144:	d126      	bne.n	8001194 <HAL_UART_Receive_IT+0x7c>
    __HAL_LOCK(huart);
 8001146:	001c      	movs	r4, r3
 8001148:	3468      	adds	r4, #104	; 0x68
 800114a:	7827      	ldrb	r7, [r4, #0]
    return HAL_BUSY;
 800114c:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800114e:	2f01      	cmp	r7, #1
 8001150:	d020      	beq.n	8001194 <HAL_UART_Receive_IT+0x7c>
 8001152:	3801      	subs	r0, #1
 8001154:	7020      	strb	r0, [r4, #0]
    huart->pRxBuffPtr = pData;
 8001156:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8001158:	0019      	movs	r1, r3
 800115a:	3158      	adds	r1, #88	; 0x58
 800115c:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 800115e:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 8001160:	2280      	movs	r2, #128	; 0x80
 8001162:	0152      	lsls	r2, r2, #5
 8001164:	4295      	cmp	r5, r2
 8001166:	d118      	bne.n	800119a <HAL_UART_Receive_IT+0x82>
 8001168:	691a      	ldr	r2, [r3, #16]
 800116a:	2a00      	cmp	r2, #0
 800116c:	d113      	bne.n	8001196 <HAL_UART_Receive_IT+0x7e>
 800116e:	490e      	ldr	r1, [pc, #56]	; (80011a8 <HAL_UART_Receive_IT+0x90>)
 8001170:	001a      	movs	r2, r3
 8001172:	325c      	adds	r2, #92	; 0x5c
 8001174:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001176:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001178:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800117a:	66d8      	str	r0, [r3, #108]	; 0x6c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800117c:	681b      	ldr	r3, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800117e:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001180:	6899      	ldr	r1, [r3, #8]
 8001182:	3a21      	subs	r2, #33	; 0x21
 8001184:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 8001186:	7020      	strb	r0, [r4, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001188:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800118a:	2290      	movs	r2, #144	; 0x90
 800118c:	6819      	ldr	r1, [r3, #0]
 800118e:	0052      	lsls	r2, r2, #1
 8001190:	430a      	orrs	r2, r1
 8001192:	601a      	str	r2, [r3, #0]
}
 8001194:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 8001196:	21ff      	movs	r1, #255	; 0xff
 8001198:	e7ea      	b.n	8001170 <HAL_UART_Receive_IT+0x58>
 800119a:	2d00      	cmp	r5, #0
 800119c:	d1eb      	bne.n	8001176 <HAL_UART_Receive_IT+0x5e>
 800119e:	691a      	ldr	r2, [r3, #16]
 80011a0:	2a00      	cmp	r2, #0
 80011a2:	d0f8      	beq.n	8001196 <HAL_UART_Receive_IT+0x7e>
 80011a4:	217f      	movs	r1, #127	; 0x7f
 80011a6:	e7e3      	b.n	8001170 <HAL_UART_Receive_IT+0x58>
 80011a8:	000001ff 	.word	0x000001ff

080011ac <HAL_UART_ErrorCallback>:
 80011ac:	4770      	bx	lr

080011ae <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80011ae:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80011b0:	2300      	movs	r3, #0
 80011b2:	0002      	movs	r2, r0
{
 80011b4:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80011b6:	325a      	adds	r2, #90	; 0x5a
 80011b8:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80011ba:	3a08      	subs	r2, #8
 80011bc:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 80011be:	f7ff fff5 	bl	80011ac <HAL_UART_ErrorCallback>
}
 80011c2:	bd10      	pop	{r4, pc}

080011c4 <HAL_UART_GetState>:
  temp1 = huart->gState;
 80011c4:	0003      	movs	r3, r0
  temp2 = huart->RxState;
 80011c6:	306a      	adds	r0, #106	; 0x6a
  temp1 = huart->gState;
 80011c8:	3369      	adds	r3, #105	; 0x69
 80011ca:	781b      	ldrb	r3, [r3, #0]
  temp2 = huart->RxState;
 80011cc:	7800      	ldrb	r0, [r0, #0]
  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80011ce:	4318      	orrs	r0, r3
}
 80011d0:	4770      	bx	lr
	...

080011d4 <UART_SetConfig>:
{
 80011d4:	b570      	push	{r4, r5, r6, lr}
 80011d6:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80011d8:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80011da:	69c2      	ldr	r2, [r0, #28]
 80011dc:	6883      	ldr	r3, [r0, #8]
 80011de:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80011e0:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80011e2:	4303      	orrs	r3, r0
 80011e4:	6960      	ldr	r0, [r4, #20]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80011e6:	4e3f      	ldr	r6, [pc, #252]	; (80012e4 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80011e8:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80011ea:	483f      	ldr	r0, [pc, #252]	; (80012e8 <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80011ec:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80011ee:	4001      	ands	r1, r0
 80011f0:	430b      	orrs	r3, r1
 80011f2:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80011f4:	686b      	ldr	r3, [r5, #4]
 80011f6:	493d      	ldr	r1, [pc, #244]	; (80012ec <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80011f8:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80011fa:	400b      	ands	r3, r1
 80011fc:	68e1      	ldr	r1, [r4, #12]
 80011fe:	430b      	orrs	r3, r1
 8001200:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001202:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001204:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001206:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001208:	4839      	ldr	r0, [pc, #228]	; (80012f0 <UART_SetConfig+0x11c>)
 800120a:	4001      	ands	r1, r0
 800120c:	430b      	orrs	r3, r1
 800120e:	60ab      	str	r3, [r5, #8]
 8001210:	2380      	movs	r3, #128	; 0x80
 8001212:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001214:	42b5      	cmp	r5, r6
 8001216:	d110      	bne.n	800123a <UART_SetConfig+0x66>
 8001218:	2003      	movs	r0, #3
 800121a:	4936      	ldr	r1, [pc, #216]	; (80012f4 <UART_SetConfig+0x120>)
 800121c:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800121e:	4001      	ands	r1, r0
 8001220:	4835      	ldr	r0, [pc, #212]	; (80012f8 <UART_SetConfig+0x124>)
 8001222:	5c40      	ldrb	r0, [r0, r1]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001224:	429a      	cmp	r2, r3
 8001226:	d013      	beq.n	8001250 <UART_SetConfig+0x7c>
    switch (clocksource)
 8001228:	2808      	cmp	r0, #8
 800122a:	d858      	bhi.n	80012de <UART_SetConfig+0x10a>
 800122c:	f7fe ff88 	bl	8000140 <__gnu_thumb1_case_uqi>
 8001230:	57425737 	.word	0x57425737
 8001234:	5757574b 	.word	0x5757574b
 8001238:	50          	.byte	0x50
 8001239:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800123a:	4930      	ldr	r1, [pc, #192]	; (80012fc <UART_SetConfig+0x128>)
 800123c:	428d      	cmp	r5, r1
 800123e:	d14c      	bne.n	80012da <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001240:	429a      	cmp	r2, r3
 8001242:	d12c      	bne.n	800129e <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001244:	f7ff fcb0 	bl	8000ba8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001248:	6863      	ldr	r3, [r4, #4]
 800124a:	0040      	lsls	r0, r0, #1
 800124c:	085b      	lsrs	r3, r3, #1
 800124e:	e00b      	b.n	8001268 <UART_SetConfig+0x94>
    switch (clocksource)
 8001250:	2808      	cmp	r0, #8
 8001252:	d821      	bhi.n	8001298 <UART_SetConfig+0xc4>
 8001254:	f7fe ff6a 	bl	800012c <__gnu_thumb1_case_sqi>
 8001258:	200520f6 	.word	0x200520f6
 800125c:	20202018 	.word	0x20202018
 8001260:	1b          	.byte	0x1b
 8001261:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001262:	6863      	ldr	r3, [r4, #4]
 8001264:	0858      	lsrs	r0, r3, #1
 8001266:	4b26      	ldr	r3, [pc, #152]	; (8001300 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001268:	18c0      	adds	r0, r0, r3
 800126a:	6861      	ldr	r1, [r4, #4]
 800126c:	f7fe ff72 	bl	8000154 <__udivsi3>
 8001270:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8001272:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8001274:	220f      	movs	r2, #15
 8001276:	0019      	movs	r1, r3
 8001278:	4391      	bics	r1, r2
 800127a:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800127c:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 800127e:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001280:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8001282:	4313      	orrs	r3, r2
 8001284:	60cb      	str	r3, [r1, #12]
}
 8001286:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001288:	f7ff fbc0 	bl	8000a0c <HAL_RCC_GetSysClockFreq>
 800128c:	e7dc      	b.n	8001248 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800128e:	6863      	ldr	r3, [r4, #4]
 8001290:	0858      	lsrs	r0, r3, #1
 8001292:	2380      	movs	r3, #128	; 0x80
 8001294:	025b      	lsls	r3, r3, #9
 8001296:	e7e7      	b.n	8001268 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 8001298:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800129a:	2300      	movs	r3, #0
 800129c:	e7ea      	b.n	8001274 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800129e:	f7ff fc83 	bl	8000ba8 <HAL_RCC_GetPCLK1Freq>
 80012a2:	6861      	ldr	r1, [r4, #4]
 80012a4:	084b      	lsrs	r3, r1, #1
 80012a6:	1818      	adds	r0, r3, r0
 80012a8:	f7fe ff54 	bl	8000154 <__udivsi3>
 80012ac:	b280      	uxth	r0, r0
 80012ae:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80012b0:	2000      	movs	r0, #0
        break;
 80012b2:	e7e8      	b.n	8001286 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80012b4:	6861      	ldr	r1, [r4, #4]
 80012b6:	4b13      	ldr	r3, [pc, #76]	; (8001304 <UART_SetConfig+0x130>)
 80012b8:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80012ba:	18c0      	adds	r0, r0, r3
 80012bc:	f7fe ff4a 	bl	8000154 <__udivsi3>
 80012c0:	b280      	uxth	r0, r0
 80012c2:	60f0      	str	r0, [r6, #12]
 80012c4:	e7f4      	b.n	80012b0 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80012c6:	f7ff fba1 	bl	8000a0c <HAL_RCC_GetSysClockFreq>
 80012ca:	6861      	ldr	r1, [r4, #4]
 80012cc:	084b      	lsrs	r3, r1, #1
 80012ce:	e7f4      	b.n	80012ba <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80012d0:	2380      	movs	r3, #128	; 0x80
 80012d2:	6861      	ldr	r1, [r4, #4]
 80012d4:	021b      	lsls	r3, r3, #8
 80012d6:	0848      	lsrs	r0, r1, #1
 80012d8:	e7ef      	b.n	80012ba <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80012da:	429a      	cmp	r2, r3
 80012dc:	d0dc      	beq.n	8001298 <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 80012de:	2001      	movs	r0, #1
  return ret;
 80012e0:	e7d1      	b.n	8001286 <UART_SetConfig+0xb2>
 80012e2:	46c0      	nop			; (mov r8, r8)
 80012e4:	40013800 	.word	0x40013800
 80012e8:	ffff69f3 	.word	0xffff69f3
 80012ec:	ffffcfff 	.word	0xffffcfff
 80012f0:	fffff4ff 	.word	0xfffff4ff
 80012f4:	40021000 	.word	0x40021000
 80012f8:	08002c20 	.word	0x08002c20
 80012fc:	40004400 	.word	0x40004400
 8001300:	00f42400 	.word	0x00f42400
 8001304:	007a1200 	.word	0x007a1200

08001308 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001308:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800130a:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800130c:	07da      	lsls	r2, r3, #31
 800130e:	d506      	bpl.n	800131e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001310:	6801      	ldr	r1, [r0, #0]
 8001312:	4c28      	ldr	r4, [pc, #160]	; (80013b4 <UART_AdvFeatureConfig+0xac>)
 8001314:	684a      	ldr	r2, [r1, #4]
 8001316:	4022      	ands	r2, r4
 8001318:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800131a:	4322      	orrs	r2, r4
 800131c:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800131e:	079a      	lsls	r2, r3, #30
 8001320:	d506      	bpl.n	8001330 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001322:	6801      	ldr	r1, [r0, #0]
 8001324:	4c24      	ldr	r4, [pc, #144]	; (80013b8 <UART_AdvFeatureConfig+0xb0>)
 8001326:	684a      	ldr	r2, [r1, #4]
 8001328:	4022      	ands	r2, r4
 800132a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800132c:	4322      	orrs	r2, r4
 800132e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001330:	075a      	lsls	r2, r3, #29
 8001332:	d506      	bpl.n	8001342 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001334:	6801      	ldr	r1, [r0, #0]
 8001336:	4c21      	ldr	r4, [pc, #132]	; (80013bc <UART_AdvFeatureConfig+0xb4>)
 8001338:	684a      	ldr	r2, [r1, #4]
 800133a:	4022      	ands	r2, r4
 800133c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800133e:	4322      	orrs	r2, r4
 8001340:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001342:	071a      	lsls	r2, r3, #28
 8001344:	d506      	bpl.n	8001354 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001346:	6801      	ldr	r1, [r0, #0]
 8001348:	4c1d      	ldr	r4, [pc, #116]	; (80013c0 <UART_AdvFeatureConfig+0xb8>)
 800134a:	684a      	ldr	r2, [r1, #4]
 800134c:	4022      	ands	r2, r4
 800134e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001350:	4322      	orrs	r2, r4
 8001352:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001354:	06da      	lsls	r2, r3, #27
 8001356:	d506      	bpl.n	8001366 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001358:	6801      	ldr	r1, [r0, #0]
 800135a:	4c1a      	ldr	r4, [pc, #104]	; (80013c4 <UART_AdvFeatureConfig+0xbc>)
 800135c:	688a      	ldr	r2, [r1, #8]
 800135e:	4022      	ands	r2, r4
 8001360:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001362:	4322      	orrs	r2, r4
 8001364:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001366:	069a      	lsls	r2, r3, #26
 8001368:	d506      	bpl.n	8001378 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800136a:	6801      	ldr	r1, [r0, #0]
 800136c:	4c16      	ldr	r4, [pc, #88]	; (80013c8 <UART_AdvFeatureConfig+0xc0>)
 800136e:	688a      	ldr	r2, [r1, #8]
 8001370:	4022      	ands	r2, r4
 8001372:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001374:	4322      	orrs	r2, r4
 8001376:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001378:	065a      	lsls	r2, r3, #25
 800137a:	d510      	bpl.n	800139e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800137c:	6801      	ldr	r1, [r0, #0]
 800137e:	4d13      	ldr	r5, [pc, #76]	; (80013cc <UART_AdvFeatureConfig+0xc4>)
 8001380:	684a      	ldr	r2, [r1, #4]
 8001382:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001384:	402a      	ands	r2, r5
 8001386:	4322      	orrs	r2, r4
 8001388:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800138a:	2280      	movs	r2, #128	; 0x80
 800138c:	0352      	lsls	r2, r2, #13
 800138e:	4294      	cmp	r4, r2
 8001390:	d105      	bne.n	800139e <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001392:	684a      	ldr	r2, [r1, #4]
 8001394:	4c0e      	ldr	r4, [pc, #56]	; (80013d0 <UART_AdvFeatureConfig+0xc8>)
 8001396:	4022      	ands	r2, r4
 8001398:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800139a:	4322      	orrs	r2, r4
 800139c:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800139e:	061b      	lsls	r3, r3, #24
 80013a0:	d506      	bpl.n	80013b0 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80013a2:	6802      	ldr	r2, [r0, #0]
 80013a4:	490b      	ldr	r1, [pc, #44]	; (80013d4 <UART_AdvFeatureConfig+0xcc>)
 80013a6:	6853      	ldr	r3, [r2, #4]
 80013a8:	400b      	ands	r3, r1
 80013aa:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80013ac:	430b      	orrs	r3, r1
 80013ae:	6053      	str	r3, [r2, #4]
}
 80013b0:	bd30      	pop	{r4, r5, pc}
 80013b2:	46c0      	nop			; (mov r8, r8)
 80013b4:	fffdffff 	.word	0xfffdffff
 80013b8:	fffeffff 	.word	0xfffeffff
 80013bc:	fffbffff 	.word	0xfffbffff
 80013c0:	ffff7fff 	.word	0xffff7fff
 80013c4:	ffffefff 	.word	0xffffefff
 80013c8:	ffffdfff 	.word	0xffffdfff
 80013cc:	ffefffff 	.word	0xffefffff
 80013d0:	ff9fffff 	.word	0xff9fffff
 80013d4:	fff7ffff 	.word	0xfff7ffff

080013d8 <UART_WaitOnFlagUntilTimeout>:
{
 80013d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013da:	0004      	movs	r4, r0
 80013dc:	000e      	movs	r6, r1
 80013de:	0015      	movs	r5, r2
 80013e0:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80013e2:	6822      	ldr	r2, [r4, #0]
 80013e4:	69d3      	ldr	r3, [r2, #28]
 80013e6:	4033      	ands	r3, r6
 80013e8:	1b9b      	subs	r3, r3, r6
 80013ea:	4259      	negs	r1, r3
 80013ec:	414b      	adcs	r3, r1
 80013ee:	42ab      	cmp	r3, r5
 80013f0:	d001      	beq.n	80013f6 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80013f2:	2000      	movs	r0, #0
 80013f4:	e018      	b.n	8001428 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 80013f6:	9b06      	ldr	r3, [sp, #24]
 80013f8:	3301      	adds	r3, #1
 80013fa:	d0f3      	beq.n	80013e4 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80013fc:	9b06      	ldr	r3, [sp, #24]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d113      	bne.n	800142a <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001402:	6823      	ldr	r3, [r4, #0]
 8001404:	490c      	ldr	r1, [pc, #48]	; (8001438 <UART_WaitOnFlagUntilTimeout+0x60>)
 8001406:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8001408:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800140a:	400a      	ands	r2, r1
 800140c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	31a3      	adds	r1, #163	; 0xa3
 8001412:	31ff      	adds	r1, #255	; 0xff
 8001414:	438a      	bics	r2, r1
 8001416:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001418:	0022      	movs	r2, r4
 800141a:	2320      	movs	r3, #32
 800141c:	3269      	adds	r2, #105	; 0x69
 800141e:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8001420:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8001422:	2300      	movs	r3, #0
 8001424:	3468      	adds	r4, #104	; 0x68
 8001426:	7023      	strb	r3, [r4, #0]
}
 8001428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800142a:	f7fe ff49 	bl	80002c0 <HAL_GetTick>
 800142e:	9b06      	ldr	r3, [sp, #24]
 8001430:	1bc0      	subs	r0, r0, r7
 8001432:	4283      	cmp	r3, r0
 8001434:	d2d5      	bcs.n	80013e2 <UART_WaitOnFlagUntilTimeout+0xa>
 8001436:	e7e4      	b.n	8001402 <UART_WaitOnFlagUntilTimeout+0x2a>
 8001438:	fffffe5f 	.word	0xfffffe5f

0800143c <UART_CheckIdleState>:
{
 800143c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800143e:	2600      	movs	r6, #0
{
 8001440:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001442:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8001444:	f7fe ff3c 	bl	80002c0 <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001448:	4a16      	ldr	r2, [pc, #88]	; (80014a4 <UART_CheckIdleState+0x68>)
 800144a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800144c:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 800144e:	4293      	cmp	r3, r2
 8001450:	d008      	beq.n	8001464 <UART_CheckIdleState+0x28>
  huart->gState  = HAL_UART_STATE_READY;
 8001452:	0022      	movs	r2, r4
 8001454:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001456:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8001458:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 800145a:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 800145c:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800145e:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 8001460:	7020      	strb	r0, [r4, #0]
}
 8001462:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	071b      	lsls	r3, r3, #28
 8001468:	d40f      	bmi.n	800148a <UART_CheckIdleState+0x4e>
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800146a:	6823      	ldr	r3, [r4, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	075b      	lsls	r3, r3, #29
 8001470:	d5ef      	bpl.n	8001452 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001472:	2180      	movs	r1, #128	; 0x80
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <UART_CheckIdleState+0x6c>)
 8001476:	2200      	movs	r2, #0
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	03c9      	lsls	r1, r1, #15
 800147c:	002b      	movs	r3, r5
 800147e:	0020      	movs	r0, r4
 8001480:	f7ff ffaa 	bl	80013d8 <UART_WaitOnFlagUntilTimeout>
 8001484:	2800      	cmp	r0, #0
 8001486:	d10b      	bne.n	80014a0 <UART_CheckIdleState+0x64>
 8001488:	e7e3      	b.n	8001452 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800148a:	2180      	movs	r1, #128	; 0x80
 800148c:	4b06      	ldr	r3, [pc, #24]	; (80014a8 <UART_CheckIdleState+0x6c>)
 800148e:	0032      	movs	r2, r6
 8001490:	9300      	str	r3, [sp, #0]
 8001492:	0389      	lsls	r1, r1, #14
 8001494:	0003      	movs	r3, r0
 8001496:	0020      	movs	r0, r4
 8001498:	f7ff ff9e 	bl	80013d8 <UART_WaitOnFlagUntilTimeout>
 800149c:	2800      	cmp	r0, #0
 800149e:	d0e4      	beq.n	800146a <UART_CheckIdleState+0x2e>
        return HAL_TIMEOUT;
 80014a0:	2003      	movs	r0, #3
 80014a2:	e7de      	b.n	8001462 <UART_CheckIdleState+0x26>
 80014a4:	40013800 	.word	0x40013800
 80014a8:	01ffffff 	.word	0x01ffffff

080014ac <HAL_UART_Init>:
{
 80014ac:	b570      	push	{r4, r5, r6, lr}
 80014ae:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 80014b0:	d101      	bne.n	80014b6 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80014b2:	2001      	movs	r0, #1
}
 80014b4:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80014b6:	0005      	movs	r5, r0
 80014b8:	3569      	adds	r5, #105	; 0x69
 80014ba:	782b      	ldrb	r3, [r5, #0]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d104      	bne.n	80014cc <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80014c2:	0002      	movs	r2, r0
 80014c4:	3268      	adds	r2, #104	; 0x68
 80014c6:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80014c8:	f001 fa94 	bl	80029f4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80014cc:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80014ce:	2101      	movs	r1, #1
 80014d0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80014d2:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80014d4:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80014d6:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80014d8:	438b      	bics	r3, r1
 80014da:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80014dc:	f7ff fe7a 	bl	80011d4 <UART_SetConfig>
 80014e0:	2801      	cmp	r0, #1
 80014e2:	d0e6      	beq.n	80014b2 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80014e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d002      	beq.n	80014f0 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 80014ea:	0020      	movs	r0, r4
 80014ec:	f7ff ff0c 	bl	8001308 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014f0:	6823      	ldr	r3, [r4, #0]
 80014f2:	4908      	ldr	r1, [pc, #32]	; (8001514 <HAL_UART_Init+0x68>)
 80014f4:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80014f6:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014f8:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014fa:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014fc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	438a      	bics	r2, r1
 8001502:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001504:	2201      	movs	r2, #1
 8001506:	6819      	ldr	r1, [r3, #0]
 8001508:	430a      	orrs	r2, r1
 800150a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800150c:	f7ff ff96 	bl	800143c <UART_CheckIdleState>
 8001510:	e7d0      	b.n	80014b4 <HAL_UART_Init+0x8>
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	ffffb7ff 	.word	0xffffb7ff

08001518 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001518:	0003      	movs	r3, r0
{
 800151a:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800151c:	3369      	adds	r3, #105	; 0x69
 800151e:	781b      	ldrb	r3, [r3, #0]
{
 8001520:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8001522:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001524:	2b21      	cmp	r3, #33	; 0x21
 8001526:	d10f      	bne.n	8001548 <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 8001528:	0014      	movs	r4, r2
 800152a:	3452      	adds	r4, #82	; 0x52
 800152c:	8823      	ldrh	r3, [r4, #0]
 800152e:	6811      	ldr	r1, [r2, #0]
 8001530:	b29b      	uxth	r3, r3
 8001532:	2b00      	cmp	r3, #0
 8001534:	d109      	bne.n	800154a <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001536:	680a      	ldr	r2, [r1, #0]
 8001538:	307e      	adds	r0, #126	; 0x7e
 800153a:	4382      	bics	r2, r0
 800153c:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800153e:	2240      	movs	r2, #64	; 0x40
 8001540:	6808      	ldr	r0, [r1, #0]
 8001542:	4302      	orrs	r2, r0
 8001544:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 8001546:	2000      	movs	r0, #0
  }
}
 8001548:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800154a:	2080      	movs	r0, #128	; 0x80
 800154c:	6895      	ldr	r5, [r2, #8]
 800154e:	0140      	lsls	r0, r0, #5
 8001550:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001552:	4285      	cmp	r5, r0
 8001554:	d10d      	bne.n	8001572 <UART_Transmit_IT+0x5a>
 8001556:	6910      	ldr	r0, [r2, #16]
 8001558:	2800      	cmp	r0, #0
 800155a:	d10a      	bne.n	8001572 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800155c:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 800155e:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001560:	05c0      	lsls	r0, r0, #23
 8001562:	0dc0      	lsrs	r0, r0, #23
 8001564:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8001566:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 8001568:	8823      	ldrh	r3, [r4, #0]
 800156a:	3b01      	subs	r3, #1
 800156c:	b29b      	uxth	r3, r3
 800156e:	8023      	strh	r3, [r4, #0]
 8001570:	e7e9      	b.n	8001546 <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8001572:	1c58      	adds	r0, r3, #1
 8001574:	64d0      	str	r0, [r2, #76]	; 0x4c
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	850b      	strh	r3, [r1, #40]	; 0x28
 800157a:	e7f5      	b.n	8001568 <UART_Transmit_IT+0x50>

0800157c <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800157c:	2140      	movs	r1, #64	; 0x40
 800157e:	6802      	ldr	r2, [r0, #0]
{
 8001580:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001582:	6813      	ldr	r3, [r2, #0]
 8001584:	438b      	bics	r3, r1
 8001586:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001588:	0003      	movs	r3, r0
 800158a:	2220      	movs	r2, #32
 800158c:	3369      	adds	r3, #105	; 0x69
 800158e:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8001590:	f000 ff68 	bl	8002464 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8001594:	2000      	movs	r0, #0
 8001596:	bd10      	pop	{r4, pc}

08001598 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001598:	0002      	movs	r2, r0
{
 800159a:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800159c:	326a      	adds	r2, #106	; 0x6a
 800159e:	7811      	ldrb	r1, [r2, #0]
 80015a0:	6803      	ldr	r3, [r0, #0]
 80015a2:	2922      	cmp	r1, #34	; 0x22
 80015a4:	d12d      	bne.n	8001602 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 80015a6:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015a8:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 80015aa:	315c      	adds	r1, #92	; 0x5c
 80015ac:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80015ae:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015b0:	0164      	lsls	r4, r4, #5
 80015b2:	4029      	ands	r1, r5
 80015b4:	6885      	ldr	r5, [r0, #8]
 80015b6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80015b8:	42a5      	cmp	r5, r4
 80015ba:	d11e      	bne.n	80015fa <UART_Receive_IT+0x62>
 80015bc:	6904      	ldr	r4, [r0, #16]
 80015be:	2c00      	cmp	r4, #0
 80015c0:	d11b      	bne.n	80015fa <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 80015c2:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 80015c4:	3302      	adds	r3, #2
 80015c6:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 80015c8:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 80015ca:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 80015cc:	315a      	adds	r1, #90	; 0x5a
 80015ce:	880b      	ldrh	r3, [r1, #0]
 80015d0:	3b01      	subs	r3, #1
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	800b      	strh	r3, [r1, #0]
 80015d6:	42a3      	cmp	r3, r4
 80015d8:	d10d      	bne.n	80015f6 <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80015da:	6803      	ldr	r3, [r0, #0]
 80015dc:	4d0c      	ldr	r5, [pc, #48]	; (8001610 <UART_Receive_IT+0x78>)
 80015de:	6819      	ldr	r1, [r3, #0]
 80015e0:	4029      	ands	r1, r5
 80015e2:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80015e4:	6899      	ldr	r1, [r3, #8]
 80015e6:	3523      	adds	r5, #35	; 0x23
 80015e8:	35ff      	adds	r5, #255	; 0xff
 80015ea:	43a9      	bics	r1, r5
 80015ec:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80015ee:	2320      	movs	r3, #32
 80015f0:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 80015f2:	f000 ff39 	bl	8002468 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 80015f6:	0020      	movs	r0, r4
 80015f8:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80015fa:	1c5c      	adds	r4, r3, #1
 80015fc:	6544      	str	r4, [r0, #84]	; 0x54
 80015fe:	7019      	strb	r1, [r3, #0]
 8001600:	e7e2      	b.n	80015c8 <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001602:	2208      	movs	r2, #8
 8001604:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 8001606:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8001608:	430a      	orrs	r2, r1
 800160a:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 800160c:	e7f3      	b.n	80015f6 <UART_Receive_IT+0x5e>
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	fffffedf 	.word	0xfffffedf

08001614 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001614:	210f      	movs	r1, #15
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001616:	6802      	ldr	r2, [r0, #0]
{
 8001618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800161a:	69d3      	ldr	r3, [r2, #28]
{
 800161c:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800161e:	4019      	ands	r1, r3
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001620:	6810      	ldr	r0, [r2, #0]
  if (errorflags == RESET)
 8001622:	d108      	bne.n	8001636 <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001624:	2520      	movs	r5, #32
 8001626:	422b      	tst	r3, r5
 8001628:	d005      	beq.n	8001636 <HAL_UART_IRQHandler+0x22>
 800162a:	4228      	tst	r0, r5
 800162c:	d003      	beq.n	8001636 <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 800162e:	0020      	movs	r0, r4
 8001630:	f7ff ffb2 	bl	8001598 <UART_Receive_IT>
}
 8001634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 8001636:	6896      	ldr	r6, [r2, #8]
  if(   (errorflags != RESET)
 8001638:	2900      	cmp	r1, #0
 800163a:	d061      	beq.n	8001700 <HAL_UART_IRQHandler+0xec>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800163c:	2101      	movs	r1, #1
 800163e:	0035      	movs	r5, r6
 8001640:	400d      	ands	r5, r1
 8001642:	d103      	bne.n	800164c <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8001644:	2790      	movs	r7, #144	; 0x90
 8001646:	007f      	lsls	r7, r7, #1
 8001648:	4238      	tst	r0, r7
 800164a:	d059      	beq.n	8001700 <HAL_UART_IRQHandler+0xec>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800164c:	420b      	tst	r3, r1
 800164e:	d005      	beq.n	800165c <HAL_UART_IRQHandler+0x48>
 8001650:	05c6      	lsls	r6, r0, #23
 8001652:	d503      	bpl.n	800165c <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8001654:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001656:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001658:	4331      	orrs	r1, r6
 800165a:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800165c:	2102      	movs	r1, #2
 800165e:	420b      	tst	r3, r1
 8001660:	d006      	beq.n	8001670 <HAL_UART_IRQHandler+0x5c>
 8001662:	2d00      	cmp	r5, #0
 8001664:	d004      	beq.n	8001670 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8001666:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001668:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800166a:	1849      	adds	r1, r1, r1
 800166c:	4331      	orrs	r1, r6
 800166e:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001670:	2104      	movs	r1, #4
 8001672:	420b      	tst	r3, r1
 8001674:	d006      	beq.n	8001684 <HAL_UART_IRQHandler+0x70>
 8001676:	2d00      	cmp	r5, #0
 8001678:	d004      	beq.n	8001684 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800167a:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800167c:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800167e:	3902      	subs	r1, #2
 8001680:	4331      	orrs	r1, r6
 8001682:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8001684:	0719      	lsls	r1, r3, #28
 8001686:	d508      	bpl.n	800169a <HAL_UART_IRQHandler+0x86>
 8001688:	0681      	lsls	r1, r0, #26
 800168a:	d401      	bmi.n	8001690 <HAL_UART_IRQHandler+0x7c>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800168c:	2d00      	cmp	r5, #0
 800168e:	d004      	beq.n	800169a <HAL_UART_IRQHandler+0x86>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8001690:	2108      	movs	r1, #8
 8001692:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001694:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001696:	4311      	orrs	r1, r2
 8001698:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800169a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800169c:	2a00      	cmp	r2, #0
 800169e:	d0c9      	beq.n	8001634 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80016a0:	2220      	movs	r2, #32
 80016a2:	4213      	tst	r3, r2
 80016a4:	d004      	beq.n	80016b0 <HAL_UART_IRQHandler+0x9c>
 80016a6:	4210      	tst	r0, r2
 80016a8:	d002      	beq.n	80016b0 <HAL_UART_IRQHandler+0x9c>
        UART_Receive_IT(huart);
 80016aa:	0020      	movs	r0, r4
 80016ac:	f7ff ff74 	bl	8001598 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80016b0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 80016b2:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80016b4:	071b      	lsls	r3, r3, #28
 80016b6:	d404      	bmi.n	80016c2 <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80016b8:	6823      	ldr	r3, [r4, #0]
 80016ba:	689d      	ldr	r5, [r3, #8]
 80016bc:	2340      	movs	r3, #64	; 0x40
 80016be:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80016c0:	d01a      	beq.n	80016f8 <HAL_UART_IRQHandler+0xe4>
        UART_EndRxTransfer(huart);
 80016c2:	f7ff fccd 	bl	8001060 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80016c6:	2140      	movs	r1, #64	; 0x40
 80016c8:	6823      	ldr	r3, [r4, #0]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	420a      	tst	r2, r1
 80016ce:	d00f      	beq.n	80016f0 <HAL_UART_IRQHandler+0xdc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80016d0:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80016d2:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80016d4:	438a      	bics	r2, r1
 80016d6:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80016d8:	2800      	cmp	r0, #0
 80016da:	d009      	beq.n	80016f0 <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80016dc:	4b1a      	ldr	r3, [pc, #104]	; (8001748 <HAL_UART_IRQHandler+0x134>)
 80016de:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80016e0:	f7fe fe66 	bl	80003b0 <HAL_DMA_Abort_IT>
 80016e4:	2800      	cmp	r0, #0
 80016e6:	d0a5      	beq.n	8001634 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80016e8:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80016ea:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80016ec:	4798      	blx	r3
 80016ee:	e7a1      	b.n	8001634 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 80016f0:	0020      	movs	r0, r4
 80016f2:	f7ff fd5b 	bl	80011ac <HAL_UART_ErrorCallback>
 80016f6:	e79d      	b.n	8001634 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 80016f8:	f7ff fd58 	bl	80011ac <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016fc:	66e5      	str	r5, [r4, #108]	; 0x6c
 80016fe:	e799      	b.n	8001634 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8001700:	2180      	movs	r1, #128	; 0x80
 8001702:	0349      	lsls	r1, r1, #13
 8001704:	420b      	tst	r3, r1
 8001706:	d00b      	beq.n	8001720 <HAL_UART_IRQHandler+0x10c>
 8001708:	0275      	lsls	r5, r6, #9
 800170a:	d509      	bpl.n	8001720 <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800170c:	6211      	str	r1, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 800170e:	0022      	movs	r2, r4
 8001710:	2320      	movs	r3, #32
 8001712:	3269      	adds	r2, #105	; 0x69
 8001714:	7013      	strb	r3, [r2, #0]
    HAL_UARTEx_WakeupCallback(huart);
 8001716:	0020      	movs	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8001718:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 800171a:	f000 f817 	bl	800174c <HAL_UARTEx_WakeupCallback>
    return;
 800171e:	e789      	b.n	8001634 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001720:	2280      	movs	r2, #128	; 0x80
 8001722:	4213      	tst	r3, r2
 8001724:	d005      	beq.n	8001732 <HAL_UART_IRQHandler+0x11e>
 8001726:	4210      	tst	r0, r2
 8001728:	d003      	beq.n	8001732 <HAL_UART_IRQHandler+0x11e>
    UART_Transmit_IT(huart);
 800172a:	0020      	movs	r0, r4
 800172c:	f7ff fef4 	bl	8001518 <UART_Transmit_IT>
    return;
 8001730:	e780      	b.n	8001634 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001732:	2240      	movs	r2, #64	; 0x40
 8001734:	4213      	tst	r3, r2
 8001736:	d100      	bne.n	800173a <HAL_UART_IRQHandler+0x126>
 8001738:	e77c      	b.n	8001634 <HAL_UART_IRQHandler+0x20>
 800173a:	4210      	tst	r0, r2
 800173c:	d100      	bne.n	8001740 <HAL_UART_IRQHandler+0x12c>
 800173e:	e779      	b.n	8001634 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8001740:	0020      	movs	r0, r4
 8001742:	f7ff ff1b 	bl	800157c <UART_EndTransmit_IT>
    return;
 8001746:	e775      	b.n	8001634 <HAL_UART_IRQHandler+0x20>
 8001748:	080011af 	.word	0x080011af

0800174c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800174c:	4770      	bx	lr

0800174e <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800174e:	b510      	push	{r4, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001750:	f000 fd1c 	bl	800218c <xTaskGetSchedulerState>
 8001754:	2801      	cmp	r0, #1
 8001756:	d001      	beq.n	800175c <osSystickHandler+0xe>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8001758:	f000 f8d4 	bl	8001904 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800175c:	bd10      	pop	{r4, pc}

0800175e <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800175e:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001760:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001762:	3308      	adds	r3, #8
 8001764:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001766:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001768:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800176a:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800176c:	4252      	negs	r2, r2
 800176e:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001770:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001772:	4770      	bx	lr

08001774 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001774:	2300      	movs	r3, #0
 8001776:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001778:	4770      	bx	lr

0800177a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800177a:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800177c:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 800177e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001780:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001786:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001788:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800178a:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800178c:	3301      	adds	r3, #1
 800178e:	6003      	str	r3, [r0, #0]
}
 8001790:	4770      	bx	lr

08001792 <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001792:	0003      	movs	r3, r0
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001794:	680a      	ldr	r2, [r1, #0]
{
 8001796:	b530      	push	{r4, r5, lr}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001798:	3308      	adds	r3, #8
	if( xValueOfInsertion == portMAX_DELAY )
 800179a:	1c54      	adds	r4, r2, #1
 800179c:	d10b      	bne.n	80017b6 <vListInsert+0x24>
		pxIterator = pxList->xListEnd.pxPrevious;
 800179e:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80017a4:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80017a6:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80017a8:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80017aa:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80017ac:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80017ae:	3301      	adds	r3, #1
 80017b0:	6003      	str	r3, [r0, #0]
}
 80017b2:	bd30      	pop	{r4, r5, pc}
 80017b4:	0023      	movs	r3, r4
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80017b6:	685c      	ldr	r4, [r3, #4]
 80017b8:	6825      	ldr	r5, [r4, #0]
 80017ba:	42aa      	cmp	r2, r5
 80017bc:	d2fa      	bcs.n	80017b4 <vListInsert+0x22>
 80017be:	e7ef      	b.n	80017a0 <vListInsert+0xe>

080017c0 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80017c0:	6841      	ldr	r1, [r0, #4]
 80017c2:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80017c4:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80017c6:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80017c8:	6882      	ldr	r2, [r0, #8]
 80017ca:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80017cc:	6859      	ldr	r1, [r3, #4]
 80017ce:	4288      	cmp	r0, r1
 80017d0:	d100      	bne.n	80017d4 <uxListRemove+0x14>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80017d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80017d4:	2200      	movs	r2, #0
 80017d6:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	1e50      	subs	r0, r2, #1
 80017dc:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80017de:	4770      	bx	lr

080017e0 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80017e0:	4b03      	ldr	r3, [pc, #12]	; (80017f0 <prvTaskExitError+0x10>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	d001      	beq.n	80017ec <prvTaskExitError+0xc>
 80017e8:	b672      	cpsid	i
 80017ea:	e7fe      	b.n	80017ea <prvTaskExitError+0xa>
	portDISABLE_INTERRUPTS();
 80017ec:	b672      	cpsid	i
 80017ee:	e7fe      	b.n	80017ee <prvTaskExitError+0xe>
 80017f0:	20000000 	.word	0x20000000
	...

08001800 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <pxCurrentTCBConst2>)
 8001802:	6813      	ldr	r3, [r2, #0]
 8001804:	6818      	ldr	r0, [r3, #0]
 8001806:	3020      	adds	r0, #32
 8001808:	f380 8809 	msr	PSP, r0
 800180c:	2002      	movs	r0, #2
 800180e:	f380 8814 	msr	CONTROL, r0
 8001812:	f3bf 8f6f 	isb	sy
 8001816:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8001818:	46ae      	mov	lr, r5
 800181a:	bc08      	pop	{r3}
 800181c:	bc04      	pop	{r2}
 800181e:	b662      	cpsie	i
 8001820:	4718      	bx	r3
 8001822:	46c0      	nop			; (mov r8, r8)
 8001824:	46c0      	nop			; (mov r8, r8)
 8001826:	46c0      	nop			; (mov r8, r8)
 8001828:	46c0      	nop			; (mov r8, r8)
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	46c0      	nop			; (mov r8, r8)
 800182e:	46c0      	nop			; (mov r8, r8)

08001830 <pxCurrentTCBConst2>:
 8001830:	20000c48 	.word	0x20000c48

08001834 <pxPortInitialiseStack>:
{
 8001834:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001836:	2480      	movs	r4, #128	; 0x80
 8001838:	1f03      	subs	r3, r0, #4
 800183a:	0464      	lsls	r4, r4, #17
 800183c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800183e:	3b04      	subs	r3, #4
 8001840:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001842:	4903      	ldr	r1, [pc, #12]	; (8001850 <pxPortInitialiseStack+0x1c>)
 8001844:	3b04      	subs	r3, #4
 8001846:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001848:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 800184a:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800184c:	601a      	str	r2, [r3, #0]
}
 800184e:	bd10      	pop	{r4, pc}
 8001850:	080017e1 	.word	0x080017e1

08001854 <SVC_Handler>:
}
 8001854:	4770      	bx	lr
	...

08001858 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8001858:	2280      	movs	r2, #128	; 0x80
 800185a:	4b04      	ldr	r3, [pc, #16]	; (800186c <vPortYield+0x14>)
 800185c:	0552      	lsls	r2, r2, #21
 800185e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8001860:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8001864:	f3bf 8f6f 	isb	sy
}
 8001868:	4770      	bx	lr
 800186a:	46c0      	nop			; (mov r8, r8)
 800186c:	e000ed04 	.word	0xe000ed04

08001870 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    portDISABLE_INTERRUPTS();
 8001870:	b672      	cpsid	i
    uxCriticalNesting++;
 8001872:	4a04      	ldr	r2, [pc, #16]	; (8001884 <vPortEnterCritical+0x14>)
 8001874:	6813      	ldr	r3, [r2, #0]
 8001876:	3301      	adds	r3, #1
 8001878:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 800187a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800187e:	f3bf 8f6f 	isb	sy
}
 8001882:	4770      	bx	lr
 8001884:	20000000 	.word	0x20000000

08001888 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001888:	4a05      	ldr	r2, [pc, #20]	; (80018a0 <vPortExitCritical+0x18>)
 800188a:	6813      	ldr	r3, [r2, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <vPortExitCritical+0xc>
 8001890:	b672      	cpsid	i
 8001892:	e7fe      	b.n	8001892 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8001894:	3b01      	subs	r3, #1
 8001896:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8001898:	2b00      	cmp	r3, #0
 800189a:	d100      	bne.n	800189e <vPortExitCritical+0x16>
    {
        portENABLE_INTERRUPTS();
 800189c:	b662      	cpsie	i
    }
}
 800189e:	4770      	bx	lr
 80018a0:	20000000 	.word	0x20000000

080018a4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80018a4:	f3ef 8010 	mrs	r0, PRIMASK
 80018a8:	b672      	cpsid	i
 80018aa:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
 80018ac:	2000      	movs	r0, #0

080018ae <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
 80018ae:	f380 8810 	msr	PRIMASK, r0
 80018b2:	4770      	bx	lr
	...

080018c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80018c0:	f3ef 8009 	mrs	r0, PSP
 80018c4:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <pxCurrentTCBConst>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	3820      	subs	r0, #32
 80018ca:	6010      	str	r0, [r2, #0]
 80018cc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80018ce:	4644      	mov	r4, r8
 80018d0:	464d      	mov	r5, r9
 80018d2:	4656      	mov	r6, sl
 80018d4:	465f      	mov	r7, fp
 80018d6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80018d8:	b508      	push	{r3, lr}
 80018da:	b672      	cpsid	i
 80018dc:	f000 fbe4 	bl	80020a8 <vTaskSwitchContext>
 80018e0:	b662      	cpsie	i
 80018e2:	bc0c      	pop	{r2, r3}
 80018e4:	6811      	ldr	r1, [r2, #0]
 80018e6:	6808      	ldr	r0, [r1, #0]
 80018e8:	3010      	adds	r0, #16
 80018ea:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80018ec:	46a0      	mov	r8, r4
 80018ee:	46a9      	mov	r9, r5
 80018f0:	46b2      	mov	sl, r6
 80018f2:	46bb      	mov	fp, r7
 80018f4:	f380 8809 	msr	PSP, r0
 80018f8:	3820      	subs	r0, #32
 80018fa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80018fc:	4718      	bx	r3
 80018fe:	46c0      	nop			; (mov r8, r8)

08001900 <pxCurrentTCBConst>:
 8001900:	20000c48 	.word	0x20000c48

08001904 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001904:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8001906:	f7ff ffcd 	bl	80018a4 <ulSetInterruptMaskFromISR>
 800190a:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800190c:	f000 fa98 	bl	8001e40 <xTaskIncrementTick>
 8001910:	2800      	cmp	r0, #0
 8001912:	d003      	beq.n	800191c <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8001914:	2280      	movs	r2, #128	; 0x80
 8001916:	4b03      	ldr	r3, [pc, #12]	; (8001924 <xPortSysTickHandler+0x20>)
 8001918:	0552      	lsls	r2, r2, #21
 800191a:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800191c:	0020      	movs	r0, r4
 800191e:	f7ff ffc6 	bl	80018ae <vClearInterruptMaskFromISR>
}
 8001922:	bd10      	pop	{r4, pc}
 8001924:	e000ed04 	.word	0xe000ed04

08001928 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */
	/* Configure SysTick to interrupt at the requested rate. */

	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001928:	21fa      	movs	r1, #250	; 0xfa
 800192a:	4b06      	ldr	r3, [pc, #24]	; (8001944 <vPortSetupTimerInterrupt+0x1c>)
{
 800192c:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800192e:	6818      	ldr	r0, [r3, #0]
 8001930:	0089      	lsls	r1, r1, #2
 8001932:	f7fe fc0f 	bl	8000154 <__udivsi3>
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8001936:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001938:	4b03      	ldr	r3, [pc, #12]	; (8001948 <vPortSetupTimerInterrupt+0x20>)
 800193a:	3801      	subs	r0, #1
 800193c:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800193e:	4b03      	ldr	r3, [pc, #12]	; (800194c <vPortSetupTimerInterrupt+0x24>)
 8001940:	601a      	str	r2, [r3, #0]
}
 8001942:	bd10      	pop	{r4, pc}
 8001944:	20000010 	.word	0x20000010
 8001948:	e000e014 	.word	0xe000e014
 800194c:	e000e010 	.word	0xe000e010

08001950 <xPortStartScheduler>:
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8001950:	22ff      	movs	r2, #255	; 0xff
 8001952:	4b0a      	ldr	r3, [pc, #40]	; (800197c <xPortStartScheduler+0x2c>)
 8001954:	0412      	lsls	r2, r2, #16
 8001956:	6819      	ldr	r1, [r3, #0]
{
 8001958:	b510      	push	{r4, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800195a:	430a      	orrs	r2, r1
 800195c:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800195e:	22ff      	movs	r2, #255	; 0xff
 8001960:	6819      	ldr	r1, [r3, #0]
 8001962:	0612      	lsls	r2, r2, #24
 8001964:	430a      	orrs	r2, r1
 8001966:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001968:	f7ff ffde 	bl	8001928 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800196c:	2200      	movs	r2, #0
 800196e:	4b04      	ldr	r3, [pc, #16]	; (8001980 <xPortStartScheduler+0x30>)
 8001970:	601a      	str	r2, [r3, #0]
	vPortStartFirstTask();
 8001972:	f7ff ff45 	bl	8001800 <vPortStartFirstTask>
	prvTaskExitError();
 8001976:	f7ff ff33 	bl	80017e0 <prvTaskExitError>
 800197a:	46c0      	nop			; (mov r8, r8)
 800197c:	e000ed20 	.word	0xe000ed20
 8001980:	20000000 	.word	0x20000000

08001984 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001984:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001986:	4b0f      	ldr	r3, [pc, #60]	; (80019c4 <prvInsertBlockIntoFreeList+0x40>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	4282      	cmp	r2, r0
 800198c:	d318      	bcc.n	80019c0 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800198e:	685c      	ldr	r4, [r3, #4]
 8001990:	1919      	adds	r1, r3, r4
 8001992:	4288      	cmp	r0, r1
 8001994:	d103      	bne.n	800199e <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001996:	6841      	ldr	r1, [r0, #4]
 8001998:	0018      	movs	r0, r3
 800199a:	1909      	adds	r1, r1, r4
 800199c:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800199e:	6841      	ldr	r1, [r0, #4]
 80019a0:	1844      	adds	r4, r0, r1
 80019a2:	42a2      	cmp	r2, r4
 80019a4:	d107      	bne.n	80019b6 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80019a6:	4c08      	ldr	r4, [pc, #32]	; (80019c8 <prvInsertBlockIntoFreeList+0x44>)
 80019a8:	6824      	ldr	r4, [r4, #0]
 80019aa:	42a2      	cmp	r2, r4
 80019ac:	d003      	beq.n	80019b6 <prvInsertBlockIntoFreeList+0x32>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80019ae:	6854      	ldr	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80019b0:	6812      	ldr	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80019b2:	1861      	adds	r1, r4, r1
 80019b4:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80019b6:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80019b8:	4298      	cmp	r0, r3
 80019ba:	d000      	beq.n	80019be <prvInsertBlockIntoFreeList+0x3a>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80019bc:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80019be:	bd10      	pop	{r4, pc}
 80019c0:	0013      	movs	r3, r2
 80019c2:	e7e1      	b.n	8001988 <prvInsertBlockIntoFreeList+0x4>
 80019c4:	20000c40 	.word	0x20000c40
 80019c8:	20000030 	.word	0x20000030

080019cc <pvPortMalloc>:
{
 80019cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ce:	0004      	movs	r4, r0
	vTaskSuspendAll();
 80019d0:	f000 fa2e 	bl	8001e30 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80019d4:	4a38      	ldr	r2, [pc, #224]	; (8001ab8 <pvPortMalloc+0xec>)
 80019d6:	4839      	ldr	r0, [pc, #228]	; (8001abc <pvPortMalloc+0xf0>)
 80019d8:	6813      	ldr	r3, [r2, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d11e      	bne.n	8001a1c <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 80019de:	4938      	ldr	r1, [pc, #224]	; (8001ac0 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80019e0:	3307      	adds	r3, #7
 80019e2:	4219      	tst	r1, r3
 80019e4:	d036      	beq.n	8001a54 <pvPortMalloc+0x88>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80019e6:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019e8:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80019ea:	23c0      	movs	r3, #192	; 0xc0
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	18c9      	adds	r1, r1, r3
 80019f0:	1b4b      	subs	r3, r1, r5
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019f2:	0029      	movs	r1, r5
	xStart.xBlockSize = ( size_t ) 0;
 80019f4:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80019f6:	4e33      	ldr	r6, [pc, #204]	; (8001ac4 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80019f8:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 80019fa:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80019fc:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80019fe:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 8001a00:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001a02:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8001a04:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 8001a06:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001a08:	1a5d      	subs	r5, r3, r1
	pxEnd = ( void * ) uxAddress;
 8001a0a:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001a0c:	c128      	stmia	r1!, {r3, r5}
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001a0e:	4b2e      	ldr	r3, [pc, #184]	; (8001ac8 <pvPortMalloc+0xfc>)
 8001a10:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001a12:	4b2e      	ldr	r3, [pc, #184]	; (8001acc <pvPortMalloc+0x100>)
 8001a14:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001a16:	2380      	movs	r3, #128	; 0x80
 8001a18:	061b      	lsls	r3, r3, #24
 8001a1a:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001a1c:	6806      	ldr	r6, [r0, #0]
 8001a1e:	4234      	tst	r4, r6
 8001a20:	d116      	bne.n	8001a50 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 8001a22:	2c00      	cmp	r4, #0
 8001a24:	d014      	beq.n	8001a50 <pvPortMalloc+0x84>
				xWantedSize += xHeapStructSize;
 8001a26:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001a28:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 8001a2a:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001a2c:	420b      	tst	r3, r1
 8001a2e:	d001      	beq.n	8001a34 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001a30:	438b      	bics	r3, r1
 8001a32:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00b      	beq.n	8001a50 <pvPortMalloc+0x84>
 8001a38:	4924      	ldr	r1, [pc, #144]	; (8001acc <pvPortMalloc+0x100>)
 8001a3a:	680d      	ldr	r5, [r1, #0]
 8001a3c:	42ab      	cmp	r3, r5
 8001a3e:	d807      	bhi.n	8001a50 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 8001a40:	4920      	ldr	r1, [pc, #128]	; (8001ac4 <pvPortMalloc+0xf8>)
 8001a42:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001a44:	6860      	ldr	r0, [r4, #4]
 8001a46:	4283      	cmp	r3, r0
 8001a48:	d807      	bhi.n	8001a5a <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001a4a:	6812      	ldr	r2, [r2, #0]
 8001a4c:	4294      	cmp	r4, r2
 8001a4e:	d10b      	bne.n	8001a68 <pvPortMalloc+0x9c>
void *pvReturn = NULL;
 8001a50:	2500      	movs	r5, #0
 8001a52:	e028      	b.n	8001aa6 <pvPortMalloc+0xda>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001a54:	23c0      	movs	r3, #192	; 0xc0
 8001a56:	011b      	lsls	r3, r3, #4
 8001a58:	e7cc      	b.n	80019f4 <pvPortMalloc+0x28>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001a5a:	6827      	ldr	r7, [r4, #0]
 8001a5c:	46bc      	mov	ip, r7
 8001a5e:	2f00      	cmp	r7, #0
 8001a60:	d0f3      	beq.n	8001a4a <pvPortMalloc+0x7e>
 8001a62:	0021      	movs	r1, r4
 8001a64:	4664      	mov	r4, ip
 8001a66:	e7ed      	b.n	8001a44 <pvPortMalloc+0x78>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001a68:	680a      	ldr	r2, [r1, #0]
 8001a6a:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001a6c:	6822      	ldr	r2, [r4, #0]
 8001a6e:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001a70:	1ac2      	subs	r2, r0, r3
 8001a72:	2a10      	cmp	r2, #16
 8001a74:	d908      	bls.n	8001a88 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001a76:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001a78:	0741      	lsls	r1, r0, #29
 8001a7a:	d001      	beq.n	8001a80 <pvPortMalloc+0xb4>
 8001a7c:	b672      	cpsid	i
 8001a7e:	e7fe      	b.n	8001a7e <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001a80:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001a82:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001a84:	f7ff ff7e 	bl	8001984 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001a88:	6863      	ldr	r3, [r4, #4]
 8001a8a:	4a10      	ldr	r2, [pc, #64]	; (8001acc <pvPortMalloc+0x100>)
 8001a8c:	1aed      	subs	r5, r5, r3
 8001a8e:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a90:	4a0d      	ldr	r2, [pc, #52]	; (8001ac8 <pvPortMalloc+0xfc>)
 8001a92:	6811      	ldr	r1, [r2, #0]
 8001a94:	428d      	cmp	r5, r1
 8001a96:	d200      	bcs.n	8001a9a <pvPortMalloc+0xce>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001a98:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001a9a:	431e      	orrs	r6, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001a9c:	003d      	movs	r5, r7
					pxBlock->pxNextFreeBlock = NULL;
 8001a9e:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001aa0:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001aa2:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001aa4:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8001aa6:	f000 fa49 	bl	8001f3c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001aaa:	076b      	lsls	r3, r5, #29
 8001aac:	d001      	beq.n	8001ab2 <pvPortMalloc+0xe6>
 8001aae:	b672      	cpsid	i
 8001ab0:	e7fe      	b.n	8001ab0 <pvPortMalloc+0xe4>
}
 8001ab2:	0028      	movs	r0, r5
 8001ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ab6:	46c0      	nop			; (mov r8, r8)
 8001ab8:	20000030 	.word	0x20000030
 8001abc:	20000c34 	.word	0x20000c34
 8001ac0:	20000034 	.word	0x20000034
 8001ac4:	20000c40 	.word	0x20000c40
 8001ac8:	20000c3c 	.word	0x20000c3c
 8001acc:	20000c38 	.word	0x20000c38

08001ad0 <vPortFree>:
{
 8001ad0:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001ad2:	2800      	cmp	r0, #0
 8001ad4:	d01b      	beq.n	8001b0e <vPortFree+0x3e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001ad6:	4a0e      	ldr	r2, [pc, #56]	; (8001b10 <vPortFree+0x40>)
 8001ad8:	3808      	subs	r0, #8
 8001ada:	6843      	ldr	r3, [r0, #4]
 8001adc:	6812      	ldr	r2, [r2, #0]
 8001ade:	0004      	movs	r4, r0
 8001ae0:	421a      	tst	r2, r3
 8001ae2:	d101      	bne.n	8001ae8 <vPortFree+0x18>
 8001ae4:	b672      	cpsid	i
 8001ae6:	e7fe      	b.n	8001ae6 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001ae8:	6801      	ldr	r1, [r0, #0]
 8001aea:	2900      	cmp	r1, #0
 8001aec:	d001      	beq.n	8001af2 <vPortFree+0x22>
 8001aee:	b672      	cpsid	i
 8001af0:	e7fe      	b.n	8001af0 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001af2:	4393      	bics	r3, r2
 8001af4:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 8001af6:	f000 f99b 	bl	8001e30 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001afa:	4a06      	ldr	r2, [pc, #24]	; (8001b14 <vPortFree+0x44>)
 8001afc:	6863      	ldr	r3, [r4, #4]
 8001afe:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001b00:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001b02:	185b      	adds	r3, r3, r1
 8001b04:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001b06:	f7ff ff3d 	bl	8001984 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8001b0a:	f000 fa17 	bl	8001f3c <xTaskResumeAll>
}
 8001b0e:	bd10      	pop	{r4, pc}
 8001b10:	20000c34 	.word	0x20000c34
 8001b14:	20000c38 	.word	0x20000c38

08001b18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001b18:	b570      	push	{r4, r5, r6, lr}
 8001b1a:	0004      	movs	r4, r0
 8001b1c:	000d      	movs	r5, r1
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8001b1e:	2800      	cmp	r0, #0
 8001b20:	d101      	bne.n	8001b26 <xQueueGenericReset+0xe>
 8001b22:	b672      	cpsid	i
 8001b24:	e7fe      	b.n	8001b24 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
 8001b26:	f7ff fea3 	bl	8001870 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001b2a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001b2c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b2e:	6822      	ldr	r2, [r4, #0]
 8001b30:	434b      	muls	r3, r1
 8001b32:	18d0      	adds	r0, r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001b34:	1a5b      	subs	r3, r3, r1
 8001b36:	18d3      	adds	r3, r2, r3
 8001b38:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001b3a:	0023      	movs	r3, r4
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001b3c:	6060      	str	r0, [r4, #4]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b3e:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001b40:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8001b42:	22ff      	movs	r2, #255	; 0xff
 8001b44:	3344      	adds	r3, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001b46:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8001b48:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8001b4a:	705a      	strb	r2, [r3, #1]

		if( xNewQueue == pdFALSE )
 8001b4c:	4285      	cmp	r5, r0
 8001b4e:	d10e      	bne.n	8001b6e <xQueueGenericReset+0x56>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b50:	6923      	ldr	r3, [r4, #16]
 8001b52:	4283      	cmp	r3, r0
 8001b54:	d007      	beq.n	8001b66 <xQueueGenericReset+0x4e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b56:	0020      	movs	r0, r4
 8001b58:	3010      	adds	r0, #16
 8001b5a:	f000 fadb 	bl	8002114 <xTaskRemoveFromEventList>
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	d001      	beq.n	8001b66 <xQueueGenericReset+0x4e>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001b62:	f7ff fe79 	bl	8001858 <vPortYield>
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
 8001b66:	f7ff fe8f 	bl	8001888 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8001b6a:	2001      	movs	r0, #1
 8001b6c:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001b6e:	0020      	movs	r0, r4
 8001b70:	3010      	adds	r0, #16
 8001b72:	f7ff fdf4 	bl	800175e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001b76:	0020      	movs	r0, r4
 8001b78:	3024      	adds	r0, #36	; 0x24
 8001b7a:	f7ff fdf0 	bl	800175e <vListInitialise>
 8001b7e:	e7f2      	b.n	8001b66 <xQueueGenericReset+0x4e>

08001b80 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001b80:	b570      	push	{r4, r5, r6, lr}
 8001b82:	0006      	movs	r6, r0
 8001b84:	000d      	movs	r5, r1
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001b86:	2800      	cmp	r0, #0
 8001b88:	d101      	bne.n	8001b8e <xQueueGenericCreate+0xe>
 8001b8a:	b672      	cpsid	i
 8001b8c:	e7fe      	b.n	8001b8c <xQueueGenericCreate+0xc>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b8e:	0008      	movs	r0, r1
 8001b90:	4370      	muls	r0, r6
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001b92:	3048      	adds	r0, #72	; 0x48
 8001b94:	f7ff ff1a 	bl	80019cc <pvPortMalloc>
 8001b98:	1e04      	subs	r4, r0, #0

		if( pxNewQueue != NULL )
 8001b9a:	d008      	beq.n	8001bae <xQueueGenericCreate+0x2e>
{
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001b9c:	2d00      	cmp	r5, #0
 8001b9e:	d108      	bne.n	8001bb2 <xQueueGenericCreate+0x32>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001ba0:	6020      	str	r0, [r4, #0]
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001ba2:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001ba4:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	0020      	movs	r0, r4
 8001baa:	f7ff ffb5 	bl	8001b18 <xQueueGenericReset>
	}
 8001bae:	0020      	movs	r0, r4
 8001bb0:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001bb2:	0003      	movs	r3, r0
 8001bb4:	3348      	adds	r3, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001bb6:	6003      	str	r3, [r0, #0]
 8001bb8:	e7f3      	b.n	8001ba2 <xQueueGenericCreate+0x22>
	...

08001bbc <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001bbc:	4a07      	ldr	r2, [pc, #28]	; (8001bdc <prvResetNextTaskUnblockTime+0x20>)
 8001bbe:	6813      	ldr	r3, [r2, #0]
 8001bc0:	6819      	ldr	r1, [r3, #0]
 8001bc2:	4b07      	ldr	r3, [pc, #28]	; (8001be0 <prvResetNextTaskUnblockTime+0x24>)
 8001bc4:	2900      	cmp	r1, #0
 8001bc6:	d103      	bne.n	8001bd0 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001bc8:	2201      	movs	r2, #1
 8001bca:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001bcc:	601a      	str	r2, [r3, #0]
	}
}
 8001bce:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001bd0:	6812      	ldr	r2, [r2, #0]
 8001bd2:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001bd4:	68d2      	ldr	r2, [r2, #12]
 8001bd6:	6852      	ldr	r2, [r2, #4]
 8001bd8:	e7f8      	b.n	8001bcc <prvResetNextTaskUnblockTime+0x10>
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	20000c4c 	.word	0x20000c4c
 8001be0:	20000d24 	.word	0x20000d24

08001be4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001be6:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001be8:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001bea:	4d15      	ldr	r5, [pc, #84]	; (8001c40 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8001bec:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001bee:	6828      	ldr	r0, [r5, #0]
{
 8001bf0:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001bf2:	3004      	adds	r0, #4
 8001bf4:	f7ff fde4 	bl	80017c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001bf8:	1c63      	adds	r3, r4, #1
 8001bfa:	d107      	bne.n	8001c0c <prvAddCurrentTaskToDelayedList+0x28>
 8001bfc:	2f00      	cmp	r7, #0
 8001bfe:	d005      	beq.n	8001c0c <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001c00:	6829      	ldr	r1, [r5, #0]
 8001c02:	4810      	ldr	r0, [pc, #64]	; (8001c44 <prvAddCurrentTaskToDelayedList+0x60>)
 8001c04:	3104      	adds	r1, #4
 8001c06:	f7ff fdb8 	bl	800177a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001c0c:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001c0e:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001c10:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001c12:	42a6      	cmp	r6, r4
 8001c14:	d906      	bls.n	8001c24 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001c16:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <prvAddCurrentTaskToDelayedList+0x64>)
 8001c18:	6818      	ldr	r0, [r3, #0]
 8001c1a:	6829      	ldr	r1, [r5, #0]
 8001c1c:	3104      	adds	r1, #4
 8001c1e:	f7ff fdb8 	bl	8001792 <vListInsert>
 8001c22:	e7f2      	b.n	8001c0a <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001c24:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <prvAddCurrentTaskToDelayedList+0x68>)
 8001c26:	6818      	ldr	r0, [r3, #0]
 8001c28:	6829      	ldr	r1, [r5, #0]
 8001c2a:	3104      	adds	r1, #4
 8001c2c:	f7ff fdb1 	bl	8001792 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001c30:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <prvAddCurrentTaskToDelayedList+0x6c>)
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	4294      	cmp	r4, r2
 8001c36:	d2e8      	bcs.n	8001c0a <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8001c38:	601c      	str	r4, [r3, #0]
}
 8001c3a:	e7e6      	b.n	8001c0a <prvAddCurrentTaskToDelayedList+0x26>
 8001c3c:	20000d6c 	.word	0x20000d6c
 8001c40:	20000c48 	.word	0x20000c48
 8001c44:	20000d44 	.word	0x20000d44
 8001c48:	20000c50 	.word	0x20000c50
 8001c4c:	20000c4c 	.word	0x20000c4c
 8001c50:	20000d24 	.word	0x20000d24

08001c54 <xTaskCreate>:
	{
 8001c54:	b5f0      	push	{r4, r5, r6, r7, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c56:	0095      	lsls	r5, r2, #2
	{
 8001c58:	b085      	sub	sp, #20
 8001c5a:	9002      	str	r0, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c5c:	0028      	movs	r0, r5
	{
 8001c5e:	000f      	movs	r7, r1
 8001c60:	9303      	str	r3, [sp, #12]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c62:	f7ff feb3 	bl	80019cc <pvPortMalloc>
 8001c66:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
 8001c68:	d100      	bne.n	8001c6c <xTaskCreate+0x18>
 8001c6a:	e08e      	b.n	8001d8a <xTaskCreate+0x136>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001c6c:	2054      	movs	r0, #84	; 0x54
 8001c6e:	f7ff fead 	bl	80019cc <pvPortMalloc>
 8001c72:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8001c74:	d100      	bne.n	8001c78 <xTaskCreate+0x24>
 8001c76:	e085      	b.n	8001d84 <xTaskCreate+0x130>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001c78:	2307      	movs	r3, #7
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001c7a:	3d04      	subs	r5, #4
					pxNewTCB->pxStack = pxStack;
 8001c7c:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001c7e:	1976      	adds	r6, r6, r5
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001c80:	439e      	bics	r6, r3
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001c82:	2300      	movs	r3, #0
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001c84:	9600      	str	r6, [sp, #0]
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001c86:	001a      	movs	r2, r3
 8001c88:	5cf9      	ldrb	r1, [r7, r3]
 8001c8a:	3234      	adds	r2, #52	; 0x34
 8001c8c:	54a1      	strb	r1, [r4, r2]
		if( pcName[ x ] == 0x00 )
 8001c8e:	5cfa      	ldrb	r2, [r7, r3]
 8001c90:	2a00      	cmp	r2, #0
 8001c92:	d002      	beq.n	8001c9a <xTaskCreate+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001c94:	3301      	adds	r3, #1
 8001c96:	2b10      	cmp	r3, #16
 8001c98:	d1f5      	bne.n	8001c86 <xTaskCreate+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001c9a:	0023      	movs	r3, r4
 8001c9c:	2500      	movs	r5, #0
 8001c9e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001ca0:	3343      	adds	r3, #67	; 0x43
 8001ca2:	701d      	strb	r5, [r3, #0]
 8001ca4:	2e06      	cmp	r6, #6
 8001ca6:	d900      	bls.n	8001caa <xTaskCreate+0x56>
 8001ca8:	2606      	movs	r6, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001caa:	1d23      	adds	r3, r4, #4
 8001cac:	0018      	movs	r0, r3
	pxNewTCB->uxPriority = uxPriority;
 8001cae:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8001cb0:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001cb2:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001cb4:	9301      	str	r3, [sp, #4]
 8001cb6:	f7ff fd5d 	bl	8001774 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001cba:	0020      	movs	r0, r4
 8001cbc:	3018      	adds	r0, #24
 8001cbe:	f7ff fd59 	bl	8001774 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001cc2:	2307      	movs	r3, #7
 8001cc4:	1b9e      	subs	r6, r3, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001cc6:	0023      	movs	r3, r4
 8001cc8:	3350      	adds	r3, #80	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001cca:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ccc:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001cce:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8001cd0:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001cd2:	9a03      	ldr	r2, [sp, #12]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001cd4:	701d      	strb	r5, [r3, #0]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001cd6:	9902      	ldr	r1, [sp, #8]
 8001cd8:	9800      	ldr	r0, [sp, #0]
 8001cda:	f7ff fdab 	bl	8001834 <pxPortInitialiseStack>
	if( ( void * ) pxCreatedTask != NULL )
 8001cde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001ce0:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d000      	beq.n	8001ce8 <xTaskCreate+0x94>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001ce6:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8001ce8:	f7ff fdc2 	bl	8001870 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8001cec:	4b2e      	ldr	r3, [pc, #184]	; (8001da8 <xTaskCreate+0x154>)
		if( pxCurrentTCB == NULL )
 8001cee:	4d2f      	ldr	r5, [pc, #188]	; (8001dac <xTaskCreate+0x158>)
		uxCurrentNumberOfTasks++;
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	3201      	adds	r2, #1
 8001cf4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001cf6:	682a      	ldr	r2, [r5, #0]
 8001cf8:	2a00      	cmp	r2, #0
 8001cfa:	d149      	bne.n	8001d90 <xTaskCreate+0x13c>
			pxCurrentTCB = pxNewTCB;
 8001cfc:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d11d      	bne.n	8001d40 <xTaskCreate+0xec>
 8001d04:	4e2a      	ldr	r6, [pc, #168]	; (8001db0 <xTaskCreate+0x15c>)
 8001d06:	0037      	movs	r7, r6
 8001d08:	378c      	adds	r7, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001d0a:	0030      	movs	r0, r6
 8001d0c:	3614      	adds	r6, #20
 8001d0e:	f7ff fd26 	bl	800175e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001d12:	42b7      	cmp	r7, r6
 8001d14:	d1f9      	bne.n	8001d0a <xTaskCreate+0xb6>
	vListInitialise( &xDelayedTaskList1 );
 8001d16:	4e27      	ldr	r6, [pc, #156]	; (8001db4 <xTaskCreate+0x160>)
 8001d18:	0030      	movs	r0, r6
 8001d1a:	f7ff fd20 	bl	800175e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001d1e:	4f26      	ldr	r7, [pc, #152]	; (8001db8 <xTaskCreate+0x164>)
 8001d20:	0038      	movs	r0, r7
 8001d22:	f7ff fd1c 	bl	800175e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001d26:	4825      	ldr	r0, [pc, #148]	; (8001dbc <xTaskCreate+0x168>)
 8001d28:	f7ff fd19 	bl	800175e <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001d2c:	4824      	ldr	r0, [pc, #144]	; (8001dc0 <xTaskCreate+0x16c>)
 8001d2e:	f7ff fd16 	bl	800175e <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8001d32:	4824      	ldr	r0, [pc, #144]	; (8001dc4 <xTaskCreate+0x170>)
 8001d34:	f7ff fd13 	bl	800175e <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001d38:	4b23      	ldr	r3, [pc, #140]	; (8001dc8 <xTaskCreate+0x174>)
 8001d3a:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001d3c:	4b23      	ldr	r3, [pc, #140]	; (8001dcc <xTaskCreate+0x178>)
 8001d3e:	601f      	str	r7, [r3, #0]
		uxTaskNumber++;
 8001d40:	4a23      	ldr	r2, [pc, #140]	; (8001dd0 <xTaskCreate+0x17c>)
 8001d42:	6813      	ldr	r3, [r2, #0]
 8001d44:	3301      	adds	r3, #1
 8001d46:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001d48:	4a22      	ldr	r2, [pc, #136]	; (8001dd4 <xTaskCreate+0x180>)
 8001d4a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d4c:	6811      	ldr	r1, [r2, #0]
 8001d4e:	428b      	cmp	r3, r1
 8001d50:	d900      	bls.n	8001d54 <xTaskCreate+0x100>
 8001d52:	6013      	str	r3, [r2, #0]
 8001d54:	2014      	movs	r0, #20
 8001d56:	4358      	muls	r0, r3
 8001d58:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <xTaskCreate+0x15c>)
 8001d5a:	9901      	ldr	r1, [sp, #4]
 8001d5c:	1818      	adds	r0, r3, r0
 8001d5e:	f7ff fd0c 	bl	800177a <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001d62:	f7ff fd91 	bl	8001888 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001d66:	4b1c      	ldr	r3, [pc, #112]	; (8001dd8 <xTaskCreate+0x184>)
			xReturn = pdPASS;
 8001d68:	2601      	movs	r6, #1
	if( xSchedulerRunning != pdFALSE )
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d006      	beq.n	8001d7e <xTaskCreate+0x12a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001d70:	682b      	ldr	r3, [r5, #0]
 8001d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d74:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d201      	bcs.n	8001d7e <xTaskCreate+0x12a>
			taskYIELD_IF_USING_PREEMPTION();
 8001d7a:	f7ff fd6d 	bl	8001858 <vPortYield>
	}
 8001d7e:	0030      	movs	r0, r6
 8001d80:	b005      	add	sp, #20
 8001d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 8001d84:	0030      	movs	r0, r6
 8001d86:	f7ff fea3 	bl	8001ad0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001d8a:	2601      	movs	r6, #1
 8001d8c:	4276      	negs	r6, r6
 8001d8e:	e7f6      	b.n	8001d7e <xTaskCreate+0x12a>
			if( xSchedulerRunning == pdFALSE )
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <xTaskCreate+0x184>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1d3      	bne.n	8001d40 <xTaskCreate+0xec>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001d98:	682b      	ldr	r3, [r5, #0]
 8001d9a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d8ce      	bhi.n	8001d40 <xTaskCreate+0xec>
					pxCurrentTCB = pxNewTCB;
 8001da2:	602c      	str	r4, [r5, #0]
 8001da4:	e7cc      	b.n	8001d40 <xTaskCreate+0xec>
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	20000ce0 	.word	0x20000ce0
 8001dac:	20000c48 	.word	0x20000c48
 8001db0:	20000c54 	.word	0x20000c54
 8001db4:	20000cf8 	.word	0x20000cf8
 8001db8:	20000d0c 	.word	0x20000d0c
 8001dbc:	20000d2c 	.word	0x20000d2c
 8001dc0:	20000d58 	.word	0x20000d58
 8001dc4:	20000d44 	.word	0x20000d44
 8001dc8:	20000c4c 	.word	0x20000c4c
 8001dcc:	20000c50 	.word	0x20000c50
 8001dd0:	20000cf0 	.word	0x20000cf0
 8001dd4:	20000cf4 	.word	0x20000cf4
 8001dd8:	20000d40 	.word	0x20000d40

08001ddc <vTaskStartScheduler>:
{
 8001ddc:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8001dde:	2400      	movs	r4, #0
 8001de0:	4b0d      	ldr	r3, [pc, #52]	; (8001e18 <vTaskStartScheduler+0x3c>)
 8001de2:	9400      	str	r4, [sp, #0]
 8001de4:	9301      	str	r3, [sp, #4]
 8001de6:	2280      	movs	r2, #128	; 0x80
 8001de8:	0023      	movs	r3, r4
 8001dea:	490c      	ldr	r1, [pc, #48]	; (8001e1c <vTaskStartScheduler+0x40>)
 8001dec:	480c      	ldr	r0, [pc, #48]	; (8001e20 <vTaskStartScheduler+0x44>)
 8001dee:	f7ff ff31 	bl	8001c54 <xTaskCreate>
	if( xReturn == pdPASS )
 8001df2:	2801      	cmp	r0, #1
 8001df4:	d10b      	bne.n	8001e0e <vTaskStartScheduler+0x32>
		portDISABLE_INTERRUPTS();
 8001df6:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8001df8:	2201      	movs	r2, #1
 8001dfa:	4b0a      	ldr	r3, [pc, #40]	; (8001e24 <vTaskStartScheduler+0x48>)
 8001dfc:	4252      	negs	r2, r2
 8001dfe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001e00:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <vTaskStartScheduler+0x4c>)
 8001e02:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001e04:	4b09      	ldr	r3, [pc, #36]	; (8001e2c <vTaskStartScheduler+0x50>)
 8001e06:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8001e08:	f7ff fda2 	bl	8001950 <xPortStartScheduler>
}
 8001e0c:	bd13      	pop	{r0, r1, r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001e0e:	1c43      	adds	r3, r0, #1
 8001e10:	d1fc      	bne.n	8001e0c <vTaskStartScheduler+0x30>
 8001e12:	b672      	cpsid	i
 8001e14:	e7fe      	b.n	8001e14 <vTaskStartScheduler+0x38>
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	20000d20 	.word	0x20000d20
 8001e1c:	08002c24 	.word	0x08002c24
 8001e20:	08002041 	.word	0x08002041
 8001e24:	20000d24 	.word	0x20000d24
 8001e28:	20000d40 	.word	0x20000d40
 8001e2c:	20000d6c 	.word	0x20000d6c

08001e30 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001e30:	4a02      	ldr	r2, [pc, #8]	; (8001e3c <vTaskSuspendAll+0xc>)
 8001e32:	6813      	ldr	r3, [r2, #0]
 8001e34:	3301      	adds	r3, #1
 8001e36:	6013      	str	r3, [r2, #0]
}
 8001e38:	4770      	bx	lr
 8001e3a:	46c0      	nop			; (mov r8, r8)
 8001e3c:	20000cec 	.word	0x20000cec

08001e40 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e40:	4b33      	ldr	r3, [pc, #204]	; (8001f10 <xTaskIncrementTick+0xd0>)
{
 8001e42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d135      	bne.n	8001eb6 <xTaskIncrementTick+0x76>
		const TickType_t xConstTickCount = xTickCount + 1;
 8001e4a:	4b32      	ldr	r3, [pc, #200]	; (8001f14 <xTaskIncrementTick+0xd4>)
 8001e4c:	681c      	ldr	r4, [r3, #0]
 8001e4e:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8001e50:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8001e52:	2c00      	cmp	r4, #0
 8001e54:	d111      	bne.n	8001e7a <xTaskIncrementTick+0x3a>
			taskSWITCH_DELAYED_LISTS();
 8001e56:	4b30      	ldr	r3, [pc, #192]	; (8001f18 <xTaskIncrementTick+0xd8>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	6812      	ldr	r2, [r2, #0]
 8001e5c:	2a00      	cmp	r2, #0
 8001e5e:	d001      	beq.n	8001e64 <xTaskIncrementTick+0x24>
 8001e60:	b672      	cpsid	i
 8001e62:	e7fe      	b.n	8001e62 <xTaskIncrementTick+0x22>
 8001e64:	4a2d      	ldr	r2, [pc, #180]	; (8001f1c <xTaskIncrementTick+0xdc>)
 8001e66:	6819      	ldr	r1, [r3, #0]
 8001e68:	6810      	ldr	r0, [r2, #0]
 8001e6a:	6018      	str	r0, [r3, #0]
 8001e6c:	6011      	str	r1, [r2, #0]
 8001e6e:	4a2c      	ldr	r2, [pc, #176]	; (8001f20 <xTaskIncrementTick+0xe0>)
 8001e70:	6813      	ldr	r3, [r2, #0]
 8001e72:	3301      	adds	r3, #1
 8001e74:	6013      	str	r3, [r2, #0]
 8001e76:	f7ff fea1 	bl	8001bbc <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001e7a:	4f2a      	ldr	r7, [pc, #168]	; (8001f24 <xTaskIncrementTick+0xe4>)
BaseType_t xSwitchRequired = pdFALSE;
 8001e7c:	2600      	movs	r6, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	429c      	cmp	r4, r3
 8001e82:	d307      	bcc.n	8001e94 <xTaskIncrementTick+0x54>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e84:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <xTaskIncrementTick+0xd8>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	6812      	ldr	r2, [r2, #0]
 8001e8a:	2a00      	cmp	r2, #0
 8001e8c:	d119      	bne.n	8001ec2 <xTaskIncrementTick+0x82>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e8e:	2301      	movs	r3, #1
 8001e90:	425b      	negs	r3, r3
 8001e92:	603b      	str	r3, [r7, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001e94:	4b24      	ldr	r3, [pc, #144]	; (8001f28 <xTaskIncrementTick+0xe8>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e9a:	2314      	movs	r3, #20
 8001e9c:	4353      	muls	r3, r2
 8001e9e:	4a23      	ldr	r2, [pc, #140]	; (8001f2c <xTaskIncrementTick+0xec>)
 8001ea0:	58d3      	ldr	r3, [r2, r3]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d900      	bls.n	8001ea8 <xTaskIncrementTick+0x68>
				xSwitchRequired = pdTRUE;
 8001ea6:	2601      	movs	r6, #1
		if( xYieldPending != pdFALSE )
 8001ea8:	4b21      	ldr	r3, [pc, #132]	; (8001f30 <xTaskIncrementTick+0xf0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d000      	beq.n	8001eb2 <xTaskIncrementTick+0x72>
			xSwitchRequired = pdTRUE;
 8001eb0:	2601      	movs	r6, #1
}
 8001eb2:	0030      	movs	r0, r6
 8001eb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		++uxPendedTicks;
 8001eb6:	4a1f      	ldr	r2, [pc, #124]	; (8001f34 <xTaskIncrementTick+0xf4>)
BaseType_t xSwitchRequired = pdFALSE;
 8001eb8:	2600      	movs	r6, #0
		++uxPendedTicks;
 8001eba:	6813      	ldr	r3, [r2, #0]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	6013      	str	r3, [r2, #0]
 8001ec0:	e7f2      	b.n	8001ea8 <xTaskIncrementTick+0x68>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001ec8:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 8001eca:	429c      	cmp	r4, r3
 8001ecc:	d3e1      	bcc.n	8001e92 <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001ece:	1d2b      	adds	r3, r5, #4
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	f7ff fc74 	bl	80017c0 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001ed8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d003      	beq.n	8001ee6 <xTaskIncrementTick+0xa6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001ede:	0028      	movs	r0, r5
 8001ee0:	3018      	adds	r0, #24
 8001ee2:	f7ff fc6d 	bl	80017c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001ee6:	4b14      	ldr	r3, [pc, #80]	; (8001f38 <xTaskIncrementTick+0xf8>)
 8001ee8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	4290      	cmp	r0, r2
 8001eee:	d900      	bls.n	8001ef2 <xTaskIncrementTick+0xb2>
 8001ef0:	6018      	str	r0, [r3, #0]
 8001ef2:	2314      	movs	r3, #20
 8001ef4:	4358      	muls	r0, r3
 8001ef6:	4b0d      	ldr	r3, [pc, #52]	; (8001f2c <xTaskIncrementTick+0xec>)
 8001ef8:	1d29      	adds	r1, r5, #4
 8001efa:	1818      	adds	r0, r3, r0
 8001efc:	f7ff fc3d 	bl	800177a <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001f00:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <xTaskIncrementTick+0xe8>)
 8001f02:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d3bb      	bcc.n	8001e84 <xTaskIncrementTick+0x44>
							xSwitchRequired = pdTRUE;
 8001f0c:	2601      	movs	r6, #1
 8001f0e:	e7b9      	b.n	8001e84 <xTaskIncrementTick+0x44>
 8001f10:	20000cec 	.word	0x20000cec
 8001f14:	20000d6c 	.word	0x20000d6c
 8001f18:	20000c4c 	.word	0x20000c4c
 8001f1c:	20000c50 	.word	0x20000c50
 8001f20:	20000d28 	.word	0x20000d28
 8001f24:	20000d24 	.word	0x20000d24
 8001f28:	20000c48 	.word	0x20000c48
 8001f2c:	20000c54 	.word	0x20000c54
 8001f30:	20000d70 	.word	0x20000d70
 8001f34:	20000ce8 	.word	0x20000ce8
 8001f38:	20000cf4 	.word	0x20000cf4

08001f3c <xTaskResumeAll>:
{
 8001f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 8001f3e:	4c2b      	ldr	r4, [pc, #172]	; (8001fec <xTaskResumeAll+0xb0>)
 8001f40:	6823      	ldr	r3, [r4, #0]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <xTaskResumeAll+0xe>
 8001f46:	b672      	cpsid	i
 8001f48:	e7fe      	b.n	8001f48 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 8001f4a:	f7ff fc91 	bl	8001870 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8001f4e:	6823      	ldr	r3, [r4, #0]
 8001f50:	3b01      	subs	r3, #1
 8001f52:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f54:	6824      	ldr	r4, [r4, #0]
 8001f56:	2c00      	cmp	r4, #0
 8001f58:	d004      	beq.n	8001f64 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 8001f5a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8001f5c:	f7ff fc94 	bl	8001888 <vPortExitCritical>
}
 8001f60:	0020      	movs	r0, r4
 8001f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001f64:	4b22      	ldr	r3, [pc, #136]	; (8001ff0 <xTaskResumeAll+0xb4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d0f6      	beq.n	8001f5a <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 8001f6c:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 8001f6e:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f70:	4b20      	ldr	r3, [pc, #128]	; (8001ff4 <xTaskResumeAll+0xb8>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	2a00      	cmp	r2, #0
 8001f76:	d11a      	bne.n	8001fae <xTaskResumeAll+0x72>
				if( pxTCB != NULL )
 8001f78:	2c00      	cmp	r4, #0
 8001f7a:	d001      	beq.n	8001f80 <xTaskResumeAll+0x44>
					prvResetNextTaskUnblockTime();
 8001f7c:	f7ff fe1e 	bl	8001bbc <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8001f80:	4d1d      	ldr	r5, [pc, #116]	; (8001ff8 <xTaskResumeAll+0xbc>)
 8001f82:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8001f84:	2c00      	cmp	r4, #0
 8001f86:	d00a      	beq.n	8001f9e <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8001f88:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8001f8a:	f7ff ff59 	bl	8001e40 <xTaskIncrementTick>
 8001f8e:	2800      	cmp	r0, #0
 8001f90:	d001      	beq.n	8001f96 <xTaskResumeAll+0x5a>
								xYieldPending = pdTRUE;
 8001f92:	4b1a      	ldr	r3, [pc, #104]	; (8001ffc <xTaskResumeAll+0xc0>)
 8001f94:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 8001f96:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8001f98:	2c00      	cmp	r4, #0
 8001f9a:	d1f6      	bne.n	8001f8a <xTaskResumeAll+0x4e>
						uxPendedTicks = 0;
 8001f9c:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001f9e:	4b17      	ldr	r3, [pc, #92]	; (8001ffc <xTaskResumeAll+0xc0>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0d9      	beq.n	8001f5a <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8001fa6:	f7ff fc57 	bl	8001858 <vPortYield>
						xAlreadyYielded = pdTRUE;
 8001faa:	2401      	movs	r4, #1
 8001fac:	e7d6      	b.n	8001f5c <xTaskResumeAll+0x20>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001fb2:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001fb4:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001fb6:	3018      	adds	r0, #24
 8001fb8:	f7ff fc02 	bl	80017c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001fbc:	0028      	movs	r0, r5
 8001fbe:	f7ff fbff 	bl	80017c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	; (8002000 <xTaskResumeAll+0xc4>)
 8001fc4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4290      	cmp	r0, r2
 8001fca:	d900      	bls.n	8001fce <xTaskResumeAll+0x92>
 8001fcc:	6018      	str	r0, [r3, #0]
 8001fce:	4370      	muls	r0, r6
 8001fd0:	4b0c      	ldr	r3, [pc, #48]	; (8002004 <xTaskResumeAll+0xc8>)
 8001fd2:	0029      	movs	r1, r5
 8001fd4:	1818      	adds	r0, r3, r0
 8001fd6:	f7ff fbd0 	bl	800177a <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001fda:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <xTaskResumeAll+0xcc>)
 8001fdc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d3c4      	bcc.n	8001f70 <xTaskResumeAll+0x34>
						xYieldPending = pdTRUE;
 8001fe6:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <xTaskResumeAll+0xc0>)
 8001fe8:	601f      	str	r7, [r3, #0]
 8001fea:	e7c1      	b.n	8001f70 <xTaskResumeAll+0x34>
 8001fec:	20000cec 	.word	0x20000cec
 8001ff0:	20000ce0 	.word	0x20000ce0
 8001ff4:	20000d2c 	.word	0x20000d2c
 8001ff8:	20000ce8 	.word	0x20000ce8
 8001ffc:	20000d70 	.word	0x20000d70
 8002000:	20000cf4 	.word	0x20000cf4
 8002004:	20000c54 	.word	0x20000c54
 8002008:	20000c48 	.word	0x20000c48

0800200c <vTaskDelay>:
	{
 800200c:	b570      	push	{r4, r5, r6, lr}
 800200e:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002010:	d102      	bne.n	8002018 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 8002012:	f7ff fc21 	bl	8001858 <vPortYield>
	}
 8002016:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8002018:	4b08      	ldr	r3, [pc, #32]	; (800203c <vTaskDelay+0x30>)
 800201a:	681d      	ldr	r5, [r3, #0]
 800201c:	2d00      	cmp	r5, #0
 800201e:	d001      	beq.n	8002024 <vTaskDelay+0x18>
 8002020:	b672      	cpsid	i
 8002022:	e7fe      	b.n	8002022 <vTaskDelay+0x16>
			vTaskSuspendAll();
 8002024:	f7ff ff04 	bl	8001e30 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002028:	0029      	movs	r1, r5
 800202a:	0020      	movs	r0, r4
 800202c:	f7ff fdda 	bl	8001be4 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002030:	f7ff ff84 	bl	8001f3c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002034:	2800      	cmp	r0, #0
 8002036:	d1ee      	bne.n	8002016 <vTaskDelay+0xa>
 8002038:	e7eb      	b.n	8002012 <vTaskDelay+0x6>
 800203a:	46c0      	nop			; (mov r8, r8)
 800203c:	20000cec 	.word	0x20000cec

08002040 <prvIdleTask>:
{
 8002040:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002042:	4c15      	ldr	r4, [pc, #84]	; (8002098 <prvIdleTask+0x58>)
 8002044:	6823      	ldr	r3, [r4, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d106      	bne.n	8002058 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800204a:	4b14      	ldr	r3, [pc, #80]	; (800209c <prvIdleTask+0x5c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2b01      	cmp	r3, #1
 8002050:	d9f7      	bls.n	8002042 <prvIdleTask+0x2>
				taskYIELD();
 8002052:	f7ff fc01 	bl	8001858 <vPortYield>
 8002056:	e7f4      	b.n	8002042 <prvIdleTask+0x2>
			vTaskSuspendAll();
 8002058:	f7ff feea 	bl	8001e30 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800205c:	4d10      	ldr	r5, [pc, #64]	; (80020a0 <prvIdleTask+0x60>)
 800205e:	682e      	ldr	r6, [r5, #0]
			( void ) xTaskResumeAll();
 8002060:	f7ff ff6c 	bl	8001f3c <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8002064:	2e00      	cmp	r6, #0
 8002066:	d0ec      	beq.n	8002042 <prvIdleTask+0x2>
				taskENTER_CRITICAL();
 8002068:	f7ff fc02 	bl	8001870 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800206c:	68eb      	ldr	r3, [r5, #12]
 800206e:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002070:	1d28      	adds	r0, r5, #4
 8002072:	f7ff fba5 	bl	80017c0 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002076:	4a0b      	ldr	r2, [pc, #44]	; (80020a4 <prvIdleTask+0x64>)
 8002078:	6813      	ldr	r3, [r2, #0]
 800207a:	3b01      	subs	r3, #1
 800207c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800207e:	6823      	ldr	r3, [r4, #0]
 8002080:	3b01      	subs	r3, #1
 8002082:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8002084:	f7ff fc00 	bl	8001888 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8002088:	6b28      	ldr	r0, [r5, #48]	; 0x30
 800208a:	f7ff fd21 	bl	8001ad0 <vPortFree>
			vPortFree( pxTCB );
 800208e:	0028      	movs	r0, r5
 8002090:	f7ff fd1e 	bl	8001ad0 <vPortFree>
 8002094:	e7d5      	b.n	8002042 <prvIdleTask+0x2>
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	20000ce4 	.word	0x20000ce4
 800209c:	20000c54 	.word	0x20000c54
 80020a0:	20000d58 	.word	0x20000d58
 80020a4:	20000ce0 	.word	0x20000ce0

080020a8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80020a8:	4b15      	ldr	r3, [pc, #84]	; (8002100 <vTaskSwitchContext+0x58>)
{
 80020aa:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	4b15      	ldr	r3, [pc, #84]	; (8002104 <vTaskSwitchContext+0x5c>)
 80020b0:	2a00      	cmp	r2, #0
 80020b2:	d002      	beq.n	80020ba <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 80020b4:	2201      	movs	r2, #1
 80020b6:	601a      	str	r2, [r3, #0]
}
 80020b8:	bd30      	pop	{r4, r5, pc}
 80020ba:	2414      	movs	r4, #20
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80020bc:	4812      	ldr	r0, [pc, #72]	; (8002108 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 80020be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80020c0:	6802      	ldr	r2, [r0, #0]
 80020c2:	4912      	ldr	r1, [pc, #72]	; (800210c <vTaskSwitchContext+0x64>)
 80020c4:	0023      	movs	r3, r4
 80020c6:	4353      	muls	r3, r2
 80020c8:	585d      	ldr	r5, [r3, r1]
 80020ca:	2d00      	cmp	r5, #0
 80020cc:	d012      	beq.n	80020f4 <vTaskSwitchContext+0x4c>
 80020ce:	18cc      	adds	r4, r1, r3
 80020d0:	6865      	ldr	r5, [r4, #4]
 80020d2:	3308      	adds	r3, #8
 80020d4:	686d      	ldr	r5, [r5, #4]
 80020d6:	18cb      	adds	r3, r1, r3
 80020d8:	6065      	str	r5, [r4, #4]
 80020da:	429d      	cmp	r5, r3
 80020dc:	d101      	bne.n	80020e2 <vTaskSwitchContext+0x3a>
 80020de:	686b      	ldr	r3, [r5, #4]
 80020e0:	6063      	str	r3, [r4, #4]
 80020e2:	2314      	movs	r3, #20
 80020e4:	4353      	muls	r3, r2
 80020e6:	18c9      	adds	r1, r1, r3
 80020e8:	684b      	ldr	r3, [r1, #4]
 80020ea:	68d9      	ldr	r1, [r3, #12]
 80020ec:	4b08      	ldr	r3, [pc, #32]	; (8002110 <vTaskSwitchContext+0x68>)
 80020ee:	6019      	str	r1, [r3, #0]
 80020f0:	6002      	str	r2, [r0, #0]
}
 80020f2:	e7e1      	b.n	80020b8 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80020f4:	2a00      	cmp	r2, #0
 80020f6:	d101      	bne.n	80020fc <vTaskSwitchContext+0x54>
 80020f8:	b672      	cpsid	i
 80020fa:	e7fe      	b.n	80020fa <vTaskSwitchContext+0x52>
 80020fc:	3a01      	subs	r2, #1
 80020fe:	e7e1      	b.n	80020c4 <vTaskSwitchContext+0x1c>
 8002100:	20000cec 	.word	0x20000cec
 8002104:	20000d70 	.word	0x20000d70
 8002108:	20000cf4 	.word	0x20000cf4
 800210c:	20000c54 	.word	0x20000c54
 8002110:	20000c48 	.word	0x20000c48

08002114 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002114:	68c3      	ldr	r3, [r0, #12]
{
 8002116:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002118:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800211a:	2c00      	cmp	r4, #0
 800211c:	d101      	bne.n	8002122 <xTaskRemoveFromEventList+0xe>
 800211e:	b672      	cpsid	i
 8002120:	e7fe      	b.n	8002120 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002122:	0025      	movs	r5, r4
 8002124:	3518      	adds	r5, #24
 8002126:	0028      	movs	r0, r5
 8002128:	f7ff fb4a 	bl	80017c0 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <xTaskRemoveFromEventList+0x60>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d11b      	bne.n	800216c <xTaskRemoveFromEventList+0x58>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002134:	1d25      	adds	r5, r4, #4
 8002136:	0028      	movs	r0, r5
 8002138:	f7ff fb42 	bl	80017c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800213c:	4a0e      	ldr	r2, [pc, #56]	; (8002178 <xTaskRemoveFromEventList+0x64>)
 800213e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002140:	6811      	ldr	r1, [r2, #0]
 8002142:	428b      	cmp	r3, r1
 8002144:	d900      	bls.n	8002148 <xTaskRemoveFromEventList+0x34>
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	2014      	movs	r0, #20
 800214a:	0029      	movs	r1, r5
 800214c:	4343      	muls	r3, r0
 800214e:	480b      	ldr	r0, [pc, #44]	; (800217c <xTaskRemoveFromEventList+0x68>)
 8002150:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002152:	f7ff fb12 	bl	800177a <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002156:	4b0a      	ldr	r3, [pc, #40]	; (8002180 <xTaskRemoveFromEventList+0x6c>)
 8002158:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800215a:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 800215c:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800215e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002160:	429a      	cmp	r2, r3
 8002162:	d902      	bls.n	800216a <xTaskRemoveFromEventList+0x56>
		xYieldPending = pdTRUE;
 8002164:	4b07      	ldr	r3, [pc, #28]	; (8002184 <xTaskRemoveFromEventList+0x70>)
 8002166:	3001      	adds	r0, #1
 8002168:	6018      	str	r0, [r3, #0]
}
 800216a:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800216c:	0029      	movs	r1, r5
 800216e:	4806      	ldr	r0, [pc, #24]	; (8002188 <xTaskRemoveFromEventList+0x74>)
 8002170:	e7ef      	b.n	8002152 <xTaskRemoveFromEventList+0x3e>
 8002172:	46c0      	nop			; (mov r8, r8)
 8002174:	20000cec 	.word	0x20000cec
 8002178:	20000cf4 	.word	0x20000cf4
 800217c:	20000c54 	.word	0x20000c54
 8002180:	20000c48 	.word	0x20000c48
 8002184:	20000d70 	.word	0x20000d70
 8002188:	20000d2c 	.word	0x20000d2c

0800218c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800218c:	4b05      	ldr	r3, [pc, #20]	; (80021a4 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 800218e:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d004      	beq.n	80021a0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002196:	4b04      	ldr	r3, [pc, #16]	; (80021a8 <xTaskGetSchedulerState+0x1c>)
 8002198:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 800219a:	4243      	negs	r3, r0
 800219c:	4158      	adcs	r0, r3
 800219e:	0040      	lsls	r0, r0, #1
	}
 80021a0:	4770      	bx	lr
 80021a2:	46c0      	nop			; (mov r8, r8)
 80021a4:	20000d40 	.word	0x20000d40
 80021a8:	20000cec 	.word	0x20000cec

080021ac <InitGPIOClock>:

void InitGPIOClock(eGPIO port)
{
	/* Enable the GPIO Clock */
#ifdef GPIOA
	if ( GPIOInstanceMap[port].port == GPIOA ){
 80021ac:	2290      	movs	r2, #144	; 0x90
 80021ae:	4b25      	ldr	r3, [pc, #148]	; (8002244 <InitGPIOClock+0x98>)
 80021b0:	0100      	lsls	r0, r0, #4
 80021b2:	58c3      	ldr	r3, [r0, r3]
{
 80021b4:	b086      	sub	sp, #24
	if ( GPIOInstanceMap[port].port == GPIOA ){
 80021b6:	05d2      	lsls	r2, r2, #23
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d10b      	bne.n	80021d4 <InitGPIOClock+0x28>
		__GPIOA_CLK_ENABLE();
 80021bc:	2080      	movs	r0, #128	; 0x80
 80021be:	4a22      	ldr	r2, [pc, #136]	; (8002248 <InitGPIOClock+0x9c>)
 80021c0:	0280      	lsls	r0, r0, #10
 80021c2:	6951      	ldr	r1, [r2, #20]
 80021c4:	4301      	orrs	r1, r0
 80021c6:	6151      	str	r1, [r2, #20]
 80021c8:	6953      	ldr	r3, [r2, #20]
 80021ca:	4003      	ands	r3, r0
 80021cc:	9301      	str	r3, [sp, #4]
 80021ce:	9b01      	ldr	r3, [sp, #4]
	if( GPIOInstanceMap[port].port == GPIOF ){
		__GPIOF_CLK_ENABLE();
	}
#endif //GPIOF

}
 80021d0:	b006      	add	sp, #24
 80021d2:	4770      	bx	lr
	if( GPIOInstanceMap[port].port == GPIOB ){
 80021d4:	4a1d      	ldr	r2, [pc, #116]	; (800224c <InitGPIOClock+0xa0>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d10a      	bne.n	80021f0 <InitGPIOClock+0x44>
		__GPIOB_CLK_ENABLE();
 80021da:	2080      	movs	r0, #128	; 0x80
 80021dc:	4a1a      	ldr	r2, [pc, #104]	; (8002248 <InitGPIOClock+0x9c>)
 80021de:	02c0      	lsls	r0, r0, #11
 80021e0:	6951      	ldr	r1, [r2, #20]
 80021e2:	4301      	orrs	r1, r0
 80021e4:	6151      	str	r1, [r2, #20]
 80021e6:	6953      	ldr	r3, [r2, #20]
 80021e8:	4003      	ands	r3, r0
 80021ea:	9302      	str	r3, [sp, #8]
 80021ec:	9b02      	ldr	r3, [sp, #8]
 80021ee:	e7ef      	b.n	80021d0 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOC ){
 80021f0:	4a17      	ldr	r2, [pc, #92]	; (8002250 <InitGPIOClock+0xa4>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d10a      	bne.n	800220c <InitGPIOClock+0x60>
		__GPIOC_CLK_ENABLE();
 80021f6:	2080      	movs	r0, #128	; 0x80
 80021f8:	4a13      	ldr	r2, [pc, #76]	; (8002248 <InitGPIOClock+0x9c>)
 80021fa:	0300      	lsls	r0, r0, #12
 80021fc:	6951      	ldr	r1, [r2, #20]
 80021fe:	4301      	orrs	r1, r0
 8002200:	6151      	str	r1, [r2, #20]
 8002202:	6953      	ldr	r3, [r2, #20]
 8002204:	4003      	ands	r3, r0
 8002206:	9303      	str	r3, [sp, #12]
 8002208:	9b03      	ldr	r3, [sp, #12]
 800220a:	e7e1      	b.n	80021d0 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOD ){
 800220c:	4a11      	ldr	r2, [pc, #68]	; (8002254 <InitGPIOClock+0xa8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d10a      	bne.n	8002228 <InitGPIOClock+0x7c>
		__GPIOD_CLK_ENABLE();
 8002212:	2080      	movs	r0, #128	; 0x80
 8002214:	4a0c      	ldr	r2, [pc, #48]	; (8002248 <InitGPIOClock+0x9c>)
 8002216:	0340      	lsls	r0, r0, #13
 8002218:	6951      	ldr	r1, [r2, #20]
 800221a:	4301      	orrs	r1, r0
 800221c:	6151      	str	r1, [r2, #20]
 800221e:	6953      	ldr	r3, [r2, #20]
 8002220:	4003      	ands	r3, r0
 8002222:	9304      	str	r3, [sp, #16]
 8002224:	9b04      	ldr	r3, [sp, #16]
 8002226:	e7d3      	b.n	80021d0 <InitGPIOClock+0x24>
	if( GPIOInstanceMap[port].port == GPIOF ){
 8002228:	4a0b      	ldr	r2, [pc, #44]	; (8002258 <InitGPIOClock+0xac>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d1d0      	bne.n	80021d0 <InitGPIOClock+0x24>
		__GPIOF_CLK_ENABLE();
 800222e:	2080      	movs	r0, #128	; 0x80
 8002230:	4a05      	ldr	r2, [pc, #20]	; (8002248 <InitGPIOClock+0x9c>)
 8002232:	03c0      	lsls	r0, r0, #15
 8002234:	6951      	ldr	r1, [r2, #20]
 8002236:	4301      	orrs	r1, r0
 8002238:	6151      	str	r1, [r2, #20]
 800223a:	6953      	ldr	r3, [r2, #20]
 800223c:	4003      	ands	r3, r0
 800223e:	9305      	str	r3, [sp, #20]
 8002240:	9b05      	ldr	r3, [sp, #20]
}
 8002242:	e7c5      	b.n	80021d0 <InitGPIOClock+0x24>
 8002244:	08002c2c 	.word	0x08002c2c
 8002248:	40021000 	.word	0x40021000
 800224c:	48000400 	.word	0x48000400
 8002250:	48000800 	.word	0x48000800
 8002254:	48000c00 	.word	0x48000c00
 8002258:	48001400 	.word	0x48001400

0800225c <GPIOWrite>:
		/* No else needed */
	}
}

void GPIOWrite(eGPIO port, eGPIOValue value)
{
 800225c:	b510      	push	{r4, lr}
 800225e:	000a      	movs	r2, r1
	if ( value != GPIO_DEFAULT )
 8002260:	2903      	cmp	r1, #3
 8002262:	d008      	beq.n	8002276 <GPIOWrite+0x1a>
 8002264:	4b09      	ldr	r3, [pc, #36]	; (800228c <GPIOWrite+0x30>)
 8002266:	0100      	lsls	r0, r0, #4
	{
		if ( value != GPIO_TOGGLE )
 8002268:	2902      	cmp	r1, #2
 800226a:	d005      	beq.n	8002278 <GPIOWrite+0x1c>
		{
			HAL_GPIO_WritePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin, value);
 800226c:	1819      	adds	r1, r3, r0
 800226e:	8889      	ldrh	r1, [r1, #4]
 8002270:	5818      	ldr	r0, [r3, r0]
 8002272:	f7fe f9df 	bl	8000634 <HAL_GPIO_WritePin>
//			  HAL_Delay(200);
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
			HAL_Delay(100);
		}
	}
}
 8002276:	bd10      	pop	{r4, pc}
			HAL_GPIO_TogglePin(GPIOInstanceMap[port].port, GPIOInstanceMap[port].pin);
 8002278:	181a      	adds	r2, r3, r0
 800227a:	8891      	ldrh	r1, [r2, #4]
 800227c:	5818      	ldr	r0, [r3, r0]
 800227e:	f7fe f9df 	bl	8000640 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 8002282:	2064      	movs	r0, #100	; 0x64
 8002284:	f7fe f822 	bl	80002cc <HAL_Delay>
}
 8002288:	e7f5      	b.n	8002276 <GPIOWrite+0x1a>
 800228a:	46c0      	nop			; (mov r8, r8)
 800228c:	08002c2c 	.word	0x08002c2c

08002290 <GPIOInit>:
{
 8002290:	b530      	push	{r4, r5, lr}
	for (port = 0; port < NUM_OF_GPIO; port++)
 8002292:	2500      	movs	r5, #0
 8002294:	4c0f      	ldr	r4, [pc, #60]	; (80022d4 <GPIOInit+0x44>)
{
 8002296:	b087      	sub	sp, #28
		InitGPIOClock(port);
 8002298:	0028      	movs	r0, r5
 800229a:	f7ff ff87 	bl	80021ac <InitGPIOClock>
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 800229e:	88a3      	ldrh	r3, [r4, #4]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 80022a0:	a901      	add	r1, sp, #4
        GPIO_InitStructure.Pin =  	(uint32_t)GPIOInstanceMap[port].pin;
 80022a2:	9301      	str	r3, [sp, #4]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 80022a4:	68a3      	ldr	r3, [r4, #8]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 80022a6:	6820      	ldr	r0, [r4, #0]
		GPIO_InitStructure.Mode = 	(uint32_t)GPIOInstanceMap[port].mode;
 80022a8:	9302      	str	r3, [sp, #8]
		GPIO_InitStructure.Speed = 	(uint32_t)GPIOInstanceMap[port].speed;
 80022aa:	7b23      	ldrb	r3, [r4, #12]
 80022ac:	9304      	str	r3, [sp, #16]
		GPIO_InitStructure.Pull = 	(uint32_t)GPIOInstanceMap[port].pupd;
 80022ae:	7b63      	ldrb	r3, [r4, #13]
 80022b0:	9303      	str	r3, [sp, #12]
		GPIO_InitStructure.Alternate = (uint32_t)GPIOInstanceMap[port].alternate;
 80022b2:	7ba3      	ldrb	r3, [r4, #14]
 80022b4:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOInstanceMap[port].port, &GPIO_InitStructure);
 80022b6:	f7fe f89f 	bl	80003f8 <HAL_GPIO_Init>
		if ( GPIOInstanceMap[port].initialValue != GPIO_DEFAULT )
 80022ba:	7be1      	ldrb	r1, [r4, #15]
 80022bc:	2903      	cmp	r1, #3
 80022be:	d002      	beq.n	80022c6 <GPIOInit+0x36>
			GPIOWrite(port, GPIOInstanceMap[port].initialValue);
 80022c0:	0028      	movs	r0, r5
 80022c2:	f7ff ffcb 	bl	800225c <GPIOWrite>
	for (port = 0; port < NUM_OF_GPIO; port++)
 80022c6:	3501      	adds	r5, #1
 80022c8:	b2ed      	uxtb	r5, r5
 80022ca:	3410      	adds	r4, #16
 80022cc:	2d06      	cmp	r5, #6
 80022ce:	d1e3      	bne.n	8002298 <GPIOInit+0x8>
}
 80022d0:	b007      	add	sp, #28
 80022d2:	bd30      	pop	{r4, r5, pc}
 80022d4:	08002c2c 	.word	0x08002c2c

080022d8 <uartInterruptHandler>:
void uartInterruptHandler(eUart uartPort)
{
    UART_HandleTypeDef* uart_instance; //HAL Uart
    //en caso de usar las callbacks, revisar el cdigo de MTG
    uart_instance = &uartHandlers[uartPort];
    uartPortIRQ = uartPort;
 80022d8:	4a05      	ldr	r2, [pc, #20]	; (80022f0 <uartInterruptHandler+0x18>)
{
 80022da:	b510      	push	{r4, lr}
 80022dc:	0003      	movs	r3, r0
    uartPortIRQ = uartPort;
 80022de:	7010      	strb	r0, [r2, #0]
    uart_instance = &uartHandlers[uartPort];
 80022e0:	2070      	movs	r0, #112	; 0x70
 80022e2:	4358      	muls	r0, r3
 80022e4:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <uartInterruptHandler+0x1c>)
 80022e6:	18c0      	adds	r0, r0, r3
    HAL_UART_IRQHandler(uart_instance);
 80022e8:	f7ff f994 	bl	8001614 <HAL_UART_IRQHandler>
}
 80022ec:	bd10      	pop	{r4, pc}
 80022ee:	46c0      	nop			; (mov r8, r8)
 80022f0:	20000d74 	.word	0x20000d74
 80022f4:	20000de0 	.word	0x20000de0

080022f8 <uartInit>:


void uartInit(void)
{
 80022f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    const tUartInstanceMap* uart_instance;
    uint8_t i;


	#ifdef IS_UART1
        __HAL_RCC_USART1_CLK_ENABLE();
 80022fa:	2080      	movs	r0, #128	; 0x80
 80022fc:	4b1c      	ldr	r3, [pc, #112]	; (8002370 <uartInit+0x78>)
 80022fe:	01c0      	lsls	r0, r0, #7
 8002300:	6999      	ldr	r1, [r3, #24]
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
        uart_handler->Init.WordLength = uart_instance->dataSize;
        uart_handler->Init.StopBits   = uart_instance->stopBits;
        uart_handler->Init.Parity     = uart_instance->parity;
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 8002302:	270c      	movs	r7, #12
        __HAL_RCC_USART1_CLK_ENABLE();
 8002304:	4301      	orrs	r1, r0
 8002306:	6199      	str	r1, [r3, #24]
        __HAL_RCC_USART2_CLK_ENABLE();
 8002308:	2180      	movs	r1, #128	; 0x80
        __HAL_RCC_USART1_CLK_ENABLE();
 800230a:	699a      	ldr	r2, [r3, #24]
        __HAL_RCC_USART2_CLK_ENABLE();
 800230c:	0289      	lsls	r1, r1, #10
        __HAL_RCC_USART1_CLK_ENABLE();
 800230e:	4002      	ands	r2, r0
 8002310:	9200      	str	r2, [sp, #0]
 8002312:	9a00      	ldr	r2, [sp, #0]
        __HAL_RCC_USART2_CLK_ENABLE();
 8002314:	69da      	ldr	r2, [r3, #28]
 8002316:	4c17      	ldr	r4, [pc, #92]	; (8002374 <uartInit+0x7c>)
 8002318:	430a      	orrs	r2, r1
 800231a:	61da      	str	r2, [r3, #28]
 800231c:	69db      	ldr	r3, [r3, #28]
 800231e:	4d16      	ldr	r5, [pc, #88]	; (8002378 <uartInit+0x80>)
 8002320:	400b      	ands	r3, r1
 8002322:	9301      	str	r3, [sp, #4]
 8002324:	9b01      	ldr	r3, [sp, #4]
 8002326:	4e15      	ldr	r6, [pc, #84]	; (800237c <uartInit+0x84>)
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 8002328:	6862      	ldr	r2, [r4, #4]
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
        //se pueden aadir los parmetros Init.CLKPolarity, Init.CLKPhase e Init.CLKLastBit

        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 800232a:	2120      	movs	r1, #32
        uart_handler->Init.BaudRate   = uart_instance->baudRate;
 800232c:	606a      	str	r2, [r5, #4]
        uart_handler->Init.WordLength = uart_instance->dataSize;
 800232e:	7a22      	ldrb	r2, [r4, #8]

		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 8002330:	0030      	movs	r0, r6
        uart_handler->Init.WordLength = uart_instance->dataSize;
 8002332:	60aa      	str	r2, [r5, #8]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 8002334:	7aa2      	ldrb	r2, [r4, #10]
        uart_handler->Instance        = uart_instance->port;
 8002336:	6823      	ldr	r3, [r4, #0]
        uart_handler->Init.StopBits   = uart_instance->stopBits;
 8002338:	60ea      	str	r2, [r5, #12]
        uart_handler->Init.Parity     = uart_instance->parity;
 800233a:	7a62      	ldrb	r2, [r4, #9]
        uart_handler->Instance        = uart_instance->port;
 800233c:	602b      	str	r3, [r5, #0]
        uart_handler->Init.Parity     = uart_instance->parity;
 800233e:	612a      	str	r2, [r5, #16]
        uart_handler->Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8002340:	2200      	movs	r2, #0
 8002342:	61aa      	str	r2, [r5, #24]
        uart_handler->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002344:	626a      	str	r2, [r5, #36]	; 0x24
        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 8002346:	681a      	ldr	r2, [r3, #0]
        uart_handler->Init.Mode       = UART_MODE_TX_RX;
 8002348:	616f      	str	r7, [r5, #20]
        __HAL_UART_ENABLE_IT(uart_handler, UART_IT_RXNE);
 800234a:	430a      	orrs	r2, r1
 800234c:	601a      	str	r2, [r3, #0]
		CreateFIFO(&uartCircularBuffers[i].rxBuffer,
 800234e:	69a1      	ldr	r1, [r4, #24]
 8002350:	8aa2      	ldrh	r2, [r4, #20]
 8002352:	380c      	subs	r0, #12
 8002354:	f000 fa02 	bl	800275c <CreateFIFO>
                UARTInstanceMap[i].rxBufferPtr,
                UARTInstanceMap[i].rxBufferSize);

		CreateFIFO(&uartCircularBuffers[i].txBuffer,
 8002358:	89a2      	ldrh	r2, [r4, #12]
 800235a:	6921      	ldr	r1, [r4, #16]
 800235c:	0030      	movs	r0, r6
 800235e:	f000 f9fd 	bl	800275c <CreateFIFO>
    for(i=0; i<NUM_OF_UART; i++) {
 8002362:	4b07      	ldr	r3, [pc, #28]	; (8002380 <uartInit+0x88>)
 8002364:	342c      	adds	r4, #44	; 0x2c
 8002366:	3570      	adds	r5, #112	; 0x70
 8002368:	3618      	adds	r6, #24
 800236a:	429c      	cmp	r4, r3
 800236c:	d1dc      	bne.n	8002328 <uartInit+0x30>
                UARTInstanceMap[i].txBufferPtr,
                UARTInstanceMap[i].txBufferSize);
    }
}
 800236e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002370:	40021000 	.word	0x40021000
 8002374:	08002c8c 	.word	0x08002c8c
 8002378:	20000de0 	.word	0x20000de0
 800237c:	20000dbc 	.word	0x20000dbc
 8002380:	08002ce4 	.word	0x08002ce4

08002384 <uartStart>:

    return HAL_OK;
}

HAL_StatusTypeDef uartStart(void)
{
 8002384:	b570      	push	{r4, r5, r6, lr}
    uint8_t i;
    UART_HandleTypeDef* uart_handler;

    for(i=0; i<NUM_OF_UART; i++){
        uart_handler = &uartHandlers[i];
        if(HAL_UART_DeInit(uart_handler) != HAL_OK)
 8002386:	4c12      	ldr	r4, [pc, #72]	; (80023d0 <uartStart+0x4c>)
 8002388:	0020      	movs	r0, r4
 800238a:	f7fe fe79 	bl	8001080 <HAL_UART_DeInit>
 800238e:	2800      	cmp	r0, #0
 8002390:	d110      	bne.n	80023b4 <uartStart+0x30>
        {
            return HAL_ERROR;
        }
        if(HAL_UART_Init(uart_handler) != HAL_OK)
 8002392:	0020      	movs	r0, r4
 8002394:	f7ff f88a 	bl	80014ac <HAL_UART_Init>
 8002398:	2800      	cmp	r0, #0
 800239a:	d10b      	bne.n	80023b4 <uartStart+0x30>
        {
            return HAL_ERROR;
        }
        HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 800239c:	4e0d      	ldr	r6, [pc, #52]	; (80023d4 <uartStart+0x50>)
 800239e:	2201      	movs	r2, #1
 80023a0:	0031      	movs	r1, r6
 80023a2:	0020      	movs	r0, r4
 80023a4:	f7fe feb8 	bl	8001118 <HAL_UART_Receive_IT>
        if(HAL_UART_DeInit(uart_handler) != HAL_OK)
 80023a8:	4d0b      	ldr	r5, [pc, #44]	; (80023d8 <uartStart+0x54>)
 80023aa:	0028      	movs	r0, r5
 80023ac:	f7fe fe68 	bl	8001080 <HAL_UART_DeInit>
 80023b0:	2800      	cmp	r0, #0
 80023b2:	d002      	beq.n	80023ba <uartStart+0x36>
            return HAL_ERROR;
 80023b4:	2401      	movs	r4, #1
    }
    return HAL_OK;
}
 80023b6:	0020      	movs	r0, r4
 80023b8:	bd70      	pop	{r4, r5, r6, pc}
        if(HAL_UART_Init(uart_handler) != HAL_OK)
 80023ba:	0028      	movs	r0, r5
 80023bc:	f7ff f876 	bl	80014ac <HAL_UART_Init>
 80023c0:	1e04      	subs	r4, r0, #0
 80023c2:	d1f7      	bne.n	80023b4 <uartStart+0x30>
        HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 80023c4:	2201      	movs	r2, #1
 80023c6:	0031      	movs	r1, r6
 80023c8:	0028      	movs	r0, r5
 80023ca:	f7fe fea5 	bl	8001118 <HAL_UART_Receive_IT>
 80023ce:	e7f2      	b.n	80023b6 <uartStart+0x32>
 80023d0:	20000de0 	.word	0x20000de0
 80023d4:	20000ec0 	.word	0x20000ec0
 80023d8:	20000e50 	.word	0x20000e50

080023dc <uartRead>:

HAL_StatusTypeDef uartRead(eUart uartPort, char* buffer, uint8_t lastChar)
{
 80023dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t i=0;
    uint8_t byte=0;
    uint32_t bufferSize = 30;
    uint8_t result;

    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 5 ){
 80023de:	2518      	movs	r5, #24
 80023e0:	4345      	muls	r5, r0
 80023e2:	4810      	ldr	r0, [pc, #64]	; (8002424 <uartRead+0x48>)
{
 80023e4:	000c      	movs	r4, r1
    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 5 ){
 80023e6:	182d      	adds	r5, r5, r0
 80023e8:	0028      	movs	r0, r5
{
 80023ea:	0017      	movs	r7, r2
    if(GetFIFOPendingBytes(&uartCircularBuffers[uartPort].rxBuffer) < 5 ){
 80023ec:	f000 f9e2 	bl	80027b4 <GetFIFOPendingBytes>
 80023f0:	2804      	cmp	r0, #4
 80023f2:	d90b      	bls.n	800240c <uartRead+0x30>
 80023f4:	0026      	movs	r6, r4
 80023f6:	2000      	movs	r0, #0
 80023f8:	361e      	adds	r6, #30
		initString(buffer,bufferSize);
		result = HAL_ERROR;
    }else{
        while((byte != lastChar) && (i<bufferSize) )
 80023fa:	42b8      	cmp	r0, r7
 80023fc:	d001      	beq.n	8002402 <uartRead+0x26>
 80023fe:	42b4      	cmp	r4, r6
 8002400:	d10a      	bne.n	8002418 <uartRead+0x3c>
        {
            byte = GetFIFOByte(&uartCircularBuffers[uartPort].rxBuffer);
            buffer[i] = byte;
            i++;
        }
        ResetFIFO(&uartCircularBuffers[uartPort].rxBuffer);
 8002402:	0028      	movs	r0, r5
 8002404:	f000 f9b1 	bl	800276a <ResetFIFO>
        result = HAL_OK;
 8002408:	2000      	movs	r0, #0
 800240a:	e004      	b.n	8002416 <uartRead+0x3a>
		initString(buffer,bufferSize);
 800240c:	0020      	movs	r0, r4
 800240e:	211e      	movs	r1, #30
 8002410:	f000 f9d7 	bl	80027c2 <initString>
		result = HAL_ERROR;
 8002414:	2001      	movs	r0, #1
    }

    return result;
}
 8002416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            byte = GetFIFOByte(&uartCircularBuffers[uartPort].rxBuffer);
 8002418:	0028      	movs	r0, r5
 800241a:	f000 f9ab 	bl	8002774 <GetFIFOByte>
            buffer[i] = byte;
 800241e:	7020      	strb	r0, [r4, #0]
 8002420:	3401      	adds	r4, #1
 8002422:	e7ea      	b.n	80023fa <uartRead+0x1e>
 8002424:	20000db0 	.word	0x20000db0

08002428 <uartWrite>:

HAL_StatusTypeDef uartWrite(eUart uartPort, char* buffer)
{
 8002428:	b570      	push	{r4, r5, r6, lr}
    HAL_StatusTypeDef error;
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 800242a:	2470      	movs	r4, #112	; 0x70
 800242c:	4344      	muls	r4, r0
 800242e:	480c      	ldr	r0, [pc, #48]	; (8002460 <uartWrite+0x38>)
{
 8002430:	000d      	movs	r5, r1
    error = HAL_UART_Transmit_IT(&uartHandlers[uartPort], (uint8_t*)buffer, strlen(buffer));
 8002432:	1824      	adds	r4, r4, r0
 8002434:	0008      	movs	r0, r1
 8002436:	f7fd fe71 	bl	800011c <strlen>
 800243a:	0029      	movs	r1, r5
 800243c:	b282      	uxth	r2, r0
 800243e:	0020      	movs	r0, r4
 8002440:	f7fe fe3b 	bl	80010ba <HAL_UART_Transmit_IT>
 8002444:	0005      	movs	r5, r0
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 8002446:	0020      	movs	r0, r4
 8002448:	f7fe febc 	bl	80011c4 <HAL_UART_GetState>
 800244c:	2821      	cmp	r0, #33	; 0x21
 800244e:	d0fa      	beq.n	8002446 <uartWrite+0x1e>
    HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX_RX);
 8002450:	0020      	movs	r0, r4
 8002452:	f7fe feb7 	bl	80011c4 <HAL_UART_GetState>
    while (HAL_UART_GetState(&uartHandlers[uartPort]) == HAL_UART_STATE_BUSY_TX ||
 8002456:	2823      	cmp	r0, #35	; 0x23
 8002458:	d0f5      	beq.n	8002446 <uartWrite+0x1e>
    return error;

}
 800245a:	0028      	movs	r0, r5
 800245c:	bd70      	pop	{r4, r5, r6, pc}
 800245e:	46c0      	nop			; (mov r8, r8)
 8002460:	20000de0 	.word	0x20000de0

08002464 <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{

}
 8002464:	4770      	bx	lr
	...

08002468 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uart_handler)
{
 8002468:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	if(GetFIFOFreeBytes(&uartCircularBuffers[uartPortIRQ].rxBuffer) > 0){
 800246a:	2418      	movs	r4, #24
 800246c:	4e0b      	ldr	r6, [pc, #44]	; (800249c <HAL_UART_RxCpltCallback+0x34>)
{
 800246e:	9001      	str	r0, [sp, #4]
	if(GetFIFOFreeBytes(&uartCircularBuffers[uartPortIRQ].rxBuffer) > 0){
 8002470:	7830      	ldrb	r0, [r6, #0]
 8002472:	4f0b      	ldr	r7, [pc, #44]	; (80024a0 <HAL_UART_RxCpltCallback+0x38>)
 8002474:	4360      	muls	r0, r4
 8002476:	19c0      	adds	r0, r0, r7
 8002478:	f000 f99e 	bl	80027b8 <GetFIFOFreeBytes>
 800247c:	4d09      	ldr	r5, [pc, #36]	; (80024a4 <HAL_UART_RxCpltCallback+0x3c>)
 800247e:	2800      	cmp	r0, #0
 8002480:	d005      	beq.n	800248e <HAL_UART_RxCpltCallback+0x26>
		AddFIFOByte(&uartCircularBuffers[uartPortIRQ].rxBuffer, RxByte);
 8002482:	7830      	ldrb	r0, [r6, #0]
 8002484:	7829      	ldrb	r1, [r5, #0]
 8002486:	4360      	muls	r0, r4
 8002488:	19c0      	adds	r0, r0, r7
 800248a:	f000 f983 	bl	8002794 <AddFIFOByte>
	}

	 HAL_UART_Receive_IT(uart_handler, &RxByte, 1 );
 800248e:	0029      	movs	r1, r5
 8002490:	2201      	movs	r2, #1
 8002492:	9801      	ldr	r0, [sp, #4]
 8002494:	f7fe fe40 	bl	8001118 <HAL_UART_Receive_IT>

}
 8002498:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	20000d74 	.word	0x20000d74
 80024a0:	20000db0 	.word	0x20000db0
 80024a4:	20000ec0 	.word	0x20000ec0

080024a8 <interruptsInit>:
#include "interrupts_map.h"

extern tInterruptsInstanceMap interruptsInstanceMap[NUM_OF_IRQS];

void interruptsInit( void )
{
 80024a8:	b510      	push	{r4, lr}
 80024aa:	2400      	movs	r4, #0
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (SVC_IRQn <= (interruptsInstanceMap[i].IRQn))
 80024ac:	2000      	movs	r0, #0
 80024ae:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <interruptsInit+0x20>)
 80024b0:	18e3      	adds	r3, r4, r3
 80024b2:	5618      	ldrsb	r0, [r3, r0]
 80024b4:	1d42      	adds	r2, r0, #5
 80024b6:	db03      	blt.n	80024c0 <interruptsInit+0x18>
		{
			HAL_NVIC_SetPriority(interruptsInstanceMap[i].IRQn, (uint32_t)interruptsInstanceMap[i].PreemptPriority, (uint32_t)interruptsInstanceMap[i].SubPriority);
 80024b8:	789a      	ldrb	r2, [r3, #2]
 80024ba:	7859      	ldrb	r1, [r3, #1]
 80024bc:	f7fd ff16 	bl	80002ec <HAL_NVIC_SetPriority>
 80024c0:	3404      	adds	r4, #4
	for(i = 0; i < NUM_OF_IRQS; i++)
 80024c2:	2c0c      	cmp	r4, #12
 80024c4:	d1f2      	bne.n	80024ac <interruptsInit+0x4>
		}
	}

}
 80024c6:	bd10      	pop	{r4, pc}
 80024c8:	20000004 	.word	0x20000004

080024cc <interruptsStart>:

void interruptsStart( void )
{
 80024cc:	b510      	push	{r4, lr}
 80024ce:	2400      	movs	r4, #0
	uint8_t i;

	for(i = 0; i < NUM_OF_IRQS; i++)
	{
		if (interruptsInstanceMap[i].State == IRQ_ENABLE)
 80024d0:	4b07      	ldr	r3, [pc, #28]	; (80024f0 <interruptsStart+0x24>)
 80024d2:	18e3      	adds	r3, r4, r3
 80024d4:	78da      	ldrb	r2, [r3, #3]
 80024d6:	2a01      	cmp	r2, #1
 80024d8:	d105      	bne.n	80024e6 <interruptsStart+0x1a>
		{
			if (IS_NVIC_DEVICE_IRQ(interruptsInstanceMap[i].IRQn))
 80024da:	2000      	movs	r0, #0
 80024dc:	5618      	ldrsb	r0, [r3, r0]
 80024de:	2800      	cmp	r0, #0
 80024e0:	db01      	blt.n	80024e6 <interruptsStart+0x1a>
			{
				HAL_NVIC_EnableIRQ(interruptsInstanceMap[i].IRQn);
 80024e2:	f7fd ff33 	bl	800034c <HAL_NVIC_EnableIRQ>
 80024e6:	3404      	adds	r4, #4
	for(i = 0; i < NUM_OF_IRQS; i++)
 80024e8:	2c0c      	cmp	r4, #12
 80024ea:	d1f1      	bne.n	80024d0 <interruptsStart+0x4>
			}

		}
	}

}
 80024ec:	bd10      	pop	{r4, pc}
 80024ee:	46c0      	nop			; (mov r8, r8)
 80024f0:	20000004 	.word	0x20000004

080024f4 <HAL_UART1_IRQ>:

};


void HAL_UART1_IRQ(void)
{
 80024f4:	b510      	push	{r4, lr}
#ifdef IS_UART1
	uartInterruptHandler(UART_1);
 80024f6:	2000      	movs	r0, #0
 80024f8:	f7ff feee 	bl	80022d8 <uartInterruptHandler>
#endif
}
 80024fc:	bd10      	pop	{r4, pc}

080024fe <HAL_UART2_IRQ>:

void HAL_UART2_IRQ(void)
{
 80024fe:	b510      	push	{r4, lr}
#ifdef IS_UART2
	uartInterruptHandler(UART_2);
 8002500:	2001      	movs	r0, #1
 8002502:	f7ff fee9 	bl	80022d8 <uartInterruptHandler>
#endif
}
 8002506:	bd10      	pop	{r4, pc}

08002508 <searchChar>:
	return error;

}

uint8_t searchChar(char *searchedbuffer, uint8_t length, char character)
{
 8002508:	b530      	push	{r4, r5, lr}
	uint8_t i=0;
	tBool found = FALSE;
	char bufferchar;

	while((i < length) && (!found))
 800250a:	2300      	movs	r3, #0
{
 800250c:	0004      	movs	r4, r0
 800250e:	b2d8      	uxtb	r0, r3
	while((i < length) && (!found))
 8002510:	4288      	cmp	r0, r1
 8002512:	d301      	bcc.n	8002518 <searchChar+0x10>
			found = TRUE;
			return i;
		}else
			i++;
	}
	return 0;
 8002514:	2000      	movs	r0, #0
}
 8002516:	bd30      	pop	{r4, r5, pc}
 8002518:	1c5d      	adds	r5, r3, #1
		if (bufferchar == character)
 800251a:	5ce3      	ldrb	r3, [r4, r3]
 800251c:	4293      	cmp	r3, r2
 800251e:	d0fa      	beq.n	8002516 <searchChar+0xe>
 8002520:	002b      	movs	r3, r5
 8002522:	e7f4      	b.n	800250e <searchChar+0x6>

08002524 <initStructs>:


void initStructs(void)
{
 8002524:	b570      	push	{r4, r5, r6, lr}
	initString(tDisparo.controller, strlen(tDisparo.controller));
 8002526:	4c26      	ldr	r4, [pc, #152]	; (80025c0 <initStructs+0x9c>)
 8002528:	0020      	movs	r0, r4
 800252a:	f7fd fdf7 	bl	800011c <strlen>
 800252e:	b2c1      	uxtb	r1, r0
 8002530:	0020      	movs	r0, r4
	initString(tDisparo.weapon, strlen(tDisparo.weapon));
 8002532:	340a      	adds	r4, #10
	initString(tDisparo.controller, strlen(tDisparo.controller));
 8002534:	f000 f945 	bl	80027c2 <initString>
	initString(tDisparo.weapon, strlen(tDisparo.weapon));
 8002538:	0020      	movs	r0, r4
 800253a:	f7fd fdef 	bl	800011c <strlen>
 800253e:	b2c1      	uxtb	r1, r0
 8002540:	0020      	movs	r0, r4
 8002542:	f000 f93e 	bl	80027c2 <initString>
	initString(tLed.drone, strlen(tLed.drone));
 8002546:	4c1f      	ldr	r4, [pc, #124]	; (80025c4 <initStructs+0xa0>)
 8002548:	0020      	movs	r0, r4
 800254a:	f7fd fde7 	bl	800011c <strlen>
	initString(tLed.right, strlen(tLed.right));
 800254e:	0025      	movs	r5, r4
	initString(tLed.drone, strlen(tLed.drone));
 8002550:	b2c1      	uxtb	r1, r0
	initString(tLed.right, strlen(tLed.right));
 8002552:	350a      	adds	r5, #10
	initString(tLed.drone, strlen(tLed.drone));
 8002554:	0020      	movs	r0, r4
 8002556:	f000 f934 	bl	80027c2 <initString>
	initString(tLed.right, strlen(tLed.right));
 800255a:	0028      	movs	r0, r5
 800255c:	f7fd fdde 	bl	800011c <strlen>
 8002560:	b2c1      	uxtb	r1, r0
 8002562:	0028      	movs	r0, r5
	initString(tLed.left, strlen(tLed.left));
 8002564:	0025      	movs	r5, r4
 8002566:	350b      	adds	r5, #11
	initString(tLed.right, strlen(tLed.right));
 8002568:	f000 f92b 	bl	80027c2 <initString>
	initString(tLed.left, strlen(tLed.left));
 800256c:	0028      	movs	r0, r5
 800256e:	f7fd fdd5 	bl	800011c <strlen>
 8002572:	b2c1      	uxtb	r1, r0
 8002574:	0028      	movs	r0, r5
	initString(tLed.fw, strlen(tLed.fw));
 8002576:	0025      	movs	r5, r4
 8002578:	350c      	adds	r5, #12
	initString(tLed.left, strlen(tLed.left));
 800257a:	f000 f922 	bl	80027c2 <initString>
	initString(tLed.fw, strlen(tLed.fw));
 800257e:	0028      	movs	r0, r5
 8002580:	f7fd fdcc 	bl	800011c <strlen>
	initString(tLed.bw, strlen(tLed.bw));
 8002584:	340d      	adds	r4, #13
	initString(tLed.fw, strlen(tLed.fw));
 8002586:	b2c1      	uxtb	r1, r0
 8002588:	0028      	movs	r0, r5
 800258a:	f000 f91a 	bl	80027c2 <initString>
	initString(tLed.bw, strlen(tLed.bw));
 800258e:	0020      	movs	r0, r4
 8002590:	f7fd fdc4 	bl	800011c <strlen>
 8002594:	b2c1      	uxtb	r1, r0
 8002596:	0020      	movs	r0, r4
 8002598:	f000 f913 	bl	80027c2 <initString>
	initString(tMuerto.controller, strlen(tMuerto.controller));
 800259c:	4c0a      	ldr	r4, [pc, #40]	; (80025c8 <initStructs+0xa4>)
 800259e:	0020      	movs	r0, r4
 80025a0:	f7fd fdbc 	bl	800011c <strlen>
 80025a4:	b2c1      	uxtb	r1, r0
 80025a6:	0020      	movs	r0, r4
	initString(tMuerto.drone, strlen(tMuerto.drone));
 80025a8:	340a      	adds	r4, #10
	initString(tMuerto.controller, strlen(tMuerto.controller));
 80025aa:	f000 f90a 	bl	80027c2 <initString>
	initString(tMuerto.drone, strlen(tMuerto.drone));
 80025ae:	0020      	movs	r0, r4
 80025b0:	f7fd fdb4 	bl	800011c <strlen>
 80025b4:	b2c1      	uxtb	r1, r0
 80025b6:	0020      	movs	r0, r4
 80025b8:	f000 f903 	bl	80027c2 <initString>
}
 80025bc:	bd70      	pop	{r4, r5, r6, pc}
 80025be:	46c0      	nop			; (mov r8, r8)
 80025c0:	20000d75 	.word	0x20000d75
 80025c4:	20000d89 	.word	0x20000d89
 80025c8:	20000d97 	.word	0x20000d97

080025cc <enterBridgeMode>:
{
 80025cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ce:	0007      	movs	r7, r0
 80025d0:	000d      	movs	r5, r1
 80025d2:	b08b      	sub	sp, #44	; 0x2c
	initStructs();
 80025d4:	f7ff ffa6 	bl	8002524 <initStructs>
	initString((char*)index, MAX_CHARS);
 80025d8:	ac05      	add	r4, sp, #20
	initString(tag, 10);
 80025da:	210a      	movs	r1, #10
 80025dc:	a807      	add	r0, sp, #28
 80025de:	f000 f8f0 	bl	80027c2 <initString>
	initString((char*)index, MAX_CHARS);
 80025e2:	2105      	movs	r1, #5
 80025e4:	0020      	movs	r0, r4
 80025e6:	f000 f8ec 	bl	80027c2 <initString>
	lastcharacter = searchChar(RxBuffer, Rxlength, '/');
 80025ea:	0029      	movs	r1, r5
 80025ec:	222f      	movs	r2, #47	; 0x2f
 80025ee:	0038      	movs	r0, r7
 80025f0:	f7ff ff8a 	bl	8002508 <searchChar>
 80025f4:	9001      	str	r0, [sp, #4]
	index[i] = searchChar(&RxBuffer[index[0]], lastcharacter, ',');
 80025f6:	7820      	ldrb	r0, [r4, #0]
 80025f8:	222c      	movs	r2, #44	; 0x2c
 80025fa:	1838      	adds	r0, r7, r0
 80025fc:	9901      	ldr	r1, [sp, #4]
 80025fe:	f7ff ff83 	bl	8002508 <searchChar>
	i++;
 8002602:	2501      	movs	r5, #1
	index[i] = searchChar(&RxBuffer[index[0]], lastcharacter, ',');
 8002604:	7020      	strb	r0, [r4, #0]
	while ((index[i-1] < lastcharacter) && (i < MAX_CHARS))
 8002606:	1963      	adds	r3, r4, r5
 8002608:	3b01      	subs	r3, #1
 800260a:	781e      	ldrb	r6, [r3, #0]
 800260c:	9b01      	ldr	r3, [sp, #4]
 800260e:	42b3      	cmp	r3, r6
 8002610:	d901      	bls.n	8002616 <enterBridgeMode+0x4a>
 8002612:	2d04      	cmp	r5, #4
 8002614:	d91e      	bls.n	8002654 <enterBridgeMode+0x88>
	strncpy(tag, RxBuffer, index[0]);
 8002616:	7825      	ldrb	r5, [r4, #0]
 8002618:	0039      	movs	r1, r7
 800261a:	002a      	movs	r2, r5
 800261c:	a807      	add	r0, sp, #28
 800261e:	f000 face 	bl	8002bbe <strncpy>
	if (strcmp(tag, "CFIRE") == 0)
 8002622:	4947      	ldr	r1, [pc, #284]	; (8002740 <enterBridgeMode+0x174>)
 8002624:	a807      	add	r0, sp, #28
 8002626:	f7fd fd6f 	bl	8000108 <strcmp>
 800262a:	2800      	cmp	r0, #0
 800262c:	d124      	bne.n	8002678 <enterBridgeMode+0xac>
		strncpy(tDisparo.controller, &RxBuffer[index[0]+1], (index[1]-index[0]-1));
 800262e:	7864      	ldrb	r4, [r4, #1]
 8002630:	1c69      	adds	r1, r5, #1
 8002632:	1b62      	subs	r2, r4, r5
 8002634:	4e43      	ldr	r6, [pc, #268]	; (8002744 <enterBridgeMode+0x178>)
 8002636:	3a01      	subs	r2, #1
 8002638:	1879      	adds	r1, r7, r1
		strncpy(tMuerto.controller, &RxBuffer[index[0]+1], (index[1]-index[0]-1));
 800263a:	0030      	movs	r0, r6
 800263c:	f000 fabf 	bl	8002bbe <strncpy>
		strncpy(tMuerto.drone, &RxBuffer[index[1]+1], lastcharacter-index[1]-1);
 8002640:	0030      	movs	r0, r6
 8002642:	9b01      	ldr	r3, [sp, #4]
 8002644:	1c61      	adds	r1, r4, #1
 8002646:	1b1a      	subs	r2, r3, r4
 8002648:	3a01      	subs	r2, #1
 800264a:	1879      	adds	r1, r7, r1
 800264c:	300a      	adds	r0, #10
 800264e:	f000 fab6 	bl	8002bbe <strncpy>
 8002652:	e05d      	b.n	8002710 <enterBridgeMode+0x144>
		searchedcharacter = searchChar(&RxBuffer[index[i-1]+1], lastcharacter-index[i-1], ',');
 8002654:	9b01      	ldr	r3, [sp, #4]
 8002656:	1c70      	adds	r0, r6, #1
 8002658:	1b99      	subs	r1, r3, r6
 800265a:	b2c9      	uxtb	r1, r1
 800265c:	1838      	adds	r0, r7, r0
 800265e:	222c      	movs	r2, #44	; 0x2c
 8002660:	f7ff ff52 	bl	8002508 <searchChar>
		if (searchedcharacter > 0)
 8002664:	2800      	cmp	r0, #0
 8002666:	d005      	beq.n	8002674 <enterBridgeMode+0xa8>
			index[i] = index[i-1] + searchedcharacter + 1;
 8002668:	1830      	adds	r0, r6, r0
 800266a:	3001      	adds	r0, #1
 800266c:	5560      	strb	r0, [r4, r5]
			i++;
 800266e:	3501      	adds	r5, #1
 8002670:	b2ed      	uxtb	r5, r5
 8002672:	e7c8      	b.n	8002606 <enterBridgeMode+0x3a>
			i = MAX_CHARS;
 8002674:	2505      	movs	r5, #5
 8002676:	e7c6      	b.n	8002606 <enterBridgeMode+0x3a>
	else if (strcmp(tag, "LED") == 0)
 8002678:	4933      	ldr	r1, [pc, #204]	; (8002748 <enterBridgeMode+0x17c>)
 800267a:	a807      	add	r0, sp, #28
 800267c:	f7fd fd44 	bl	8000108 <strcmp>
 8002680:	9003      	str	r0, [sp, #12]
 8002682:	2800      	cmp	r0, #0
 8002684:	d147      	bne.n	8002716 <enterBridgeMode+0x14a>
		strncpy(tLed.drone, &RxBuffer[index[0]+1], (index[1]-index[0]-1));
 8002686:	7866      	ldrb	r6, [r4, #1]
 8002688:	1c69      	adds	r1, r5, #1
 800268a:	1b72      	subs	r2, r6, r5
 800268c:	4d2f      	ldr	r5, [pc, #188]	; (800274c <enterBridgeMode+0x180>)
 800268e:	3a01      	subs	r2, #1
 8002690:	1879      	adds	r1, r7, r1
 8002692:	0028      	movs	r0, r5
 8002694:	f000 fa93 	bl	8002bbe <strncpy>
		strncpy(tLed.right, &RxBuffer[index[1]+1], (index[2]-index[1]-1));
 8002698:	0028      	movs	r0, r5
 800269a:	78a3      	ldrb	r3, [r4, #2]
 800269c:	1c71      	adds	r1, r6, #1
 800269e:	1b9a      	subs	r2, r3, r6
 80026a0:	3a01      	subs	r2, #1
 80026a2:	1879      	adds	r1, r7, r1
 80026a4:	300a      	adds	r0, #10
 80026a6:	9302      	str	r3, [sp, #8]
 80026a8:	f000 fa89 	bl	8002bbe <strncpy>
		strncpy(tLed.left, &RxBuffer[index[2]+1], (index[3]-index[2]-1));
 80026ac:	0028      	movs	r0, r5
 80026ae:	78e6      	ldrb	r6, [r4, #3]
 80026b0:	9b02      	ldr	r3, [sp, #8]
 80026b2:	300b      	adds	r0, #11
 80026b4:	1af2      	subs	r2, r6, r3
 80026b6:	1c59      	adds	r1, r3, #1
 80026b8:	3a01      	subs	r2, #1
 80026ba:	1879      	adds	r1, r7, r1
 80026bc:	f000 fa7f 	bl	8002bbe <strncpy>
		strncpy(tLed.fw, &RxBuffer[index[3]+1], (index[4]-index[3]-1));
 80026c0:	0028      	movs	r0, r5
 80026c2:	7924      	ldrb	r4, [r4, #4]
 80026c4:	1c71      	adds	r1, r6, #1
 80026c6:	1ba2      	subs	r2, r4, r6
 80026c8:	3a01      	subs	r2, #1
 80026ca:	1879      	adds	r1, r7, r1
 80026cc:	300c      	adds	r0, #12
 80026ce:	f000 fa76 	bl	8002bbe <strncpy>
		strncpy(tLed.bw, &RxBuffer[index[4]+1], lastcharacter-index[4]-1);
 80026d2:	0028      	movs	r0, r5
 80026d4:	9b01      	ldr	r3, [sp, #4]
 80026d6:	1c61      	adds	r1, r4, #1
 80026d8:	1b1a      	subs	r2, r3, r4
 80026da:	3a01      	subs	r2, #1
 80026dc:	1879      	adds	r1, r7, r1
 80026de:	300d      	adds	r0, #13
 80026e0:	f000 fa6d 	bl	8002bbe <strncpy>
		if ((tLed.right[0] == '1') || (tLed.left[0] == '1'))
 80026e4:	7aab      	ldrb	r3, [r5, #10]
 80026e6:	2b31      	cmp	r3, #49	; 0x31
 80026e8:	d003      	beq.n	80026f2 <enterBridgeMode+0x126>
 80026ea:	7aeb      	ldrb	r3, [r5, #11]
			GPIOWrite(GPIO_LED_3, GPIO_LOW);
 80026ec:	9903      	ldr	r1, [sp, #12]
		if ((tLed.right[0] == '1') || (tLed.left[0] == '1'))
 80026ee:	2b31      	cmp	r3, #49	; 0x31
 80026f0:	d100      	bne.n	80026f4 <enterBridgeMode+0x128>
			GPIOWrite(GPIO_LED_3, GPIO_HIGH);
 80026f2:	2101      	movs	r1, #1
			GPIOWrite(GPIO_LED_3, GPIO_LOW);
 80026f4:	2004      	movs	r0, #4
 80026f6:	f7ff fdb1 	bl	800225c <GPIOWrite>
		if ((tLed.fw[0] == '1') || (tLed.bw[0] == '1'))
 80026fa:	7b2b      	ldrb	r3, [r5, #12]
 80026fc:	2b31      	cmp	r3, #49	; 0x31
 80026fe:	d003      	beq.n	8002708 <enterBridgeMode+0x13c>
 8002700:	7b6b      	ldrb	r3, [r5, #13]
			GPIOWrite(GPIO_LED_4, GPIO_LOW);
 8002702:	2100      	movs	r1, #0
		if ((tLed.fw[0] == '1') || (tLed.bw[0] == '1'))
 8002704:	2b31      	cmp	r3, #49	; 0x31
 8002706:	d100      	bne.n	800270a <enterBridgeMode+0x13e>
			GPIOWrite(GPIO_LED_4, GPIO_HIGH);
 8002708:	2101      	movs	r1, #1
 800270a:	2005      	movs	r0, #5
 800270c:	f7ff fda6 	bl	800225c <GPIOWrite>
	tBool error = TRUE;
 8002710:	2001      	movs	r0, #1
}
 8002712:	b00b      	add	sp, #44	; 0x2c
 8002714:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else if (strcmp(tag, "DEAD") == 0)
 8002716:	490e      	ldr	r1, [pc, #56]	; (8002750 <enterBridgeMode+0x184>)
 8002718:	a807      	add	r0, sp, #28
 800271a:	f7fd fcf5 	bl	8000108 <strcmp>
 800271e:	2800      	cmp	r0, #0
 8002720:	d106      	bne.n	8002730 <enterBridgeMode+0x164>
		strncpy(tMuerto.controller, &RxBuffer[index[0]+1], (index[1]-index[0]-1));
 8002722:	7864      	ldrb	r4, [r4, #1]
 8002724:	1c69      	adds	r1, r5, #1
 8002726:	1b62      	subs	r2, r4, r5
 8002728:	3a01      	subs	r2, #1
 800272a:	1879      	adds	r1, r7, r1
 800272c:	4e09      	ldr	r6, [pc, #36]	; (8002754 <enterBridgeMode+0x188>)
 800272e:	e784      	b.n	800263a <enterBridgeMode+0x6e>
	else if (strcmp(tag, "FJUEGO") == 0)
 8002730:	4909      	ldr	r1, [pc, #36]	; (8002758 <enterBridgeMode+0x18c>)
 8002732:	a807      	add	r0, sp, #28
 8002734:	f7fd fce8 	bl	8000108 <strcmp>
 8002738:	4243      	negs	r3, r0
 800273a:	4158      	adcs	r0, r3
	tBool error = TRUE;
 800273c:	b2c0      	uxtb	r0, r0
 800273e:	e7e8      	b.n	8002712 <enterBridgeMode+0x146>
 8002740:	08002ce4 	.word	0x08002ce4
 8002744:	20000d75 	.word	0x20000d75
 8002748:	08002cea 	.word	0x08002cea
 800274c:	20000d89 	.word	0x20000d89
 8002750:	08002cee 	.word	0x08002cee
 8002754:	20000d97 	.word	0x20000d97
 8002758:	08002cf3 	.word	0x08002cf3

0800275c <CreateFIFO>:

void CreateFIFO(CircularBuffer* buffer, uint8_t* bufferPtr, uint16_t size)
{
	buffer->bufferPtr = bufferPtr;
	buffer->bufferLen = size;
	buffer->rxPtr = 0;
 800275c:	2300      	movs	r3, #0
	buffer->bufferPtr = bufferPtr;
 800275e:	6041      	str	r1, [r0, #4]
	buffer->bufferLen = size;
 8002760:	8102      	strh	r2, [r0, #8]
	buffer->rxPtr = 0;
 8002762:	8003      	strh	r3, [r0, #0]
	buffer->txPtr = 0;
 8002764:	8043      	strh	r3, [r0, #2]
    buffer->numOfBytes = 0;
 8002766:	8143      	strh	r3, [r0, #10]
}
 8002768:	4770      	bx	lr

0800276a <ResetFIFO>:

void ResetFIFO(CircularBuffer* buffer)
{
	buffer->rxPtr = 0;
 800276a:	2300      	movs	r3, #0
 800276c:	8003      	strh	r3, [r0, #0]
	buffer->txPtr = 0;
 800276e:	8043      	strh	r3, [r0, #2]
    buffer->numOfBytes = 0;
 8002770:	8143      	strh	r3, [r0, #10]
}
 8002772:	4770      	bx	lr

08002774 <GetFIFOByte>:

uint8_t GetFIFOByte(CircularBuffer* buffer)
{
 8002774:	b570      	push	{r4, r5, r6, lr}
 8002776:	0004      	movs	r4, r0
    uint8_t result;
	//interruptsDisable();
    result = buffer->bufferPtr[buffer->rxPtr];
 8002778:	8800      	ldrh	r0, [r0, #0]
 800277a:	6863      	ldr	r3, [r4, #4]
    buffer->numOfBytes--;
    buffer->rxPtr++;
    buffer->rxPtr %= buffer->bufferLen;
 800277c:	8921      	ldrh	r1, [r4, #8]
    result = buffer->bufferPtr[buffer->rxPtr];
 800277e:	5c1d      	ldrb	r5, [r3, r0]
    buffer->numOfBytes--;
 8002780:	8963      	ldrh	r3, [r4, #10]
    buffer->rxPtr++;
 8002782:	3001      	adds	r0, #1
    buffer->numOfBytes--;
 8002784:	3b01      	subs	r3, #1
 8002786:	8163      	strh	r3, [r4, #10]
    buffer->rxPtr %= buffer->bufferLen;
 8002788:	b280      	uxth	r0, r0
 800278a:	f7fd fd69 	bl	8000260 <__aeabi_uidivmod>
    //interruptsEnable();
    return result;
}
 800278e:	0028      	movs	r0, r5
    buffer->rxPtr %= buffer->bufferLen;
 8002790:	8021      	strh	r1, [r4, #0]
}
 8002792:	bd70      	pop	{r4, r5, r6, pc}

08002794 <AddFIFOByte>:

void AddFIFOByte(CircularBuffer* buffer, uint8_t data)
{
 8002794:	b510      	push	{r4, lr}
 8002796:	0004      	movs	r4, r0
	//interruptsDisable();
    buffer->bufferPtr[buffer->txPtr]= data;
 8002798:	8843      	ldrh	r3, [r0, #2]
 800279a:	6842      	ldr	r2, [r0, #4]
 800279c:	54d1      	strb	r1, [r2, r3]
    buffer->numOfBytes++;
 800279e:	8943      	ldrh	r3, [r0, #10]
 80027a0:	3301      	adds	r3, #1
 80027a2:	8143      	strh	r3, [r0, #10]
    buffer->txPtr++;
 80027a4:	8840      	ldrh	r0, [r0, #2]
    buffer->txPtr %= buffer->bufferLen;
 80027a6:	8921      	ldrh	r1, [r4, #8]
    buffer->txPtr++;
 80027a8:	3001      	adds	r0, #1
    buffer->txPtr %= buffer->bufferLen;
 80027aa:	b280      	uxth	r0, r0
 80027ac:	f7fd fd58 	bl	8000260 <__aeabi_uidivmod>
 80027b0:	8061      	strh	r1, [r4, #2]
	//interruptsEnable();
}
 80027b2:	bd10      	pop	{r4, pc}

080027b4 <GetFIFOPendingBytes>:



uint16_t GetFIFOPendingBytes(CircularBuffer* buffer)
{
    return buffer->numOfBytes;
 80027b4:	8940      	ldrh	r0, [r0, #10]
}
 80027b6:	4770      	bx	lr

080027b8 <GetFIFOFreeBytes>:

uint16_t GetFIFOFreeBytes(CircularBuffer* buffer)
{
    return (buffer->bufferLen)-(buffer->numOfBytes);
 80027b8:	8903      	ldrh	r3, [r0, #8]
 80027ba:	8940      	ldrh	r0, [r0, #10]
 80027bc:	1a18      	subs	r0, r3, r0
 80027be:	b280      	uxth	r0, r0
}
 80027c0:	4770      	bx	lr

080027c2 <initString>:
void initString(char * buffer, uint8_t length)
{
	uint8_t i;
	for(i=0;i<length;i++)
	{
		buffer[i] = 0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	1841      	adds	r1, r0, r1
	for(i=0;i<length;i++)
 80027c6:	4288      	cmp	r0, r1
 80027c8:	d100      	bne.n	80027cc <initString+0xa>
	}
}
 80027ca:	4770      	bx	lr
		buffer[i] = 0;
 80027cc:	7003      	strb	r3, [r0, #0]
 80027ce:	3001      	adds	r0, #1
 80027d0:	e7f9      	b.n	80027c6 <initString+0x4>
	...

080027d4 <receiveDataUART>:
			IRDA_TO_UART_CP = FALSE;
//		}
	}
}

void receiveDataUART(void *pvParameters){
 80027d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		{

				UART_TO_IRDA_CP = enterBridgeMode(SerialRXBuffer, strlen(SerialRXBuffer), IrDATXBuffer, strlen(IrDATXBuffer));

		}
		vTaskDelay(1600 / portTICK_RATE_MS);
 80027d6:	27c8      	movs	r7, #200	; 0xc8
 80027d8:	00ff      	lsls	r7, r7, #3
		if (uartRead(UART_2, SerialRXBuffer, '/') == HAL_OK)
 80027da:	4c0e      	ldr	r4, [pc, #56]	; (8002814 <receiveDataUART+0x40>)
 80027dc:	222f      	movs	r2, #47	; 0x2f
 80027de:	0021      	movs	r1, r4
 80027e0:	2001      	movs	r0, #1
 80027e2:	f7ff fdfb 	bl	80023dc <uartRead>
 80027e6:	2800      	cmp	r0, #0
 80027e8:	d10f      	bne.n	800280a <receiveDataUART+0x36>
				UART_TO_IRDA_CP = enterBridgeMode(SerialRXBuffer, strlen(SerialRXBuffer), IrDATXBuffer, strlen(IrDATXBuffer));
 80027ea:	0020      	movs	r0, r4
 80027ec:	f7fd fc96 	bl	800011c <strlen>
 80027f0:	4e09      	ldr	r6, [pc, #36]	; (8002818 <receiveDataUART+0x44>)
 80027f2:	0005      	movs	r5, r0
 80027f4:	0030      	movs	r0, r6
 80027f6:	f7fd fc91 	bl	800011c <strlen>
 80027fa:	b2e9      	uxtb	r1, r5
 80027fc:	b2c3      	uxtb	r3, r0
 80027fe:	0032      	movs	r2, r6
 8002800:	0020      	movs	r0, r4
 8002802:	f7ff fee3 	bl	80025cc <enterBridgeMode>
 8002806:	4b05      	ldr	r3, [pc, #20]	; (800281c <receiveDataUART+0x48>)
 8002808:	7018      	strb	r0, [r3, #0]
		vTaskDelay(1600 / portTICK_RATE_MS);
 800280a:	0038      	movs	r0, r7
 800280c:	f7ff fbfe 	bl	800200c <vTaskDelay>
		if (uartRead(UART_2, SerialRXBuffer, '/') == HAL_OK)
 8002810:	e7e3      	b.n	80027da <receiveDataUART+0x6>
 8002812:	46c0      	nop			; (mov r8, r8)
 8002814:	20001490 	.word	0x20001490
 8002818:	20001570 	.word	0x20001570
 800281c:	2000152d 	.word	0x2000152d

08002820 <sendDataUART>:
void sendDataUART(void *pvParameters){
 8002820:	b570      	push	{r4, r5, r6, lr}
			vTaskDelay(1600 / portTICK_RATE_MS);
 8002822:	25c8      	movs	r5, #200	; 0xc8
 8002824:	00ed      	lsls	r5, r5, #3
		strcpy(SerialTXBuffer, "DISPARO,DronA/");
 8002826:	4c08      	ldr	r4, [pc, #32]	; (8002848 <sendDataUART+0x28>)
 8002828:	4908      	ldr	r1, [pc, #32]	; (800284c <sendDataUART+0x2c>)
 800282a:	0020      	movs	r0, r4
 800282c:	f000 f9bf 	bl	8002bae <strcpy>
			uartWrite(UART_2, SerialTXBuffer);
 8002830:	0021      	movs	r1, r4
 8002832:	2001      	movs	r0, #1
 8002834:	f7ff fdf8 	bl	8002428 <uartWrite>
			vTaskDelay(1600 / portTICK_RATE_MS);
 8002838:	0028      	movs	r0, r5
 800283a:	f7ff fbe7 	bl	800200c <vTaskDelay>
			IRDA_TO_UART_CP = FALSE;
 800283e:	2200      	movs	r2, #0
 8002840:	4b03      	ldr	r3, [pc, #12]	; (8002850 <sendDataUART+0x30>)
 8002842:	701a      	strb	r2, [r3, #0]
 8002844:	e7ef      	b.n	8002826 <sendDataUART+0x6>
 8002846:	46c0      	nop			; (mov r8, r8)
 8002848:	200014c9 	.word	0x200014c9
 800284c:	08002d17 	.word	0x08002d17
 8002850:	200014c8 	.word	0x200014c8

08002854 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002854:	2302      	movs	r3, #2
{
 8002856:	b510      	push	{r4, lr}
 8002858:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800285a:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800285c:	330e      	adds	r3, #14
 800285e:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002860:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002862:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002864:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002866:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002868:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800286a:	f7fd feed 	bl	8000648 <HAL_RCC_OscConfig>
 800286e:	1e01      	subs	r1, r0, #0
 8002870:	d000      	beq.n	8002874 <SystemClock_Config+0x20>
 8002872:	e7fe      	b.n	8002872 <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002874:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002876:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002878:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800287a:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800287c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800287e:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002880:	f7fe f8f6 	bl	8000a70 <HAL_RCC_ClockConfig>
 8002884:	2800      	cmp	r0, #0
 8002886:	d000      	beq.n	800288a <SystemClock_Config+0x36>
 8002888:	e7fe      	b.n	8002888 <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800288a:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800288c:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800288e:	9405      	str	r4, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002890:	f7fe f99a 	bl	8000bc8 <HAL_RCCEx_PeriphCLKConfig>
 8002894:	1e04      	subs	r4, r0, #0
 8002896:	d000      	beq.n	800289a <SystemClock_Config+0x46>
 8002898:	e7fe      	b.n	8002898 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800289a:	f7fe f97f 	bl	8000b9c <HAL_RCC_GetHCLKFreq>
 800289e:	21fa      	movs	r1, #250	; 0xfa
 80028a0:	0089      	lsls	r1, r1, #2
 80028a2:	f7fd fc57 	bl	8000154 <__udivsi3>
 80028a6:	f7fd fd5b 	bl	8000360 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80028aa:	2004      	movs	r0, #4
 80028ac:	f7fd fd72 	bl	8000394 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 80028b0:	2001      	movs	r0, #1
 80028b2:	0022      	movs	r2, r4
 80028b4:	2103      	movs	r1, #3
 80028b6:	4240      	negs	r0, r0
 80028b8:	f7fd fd18 	bl	80002ec <HAL_NVIC_SetPriority>
}
 80028bc:	b016      	add	sp, #88	; 0x58
 80028be:	bd10      	pop	{r4, pc}

080028c0 <main>:
{
 80028c0:	b530      	push	{r4, r5, lr}
 80028c2:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 80028c4:	f7fd fce4 	bl	8000290 <HAL_Init>
  SystemClock_Config();
 80028c8:	f7ff ffc4 	bl	8002854 <SystemClock_Config>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_SlaveConfigTypeDef sSlaveConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 80028cc:	4c28      	ldr	r4, [pc, #160]	; (8002970 <main+0xb0>)
 80028ce:	4b29      	ldr	r3, [pc, #164]	; (8002974 <main+0xb4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80028d0:	0020      	movs	r0, r4
  htim1.Instance = TIM1;
 80028d2:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 80028d4:	2300      	movs	r3, #0
 80028d6:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d8:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 0;
 80028da:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028dc:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 80028de:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80028e2:	f7fe fa4d 	bl	8000d80 <HAL_TIM_Base_Init>
 80028e6:	2800      	cmp	r0, #0
 80028e8:	d000      	beq.n	80028ec <main+0x2c>
 80028ea:	e7fe      	b.n	80028ea <main+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ec:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80028ee:	a905      	add	r1, sp, #20
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028f0:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80028f2:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028f4:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80028f6:	f7fe fa6b 	bl	8000dd0 <HAL_TIM_ConfigClockSource>
 80028fa:	2800      	cmp	r0, #0
 80028fc:	d000      	beq.n	8002900 <main+0x40>
 80028fe:	e7fe      	b.n	80028fe <main+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8002900:	9009      	str	r0, [sp, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002902:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig) != HAL_OK)
 8002904:	a909      	add	r1, sp, #36	; 0x24
 8002906:	0020      	movs	r0, r4
 8002908:	f7fe fb68 	bl	8000fdc <HAL_TIM_SlaveConfigSynchronization>
 800290c:	2800      	cmp	r0, #0
 800290e:	d000      	beq.n	8002912 <main+0x52>
 8002910:	e7fe      	b.n	8002910 <main+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002912:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002914:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002916:	a903      	add	r1, sp, #12
 8002918:	0020      	movs	r0, r4
 800291a:	f7fe fb7f 	bl	800101c <HAL_TIMEx_MasterConfigSynchronization>
 800291e:	1e04      	subs	r4, r0, #0
 8002920:	d000      	beq.n	8002924 <main+0x64>
 8002922:	e7fe      	b.n	8002922 <main+0x62>
  GPIOInit();
 8002924:	f7ff fcb4 	bl	8002290 <GPIOInit>
  uartInit();
 8002928:	f7ff fce6 	bl	80022f8 <uartInit>
  uartStart();
 800292c:	f7ff fd2a 	bl	8002384 <uartStart>
  interruptsInit();
 8002930:	f7ff fdba 	bl	80024a8 <interruptsInit>
  interruptsStart();
 8002934:	f7ff fdca 	bl	80024cc <interruptsStart>
  pbq = xQueueCreate(10, sizeof(int));
 8002938:	0022      	movs	r2, r4
 800293a:	2104      	movs	r1, #4
 800293c:	200a      	movs	r0, #10
 800293e:	f7ff f91f 	bl	8001b80 <xQueueGenericCreate>
    xTaskCreate(
 8002942:	2505      	movs	r5, #5
  pbq = xQueueCreate(10, sizeof(int));
 8002944:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <main+0xb8>)
    xTaskCreate(
 8002946:	2280      	movs	r2, #128	; 0x80
  pbq = xQueueCreate(10, sizeof(int));
 8002948:	6018      	str	r0, [r3, #0]
    xTaskCreate(
 800294a:	490c      	ldr	r1, [pc, #48]	; (800297c <main+0xbc>)
 800294c:	0023      	movs	r3, r4
 800294e:	9401      	str	r4, [sp, #4]
 8002950:	9500      	str	r5, [sp, #0]
 8002952:	480b      	ldr	r0, [pc, #44]	; (8002980 <main+0xc0>)
 8002954:	f7ff f97e 	bl	8001c54 <xTaskCreate>
    xTaskCreate(
 8002958:	0023      	movs	r3, r4
 800295a:	2280      	movs	r2, #128	; 0x80
 800295c:	4909      	ldr	r1, [pc, #36]	; (8002984 <main+0xc4>)
 800295e:	9401      	str	r4, [sp, #4]
 8002960:	9500      	str	r5, [sp, #0]
 8002962:	4809      	ldr	r0, [pc, #36]	; (8002988 <main+0xc8>)
 8002964:	f7ff f976 	bl	8001c54 <xTaskCreate>
    vTaskStartScheduler();
 8002968:	f7ff fa38 	bl	8001ddc <vTaskStartScheduler>
 800296c:	e7fe      	b.n	800296c <main+0xac>
 800296e:	46c0      	nop			; (mov r8, r8)
 8002970:	20001530 	.word	0x20001530
 8002974:	40012c00 	.word	0x40012c00
 8002978:	200014c4 	.word	0x200014c4
 800297c:	08002cfa 	.word	0x08002cfa
 8002980:	08002821 	.word	0x08002821
 8002984:	08002d07 	.word	0x08002d07
 8002988:	080027d5 	.word	0x080027d5

0800298c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800298c:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800298e:	2001      	movs	r0, #1
 8002990:	4a0c      	ldr	r2, [pc, #48]	; (80029c4 <HAL_MspInit+0x38>)
 8002992:	6991      	ldr	r1, [r2, #24]
 8002994:	4301      	orrs	r1, r0
 8002996:	6191      	str	r1, [r2, #24]
 8002998:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800299a:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800299c:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800299e:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029a0:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80029a2:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029a4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 80029a6:	f7fd fca1 	bl	80002ec <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80029aa:	2002      	movs	r0, #2
 80029ac:	2200      	movs	r2, #0
 80029ae:	2103      	movs	r1, #3
 80029b0:	4240      	negs	r0, r0
 80029b2:	f7fd fc9b 	bl	80002ec <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 3, 0);
 80029b6:	2001      	movs	r0, #1
 80029b8:	2200      	movs	r2, #0
 80029ba:	2103      	movs	r1, #3
 80029bc:	4240      	negs	r0, r0
 80029be:	f7fd fc95 	bl	80002ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029c2:	bd07      	pop	{r0, r1, r2, pc}
 80029c4:	40021000 	.word	0x40021000

080029c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM1)
 80029c8:	4b08      	ldr	r3, [pc, #32]	; (80029ec <HAL_TIM_Base_MspInit+0x24>)
 80029ca:	6802      	ldr	r2, [r0, #0]
{
 80029cc:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d109      	bne.n	80029e6 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029d2:	2080      	movs	r0, #128	; 0x80
 80029d4:	4a06      	ldr	r2, [pc, #24]	; (80029f0 <HAL_TIM_Base_MspInit+0x28>)
 80029d6:	0100      	lsls	r0, r0, #4
 80029d8:	6991      	ldr	r1, [r2, #24]
 80029da:	4301      	orrs	r1, r0
 80029dc:	6191      	str	r1, [r2, #24]
 80029de:	6993      	ldr	r3, [r2, #24]
 80029e0:	4003      	ands	r3, r0
 80029e2:	9301      	str	r3, [sp, #4]
 80029e4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80029e6:	b002      	add	sp, #8
 80029e8:	4770      	bx	lr
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	40012c00 	.word	0x40012c00
 80029f0:	40021000 	.word	0x40021000

080029f4 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029f4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80029f6:	4b15      	ldr	r3, [pc, #84]	; (8002a4c <HAL_UART_MspInit+0x58>)
 80029f8:	6802      	ldr	r2, [r0, #0]
{
 80029fa:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d122      	bne.n	8002a46 <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a00:	2080      	movs	r0, #128	; 0x80
 8002a02:	4a13      	ldr	r2, [pc, #76]	; (8002a50 <HAL_UART_MspInit+0x5c>)
 8002a04:	0280      	lsls	r0, r0, #10
 8002a06:	69d1      	ldr	r1, [r2, #28]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a08:	2503      	movs	r5, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a0a:	4301      	orrs	r1, r0
 8002a0c:	61d1      	str	r1, [r2, #28]
 8002a0e:	69d3      	ldr	r3, [r2, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002a10:	2401      	movs	r4, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a12:	4003      	ands	r3, r0
 8002a14:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a16:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a18:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a1e:	a901      	add	r1, sp, #4
 8002a20:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a22:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a24:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a26:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a28:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002a2a:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2c:	f7fd fce4 	bl	80003f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a30:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a32:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a34:	a901      	add	r1, sp, #4
 8002a36:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a38:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3a:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a3c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a3e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002a40:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a42:	f7fd fcd9 	bl	80003f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a46:	b006      	add	sp, #24
 8002a48:	bd70      	pop	{r4, r5, r6, pc}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	40004400 	.word	0x40004400
 8002a50:	40021000 	.word	0x40021000

08002a54 <HAL_UART_MspDeInit>:
}

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{

  if(huart->Instance==USART2)
 8002a54:	4b07      	ldr	r3, [pc, #28]	; (8002a74 <HAL_UART_MspDeInit+0x20>)
 8002a56:	6802      	ldr	r2, [r0, #0]
{
 8002a58:	b510      	push	{r4, lr}
  if(huart->Instance==USART2)
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d109      	bne.n	8002a72 <HAL_UART_MspDeInit+0x1e>
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8002a5e:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_DISABLE();
 8002a60:	4a05      	ldr	r2, [pc, #20]	; (8002a78 <HAL_UART_MspDeInit+0x24>)
 8002a62:	4906      	ldr	r1, [pc, #24]	; (8002a7c <HAL_UART_MspDeInit+0x28>)
 8002a64:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8002a66:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_DISABLE();
 8002a68:	400b      	ands	r3, r1
 8002a6a:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8002a6c:	210f      	movs	r1, #15
 8002a6e:	f7fd fd73 	bl	8000558 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8002a72:	bd10      	pop	{r4, pc}
 8002a74:	40004400 	.word	0x40004400
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	fffdffff 	.word	0xfffdffff

08002a80 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002a80:	4770      	bx	lr

08002a82 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002a82:	e7fe      	b.n	8002a82 <HardFault_Handler>

08002a84 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002a84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a86:	f7fd fc13 	bl	80002b0 <HAL_IncTick>
  osSystickHandler();
 8002a8a:	f7fe fe60 	bl	800174e <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a8e:	bd10      	pop	{r4, pc}

08002a90 <USART1_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */

void USART1_IRQHandler(void)
{
 8002a90:	b510      	push	{r4, lr}
	HAL_UART1_IRQ();
 8002a92:	f7ff fd2f 	bl	80024f4 <HAL_UART1_IRQ>
}
 8002a96:	bd10      	pop	{r4, pc}

08002a98 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002a98:	b510      	push	{r4, lr}
	HAL_UART2_IRQ();
 8002a9a:	f7ff fd30 	bl	80024fe <HAL_UART2_IRQ>
}
 8002a9e:	bd10      	pop	{r4, pc}

08002aa0 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	4b11      	ldr	r3, [pc, #68]	; (8002ae8 <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8002aa4:	4811      	ldr	r0, [pc, #68]	; (8002aec <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	4002      	ands	r2, r0
 8002ab0:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	480e      	ldr	r0, [pc, #56]	; (8002af0 <SystemInit+0x50>)
 8002ab6:	4002      	ands	r2, r0
 8002ab8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	480d      	ldr	r0, [pc, #52]	; (8002af4 <SystemInit+0x54>)
 8002abe:	4002      	ands	r2, r0
 8002ac0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	480c      	ldr	r0, [pc, #48]	; (8002af8 <SystemInit+0x58>)
 8002ac6:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002ac8:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8002aca:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8002acc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ace:	4382      	bics	r2, r0
 8002ad0:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8002ad2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ad4:	4809      	ldr	r0, [pc, #36]	; (8002afc <SystemInit+0x5c>)
 8002ad6:	4002      	ands	r2, r0
 8002ad8:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002ada:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002adc:	438a      	bics	r2, r1
 8002ade:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	609a      	str	r2, [r3, #8]

}
 8002ae4:	4770      	bx	lr
 8002ae6:	46c0      	nop			; (mov r8, r8)
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	f8ffb80c 	.word	0xf8ffb80c
 8002af0:	fef6ffff 	.word	0xfef6ffff
 8002af4:	fffbffff 	.word	0xfffbffff
 8002af8:	ffc0ffff 	.word	0xffc0ffff
 8002afc:	fffffeac 	.word	0xfffffeac

08002b00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b00:	480d      	ldr	r0, [pc, #52]	; (8002b38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b02:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b04:	480d      	ldr	r0, [pc, #52]	; (8002b3c <LoopForever+0x6>)
  ldr r1, =_edata
 8002b06:	490e      	ldr	r1, [pc, #56]	; (8002b40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b08:	4a0e      	ldr	r2, [pc, #56]	; (8002b44 <LoopForever+0xe>)
  movs r3, #0
 8002b0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b0c:	e002      	b.n	8002b14 <LoopCopyDataInit>

08002b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b12:	3304      	adds	r3, #4

08002b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b18:	d3f9      	bcc.n	8002b0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b1a:	4a0b      	ldr	r2, [pc, #44]	; (8002b48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b1c:	4c0b      	ldr	r4, [pc, #44]	; (8002b4c <LoopForever+0x16>)
  movs r3, #0
 8002b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b20:	e001      	b.n	8002b26 <LoopFillZerobss>

08002b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b24:	3204      	adds	r2, #4

08002b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b28:	d3fb      	bcc.n	8002b22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002b2a:	f7ff ffb9 	bl	8002aa0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002b2e:	f000 f811 	bl	8002b54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b32:	f7ff fec5 	bl	80028c0 <main>

08002b36 <LoopForever>:

LoopForever:
    b LoopForever
 8002b36:	e7fe      	b.n	8002b36 <LoopForever>
  ldr   r0, =_estack
 8002b38:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b40:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002b44:	08002d48 	.word	0x08002d48
  ldr r2, =_sbss
 8002b48:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8002b4c:	200015a4 	.word	0x200015a4

08002b50 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b50:	e7fe      	b.n	8002b50 <ADC1_COMP_IRQHandler>
	...

08002b54 <__libc_init_array>:
 8002b54:	b570      	push	{r4, r5, r6, lr}
 8002b56:	2600      	movs	r6, #0
 8002b58:	4d0c      	ldr	r5, [pc, #48]	; (8002b8c <__libc_init_array+0x38>)
 8002b5a:	4c0d      	ldr	r4, [pc, #52]	; (8002b90 <__libc_init_array+0x3c>)
 8002b5c:	1b64      	subs	r4, r4, r5
 8002b5e:	10a4      	asrs	r4, r4, #2
 8002b60:	42a6      	cmp	r6, r4
 8002b62:	d109      	bne.n	8002b78 <__libc_init_array+0x24>
 8002b64:	2600      	movs	r6, #0
 8002b66:	f000 f83f 	bl	8002be8 <_init>
 8002b6a:	4d0a      	ldr	r5, [pc, #40]	; (8002b94 <__libc_init_array+0x40>)
 8002b6c:	4c0a      	ldr	r4, [pc, #40]	; (8002b98 <__libc_init_array+0x44>)
 8002b6e:	1b64      	subs	r4, r4, r5
 8002b70:	10a4      	asrs	r4, r4, #2
 8002b72:	42a6      	cmp	r6, r4
 8002b74:	d105      	bne.n	8002b82 <__libc_init_array+0x2e>
 8002b76:	bd70      	pop	{r4, r5, r6, pc}
 8002b78:	00b3      	lsls	r3, r6, #2
 8002b7a:	58eb      	ldr	r3, [r5, r3]
 8002b7c:	4798      	blx	r3
 8002b7e:	3601      	adds	r6, #1
 8002b80:	e7ee      	b.n	8002b60 <__libc_init_array+0xc>
 8002b82:	00b3      	lsls	r3, r6, #2
 8002b84:	58eb      	ldr	r3, [r5, r3]
 8002b86:	4798      	blx	r3
 8002b88:	3601      	adds	r6, #1
 8002b8a:	e7f2      	b.n	8002b72 <__libc_init_array+0x1e>
 8002b8c:	08002d40 	.word	0x08002d40
 8002b90:	08002d40 	.word	0x08002d40
 8002b94:	08002d40 	.word	0x08002d40
 8002b98:	08002d44 	.word	0x08002d44

08002b9c <memcpy>:
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	b510      	push	{r4, lr}
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d100      	bne.n	8002ba6 <memcpy+0xa>
 8002ba4:	bd10      	pop	{r4, pc}
 8002ba6:	5ccc      	ldrb	r4, [r1, r3]
 8002ba8:	54c4      	strb	r4, [r0, r3]
 8002baa:	3301      	adds	r3, #1
 8002bac:	e7f8      	b.n	8002ba0 <memcpy+0x4>

08002bae <strcpy>:
 8002bae:	1c03      	adds	r3, r0, #0
 8002bb0:	780a      	ldrb	r2, [r1, #0]
 8002bb2:	3101      	adds	r1, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	2a00      	cmp	r2, #0
 8002bba:	d1f9      	bne.n	8002bb0 <strcpy+0x2>
 8002bbc:	4770      	bx	lr

08002bbe <strncpy>:
 8002bbe:	b570      	push	{r4, r5, r6, lr}
 8002bc0:	0004      	movs	r4, r0
 8002bc2:	2a00      	cmp	r2, #0
 8002bc4:	d100      	bne.n	8002bc8 <strncpy+0xa>
 8002bc6:	bd70      	pop	{r4, r5, r6, pc}
 8002bc8:	780d      	ldrb	r5, [r1, #0]
 8002bca:	1e56      	subs	r6, r2, #1
 8002bcc:	1c63      	adds	r3, r4, #1
 8002bce:	7025      	strb	r5, [r4, #0]
 8002bd0:	3101      	adds	r1, #1
 8002bd2:	2d00      	cmp	r5, #0
 8002bd4:	d105      	bne.n	8002be2 <strncpy+0x24>
 8002bd6:	18a4      	adds	r4, r4, r2
 8002bd8:	429c      	cmp	r4, r3
 8002bda:	d0f4      	beq.n	8002bc6 <strncpy+0x8>
 8002bdc:	701d      	strb	r5, [r3, #0]
 8002bde:	3301      	adds	r3, #1
 8002be0:	e7fa      	b.n	8002bd8 <strncpy+0x1a>
 8002be2:	001c      	movs	r4, r3
 8002be4:	0032      	movs	r2, r6
 8002be6:	e7ec      	b.n	8002bc2 <strncpy+0x4>

08002be8 <_init>:
 8002be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bea:	46c0      	nop			; (mov r8, r8)
 8002bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bee:	bc08      	pop	{r3}
 8002bf0:	469e      	mov	lr, r3
 8002bf2:	4770      	bx	lr

08002bf4 <_fini>:
 8002bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bf6:	46c0      	nop			; (mov r8, r8)
 8002bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bfa:	bc08      	pop	{r3}
 8002bfc:	469e      	mov	lr, r3
 8002bfe:	4770      	bx	lr
