{
	"title" : "Timing Analyzer||Clocks",
	"data" : {
		"data" : [
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]",
				"1" : "Generated",
				"2" : "1.785",
				"3" : "560.0 MHz",
				"4" : "0.000",
				"5" : "0.892",
				"6" : "50.00",
				"7" : "5",
				"8" : "56",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "FPGA_CLK2_50",
				"15" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin",
				"16" : "{ emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "Generated",
				"2" : "35.714",
				"3" : "28.0 MHz",
				"4" : "0.000",
				"5" : "17.857",
				"6" : "50.00",
				"7" : "20",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]",
				"15" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]",
				"16" : "{ emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "Generated",
				"2" : "35.714",
				"3" : "28.0 MHz",
				"4" : "17.857",
				"5" : "35.714",
				"6" : "50.00",
				"7" : "20",
				"8" : "1",
				"9" : "180.0",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]",
				"15" : "emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]",
				"16" : "{ emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk }"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "Generated",
				"2" : "17.857",
				"3" : "56.0 MHz",
				"4" : "0.000",
				"5" : "8.928",
				"6" : "50.00",
				"7" : "10",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]",
				"15" : "emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]",
				"16" : "{ emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk }"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "Generated",
				"2" : "71.428",
				"3" : "14.0 MHz",
				"4" : "0.000",
				"5" : "35.714",
				"6" : "50.00",
				"7" : "40",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]",
				"15" : "emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]",
				"16" : "{ emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk }"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "Generated",
				"2" : "142.857",
				"3" : "7.0 MHz",
				"4" : "0.000",
				"5" : "71.428",
				"6" : "50.00",
				"7" : "80",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]",
				"15" : "emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]",
				"16" : "{ emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk }"
			},
			{
				"0" : "FPGA_CLK1_50",
				"1" : "Base",
				"2" : "20.000",
				"3" : "50.0 MHz",
				"4" : "0.000",
				"5" : "10.000",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ FPGA_CLK1_50 }"
			},
			{
				"0" : "FPGA_CLK2_50",
				"1" : "Base",
				"2" : "20.000",
				"3" : "50.0 MHz",
				"4" : "0.000",
				"5" : "10.000",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ FPGA_CLK2_50 }"
			},
			{
				"0" : "FPGA_CLK3_50",
				"1" : "Base",
				"2" : "20.000",
				"3" : "50.0 MHz",
				"4" : "0.000",
				"5" : "10.000",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ FPGA_CLK3_50 }"
			},
			{
				"0" : "pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk",
				"1" : "Generated",
				"2" : "6.732",
				"3" : "148.54 MHz",
				"4" : "0.000",
				"5" : "3.366",
				"6" : "50.00",
				"7" : "3",
				"8" : "1",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]",
				"15" : "pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]",
				"16" : "{ pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk }"
			},
			{
				"0" : "pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]",
				"1" : "Generated",
				"2" : "2.244",
				"3" : "445.61 MHz",
				"4" : "0.000",
				"5" : "1.122",
				"6" : "50.00",
				"7" : "512",
				"8" : "4563",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "false",
				"14" : "FPGA_CLK1_50",
				"15" : "pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin",
				"16" : "{ pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] }"
			},
			{
				"0" : "spi_sck",
				"1" : "Base",
				"2" : "10.000",
				"3" : "100.0 MHz",
				"4" : "0.000",
				"5" : "5.000",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ spi|sclk_out }"
			},
			{
				"0" : "sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk",
				"1" : "Base",
				"2" : "10.000",
				"3" : "100.0 MHz",
				"4" : "0.000",
				"5" : "5.000",
				"6" : "",
				"7" : "",
				"8" : "",
				"9" : "",
				"10" : "",
				"11" : "",
				"12" : "",
				"13" : "",
				"14" : "",
				"15" : "",
				"16" : "{ sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk }"
			}
		]
	}
}