#include "io_comp.h"
#include "commands.h"
#include "hal.h"
#include "math.h"
#include "defines.h"
#include "angle.h"
#include "periph.h"
#include "f3hw.h"
#include "common.h"

// BIF and B2IF read or cleared together in the rt. LL only has one helper
// per flag, and two SR accesses would cost CCM the rt path does not have.
#define TIM8_BRK_FLAGS (TIM_SR_BIF | TIM_SR_B2IF)

HAL_COMP(io);

HAL_PIN(led);

//phase current
HAL_PIN(iu);
HAL_PIN(iv);
HAL_PIN(iw);
//total current
HAL_PIN(iabs);

// Rebuild the phase whose low side was not on for the whole sample window
// from the other two (see rt_func). recon 0 turns it off; recon_phase reports
// which phase was rebuilt in this tick, 0 none, 1 u, 2 v, 3 w.
HAL_PIN(recon);
HAL_PIN(recon_phase);

// software overcurrent trip: iabs above oc_k * max_cur, at least oc_min and
// at most ABS_MAX_CURRENT (the measurement range), stops the bridge in the
// same tick. max_cur (conf0.max_ac_cur) sets the module limit, so this is the
// main software trip; ABS_MAX_CURRENT only backs it up
HAL_PIN(max_cur);
HAL_PIN(oc_k);    // default 1.3
HAL_PIN(oc_min);  // default 5 A
HAL_PIN(oc_lim);  // the limit in force [A], out

//phase voltage
HAL_PIN(u);
HAL_PIN(v);
HAL_PIN(w);
//dclink voltage
HAL_PIN(udc);
// the link for the duty division (hv0) and ls0.pwm_volt: 0.5 IIR, about 1.4 ticks, so
// sag on acceleration and rise on regen reach the duty within ~100 us
// instead of udc's 1.3 ms (0.05 IIR, kept for display and trips)
HAL_PIN(udc_duty);

// phase voltages to ground, one unfiltered adc sample per pwm period, for emf0
HAL_PIN(ur);
HAL_PIN(vr);
HAL_PIN(wr);

//driver temoerature
HAL_PIN(hv_temp);
// The IPM's NTC shares VFO, which the module pulls low while the bridge is
// disabled. hv_temp is read while HV_EN is low: enabled, or short braking.
// Otherwise the last value is held and decays toward the coolest live reading
// since power up, since the IPM only heats while switching.
// hv_temp_ok: 0 never read, 1 live, 2 held.
HAL_PIN(hv_temp_ok);
//motor temperature
HAL_PIN(mot_temp);

//ADC offset outputs
HAL_PIN(uo);
HAL_PIN(vo);
HAL_PIN(wo);

//DAC value for comperators
HAL_PIN(dac);

//comperator outputs
HAL_PIN(cu);
HAL_PIN(cv);
HAL_PIN(cw);

//enable in
HAL_PIN(hv_en);

//fault output
HAL_PIN(fault);
HAL_PIN(ignore_fault_pin);

HAL_PIN(brk_present);
HAL_PIN(brk);

// Short-circuit braking while disabled: all three low sides on, so the back
// emf drives current round the windings and the energy stays in the motor.
// Refused after any trip since the last enable (a failed switch plus three
// low sides on is another short). Chopped: a tick with iabs above the limit
// turns the bridge off for the next tick.
HAL_PIN(sbrake);      // request, in
HAL_PIN(sbrake_cur);  // chop threshold [A]; 0 = max_cur, or 10 A without it
HAL_PIN(sbrake_on);   // braking now, out; hv0 holds all compares at 0 on it


volatile uint32_t adc_12_buf[ADC_SEQ_LEN];
volatile uint32_t adc_34_buf[ADC_SEQ_LEN];

struct io_ctx_t {
  float u_offset;
  float v_offset;
  float w_offset;
  float overtemp_error;
  float overvoltage_error;
  float overcurrent_error;
  float fault_pin_error;
  uint32_t offset_count;
  uint32_t offset_bad;  // the boot offset check failed: the fault stays until reset
  uint32_t hv_temp;
  uint32_t mot_temp;
  uint32_t fault;
  uint32_t enabled;
  uint32_t en_ticks;  // rt ticks since the enable edge, saturating
  uint32_t sbrake_ok;     // no trip since the last enable edge
  uint32_t sbrake_ticks;  // ticks since braking started
  int32_t lo_u;  // low-side half pulse of the previous tick, in timer ticks
  int32_t lo_v;
  int32_t lo_w;
  float hv_temp_min;    // coolest live hv_temp since power up, the decay target
  uint32_t hv_temp_ms;  // tick_ms() at the last nrt pass
  uint32_t sbrake_ms;   // tick_ms() at the last nrt pass not braking
};

#define ARES 4096.0  // analog resolution, 12 bit
#define ADC(a) ((a) / ARES * AREF)

#define HV_TEMP_PULLUP 3900
#define HV_R(a) (HV_TEMP_PULLUP / (AREF / (a)-1))
// u/v/w and udc low pass: 0.05 per tick at 15 kHz, tau 1.33 ms at any rate
#define IO_LP_K (750.0 / PWM_FREQ)
// err_filter trip: 5 bad ticks at 15 kHz, about 0.33 ms at any rate
#define IO_ERR_TICKS (PWM_FREQ / 3000.0)
#define HV_TEMP_SETTLE (PWM_FREQ / 200)  // rt ticks after enable before VFO counts as released, 5 ms
#define HV_TEMP_SETTLE_MS 5  // the same after short braking starts [ms]
#define HV_TEMP_MIN_V 0.3  // below this the pin is held low, not an NTC reading [V]
#define HV_TEMP_TAU 90.0   // decay of the held value, X cooled 42.4 to 31.2 C in about 140 s [s]

#define MOT_TEMP_PULLUP 10000
#define MOT_TEMP_PULLMID 51000
#define MOT_TEMP_PULLDOWN 10000
#define MOT_TEMP_REF 15.26
#define MOT_REF(a) ((a) * (MOT_TEMP_PULLMID + MOT_TEMP_PULLDOWN) / MOT_TEMP_PULLDOWN)
#define MOT_R(a) (MOT_TEMP_PULLUP / (MOT_TEMP_REF / (a)-1))

#define VOLT(a) ((a) / (ARES) * (AREF) / (VDIVDOWN) * ((VDIVUP) + (VDIVDOWN)))
//#define TEMP(a) (log10f((a) * (AREF) / (ARES) * (TPULLUP) / ((AREF) - (a) * (AREF) / (ARES))) * (-53.0) + 290.0)

#define SHUNT_GAIN 16.0

#define AMP(a, gain) (((a)*AREF / ARES / (gain)-AREF / (SHUNT_PULLUP + SHUNT_SERIE) * SHUNT_SERIE) / (SHUNT * SHUNT_PULLUP) * (SHUNT_PULLUP + SHUNT_SERIE))
// AMP and VOLT folded to one multiply for the rt path; sum is the sum of
// ADC_CUR_SAMPLES samples
#define AMP_K ((float)(AREF / ARES / SHUNT_GAIN / ADC_CUR_SAMPLES / (SHUNT * SHUNT_PULLUP) * (SHUNT_PULLUP + SHUNT_SERIE)))
#define AMP_0 ((float)(AREF / (SHUNT_PULLUP + SHUNT_SERIE) * SHUNT_SERIE / (SHUNT * SHUNT_PULLUP) * (SHUNT_PULLUP + SHUNT_SERIE)))
#define AMPN(sum) ((float)(sum)*AMP_K - AMP_0)
#define VOLT_K ((float)(AREF / ARES / VDIVDOWN * (VDIVUP + VDIVDOWN)))

// single precision natural log for r2temp, in place of the soft-float double log():
// x = m * 2^e with m in [0.707, 1.414), ln m = 2 atanh(s), s = (m - 1) / (m + 1),
// |s| < 0.172, series to s^7, error below 2e-6 (under 0.0001 K here); x > 0, finite
static float ln_f(float x) {
  union {
    float f;
    uint32_t i;
  } u   = {x};
  int e = (int)((u.i >> 23) & 0xff) - 127;
  u.i   = (u.i & 0x007fffff) | 0x3f800000;  // m in [1, 2)
  if(u.f > 1.41421356) {
    u.f *= 0.5;
    e++;
  }
  float s  = (u.f - 1.0) / (u.f + 1.0);
  float s2 = s * s;
  return e * 0.69314718 + 2.0 * s * (1.0 + s2 * (1.0 / 3.0 + s2 * (1.0 / 5.0 + s2 * (1.0 / 7.0))));
}

float r2temp(float r) {
    if (r < 500)  // above about 200 C, past any data on the part
      return 0;

    const float B  = 4092.0;      // Beta coefficient
    const float T0 = 298.15;      // reference temp in Kelvin (25 degC)
    const float R0 = 85000.0;     // resistance at 25 degC, in ohms
    float tempK = 1.0 / (1.0 / T0 + (1.0 / B) * ln_f(r / R0));
    return tempK - 273.15;        // convert to Celsius
}

static void nrt_init(void *ctx_ptr, hal_pin_inst_t *pin_ptr) {
  struct io_ctx_t *ctx      = (struct io_ctx_t *)ctx_ptr;
  struct io_pin_ctx_t *pins = (struct io_pin_ctx_t *)pin_ptr;

  PIN(brk_present) = 0.0;
  PIN(brk)         = 0.0;

  LL_GPIO_InitTypeDef GPIO_InitStruct;
  LL_GPIO_StructInit(&GPIO_InitStruct);
  //LED
  GPIO_InitStruct.Pin   = LED_PIN;
  GPIO_InitStruct.Mode  = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Pull  = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  LL_GPIO_Init(LED_PORT, &GPIO_InitStruct);

  // BRK
  GPIO_InitStruct.Pin   = BRK_PIN;
  GPIO_InitStruct.Mode  = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  LL_GPIO_Init(BRK_PORT, &GPIO_InitStruct);

  if(LL_GPIO_IsInputPinSet(BRK_PORT, BRK_PIN)) {  // BRK circuit detected
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    LL_GPIO_Init(BRK_PORT, &GPIO_InitStruct);
    PIN(brk_present) = 1.0;
  }

  // the ADC DMA is set up in main.c, before the ADCs start (RM0316 15.5.4)

  ctx->offset_count      = 0;
  ctx->u_offset          = 0.0;
  ctx->v_offset          = 0.0;
  ctx->w_offset          = 0.0;
  ctx->fault             = NO_ERROR;
  ctx->offset_bad        = 0;
  ctx->overtemp_error    = 0;
  ctx->overvoltage_error = 0;
  ctx->overcurrent_error = 0;
  ctx->fault_pin_error   = 0;
  ctx->hv_temp           = 0;
  ctx->hv_temp_min       = 0.0;
  ctx->hv_temp_ms        = tick_ms();
  ctx->sbrake_ms         = ctx->hv_temp_ms;
  ctx->mot_temp          = 0;
  ctx->enabled           = 0;
  ctx->en_ticks          = 0;
  PIN(hv_temp_ok)        = 0.0;
  ctx->sbrake_ok         = 0;
  ctx->sbrake_ticks      = 0;
  // no previous tick yet: long enough that the first one is not flagged
  ctx->lo_u              = 0x7FFFFFFF;
  ctx->lo_v              = 0x7FFFFFFF;
  ctx->lo_w              = 0x7FFFFFFF;
  PIN(recon)             = 1.0;
  PIN(recon_phase)       = 0.0;


#ifdef HV_EN_PIN
  GPIO_InitStruct.Pin   = HV_EN_PIN;
  GPIO_InitStruct.Mode  = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Pull  = LL_GPIO_PULL_NO;
  LL_GPIO_Init(HV_EN_PORT, &GPIO_InitStruct);
#endif

#ifdef HV_FAULT_PIN
  GPIO_InitStruct.Pin  = HV_FAULT_PIN;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(HV_FAULT_PORT, &GPIO_InitStruct);
#endif
  PIN(dac) = 0;
  PIN(sbrake)     = 0.0;
  PIN(sbrake_cur) = 0.0;
  PIN(sbrake_on)  = 0.0;
  PIN(oc_k)   = 1.3;
  PIN(oc_min) = 5.0;
}

static void rt_func(float period, void *ctx_ptr, hal_pin_inst_t *pin_ptr) {
  struct io_ctx_t *ctx      = (struct io_ctx_t *)ctx_ptr;
  struct io_pin_ctx_t *pins = (struct io_pin_ctx_t *)pin_ptr;

  // The sequence ends ~6 us after the tick; if the ADC DMA stalls (it only
  // requests once both ADCs of a pair finish) waiting here forever would hang
  // the rt with irqs of its priority blocked. Give up after ~50 us and stop
  // the rt instead: the watchdog then resets the F3.
  for(uint32_t n = 0; !(LL_DMA_IsActiveFlag_TC1(DMA1) && LL_DMA_IsActiveFlag_TC5(DMA2)); n++) {
    if(n > 1000) {
      hal_stop();
      return;
    }
  }

  LL_DMA_ClearFlag_TC1(DMA1);
  LL_DMA_ClearFlag_TC5(DMA2);

  // ranks 1-3 of each pair are current samples, rank 4 the voltage (periph.c)
  uint32_t a12 = adc_12_buf[0] + adc_12_buf[1] + adc_12_buf[2];
  uint32_t a34 = adc_34_buf[0] + adc_34_buf[1] + adc_34_buf[2];

  if(ctx->offset_count < 100) {
    ctx->offset_count++;
  } else if(ctx->offset_count < 100 + 100) {
    ctx->w_offset += AMP((float)(a12 & 0xFFFF) / (float)ADC_CUR_SAMPLES, SHUNT_GAIN) / 100.0;
    ctx->u_offset += AMP((float)(a12 >> 16) / (float)ADC_CUR_SAMPLES, SHUNT_GAIN) / 100.0;
    ctx->v_offset += AMP((float)(a34 & 0xFFFF) / (float)ADC_CUR_SAMPLES, SHUNT_GAIN) / 100.0;
    ctx->offset_count++;
  } else if(ctx->offset_count < 100 + 100 + 1) {
    if(ABS(ctx->u_offset) > 5.0 || ABS(ctx->v_offset) > 5.0 || ABS(ctx->w_offset) > 5.0) {
      ctx->fault      = HV_CURRENT_OFFSET_FAULT;
      ctx->offset_bad = 1;
    }
    ctx->offset_count++;
  } else {
    PIN(uo)       = ctx->u_offset;
    PIN(vo)       = ctx->v_offset;
    PIN(wo)       = ctx->w_offset;
    PIN(iw)       = -AMPN(a12 & 0xFFFF) + ctx->w_offset;  // 1u
    PIN(iu)       = -AMPN(a12 >> 16) + ctx->u_offset;
    PIN(iv)       = -AMPN(a34 & 0xFFFF) + ctx->v_offset;
    PIN(wr)       = (float)(adc_12_buf[ADC_SEQ_LEN - 1] & 0xFFFF) * VOLT_K;
    PIN(vr)       = (float)(adc_12_buf[ADC_SEQ_LEN - 1] >> 16) * VOLT_K;
    PIN(ur)       = (float)(adc_34_buf[ADC_SEQ_LEN - 1] & 0xFFFF) * VOLT_K;
    PIN(w)        = PIN(wr) * IO_LP_K + PIN(w) * (1.0 - IO_LP_K);  // 0.6u
    PIN(v)        = PIN(vr) * IO_LP_K + PIN(v) * (1.0 - IO_LP_K);
    PIN(u)        = PIN(ur) * IO_LP_K + PIN(u) * (1.0 - IO_LP_K);
    float udc_raw = (float)(adc_34_buf[ADC_SEQ_LEN - 1] >> 16) * VOLT_K;
    PIN(udc)      = udc_raw * IO_LP_K + PIN(udc) * (1.0 - IO_LP_K);
    PIN(udc_duty) = udc_raw * 0.5 + PIN(udc_duty) * 0.5;

    // Which phase could not be sampled. TIM8 is centre aligned and the ADC is
    // triggered at the counter extreme where the low sides conduct, so a
    // phase's low side is on from (half its off pulse) before the extreme,
    // less the dead time the DTG adds to its turn-on, to (half its off pulse)
    // after it. The half before came from the compare value of the previous
    // tick, the half after from the one loaded at this extreme, which is what
    // TIM8->CCRx reads now (io runs before hv rewrites it). The sample window
    // sits in the half after. So the sample is good only if the half after
    // outlasts the window and the half before outlasts the dead time.
    //
    // The default min_off of 3 us against the 2.0 us dead time leaves a phase
    // at maximum duty with its low side on for 1 us inside the sample window
    // (ADC_CUR_WINDOW_TICKS), and while its current flows into the bridge the
    // shunt carries nothing during the dead time, so the phase reads low and the loop
    // pushes harder. That is a torque reversal at speed. Raising min_off
    // costs output voltage; instead rebuild the phase from the other two,
    // which are always valid (a phase at the top of the range forces the
    // others down): with no neutral the three sum to zero. At most one phase
    // is at the top at a time, so at most one is rebuilt.
#ifdef PWM_INVERT
    int32_t lo_u = (int32_t)PWM_U;
    int32_t lo_v = (int32_t)PWM_V;
    int32_t lo_w = (int32_t)PWM_W;
#else
    int32_t arr  = (int32_t)LL_TIM_GetAutoReload(TIM8);
    int32_t lo_u = arr - (int32_t)PWM_U;
    int32_t lo_v = arr - (int32_t)PWM_V;
    int32_t lo_w = arr - (int32_t)PWM_W;
#endif
    PIN(recon_phase) = 0.0;
    if(PIN(recon) > 0.0) {
      int bad_u = lo_u < ADC_CUR_WINDOW_TICKS || ctx->lo_u < PWM_DEADTIME_TICKS;
      int bad_v = lo_v < ADC_CUR_WINDOW_TICKS || ctx->lo_v < PWM_DEADTIME_TICKS;
      int bad_w = lo_w < ADC_CUR_WINDOW_TICKS || ctx->lo_w < PWM_DEADTIME_TICKS;
      // if more than one is flagged (a spread wider than min_off leaves room
      // for, which hv.c prevents), rebuild the one with the shortest pulse
      // and leave the rest alone
      if(bad_u && (!bad_v || lo_u <= lo_v) && (!bad_w || lo_u <= lo_w)) {
        PIN(iu)          = -(PIN(iv) + PIN(iw));
        PIN(recon_phase) = 1.0;
      } else if(bad_v && (!bad_w || lo_v <= lo_w)) {
        PIN(iv)          = -(PIN(iu) + PIN(iw));
        PIN(recon_phase) = 2.0;
      } else if(bad_w) {
        PIN(iw)          = -(PIN(iu) + PIN(iv));
        PIN(recon_phase) = 3.0;
      }
    }
    ctx->lo_u = lo_u;
    ctx->lo_v = lo_v;
    ctx->lo_w = lo_w;
    PIN(iabs)     = MAX3(ABS(PIN(iu)), ABS(PIN(iv)), ABS(PIN(iw)));
    ctx->hv_temp  = adc_34_buf[1];  // ADC4 rank 2: the second hv_temp sample, settled
    if(!ctx->enabled) {
      ctx->en_ticks = 0;
    } else if(ctx->en_ticks < 0xFFFF) {
      ctx->en_ticks++;
    }
    ctx->mot_temp = adc_34_buf[2];  // ADC4 rank 3

    if(err_filter(&(ctx->overtemp_error), IO_ERR_TICKS, 0.001, PIN(hv_temp) > ABS_MAX_TEMP)) {
      ctx->fault = HV_TEMP_ERROR;
    }

    if(err_filter(&(ctx->overvoltage_error), IO_ERR_TICKS, 0.001, PIN(udc) > ABS_MAX_VOLT)) {
      ctx->fault = HV_VOLT_ERROR;
    }

    // filtered peak: iabs above 95 % of the range for IO_ERR_TICKS
    if(err_filter(&(ctx->overcurrent_error), IO_ERR_TICKS, 0.001, PIN(iabs) > ABS_MAX_CURRENT * 0.95)) {
      ctx->fault = HV_OVERCURRENT_FILTERED;
    }

    PIN(oc_lim) = PIN(max_cur) > 0.0 ? CLAMP(PIN(oc_k) * PIN(max_cur), PIN(oc_min), ABS_MAX_CURRENT) : ABS_MAX_CURRENT;
    if(PIN(iabs) > PIN(oc_lim)) {
      ctx->fault = HV_OVERCURRENT_PEAK;
    }

    if(PIN(iabs) > ABS_MAX_CURRENT) {
      ctx->fault = HV_OVERCURRENT_PEAK;
    }

    // a later trip (an oc from the bad offset itself) must not hide it
    if(ctx->offset_bad) {
      ctx->fault = HV_CURRENT_OFFSET_FAULT;
    }

    PIN(fault) = ctx->fault;

    if(PIN(hv_en) > 0.0) {
      PIN(sbrake_on)    = 0.0;
      ctx->sbrake_ticks = 0;
      if(!ctx->enabled) {  //rising edge of enable
        // a break while idle is not this enable's: clear it and re-arm the
        // second shutdown here, nrt may not have run since. A comparator
        // still active keeps MOE off, which the check below reports.
        WRITE_REG(TIM8->SR, ~TIM8_BRK_FLAGS);
        LL_TIM_EnableIT_BRK(TIM8);
        //set timer master out enable
        LL_TIM_EnableAllOutputs(TIM8);
#ifdef HV_EN_PIN
        //clear driver enable pin
        LL_GPIO_ResetOutputPin(HV_EN_PORT, HV_EN_PIN);
#endif
        ctx->enabled   = 1;
        ctx->sbrake_ok = ctx->fault == NO_ERROR;
      }
      if(ctx->fault != NO_ERROR) {
        ctx->sbrake_ok = 0;
      }
      if(ctx->fault == NO_ERROR) {
#ifdef HV_FAULT_PIN
        //read fault pin from driver
        if(PIN(ignore_fault_pin) <= 0.0 && err_filter(&(ctx->fault_pin_error), IO_ERR_TICKS, 0.01, LL_GPIO_IsInputPinSet(HV_FAULT_PORT, HV_FAULT_PIN) == HV_FAULT_POLARITY)) {
          ctx->fault = HV_FAULT_ERROR;
        }
#endif
        //Master out enable is cleared by timer break input.
        //Timer break input is connected to comperators
        // the flags too: a break between the enable edge's MOE and HV_EN
        // writes can leave MOE set again once the comparator releases
        if(!LL_TIM_IsEnabledAllOutputs(TIM8) || (TIM8->SR & TIM8_BRK_FLAGS)) {
          ctx->fault = HV_OVERCURRENT_HW;
        }
      }
      if(ctx->fault != NO_ERROR) {  // also a fault pin trip found just above
        ctx->fault_pin_error = 0;
        // a software trip (oc_lim, temperature, voltage, fault pin) takes the
        // bridge off in this tick too, not only the driver enable: MOE off
        // puts all six outputs in their OSSR idle state at once
        LL_TIM_DisableAllOutputs(TIM8);
#ifdef HV_EN_PIN
        //set driver enable pin
        LL_GPIO_SetOutputPin(HV_EN_PORT, HV_EN_PIN);
#endif
      }
    } else if(PIN(sbrake) > 0.0 && ctx->sbrake_ok && ctx->offset_count > 200) {
      ctx->enabled = 0;
      if(ctx->sbrake_ticks == 0) {
        // a break flag left from before braking is not ours to judge
        WRITE_REG(TIM8->SR, ~TIM8_BRK_FLAGS);
      }
      if(ctx->fault == NO_ERROR) {
#ifdef HV_FAULT_PIN
        if(PIN(ignore_fault_pin) <= 0.0 && LL_GPIO_IsInputPinSet(HV_FAULT_PORT, HV_FAULT_PIN) == HV_FAULT_POLARITY) {
          ctx->fault = HV_FAULT_ERROR;
        }
#endif
        // the comparators clear MOE and set a break flag even while this
        // code holds MOE off for a chop, so the flag is the trip signal here
        if(TIM8->SR & TIM8_BRK_FLAGS) {
          ctx->fault = HV_OVERCURRENT_HW;
        }
      }

      if(ctx->fault != NO_ERROR) {
        // tripped while braking: off for good, and the fault goes to the f4
        ctx->sbrake_ok    = 0;
        ctx->sbrake_ticks = 0;
        PIN(sbrake_on)    = 0.0;
        LL_TIM_DisableAllOutputs(TIM8);
#ifdef HV_EN_PIN
        LL_GPIO_SetOutputPin(HV_EN_PORT, HV_EN_PIN);
#endif
      } else {
        float lim = PIN(sbrake_cur) > 0.0 ? PIN(sbrake_cur) : (PIN(max_cur) > 0.0 ? PIN(max_cur) : 10.0);
        lim       = MIN(lim, 0.8 * PIN(oc_lim));

        PIN(sbrake_on) = 1.0;
#ifdef HV_EN_PIN
        LL_GPIO_ResetOutputPin(HV_EN_PORT, HV_EN_PIN);
#endif
        // two ticks for hv0's zero compares to reach the timer
        if(ctx->sbrake_ticks < 2) {
          ctx->sbrake_ticks++;
          LL_TIM_DisableAllOutputs(TIM8);
        } else if(PIN(iabs) > lim) {
          LL_TIM_DisableAllOutputs(TIM8);
        } else {
          LL_TIM_EnableAllOutputs(TIM8);
        }
      }
    } else {
      ctx->enabled = 0;
      // a trip during braking stays reported until the request goes away,
      // so the f4 sees it and drops the request instead of retrying
      // the offset fault comes back before PIN(fault) next tick (offset_bad)
      if(PIN(sbrake) <= 0.0) {
        ctx->fault = NO_ERROR;
      }
      ctx->sbrake_ticks = 0;
      PIN(sbrake_on)    = 0.0;
      LL_TIM_DisableAllOutputs(TIM8);
#ifdef HV_EN_PIN
      //set driver enable pin
      LL_GPIO_SetOutputPin(HV_EN_PORT, HV_EN_PIN);
#endif
    }

    if(PIN(brk) > 0.0) {
      LL_GPIO_ResetOutputPin(BRK_PORT, BRK_PIN);
    } else {
      LL_GPIO_SetOutputPin(BRK_PORT, BRK_PIN);
    }
  }

  //dac output for comperators
  DAC1->DHR12R1 = CLAMP((uint32_t)PIN(dac), 0, 4095);

  //comperator outputs for debugging
  // COMP2 watches PA7 = U, COMP4 PB0 = V, COMP1 PA1 = W (schematic A_IU/A_IV/A_IW)
  PIN(cu) = (COMP2->CSR & COMP_CSR_COMPxOUT) > 0;
  PIN(cv) = (COMP4->CSR & COMP_CSR_COMPxOUT) > 0;
  PIN(cw) = (COMP1->CSR & COMP_CSR_COMPxOUT) > 0;
}

void nrt_func(void *ctx_ptr, hal_pin_inst_t *pin_ptr) {
  struct io_ctx_t *ctx      = (struct io_ctx_t *)ctx_ptr;
  struct io_pin_ctx_t *pins = (struct io_pin_ctx_t *)pin_ptr;

  uint32_t led = (uint32_t)PIN(led);

  if(hal.hal_state != HAL_OK2) {
    led = 2;
  }

  if(BLINK(led) > 0) {
    LL_GPIO_SetOutputPin(LED_PORT, LED_PIN);
  } else {
    LL_GPIO_ResetOutputPin(LED_PORT, LED_PIN);
  }

  // re-arm the break interrupt (second shutdown via HV_EN, main.c) while the
  // bridge is idle. Done here, in flash, because CCM is full. A trip while
  // enabled is already latched by rt from MOE, and braking clears the flags
  // itself when it starts, so clearing them here loses nothing.
  if(!ctx->enabled && PIN(sbrake_on) <= 0.0 && !LL_TIM_IsEnabledIT_BRK(TIM8)) {
    LL_TIM_ClearFlag_BRK(TIM8);
    LL_TIM_ClearFlag_BRK2(TIM8);
    LL_TIM_EnableIT_BRK(TIM8);
  }

  uint32_t now    = tick_ms();
  float dt        = (now - ctx->hv_temp_ms) * 0.001;
  ctx->hv_temp_ms = now;

  // short braking keeps HV_EN low, so VFO carries the NTC then too, and the
  // low side dies are heating
  if(PIN(sbrake_on) <= 0.0) {
    ctx->sbrake_ms = now;
  }
  int hv_en_low = (ctx->enabled && ctx->en_ticks > HV_TEMP_SETTLE) || (PIN(sbrake_on) > 0.0 && now - ctx->sbrake_ms >= HV_TEMP_SETTLE_MS);

  float hv_v = ADC(ctx->hv_temp >> 16);
  if(hv_en_low && hv_v > HV_TEMP_MIN_V) {
    float t = r2temp(HV_R(hv_v));
    // first reading since power up or after a hold: start from it, not from
    // 0 or from the decayed estimate
    PIN(hv_temp)     = PIN(hv_temp_ok) == 1.0 ? t * 0.01 + PIN(hv_temp) * 0.99 : t;
    ctx->hv_temp_min = PIN(hv_temp_ok) > 0.0 ? MIN(ctx->hv_temp_min, PIN(hv_temp)) : t;
    PIN(hv_temp_ok)  = 1.0;
  } else if(PIN(hv_temp_ok) > 0.0) {
    // a frozen value never cools, so a fan or derate keyed to it never lets
    // go: decay it toward the coolest reading seen. dt is a few ms against a
    // 90 s tau, so a first order step needs no expf (not linked on the f3)
    PIN(hv_temp) -= (PIN(hv_temp) - ctx->hv_temp_min) * MIN(dt / HV_TEMP_TAU, 1.0);
    PIN(hv_temp_ok) = 2.0;
  }
  PIN(mot_temp) = r2temp(MOT_R(MOT_REF(ADC(ctx->mot_temp >> 16)))) * 0.01 + PIN(mot_temp) * 0.99;
}

hal_comp_t io_comp_struct = {
    .name      = "io",
    .nrt       = nrt_func,
    .rt        = rt_func,
    .frt       = 0,
    .nrt_init  = nrt_init,
    .rt_start  = 0,
    .frt_start = 0,
    .rt_stop   = 0,
    .frt_stop  = 0,
    .ctx_size  = sizeof(struct io_ctx_t),
    .pin_count = sizeof(struct io_pin_ctx_t) / sizeof(struct hal_pin_inst_t),
};
