INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/vga.srcs/sources_1/new/TESTcore_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TESTcore_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/bg_tile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bg_tile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/logo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/red_indicator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_indicator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/red_piece.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_piece
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/red_wins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module red_wins
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/reds_turn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reds_turn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/tie_game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tie_game
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/vga.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/yellow_indicator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yellow_indicator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/yellow_piece.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yellow_piece
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/yellow_wins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yellow_wins
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/sprite_modules/yellows_turn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yellows_turn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/Documents/vga/vga.srcs/sources_1/new/vga_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
