/*
 * Copyright (c) 2026 GigaDevice Semiconductor Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <zephyr/device.h>
#include <zephyr/init.h>
#include <zephyr/irq.h>
#include <zephyr/cache.h>

/* initial ecc memory */
void soc_reset_hook(void)
{
	register unsigned r0 __asm("r0") = DT_REG_ADDR(DT_CHOSEN(zephyr_sram));
	register unsigned r1 __asm("r1") =
		DT_REG_ADDR(DT_CHOSEN(zephyr_sram)) + DT_REG_SIZE(DT_CHOSEN(zephyr_sram));
	for (; r0 < r1; r0 += 4) {
		*(unsigned int *)r0 = 0;
	}

	register unsigned r4 __asm("r0") = DT_REG_ADDR(DT_CHOSEN(zephyr_dtcm));
	register unsigned r5 __asm("r1") =
		DT_REG_ADDR(DT_CHOSEN(zephyr_dtcm)) + DT_REG_SIZE(DT_CHOSEN(zephyr_dtcm));

	for (; r4 < r5; r4 += 4) {
		*(unsigned int *)r4 = 0;
	}
}

void soc_early_init_hook(void)
{
	SystemInit();

	sys_cache_data_enable();
	sys_cache_instr_enable();
}
