# ğŸ”Œ Verilog HDL Essentials â€“ From Basics to Simulation

Welcome to the **Verilog HDL Essentials** repository â€“ **your one-stop guide** to understanding and simulating digital logic using Verilog HDL! Whether you're a beginner or brushing up on fundamentals, this guide will walk you through creating modules, writing testbenches, setting up tools, and visualising waveforms using industry-standard tools.

In this repository, Iâ€™ll implement and simulate core digital components, ranging from simple logic gates to a complete ALU, using **Icarus Verilog**, **GTKWave**, and **VS Code**.

> âš¡ **Follow along if you're an ECE student, a VLSI enthusiast, or diving into RTL Design!**

---

## ğŸš€ Objective

To build a strong foundation in digital design by:
- Writing clean, modular Verilog code
- Simulating designs with Icarus Verilog
- Visualizing waveforms with GTKWave
- Sharing daily learnings with the community

---

## ğŸ›  Tools & Technologies

- ğŸ§  **Verilog HDL**
- ğŸ› ï¸ **Icarus Verilog (iverilog)** â€” Simulator
- ğŸ“Š **GTKWave** â€” Waveform viewer
- ğŸ–¥ï¸ **VS Code** â€” Code editor

---

# ğŸ“€ Verilog Module Structure

```verilog
module module_name (
    input wire a,
    input wire b,
    output wire y
);
    // Example logic
    assign y = a & b;
endmodule
```

---

## ğŸ§ª Writing a Testbench

```verilog
`timescale 1ns/1ps

module module_name_tb;
    reg a, b;
    wire y;

    module_name uut (
        .a(a),
        .b(b),
        .y(y)
    );

    initial begin
        $display("Testing module_name");
        $monitor("a=%b, b=%b, y=%b", a, b, y);

        a = 0; b = 0; #10;
        a = 0; b = 1; #10;
        a = 1; b = 0; #10;
        a = 1; b = 1; #10;

        $finish;
    end

    initial begin
        $dumpfile("waveform.vcd");
        $dumpvars(0, module_name_tb);
    end
endmodule
```


## ğŸ“š Learning Outcomes

- Strong grasp of gate, dataflow, and behavioural modelling
- Hands-on experience simulating RTL designs
- Familiarity with digital circuit testing and waveform analysis
- Confidence to pursue FPGA and SoC projects

---

## ğŸ”— Connect & Contribute

- ğŸ¤ Follow me on [LinkedIn](https://www.linkedin.com/in/shashank-naragundmath-980617288/)
- ğŸŒ± Feel free to fork, clone, or suggest improvements!

---

## ğŸ§  #VerilogChallenge | #RTLDesign | #ECE | #VLSI | #DigitalLogic

Letâ€™s code the hardware future â€” one gate at a time ğŸ’¡

