static inline int F_1 ( void )\r\n{\r\nint V_1 ;\r\nswitch ( V_2 ) {\r\ncase V_3 :\r\ncase V_4 :\r\ncase V_5 :\r\ncase V_6 :\r\nF_2 ( V_7 , V_1 ) ;\r\nV_1 &= 0xff ;\r\nbreak;\r\ncase V_8 :\r\nV_1 = F_3 ( V_9 ) ;\r\nV_1 &= 0xff ;\r\nbreak;\r\ncase V_10 :\r\nV_11 = 0x20000 ;\r\n( void ) V_11 ;\r\nF_4 () ;\r\nV_1 = F_5 ( ( V_12 * ) V_13 ) ;\r\nF_4 () ;\r\nV_1 &= 0xff ;\r\nV_11 = 0 ;\r\nbreak;\r\ndefault:\r\nF_6 ( V_14 L_1 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic inline int F_7 ( void )\r\n{\r\nunsigned long V_15 ;\r\nint V_1 ;\r\nF_8 ( & V_16 , V_15 ) ;\r\nV_1 = F_1 () ;\r\nF_9 ( & V_16 , V_15 ) ;\r\nreturn V_1 ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nint V_1 ;\r\nV_1 = F_7 () ;\r\nif ( V_1 < 0 ) {\r\nreturn;\r\n}\r\nF_11 ( V_17 + V_1 ) ;\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nint V_1 ;\r\nV_1 = F_13 () ;\r\nif ( V_1 < 0 )\r\nreturn;\r\nF_11 ( V_18 + V_1 ) ;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nunsigned int V_19 , V_20 , V_21 , V_22 ;\r\nunsigned int V_23 , V_24 , V_25 , V_26 ;\r\nunsigned int V_27 , V_28 , V_29 ;\r\nstruct V_30 * V_31 = F_15 () ;\r\nF_6 ( V_32 L_2 ) ;\r\nF_6 ( V_32 L_3\r\nL_4 ,\r\nV_31 -> V_33 , V_31 -> V_34 ,\r\nV_31 -> V_35 , V_31 -> V_36 ) ;\r\nswitch ( V_2 ) {\r\ncase V_3 :\r\ncase V_4 :\r\ncase V_5 :\r\ncase V_6 :\r\nF_16 () ;\r\nbreak;\r\ncase V_8 :\r\nV_27 = F_3 ( V_37 ) ;\r\nV_28 = F_3 ( V_38 ) ;\r\nV_29 = F_3 ( V_39 ) ;\r\nF_6 ( V_32 L_5 , V_27 ) ;\r\nF_6 ( V_32 L_6 ,\r\nV_29 , V_28 ) ;\r\nbreak;\r\ncase V_10 :\r\nV_22 = V_40 ;\r\nV_23 = V_41 ;\r\nV_24 = V_42 ;\r\nV_25 = V_43 ;\r\nV_26 = V_44 ;\r\nV_19 = V_45 ;\r\nV_20 = V_46 ;\r\nV_21 = V_47 ;\r\nF_6 ( V_32 L_7 , V_24 ) ;\r\nF_6 ( V_32 L_8 , V_25 ) ;\r\nF_6 ( V_32 L_9 , V_26 ) ;\r\nF_6 ( V_32 L_10 , V_19 ) ;\r\nF_6 ( V_32 L_11 , V_20 ) ;\r\nF_6 ( V_32 L_12 , V_21 ) ;\r\nF_6 ( V_32 L_13 , V_22 ) ;\r\nF_6 ( V_32 L_14 , V_23 ) ;\r\nbreak;\r\n}\r\nF_17 ( L_15 , V_31 ) ;\r\n}\r\nstatic inline int F_18 ( unsigned long V_48 )\r\n{\r\n__asm__(\r\n" .set push \n"\r\n" .set mips32 \n"\r\n" clz %0, %1 \n"\r\n" .set pop \n"\r\n: "=r" (x)\r\n: "r" (x));\r\nreturn V_48 ;\r\n}\r\nstatic inline unsigned int F_19 ( unsigned int V_49 )\r\n{\r\n#if F_20 ( V_50 ) || F_20 ( V_51 )\r\nreturn - F_18 ( V_49 ) + 31 - V_52 ;\r\n#else\r\nunsigned int V_53 = 7 ;\r\nunsigned int V_54 ;\r\nV_54 = V_49 & 0xf000 ;\r\nV_54 = V_54 < 1 ;\r\nV_54 = V_54 << 2 ;\r\nV_53 = V_53 - V_54 ;\r\nV_49 = V_49 << V_54 ;\r\nV_54 = V_49 & 0xc000 ;\r\nV_54 = V_54 < 1 ;\r\nV_54 = V_54 << 1 ;\r\nV_53 = V_53 - V_54 ;\r\nV_49 = V_49 << V_54 ;\r\nV_54 = V_49 & 0x8000 ;\r\nV_54 = V_54 < 1 ;\r\nV_53 = V_53 - V_54 ;\r\nreturn V_53 ;\r\n#endif\r\n}\r\nT_1 void F_21 ( void )\r\n{\r\nunsigned int V_49 = F_22 () & F_23 () & V_55 ;\r\nint V_1 ;\r\nV_1 = F_19 ( V_49 ) ;\r\nif ( V_1 == V_56 )\r\nF_10 () ;\r\nelse if ( V_57 && ( ( 1 << V_1 ) & V_58 [ F_24 () ] ) )\r\nF_12 () ;\r\nelse if ( V_1 >= 0 )\r\nF_11 ( V_59 + V_1 ) ;\r\nelse\r\nF_25 () ;\r\n}\r\nstatic void F_26 ( void )\r\n{\r\nF_11 ( V_59 + V_60 ) ;\r\n}\r\nstatic void F_27 ( void )\r\n{\r\nF_11 ( V_59 + V_61 ) ;\r\n}\r\nstatic T_2 F_28 ( int V_1 , void * V_62 )\r\n{\r\nF_29 () ;\r\nreturn V_63 ;\r\n}\r\nstatic T_2 F_30 ( int V_1 , void * V_62 )\r\n{\r\nF_31 () ;\r\nreturn V_63 ;\r\n}\r\nunsigned int F_32 ( unsigned int V_64 )\r\n{\r\nreturn F_33 ( V_64 ) ;\r\n}\r\nunsigned int F_34 ( unsigned int V_64 )\r\n{\r\nreturn F_35 ( V_64 ) ;\r\n}\r\nint T_3 F_36 ( unsigned long V_65 , unsigned long V_66 )\r\n{\r\nif ( V_2 != V_4 ) {\r\nV_67 = 0 ;\r\nreturn V_67 ;\r\n}\r\nif ( V_67 >= 0 )\r\nreturn V_67 ;\r\nV_68 = ( unsigned long ) F_37 ( V_69 , V_70 ) ;\r\nV_71 = ( unsigned long ) F_37 ( V_72 , V_73 ) ;\r\nV_67 = ( F_38 ( V_74 ) & V_75 ) == V_69 ;\r\nif ( V_67 )\r\nF_39 ( L_16 ) ;\r\nreturn V_67 ;\r\n}\r\nint T_3 F_40 ( void )\r\n{\r\nreturn V_67 ?\r\n( F_38 ( V_76 ) & V_77 ) >> V_78 :\r\n0 ;\r\n}\r\nvoid T_3 F_41 ( int V_79 , unsigned long V_80 ,\r\nunsigned long V_81 , int type )\r\n{\r\nF_42 ( V_82 , V_79 ) = V_80 ;\r\nF_42 ( V_83 , V_79 ) = V_81 | type ;\r\n}\r\nstatic void T_3 F_43 ( int V_84 , int V_64 , int V_85 )\r\n{\r\nint V_86 = V_84 + V_64 ;\r\nV_87 [ V_86 ] . V_88 = V_64 ;\r\nV_87 [ V_86 ] . V_89 = V_85 ;\r\nV_87 [ V_86 ] . V_90 = V_91 ;\r\nV_87 [ V_86 ] . V_92 = V_93 ;\r\nV_87 [ V_86 ] . V_15 = V_94 ;\r\nV_58 [ V_64 ] |= ( 1 << ( V_85 + 2 ) ) ;\r\n}\r\nstatic void T_3 F_44 ( void )\r\n{\r\nint V_64 ;\r\nfor ( V_64 = 0 ; V_64 < V_95 ; V_64 ++ ) {\r\nF_43 ( V_96 , V_64 , V_97 ) ;\r\nF_43 ( V_98 , V_64 , V_99 ) ;\r\n}\r\n}\r\nvoid T_3 F_45 ( int V_1 , struct V_100 * V_101 )\r\n{\r\nF_46 ( V_1 , V_101 ) ;\r\nF_47 ( V_1 , V_102 ) ;\r\n}\r\nvoid T_3 F_48 ( void )\r\n{\r\nF_49 () ;\r\nif ( ! V_103 )\r\nF_50 () ;\r\nif ( V_67 ) {\r\nF_38 ( V_104 ) = V_105 | V_106 ;\r\nV_57 = 1 ;\r\n} else {\r\nif ( V_2 == V_4 ) {\r\nV_71 = ( unsigned long )\r\nF_37 ( V_72 ,\r\nV_73 ) ;\r\nV_57 = ( F_51 ( V_71 , V_107 ) &\r\nV_108 ) >>\r\nV_109 ;\r\n}\r\n}\r\nif ( V_57 )\r\nF_39 ( L_17 ) ;\r\nswitch ( V_2 ) {\r\ncase V_3 :\r\ncase V_4 :\r\nif ( V_103 )\r\nF_52 ( V_110 ,\r\nV_111 , V_112 ,\r\nV_113 ) ;\r\nelse\r\nF_52 ( V_110 ,\r\nV_114 , V_115 ,\r\nV_116 ) ;\r\nbreak;\r\ncase V_5 :\r\ncase V_6 :\r\nif ( V_103 )\r\nF_52 ( V_117 ,\r\nV_111 , V_112 ,\r\nV_113 ) ;\r\nelse\r\nF_52 ( V_117 ,\r\nV_114 , V_115 ,\r\nV_116 ) ;\r\n}\r\nif ( V_103 ) {\r\nF_53 ( V_118 , F_10 ) ;\r\nF_53 ( V_119 , F_14 ) ;\r\nF_46 ( V_111 + V_118 , & V_120 ) ;\r\nF_46 ( V_111 + V_119 , & V_121 ) ;\r\n} else if ( V_122 ) {\r\nF_53 ( V_56 , F_10 ) ;\r\nF_53 ( V_123 , F_14 ) ;\r\n#ifdef F_54\r\nF_55 ( V_59 + V_56 , & V_120 ,\r\n( 0x100 << V_56 ) ) ;\r\nF_55 ( V_59 + V_123 ,\r\n& V_121 , ( 0x100 << V_123 ) ) ;\r\n{\r\nint V_124 ;\r\nfor ( V_124 = 0 ; V_124 < 16 ; V_124 ++ )\r\nV_125 [ V_124 ] = ( 0x100 << V_56 ) ;\r\n}\r\n#else\r\nF_46 ( V_59 + V_56 , & V_120 ) ;\r\nF_46 ( V_59 + V_123 ,\r\n& V_121 ) ;\r\n#endif\r\n} else {\r\nF_46 ( V_59 + V_56 , & V_120 ) ;\r\nF_46 ( V_59 + V_123 ,\r\n& V_121 ) ;\r\n}\r\nif ( V_57 ) {\r\nint V_124 ;\r\n#if F_20 ( V_126 )\r\nV_98 = V_127 - V_95 ;\r\nV_96 = V_98 - V_95 ;\r\nF_44 () ;\r\n#endif\r\nF_56 ( V_105 , V_128 , V_87 ,\r\nF_57 ( V_87 ) , V_18 ) ;\r\nif ( ! V_67 ) {\r\nV_124 = F_51 ( V_71 , V_107 ) ;\r\nF_51 ( V_71 , V_107 ) =\r\n( V_124 | ( 0x1 << V_129 ) ) ;\r\nF_39 ( L_18 ) ;\r\n}\r\n#if F_20 ( V_126 )\r\nif ( V_122 ) {\r\nF_53 ( V_130 , F_12 ) ;\r\nF_53 ( V_131 , F_12 ) ;\r\n}\r\nF_6 ( L_19 , F_24 () , F_23 () ) ;\r\nF_58 ( F_23 () | V_132 | V_133 ) ;\r\nF_6 ( L_20 , F_24 () , F_23 () ) ;\r\nF_58 ( 0x1100dc00 ) ;\r\nF_6 ( L_21 , F_24 () , F_23 () ) ;\r\nfor ( V_124 = 0 ; V_124 < V_95 ; V_124 ++ ) {\r\nF_45 ( V_18 +\r\nF_35 ( V_124 ) , & V_134 ) ;\r\nF_45 ( V_18 +\r\nF_33 ( V_124 ) , & V_135 ) ;\r\n}\r\n#endif\r\n} else {\r\n#if F_20 ( V_126 )\r\nif ( V_103 ) {\r\nF_53 ( V_136 , F_26 ) ;\r\nF_53 ( V_137 , F_27 ) ;\r\nV_138 = V_136 ;\r\nV_139 = V_137 ;\r\n} else {\r\nif ( V_122 ) {\r\nF_53 ( V_60 , F_26 ) ;\r\nF_53 ( V_61 , F_27 ) ;\r\n}\r\nV_138 = V_59 + V_60 ;\r\nV_139 = V_59 + V_61 ;\r\n}\r\nF_45 ( V_138 , & V_134 ) ;\r\nF_45 ( V_139 , & V_135 ) ;\r\n#endif\r\n}\r\n}\r\nvoid F_59 ( void )\r\n{\r\nif ( V_67 ) {\r\n}\r\n}\r\nint F_60 ( struct V_30 * V_31 , int V_140 )\r\n{\r\nint V_141 = V_140 ? V_142 : V_143 ;\r\nif ( V_67 ) {\r\nunsigned long V_144 = F_38 ( V_145 ) ;\r\nunsigned long V_146 = F_38 ( V_147 ) ;\r\nunsigned long V_148 = F_38 ( V_149 ) ;\r\nunsigned long V_150 , V_151 ;\r\nchar V_152 [ 256 ] ;\r\nV_150 = ( V_144 & V_153 ) ;\r\nif ( V_150 != 0 ) {\r\nV_150 >>= V_154 ;\r\nif ( V_150 < 16 ) {\r\nunsigned long V_155 = ( V_144 >> 15 ) & 7 ;\r\nunsigned long V_156 = ( V_144 >> 12 ) & 7 ;\r\nunsigned long V_157 = ( V_144 >> 7 ) & 0x1f ;\r\nunsigned long V_158 = ( V_144 >> 3 ) & 15 ;\r\nunsigned long V_159 = ( V_144 >> 0 ) & 7 ;\r\nsnprintf ( V_152 , sizeof( V_152 ) ,\r\nL_22\r\nL_23 ,\r\nV_155 , V_160 [ V_156 ] , V_161 [ V_157 ] ,\r\nV_158 , V_159 ) ;\r\n} else {\r\nunsigned long V_162 = ( V_144 >> 18 ) & 7 ;\r\nunsigned long V_163 = ( V_144 >> 15 ) & 7 ;\r\nunsigned long V_164 = ( V_144 >> 12 ) & 7 ;\r\nunsigned long V_165 = ( V_144 >> 9 ) & 7 ;\r\nunsigned long V_166 = ( V_144 >> 8 ) & 1 ;\r\nunsigned long V_157 = ( V_144 >> 3 ) & 0x1f ;\r\nunsigned long V_159 = ( V_144 >> 0 ) & 7 ;\r\nsnprintf ( V_152 , sizeof( V_152 ) ,\r\nL_24\r\nL_25 ,\r\nV_167 [ V_162 ] , V_167 [ V_163 ] ,\r\nV_167 [ V_164 ] , V_167 [ V_165 ] ,\r\nV_166 ? L_26 : L_27 ,\r\nV_161 [ V_157 ] , V_159 ) ;\r\n}\r\nV_151 = ( V_148 & V_168 ) >>\r\nV_169 ;\r\nF_6 ( L_28 , V_144 ,\r\nV_170 [ V_150 ] , V_152 ) ;\r\nF_6 ( L_29 , V_146 ) ;\r\nF_6 ( L_30 , V_148 , V_170 [ V_151 ] ) ;\r\nF_38 ( V_145 ) = 0 ;\r\n}\r\n}\r\nreturn V_141 ;\r\n}
