Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIR_Filter_tb_behav xil_defaultlib.IIR_Filter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'data_in' [D:/Seminar/IIR_Filter/IIR_Filter.srcs/sources_1/new/IIR_Filter.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'data_in' [D:/Seminar/IIR_Filter/IIR_Filter.srcs/sources_1/new/IIR_Filter.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.IIR_Filter
Compiling module xil_defaultlib.IIR_Filter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IIR_Filter_tb_behav
