
RCFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008038  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000874  0800821c  0800821c  0001821c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a90  08008a90  00020274  2**0
                  CONTENTS
  4 .ARM          00000008  08008a90  08008a90  00018a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a98  08008a98  00020274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a98  08008a98  00018a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a9c  08008a9c  00018a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000274  20000000  08008aa0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000047c  20000274  08008d14  00020274  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  08008d14  000206f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fea  00000000  00000000  0002029d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030c4  00000000  00000000  00034287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff8  00000000  00000000  00037350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ea0  00000000  00000000  00038348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c8dc  00000000  00000000  000391e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013229  00000000  00000000  00055ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1251  00000000  00000000  00068ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00109f3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005374  00000000  00000000  00109f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000024  00000000  00000000  0010f308  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  0010f32c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000274 	.word	0x20000274
 8000200:	00000000 	.word	0x00000000
 8000204:	08008204 	.word	0x08008204

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000278 	.word	0x20000278
 8000220:	08008204 	.word	0x08008204

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <strcmp>:
 8000234:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000238:	f811 3b01 	ldrb.w	r3, [r1], #1
 800023c:	2a01      	cmp	r2, #1
 800023e:	bf28      	it	cs
 8000240:	429a      	cmpcs	r2, r3
 8000242:	d0f7      	beq.n	8000234 <strcmp>
 8000244:	1ad0      	subs	r0, r2, r3
 8000246:	4770      	bx	lr

08000248 <__aeabi_ldivmod>:
 8000248:	b97b      	cbnz	r3, 800026a <__aeabi_ldivmod+0x22>
 800024a:	b972      	cbnz	r2, 800026a <__aeabi_ldivmod+0x22>
 800024c:	2900      	cmp	r1, #0
 800024e:	bfbe      	ittt	lt
 8000250:	2000      	movlt	r0, #0
 8000252:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000256:	e006      	blt.n	8000266 <__aeabi_ldivmod+0x1e>
 8000258:	bf08      	it	eq
 800025a:	2800      	cmpeq	r0, #0
 800025c:	bf1c      	itt	ne
 800025e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000262:	f04f 30ff 	movne.w	r0, #4294967295
 8000266:	f000 b9a1 	b.w	80005ac <__aeabi_idiv0>
 800026a:	f1ad 0c08 	sub.w	ip, sp, #8
 800026e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000272:	2900      	cmp	r1, #0
 8000274:	db09      	blt.n	800028a <__aeabi_ldivmod+0x42>
 8000276:	2b00      	cmp	r3, #0
 8000278:	db1a      	blt.n	80002b0 <__aeabi_ldivmod+0x68>
 800027a:	f000 f835 	bl	80002e8 <__udivmoddi4>
 800027e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000282:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000286:	b004      	add	sp, #16
 8000288:	4770      	bx	lr
 800028a:	4240      	negs	r0, r0
 800028c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000290:	2b00      	cmp	r3, #0
 8000292:	db1b      	blt.n	80002cc <__aeabi_ldivmod+0x84>
 8000294:	f000 f828 	bl	80002e8 <__udivmoddi4>
 8000298:	f8dd e004 	ldr.w	lr, [sp, #4]
 800029c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a0:	b004      	add	sp, #16
 80002a2:	4240      	negs	r0, r0
 80002a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a8:	4252      	negs	r2, r2
 80002aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002ae:	4770      	bx	lr
 80002b0:	4252      	negs	r2, r2
 80002b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b6:	f000 f817 	bl	80002e8 <__udivmoddi4>
 80002ba:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c2:	b004      	add	sp, #16
 80002c4:	4240      	negs	r0, r0
 80002c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ca:	4770      	bx	lr
 80002cc:	4252      	negs	r2, r2
 80002ce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d2:	f000 f809 	bl	80002e8 <__udivmoddi4>
 80002d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002de:	b004      	add	sp, #16
 80002e0:	4252      	negs	r2, r2
 80002e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e6:	4770      	bx	lr

080002e8 <__udivmoddi4>:
 80002e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002ec:	9e08      	ldr	r6, [sp, #32]
 80002ee:	460d      	mov	r5, r1
 80002f0:	4604      	mov	r4, r0
 80002f2:	468e      	mov	lr, r1
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	f040 8083 	bne.w	8000400 <__udivmoddi4+0x118>
 80002fa:	428a      	cmp	r2, r1
 80002fc:	4617      	mov	r7, r2
 80002fe:	d947      	bls.n	8000390 <__udivmoddi4+0xa8>
 8000300:	fab2 f382 	clz	r3, r2
 8000304:	b14b      	cbz	r3, 800031a <__udivmoddi4+0x32>
 8000306:	f1c3 0120 	rsb	r1, r3, #32
 800030a:	fa05 fe03 	lsl.w	lr, r5, r3
 800030e:	fa20 f101 	lsr.w	r1, r0, r1
 8000312:	409f      	lsls	r7, r3
 8000314:	ea41 0e0e 	orr.w	lr, r1, lr
 8000318:	409c      	lsls	r4, r3
 800031a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800031e:	fbbe fcf8 	udiv	ip, lr, r8
 8000322:	fa1f f987 	uxth.w	r9, r7
 8000326:	fb08 e21c 	mls	r2, r8, ip, lr
 800032a:	fb0c f009 	mul.w	r0, ip, r9
 800032e:	0c21      	lsrs	r1, r4, #16
 8000330:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000334:	4290      	cmp	r0, r2
 8000336:	d90a      	bls.n	800034e <__udivmoddi4+0x66>
 8000338:	18ba      	adds	r2, r7, r2
 800033a:	f10c 31ff 	add.w	r1, ip, #4294967295
 800033e:	f080 8118 	bcs.w	8000572 <__udivmoddi4+0x28a>
 8000342:	4290      	cmp	r0, r2
 8000344:	f240 8115 	bls.w	8000572 <__udivmoddi4+0x28a>
 8000348:	f1ac 0c02 	sub.w	ip, ip, #2
 800034c:	443a      	add	r2, r7
 800034e:	1a12      	subs	r2, r2, r0
 8000350:	fbb2 f0f8 	udiv	r0, r2, r8
 8000354:	fb08 2210 	mls	r2, r8, r0, r2
 8000358:	fb00 f109 	mul.w	r1, r0, r9
 800035c:	b2a4      	uxth	r4, r4
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	42a1      	cmp	r1, r4
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x92>
 8000366:	193c      	adds	r4, r7, r4
 8000368:	f100 32ff 	add.w	r2, r0, #4294967295
 800036c:	f080 8103 	bcs.w	8000576 <__udivmoddi4+0x28e>
 8000370:	42a1      	cmp	r1, r4
 8000372:	f240 8100 	bls.w	8000576 <__udivmoddi4+0x28e>
 8000376:	3802      	subs	r0, #2
 8000378:	443c      	add	r4, r7
 800037a:	1a64      	subs	r4, r4, r1
 800037c:	2100      	movs	r1, #0
 800037e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000382:	b11e      	cbz	r6, 800038c <__udivmoddi4+0xa4>
 8000384:	2200      	movs	r2, #0
 8000386:	40dc      	lsrs	r4, r3
 8000388:	e9c6 4200 	strd	r4, r2, [r6]
 800038c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000390:	b902      	cbnz	r2, 8000394 <__udivmoddi4+0xac>
 8000392:	deff      	udf	#255	; 0xff
 8000394:	fab2 f382 	clz	r3, r2
 8000398:	2b00      	cmp	r3, #0
 800039a:	d14f      	bne.n	800043c <__udivmoddi4+0x154>
 800039c:	1a8d      	subs	r5, r1, r2
 800039e:	2101      	movs	r1, #1
 80003a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003a4:	fa1f f882 	uxth.w	r8, r2
 80003a8:	fbb5 fcfe 	udiv	ip, r5, lr
 80003ac:	fb0e 551c 	mls	r5, lr, ip, r5
 80003b0:	fb08 f00c 	mul.w	r0, r8, ip
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80003ba:	42a8      	cmp	r0, r5
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0xe6>
 80003be:	197d      	adds	r5, r7, r5
 80003c0:	f10c 32ff 	add.w	r2, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0xe4>
 80003c6:	42a8      	cmp	r0, r5
 80003c8:	f200 80e9 	bhi.w	800059e <__udivmoddi4+0x2b6>
 80003cc:	4694      	mov	ip, r2
 80003ce:	1a2d      	subs	r5, r5, r0
 80003d0:	fbb5 f0fe 	udiv	r0, r5, lr
 80003d4:	fb0e 5510 	mls	r5, lr, r0, r5
 80003d8:	fb08 f800 	mul.w	r8, r8, r0
 80003dc:	b2a4      	uxth	r4, r4
 80003de:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003e2:	45a0      	cmp	r8, r4
 80003e4:	d907      	bls.n	80003f6 <__udivmoddi4+0x10e>
 80003e6:	193c      	adds	r4, r7, r4
 80003e8:	f100 32ff 	add.w	r2, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x10c>
 80003ee:	45a0      	cmp	r8, r4
 80003f0:	f200 80d9 	bhi.w	80005a6 <__udivmoddi4+0x2be>
 80003f4:	4610      	mov	r0, r2
 80003f6:	eba4 0408 	sub.w	r4, r4, r8
 80003fa:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003fe:	e7c0      	b.n	8000382 <__udivmoddi4+0x9a>
 8000400:	428b      	cmp	r3, r1
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x12e>
 8000404:	2e00      	cmp	r6, #0
 8000406:	f000 80b1 	beq.w	800056c <__udivmoddi4+0x284>
 800040a:	2100      	movs	r1, #0
 800040c:	e9c6 0500 	strd	r0, r5, [r6]
 8000410:	4608      	mov	r0, r1
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	fab3 f183 	clz	r1, r3
 800041a:	2900      	cmp	r1, #0
 800041c:	d14b      	bne.n	80004b6 <__udivmoddi4+0x1ce>
 800041e:	42ab      	cmp	r3, r5
 8000420:	d302      	bcc.n	8000428 <__udivmoddi4+0x140>
 8000422:	4282      	cmp	r2, r0
 8000424:	f200 80b9 	bhi.w	800059a <__udivmoddi4+0x2b2>
 8000428:	1a84      	subs	r4, r0, r2
 800042a:	eb65 0303 	sbc.w	r3, r5, r3
 800042e:	2001      	movs	r0, #1
 8000430:	469e      	mov	lr, r3
 8000432:	2e00      	cmp	r6, #0
 8000434:	d0aa      	beq.n	800038c <__udivmoddi4+0xa4>
 8000436:	e9c6 4e00 	strd	r4, lr, [r6]
 800043a:	e7a7      	b.n	800038c <__udivmoddi4+0xa4>
 800043c:	409f      	lsls	r7, r3
 800043e:	f1c3 0220 	rsb	r2, r3, #32
 8000442:	40d1      	lsrs	r1, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fa1f f887 	uxth.w	r8, r7
 8000450:	fb0e 1110 	mls	r1, lr, r0, r1
 8000454:	fa24 f202 	lsr.w	r2, r4, r2
 8000458:	409d      	lsls	r5, r3
 800045a:	fb00 fc08 	mul.w	ip, r0, r8
 800045e:	432a      	orrs	r2, r5
 8000460:	0c15      	lsrs	r5, r2, #16
 8000462:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000466:	45ac      	cmp	ip, r5
 8000468:	fa04 f403 	lsl.w	r4, r4, r3
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0x19a>
 800046e:	197d      	adds	r5, r7, r5
 8000470:	f100 31ff 	add.w	r1, r0, #4294967295
 8000474:	f080 808f 	bcs.w	8000596 <__udivmoddi4+0x2ae>
 8000478:	45ac      	cmp	ip, r5
 800047a:	f240 808c 	bls.w	8000596 <__udivmoddi4+0x2ae>
 800047e:	3802      	subs	r0, #2
 8000480:	443d      	add	r5, r7
 8000482:	eba5 050c 	sub.w	r5, r5, ip
 8000486:	fbb5 f1fe 	udiv	r1, r5, lr
 800048a:	fb0e 5c11 	mls	ip, lr, r1, r5
 800048e:	fb01 f908 	mul.w	r9, r1, r8
 8000492:	b295      	uxth	r5, r2
 8000494:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000498:	45a9      	cmp	r9, r5
 800049a:	d907      	bls.n	80004ac <__udivmoddi4+0x1c4>
 800049c:	197d      	adds	r5, r7, r5
 800049e:	f101 32ff 	add.w	r2, r1, #4294967295
 80004a2:	d274      	bcs.n	800058e <__udivmoddi4+0x2a6>
 80004a4:	45a9      	cmp	r9, r5
 80004a6:	d972      	bls.n	800058e <__udivmoddi4+0x2a6>
 80004a8:	3902      	subs	r1, #2
 80004aa:	443d      	add	r5, r7
 80004ac:	eba5 0509 	sub.w	r5, r5, r9
 80004b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b4:	e778      	b.n	80003a8 <__udivmoddi4+0xc0>
 80004b6:	f1c1 0720 	rsb	r7, r1, #32
 80004ba:	408b      	lsls	r3, r1
 80004bc:	fa22 fc07 	lsr.w	ip, r2, r7
 80004c0:	ea4c 0c03 	orr.w	ip, ip, r3
 80004c4:	fa25 f407 	lsr.w	r4, r5, r7
 80004c8:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80004cc:	fbb4 f9fe 	udiv	r9, r4, lr
 80004d0:	fa1f f88c 	uxth.w	r8, ip
 80004d4:	fb0e 4419 	mls	r4, lr, r9, r4
 80004d8:	fa20 f307 	lsr.w	r3, r0, r7
 80004dc:	fb09 fa08 	mul.w	sl, r9, r8
 80004e0:	408d      	lsls	r5, r1
 80004e2:	431d      	orrs	r5, r3
 80004e4:	0c2b      	lsrs	r3, r5, #16
 80004e6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80004ea:	45a2      	cmp	sl, r4
 80004ec:	fa02 f201 	lsl.w	r2, r2, r1
 80004f0:	fa00 f301 	lsl.w	r3, r0, r1
 80004f4:	d909      	bls.n	800050a <__udivmoddi4+0x222>
 80004f6:	eb1c 0404 	adds.w	r4, ip, r4
 80004fa:	f109 30ff 	add.w	r0, r9, #4294967295
 80004fe:	d248      	bcs.n	8000592 <__udivmoddi4+0x2aa>
 8000500:	45a2      	cmp	sl, r4
 8000502:	d946      	bls.n	8000592 <__udivmoddi4+0x2aa>
 8000504:	f1a9 0902 	sub.w	r9, r9, #2
 8000508:	4464      	add	r4, ip
 800050a:	eba4 040a 	sub.w	r4, r4, sl
 800050e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000512:	fb0e 4410 	mls	r4, lr, r0, r4
 8000516:	fb00 fa08 	mul.w	sl, r0, r8
 800051a:	b2ad      	uxth	r5, r5
 800051c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000520:	45a2      	cmp	sl, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x24e>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f100 35ff 	add.w	r5, r0, #4294967295
 800052c:	d22d      	bcs.n	800058a <__udivmoddi4+0x2a2>
 800052e:	45a2      	cmp	sl, r4
 8000530:	d92b      	bls.n	800058a <__udivmoddi4+0x2a2>
 8000532:	3802      	subs	r0, #2
 8000534:	4464      	add	r4, ip
 8000536:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053a:	fba0 8902 	umull	r8, r9, r0, r2
 800053e:	eba4 040a 	sub.w	r4, r4, sl
 8000542:	454c      	cmp	r4, r9
 8000544:	46c6      	mov	lr, r8
 8000546:	464d      	mov	r5, r9
 8000548:	d319      	bcc.n	800057e <__udivmoddi4+0x296>
 800054a:	d016      	beq.n	800057a <__udivmoddi4+0x292>
 800054c:	b15e      	cbz	r6, 8000566 <__udivmoddi4+0x27e>
 800054e:	ebb3 020e 	subs.w	r2, r3, lr
 8000552:	eb64 0405 	sbc.w	r4, r4, r5
 8000556:	fa04 f707 	lsl.w	r7, r4, r7
 800055a:	fa22 f301 	lsr.w	r3, r2, r1
 800055e:	431f      	orrs	r7, r3
 8000560:	40cc      	lsrs	r4, r1
 8000562:	e9c6 7400 	strd	r7, r4, [r6]
 8000566:	2100      	movs	r1, #0
 8000568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800056c:	4631      	mov	r1, r6
 800056e:	4630      	mov	r0, r6
 8000570:	e70c      	b.n	800038c <__udivmoddi4+0xa4>
 8000572:	468c      	mov	ip, r1
 8000574:	e6eb      	b.n	800034e <__udivmoddi4+0x66>
 8000576:	4610      	mov	r0, r2
 8000578:	e6ff      	b.n	800037a <__udivmoddi4+0x92>
 800057a:	4543      	cmp	r3, r8
 800057c:	d2e6      	bcs.n	800054c <__udivmoddi4+0x264>
 800057e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000582:	eb69 050c 	sbc.w	r5, r9, ip
 8000586:	3801      	subs	r0, #1
 8000588:	e7e0      	b.n	800054c <__udivmoddi4+0x264>
 800058a:	4628      	mov	r0, r5
 800058c:	e7d3      	b.n	8000536 <__udivmoddi4+0x24e>
 800058e:	4611      	mov	r1, r2
 8000590:	e78c      	b.n	80004ac <__udivmoddi4+0x1c4>
 8000592:	4681      	mov	r9, r0
 8000594:	e7b9      	b.n	800050a <__udivmoddi4+0x222>
 8000596:	4608      	mov	r0, r1
 8000598:	e773      	b.n	8000482 <__udivmoddi4+0x19a>
 800059a:	4608      	mov	r0, r1
 800059c:	e749      	b.n	8000432 <__udivmoddi4+0x14a>
 800059e:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a2:	443d      	add	r5, r7
 80005a4:	e713      	b.n	80003ce <__udivmoddi4+0xe6>
 80005a6:	3802      	subs	r0, #2
 80005a8:	443c      	add	r4, r7
 80005aa:	e724      	b.n	80003f6 <__udivmoddi4+0x10e>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b086      	sub	sp, #24
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b6:	f000 fe79 	bl	80012ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ba:	f000 f87d 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005be:	f000 fabf 	bl	8000b40 <MX_GPIO_Init>
  MX_TIM1_Init();
 80005c2:	f000 f909 	bl	80007d8 <MX_TIM1_Init>
  MX_TIM2_Init();
 80005c6:	f000 f957 	bl	8000878 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80005ca:	f000 fa65 	bl	8000a98 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80005ce:	f000 fa8d 	bl	8000aec <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80005d2:	f000 f8c3 	bl	800075c <MX_ADC1_Init>
  MX_TIM8_Init();
 80005d6:	f000 f99b 	bl	8000910 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  /* Setup and start using console and logs */
  CONSOLE_uartInit(&huart1);
 80005da:	482d      	ldr	r0, [pc, #180]	; (8000690 <main+0xe0>)
 80005dc:	f004 fa38 	bl	8004a50 <CONSOLE_uartInit>
  LOG_setLevel    (LOG_DEBUG);
 80005e0:	2000      	movs	r0, #0
 80005e2:	f004 fb73 	bl	8004ccc <LOG_setLevel>
  LOG_info        ("Starting RCFW");
 80005e6:	4b2b      	ldr	r3, [pc, #172]	; (8000694 <main+0xe4>)
 80005e8:	2282      	movs	r2, #130	; 0x82
 80005ea:	492b      	ldr	r1, [pc, #172]	; (8000698 <main+0xe8>)
 80005ec:	2001      	movs	r0, #1
 80005ee:	f004 fb7b 	bl	8004ce8 <LOG_log>

  /* Initialize Timer 1 and green LED */
  HAL_TIM_Base_Start_IT(&htim1);
 80005f2:	482a      	ldr	r0, [pc, #168]	; (800069c <main+0xec>)
 80005f4:	f002 fa7a 	bl	8002aec <HAL_TIM_Base_Start_IT>
  LED_setMode(LED_MODE_BLINK_SLOW);
 80005f8:	2002      	movs	r0, #2
 80005fa:	f004 fb01 	bl	8004c00 <LED_setMode>

  LOG_debug("Started TIMER 1");
 80005fe:	4b28      	ldr	r3, [pc, #160]	; (80006a0 <main+0xf0>)
 8000600:	2288      	movs	r2, #136	; 0x88
 8000602:	4925      	ldr	r1, [pc, #148]	; (8000698 <main+0xe8>)
 8000604:	2000      	movs	r0, #0
 8000606:	f004 fb6f 	bl	8004ce8 <LOG_log>

  /* Initialize Timer 2 and delay function in utilities */
  HAL_TIM_Base_Start_IT(&htim2);
 800060a:	4826      	ldr	r0, [pc, #152]	; (80006a4 <main+0xf4>)
 800060c:	f002 fa6e 	bl	8002aec <HAL_TIM_Base_Start_IT>
  UTILS_delayUsInit    (&htim2);
 8000610:	4824      	ldr	r0, [pc, #144]	; (80006a4 <main+0xf4>)
 8000612:	f004 fcbd 	bl	8004f90 <UTILS_delayUsInit>

  LOG_debug("Started TIMER 2");
 8000616:	4b24      	ldr	r3, [pc, #144]	; (80006a8 <main+0xf8>)
 8000618:	228e      	movs	r2, #142	; 0x8e
 800061a:	491f      	ldr	r1, [pc, #124]	; (8000698 <main+0xe8>)
 800061c:	2000      	movs	r0, #0
 800061e:	f004 fb63 	bl	8004ce8 <LOG_log>

  /* Initialize Timer 8 */
  HAL_TIM_Base_Start(&htim8);
 8000622:	4822      	ldr	r0, [pc, #136]	; (80006ac <main+0xfc>)
 8000624:	f002 fa0a 	bl	8002a3c <HAL_TIM_Base_Start>

  LOG_debug("Started TIMER 8");
 8000628:	4b21      	ldr	r3, [pc, #132]	; (80006b0 <main+0x100>)
 800062a:	2293      	movs	r2, #147	; 0x93
 800062c:	491a      	ldr	r1, [pc, #104]	; (8000698 <main+0xe8>)
 800062e:	2000      	movs	r0, #0
 8000630:	f004 fb5a 	bl	8004ce8 <LOG_log>

  /* Initialize PWM channels */
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000634:	2100      	movs	r1, #0
 8000636:	481d      	ldr	r0, [pc, #116]	; (80006ac <main+0xfc>)
 8000638:	f002 fb1e 	bl	8002c78 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800063c:	2104      	movs	r1, #4
 800063e:	481b      	ldr	r0, [pc, #108]	; (80006ac <main+0xfc>)
 8000640:	f002 fb1a 	bl	8002c78 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000644:	2108      	movs	r1, #8
 8000646:	4819      	ldr	r0, [pc, #100]	; (80006ac <main+0xfc>)
 8000648:	f002 fb16 	bl	8002c78 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 800064c:	210c      	movs	r1, #12
 800064e:	4817      	ldr	r0, [pc, #92]	; (80006ac <main+0xfc>)
 8000650:	f002 fb12 	bl	8002c78 <HAL_TIM_PWM_Start>

  LOG_debug("Started PWM channels");
 8000654:	4b17      	ldr	r3, [pc, #92]	; (80006b4 <main+0x104>)
 8000656:	229b      	movs	r2, #155	; 0x9b
 8000658:	490f      	ldr	r1, [pc, #60]	; (8000698 <main+0xe8>)
 800065a:	2000      	movs	r0, #0
 800065c:	f004 fb44 	bl	8004ce8 <LOG_log>

  /* Initialize bluetooth control module */
  BLUETOOTH_CONTROL_init();
 8000660:	f004 f97a 	bl	8004958 <BLUETOOTH_CONTROL_init>

  /* Initialize driving module */
  DRIVE_init(&htim8);
 8000664:	4811      	ldr	r0, [pc, #68]	; (80006ac <main+0xfc>)
 8000666:	f004 fa2b 	bl	8004ac0 <DRIVE_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    CONSOLE_receiveData();
 800066a:	f004 f9ff 	bl	8004a6c <CONSOLE_receiveData>
    BLUETOOTH_CONTROL_receiveData(&bluetoothData);
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	4618      	mov	r0, r3
 8000672:	f004 f9bf 	bl	80049f4 <BLUETOOTH_CONTROL_receiveData>
    DRIVE_update      (&bluetoothData);
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	4618      	mov	r0, r3
 800067a:	f004 faaf 	bl	8004bdc <DRIVE_update>
    MAIN_updateLedMode(&bluetoothData);
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	4618      	mov	r0, r3
 8000682:	f000 faed 	bl	8000c60 <MAIN_updateLedMode>
    UTILS_delayUs(10000);
 8000686:	f242 7010 	movw	r0, #10000	; 0x2710
 800068a:	f004 fc8f 	bl	8004fac <UTILS_delayUs>
    CONSOLE_receiveData();
 800068e:	e7ec      	b.n	800066a <main+0xba>
 8000690:	200003d0 	.word	0x200003d0
 8000694:	0800821c 	.word	0x0800821c
 8000698:	0800822c 	.word	0x0800822c
 800069c:	20000444 	.word	0x20000444
 80006a0:	08008240 	.word	0x08008240
 80006a4:	200004f8 	.word	0x200004f8
 80006a8:	08008250 	.word	0x08008250
 80006ac:	200002ec 	.word	0x200002ec
 80006b0:	08008260 	.word	0x08008260
 80006b4:	08008270 	.word	0x08008270

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b096      	sub	sp, #88	; 0x58
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80006c2:	2228      	movs	r2, #40	; 0x28
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f004 ffba 	bl	8005640 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	f107 031c 	add.w	r3, r7, #28
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
 80006e8:	611a      	str	r2, [r3, #16]
 80006ea:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ec:	2302      	movs	r3, #2
 80006ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f0:	2301      	movs	r3, #1
 80006f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f4:	2310      	movs	r3, #16
 80006f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006f8:	2300      	movs	r3, #0
 80006fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000700:	4618      	mov	r0, r3
 8000702:	f001 fc6f 	bl	8001fe4 <HAL_RCC_OscConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800070c:	f000 fb02 	bl	8000d14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000710:	230f      	movs	r3, #15
 8000712:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000714:	2300      	movs	r3, #0
 8000716:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000724:	f107 031c 	add.w	r3, r7, #28
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f001 feda 	bl	80024e4 <HAL_RCC_ClockConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000736:	f000 faed 	bl	8000d14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800073a:	2302      	movs	r3, #2
 800073c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800073e:	2300      	movs	r3, #0
 8000740:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	4618      	mov	r0, r3
 8000746:	f002 f867 	bl	8002818 <HAL_RCCEx_PeriphCLKConfig>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000750:	f000 fae0 	bl	8000d14 <Error_Handler>
  }
}
 8000754:	bf00      	nop
 8000756:	3758      	adds	r7, #88	; 0x58
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800076c:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <MX_ADC1_Init+0x74>)
 800076e:	4a19      	ldr	r2, [pc, #100]	; (80007d4 <MX_ADC1_Init+0x78>)
 8000770:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000772:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <MX_ADC1_Init+0x74>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000778:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <MX_ADC1_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800077e:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <MX_ADC1_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <MX_ADC1_Init+0x74>)
 8000786:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800078a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800078c:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <MX_ADC1_Init+0x74>)
 800078e:	2200      	movs	r2, #0
 8000790:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <MX_ADC1_Init+0x74>)
 8000794:	2201      	movs	r2, #1
 8000796:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000798:	480d      	ldr	r0, [pc, #52]	; (80007d0 <MX_ADC1_Init+0x74>)
 800079a:	f000 fde9 	bl	8001370 <HAL_ADC_Init>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80007a4:	f000 fab6 	bl	8000d14 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80007a8:	2305      	movs	r3, #5
 80007aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ac:	2301      	movs	r3, #1
 80007ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007b0:	2300      	movs	r3, #0
 80007b2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	4619      	mov	r1, r3
 80007b8:	4805      	ldr	r0, [pc, #20]	; (80007d0 <MX_ADC1_Init+0x74>)
 80007ba:	f000 fec3 	bl	8001544 <HAL_ADC_ConfigChannel>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80007c4:	f000 faa6 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007c8:	bf00      	nop
 80007ca:	3710      	adds	r7, #16
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	200003a0 	.word	0x200003a0
 80007d4:	40012400 	.word	0x40012400

080007d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007de:	f107 0308 	add.w	r3, r7, #8
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ec:	463b      	mov	r3, r7
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007f4:	4b1e      	ldr	r3, [pc, #120]	; (8000870 <MX_TIM1_Init+0x98>)
 80007f6:	4a1f      	ldr	r2, [pc, #124]	; (8000874 <MX_TIM1_Init+0x9c>)
 80007f8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 80007fa:	4b1d      	ldr	r3, [pc, #116]	; (8000870 <MX_TIM1_Init+0x98>)
 80007fc:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000800:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000802:	4b1b      	ldr	r3, [pc, #108]	; (8000870 <MX_TIM1_Init+0x98>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8000808:	4b19      	ldr	r3, [pc, #100]	; (8000870 <MX_TIM1_Init+0x98>)
 800080a:	22f9      	movs	r2, #249	; 0xf9
 800080c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800080e:	4b18      	ldr	r3, [pc, #96]	; (8000870 <MX_TIM1_Init+0x98>)
 8000810:	2200      	movs	r2, #0
 8000812:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000814:	4b16      	ldr	r3, [pc, #88]	; (8000870 <MX_TIM1_Init+0x98>)
 8000816:	2200      	movs	r2, #0
 8000818:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800081a:	4b15      	ldr	r3, [pc, #84]	; (8000870 <MX_TIM1_Init+0x98>)
 800081c:	2280      	movs	r2, #128	; 0x80
 800081e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000820:	4813      	ldr	r0, [pc, #76]	; (8000870 <MX_TIM1_Init+0x98>)
 8000822:	f002 f8af 	bl	8002984 <HAL_TIM_Base_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800082c:	f000 fa72 	bl	8000d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000830:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000834:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000836:	f107 0308 	add.w	r3, r7, #8
 800083a:	4619      	mov	r1, r3
 800083c:	480c      	ldr	r0, [pc, #48]	; (8000870 <MX_TIM1_Init+0x98>)
 800083e:	f002 fcbb 	bl	80031b8 <HAL_TIM_ConfigClockSource>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000848:	f000 fa64 	bl	8000d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800084c:	2300      	movs	r3, #0
 800084e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000850:	2300      	movs	r3, #0
 8000852:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000854:	463b      	mov	r3, r7
 8000856:	4619      	mov	r1, r3
 8000858:	4805      	ldr	r0, [pc, #20]	; (8000870 <MX_TIM1_Init+0x98>)
 800085a:	f003 f8fb 	bl	8003a54 <HAL_TIMEx_MasterConfigSynchronization>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000864:	f000 fa56 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	3718      	adds	r7, #24
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000444 	.word	0x20000444
 8000874:	40012c00 	.word	0x40012c00

08000878 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b086      	sub	sp, #24
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800087e:	f107 0308 	add.w	r3, r7, #8
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800088c:	463b      	mov	r3, r7
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000894:	4b1d      	ldr	r3, [pc, #116]	; (800090c <MX_TIM2_Init+0x94>)
 8000896:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800089a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 800089c:	4b1b      	ldr	r3, [pc, #108]	; (800090c <MX_TIM2_Init+0x94>)
 800089e:	2207      	movs	r2, #7
 80008a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a2:	4b1a      	ldr	r3, [pc, #104]	; (800090c <MX_TIM2_Init+0x94>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80008a8:	4b18      	ldr	r3, [pc, #96]	; (800090c <MX_TIM2_Init+0x94>)
 80008aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b0:	4b16      	ldr	r3, [pc, #88]	; (800090c <MX_TIM2_Init+0x94>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008b6:	4b15      	ldr	r3, [pc, #84]	; (800090c <MX_TIM2_Init+0x94>)
 80008b8:	2280      	movs	r2, #128	; 0x80
 80008ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008bc:	4813      	ldr	r0, [pc, #76]	; (800090c <MX_TIM2_Init+0x94>)
 80008be:	f002 f861 	bl	8002984 <HAL_TIM_Base_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80008c8:	f000 fa24 	bl	8000d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008d2:	f107 0308 	add.w	r3, r7, #8
 80008d6:	4619      	mov	r1, r3
 80008d8:	480c      	ldr	r0, [pc, #48]	; (800090c <MX_TIM2_Init+0x94>)
 80008da:	f002 fc6d 	bl	80031b8 <HAL_TIM_ConfigClockSource>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80008e4:	f000 fa16 	bl	8000d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008e8:	2300      	movs	r3, #0
 80008ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ec:	2300      	movs	r3, #0
 80008ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008f0:	463b      	mov	r3, r7
 80008f2:	4619      	mov	r1, r3
 80008f4:	4805      	ldr	r0, [pc, #20]	; (800090c <MX_TIM2_Init+0x94>)
 80008f6:	f003 f8ad 	bl	8003a54 <HAL_TIMEx_MasterConfigSynchronization>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000900:	f000 fa08 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000904:	bf00      	nop
 8000906:	3718      	adds	r7, #24
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	200004f8 	.word	0x200004f8

08000910 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b096      	sub	sp, #88	; 0x58
 8000914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000916:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800091a:	2200      	movs	r2, #0
 800091c:	601a      	str	r2, [r3, #0]
 800091e:	605a      	str	r2, [r3, #4]
 8000920:	609a      	str	r2, [r3, #8]
 8000922:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000924:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800092e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	605a      	str	r2, [r3, #4]
 8000938:	609a      	str	r2, [r3, #8]
 800093a:	60da      	str	r2, [r3, #12]
 800093c:	611a      	str	r2, [r3, #16]
 800093e:	615a      	str	r2, [r3, #20]
 8000940:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2220      	movs	r2, #32
 8000946:	2100      	movs	r1, #0
 8000948:	4618      	mov	r0, r3
 800094a:	f004 fe79 	bl	8005640 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800094e:	4b50      	ldr	r3, [pc, #320]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000950:	4a50      	ldr	r2, [pc, #320]	; (8000a94 <MX_TIM8_Init+0x184>)
 8000952:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7;
 8000954:	4b4e      	ldr	r3, [pc, #312]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000956:	2207      	movs	r2, #7
 8000958:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095a:	4b4d      	ldr	r3, [pc, #308]	; (8000a90 <MX_TIM8_Init+0x180>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8000960:	4b4b      	ldr	r3, [pc, #300]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000962:	2264      	movs	r2, #100	; 0x64
 8000964:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000966:	4b4a      	ldr	r3, [pc, #296]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800096c:	4b48      	ldr	r3, [pc, #288]	; (8000a90 <MX_TIM8_Init+0x180>)
 800096e:	2200      	movs	r2, #0
 8000970:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000972:	4b47      	ldr	r3, [pc, #284]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000974:	2280      	movs	r2, #128	; 0x80
 8000976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000978:	4845      	ldr	r0, [pc, #276]	; (8000a90 <MX_TIM8_Init+0x180>)
 800097a:	f002 f803 	bl	8002984 <HAL_TIM_Base_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8000984:	f000 f9c6 	bl	8000d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800098c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800098e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000992:	4619      	mov	r1, r3
 8000994:	483e      	ldr	r0, [pc, #248]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000996:	f002 fc0f 	bl	80031b8 <HAL_TIM_ConfigClockSource>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 80009a0:	f000 f9b8 	bl	8000d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80009a4:	483a      	ldr	r0, [pc, #232]	; (8000a90 <MX_TIM8_Init+0x180>)
 80009a6:	f002 f901 	bl	8002bac <HAL_TIM_PWM_Init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80009b0:	f000 f9b0 	bl	8000d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009b4:	2300      	movs	r3, #0
 80009b6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009b8:	2300      	movs	r3, #0
 80009ba:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80009bc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80009c0:	4619      	mov	r1, r3
 80009c2:	4833      	ldr	r0, [pc, #204]	; (8000a90 <MX_TIM8_Init+0x180>)
 80009c4:	f003 f846 	bl	8003a54 <HAL_TIMEx_MasterConfigSynchronization>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80009ce:	f000 f9a1 	bl	8000d14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009d2:	2360      	movs	r3, #96	; 0x60
 80009d4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80009d6:	2300      	movs	r3, #0
 80009d8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009da:	2300      	movs	r3, #0
 80009dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009de:	2300      	movs	r3, #0
 80009e0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009e2:	2300      	movs	r3, #0
 80009e4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009e6:	2300      	movs	r3, #0
 80009e8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009ea:	2300      	movs	r3, #0
 80009ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f2:	2200      	movs	r2, #0
 80009f4:	4619      	mov	r1, r3
 80009f6:	4826      	ldr	r0, [pc, #152]	; (8000a90 <MX_TIM8_Init+0x180>)
 80009f8:	f002 fb20 	bl	800303c <HAL_TIM_PWM_ConfigChannel>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8000a02:	f000 f987 	bl	8000d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4820      	ldr	r0, [pc, #128]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000a10:	f002 fb14 	bl	800303c <HAL_TIM_PWM_ConfigChannel>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8000a1a:	f000 f97b 	bl	8000d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a22:	2208      	movs	r2, #8
 8000a24:	4619      	mov	r1, r3
 8000a26:	481a      	ldr	r0, [pc, #104]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000a28:	f002 fb08 	bl	800303c <HAL_TIM_PWM_ConfigChannel>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8000a32:	f000 f96f 	bl	8000d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a3a:	220c      	movs	r2, #12
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4814      	ldr	r0, [pc, #80]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000a40:	f002 fafc 	bl	800303c <HAL_TIM_PWM_ConfigChannel>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8000a4a:	f000 f963 	bl	8000d14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a56:	2300      	movs	r3, #0
 8000a58:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a66:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4807      	ldr	r0, [pc, #28]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000a72:	f003 f85b 	bl	8003b2c <HAL_TIMEx_ConfigBreakDeadTime>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8000a7c:	f000 f94a 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000a80:	4803      	ldr	r0, [pc, #12]	; (8000a90 <MX_TIM8_Init+0x180>)
 8000a82:	f000 fa0f 	bl	8000ea4 <HAL_TIM_MspPostInit>

}
 8000a86:	bf00      	nop
 8000a88:	3758      	adds	r7, #88	; 0x58
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	200002ec 	.word	0x200002ec
 8000a94:	40013400 	.word	0x40013400

08000a98 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a9c:	4b11      	ldr	r3, [pc, #68]	; (8000ae4 <MX_USART1_UART_Init+0x4c>)
 8000a9e:	4a12      	ldr	r2, [pc, #72]	; (8000ae8 <MX_USART1_UART_Init+0x50>)
 8000aa0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000aa2:	4b10      	ldr	r3, [pc, #64]	; (8000ae4 <MX_USART1_UART_Init+0x4c>)
 8000aa4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000aa8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <MX_USART1_UART_Init+0x4c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ab0:	4b0c      	ldr	r3, [pc, #48]	; (8000ae4 <MX_USART1_UART_Init+0x4c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	; (8000ae4 <MX_USART1_UART_Init+0x4c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000abc:	4b09      	ldr	r3, [pc, #36]	; (8000ae4 <MX_USART1_UART_Init+0x4c>)
 8000abe:	220c      	movs	r2, #12
 8000ac0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac2:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <MX_USART1_UART_Init+0x4c>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <MX_USART1_UART_Init+0x4c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ace:	4805      	ldr	r0, [pc, #20]	; (8000ae4 <MX_USART1_UART_Init+0x4c>)
 8000ad0:	f003 f898 	bl	8003c04 <HAL_UART_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ada:	f000 f91b 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200003d0 	.word	0x200003d0
 8000ae8:	40013800 	.word	0x40013800

08000aec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000af0:	4b11      	ldr	r3, [pc, #68]	; (8000b38 <MX_USART2_UART_Init+0x4c>)
 8000af2:	4a12      	ldr	r2, [pc, #72]	; (8000b3c <MX_USART2_UART_Init+0x50>)
 8000af4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000af6:	4b10      	ldr	r3, [pc, #64]	; (8000b38 <MX_USART2_UART_Init+0x4c>)
 8000af8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000afc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000afe:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <MX_USART2_UART_Init+0x4c>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b04:	4b0c      	ldr	r3, [pc, #48]	; (8000b38 <MX_USART2_UART_Init+0x4c>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b0a:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <MX_USART2_UART_Init+0x4c>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b10:	4b09      	ldr	r3, [pc, #36]	; (8000b38 <MX_USART2_UART_Init+0x4c>)
 8000b12:	220c      	movs	r2, #12
 8000b14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b16:	4b08      	ldr	r3, [pc, #32]	; (8000b38 <MX_USART2_UART_Init+0x4c>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <MX_USART2_UART_Init+0x4c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b22:	4805      	ldr	r0, [pc, #20]	; (8000b38 <MX_USART2_UART_Init+0x4c>)
 8000b24:	f003 f86e 	bl	8003c04 <HAL_UART_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b2e:	f000 f8f1 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	200005ac 	.word	0x200005ac
 8000b3c:	40004400 	.word	0x40004400

08000b40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b088      	sub	sp, #32
 8000b44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b46:	f107 0310 	add.w	r3, r7, #16
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
 8000b52:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b54:	4b3e      	ldr	r3, [pc, #248]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	4a3d      	ldr	r2, [pc, #244]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b5a:	f043 0310 	orr.w	r3, r3, #16
 8000b5e:	6193      	str	r3, [r2, #24]
 8000b60:	4b3b      	ldr	r3, [pc, #236]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	f003 0310 	and.w	r3, r3, #16
 8000b68:	60fb      	str	r3, [r7, #12]
 8000b6a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6c:	4b38      	ldr	r3, [pc, #224]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	4a37      	ldr	r2, [pc, #220]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b72:	f043 0304 	orr.w	r3, r3, #4
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b35      	ldr	r3, [pc, #212]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f003 0304 	and.w	r3, r3, #4
 8000b80:	60bb      	str	r3, [r7, #8]
 8000b82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b84:	4b32      	ldr	r3, [pc, #200]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	4a31      	ldr	r2, [pc, #196]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b8a:	f043 0308 	orr.w	r3, r3, #8
 8000b8e:	6193      	str	r3, [r2, #24]
 8000b90:	4b2f      	ldr	r3, [pc, #188]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	f003 0308 	and.w	r3, r3, #8
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b9c:	4b2c      	ldr	r3, [pc, #176]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	4a2b      	ldr	r2, [pc, #172]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000ba2:	f043 0320 	orr.w	r3, r3, #32
 8000ba6:	6193      	str	r3, [r2, #24]
 8000ba8:	4b29      	ldr	r3, [pc, #164]	; (8000c50 <MX_GPIO_Init+0x110>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f003 0320 	and.w	r3, r3, #32
 8000bb0:	603b      	str	r3, [r7, #0]
 8000bb2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|MOTOR_FRONT_RIGHT_IN_1_Pin|MOTOR_FRONT_RIGHT_IN_2_Pin|MOTOR_REAR_LEFT_IN_2_Pin, GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	f243 0130 	movw	r1, #12336	; 0x3030
 8000bba:	4826      	ldr	r0, [pc, #152]	; (8000c54 <MX_GPIO_Init+0x114>)
 8000bbc:	f001 f9e0 	bl	8001f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_FRONT_LEFT_IN_1_Pin|MOTOR_FRONT_LEFT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_1_Pin, GPIO_PIN_RESET);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2133      	movs	r1, #51	; 0x33
 8000bc4:	4824      	ldr	r0, [pc, #144]	; (8000c58 <MX_GPIO_Init+0x118>)
 8000bc6:	f001 f9db 	bl	8001f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_REAR_LEFT_IN_1_GPIO_Port, MOTOR_REAR_LEFT_IN_1_Pin, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2104      	movs	r1, #4
 8000bce:	4823      	ldr	r0, [pc, #140]	; (8000c5c <MX_GPIO_Init+0x11c>)
 8000bd0:	f001 f9d6 	bl	8001f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 8000bd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2302      	movs	r3, #2
 8000be4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 8000be6:	f107 0310 	add.w	r3, r7, #16
 8000bea:	4619      	mov	r1, r3
 8000bec:	4819      	ldr	r0, [pc, #100]	; (8000c54 <MX_GPIO_Init+0x114>)
 8000bee:	f001 f833 	bl	8001c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FRONT_RIGHT_IN_1_Pin MOTOR_FRONT_RIGHT_IN_2_Pin MOTOR_REAR_LEFT_IN_2_Pin */
  GPIO_InitStruct.Pin = MOTOR_FRONT_RIGHT_IN_1_Pin|MOTOR_FRONT_RIGHT_IN_2_Pin|MOTOR_REAR_LEFT_IN_2_Pin;
 8000bf2:	f241 0330 	movw	r3, #4144	; 0x1030
 8000bf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c00:	2303      	movs	r3, #3
 8000c02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c04:	f107 0310 	add.w	r3, r7, #16
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4812      	ldr	r0, [pc, #72]	; (8000c54 <MX_GPIO_Init+0x114>)
 8000c0c:	f001 f824 	bl	8001c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FRONT_LEFT_IN_1_Pin MOTOR_FRONT_LEFT_IN_2_Pin MOTOR_REAR_RIGHT_IN_2_Pin MOTOR_REAR_RIGHT_IN_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_FRONT_LEFT_IN_1_Pin|MOTOR_FRONT_LEFT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_2_Pin|MOTOR_REAR_RIGHT_IN_1_Pin;
 8000c10:	2333      	movs	r3, #51	; 0x33
 8000c12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c14:	2301      	movs	r3, #1
 8000c16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c20:	f107 0310 	add.w	r3, r7, #16
 8000c24:	4619      	mov	r1, r3
 8000c26:	480c      	ldr	r0, [pc, #48]	; (8000c58 <MX_GPIO_Init+0x118>)
 8000c28:	f001 f816 	bl	8001c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_REAR_LEFT_IN_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_REAR_LEFT_IN_1_Pin;
 8000c2c:	2304      	movs	r3, #4
 8000c2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c30:	2301      	movs	r3, #1
 8000c32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MOTOR_REAR_LEFT_IN_1_GPIO_Port, &GPIO_InitStruct);
 8000c3c:	f107 0310 	add.w	r3, r7, #16
 8000c40:	4619      	mov	r1, r3
 8000c42:	4806      	ldr	r0, [pc, #24]	; (8000c5c <MX_GPIO_Init+0x11c>)
 8000c44:	f001 f808 	bl	8001c58 <HAL_GPIO_Init>

}
 8000c48:	bf00      	nop
 8000c4a:	3720      	adds	r7, #32
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40021000 	.word	0x40021000
 8000c54:	40011000 	.word	0x40011000
 8000c58:	40010c00 	.word	0x40010c00
 8000c5c:	40011400 	.word	0x40011400

08000c60 <MAIN_updateLedMode>:

/* USER CODE BEGIN 4 */

static void MAIN_updateLedMode(BLUETOOTH_CONTROL_DATA *data)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  uint32_t ledMode;

  switch (data->key)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	691b      	ldr	r3, [r3, #16]
 8000c6c:	3b05      	subs	r3, #5
 8000c6e:	2b03      	cmp	r3, #3
 8000c70:	d816      	bhi.n	8000ca0 <MAIN_updateLedMode+0x40>
 8000c72:	a201      	add	r2, pc, #4	; (adr r2, 8000c78 <MAIN_updateLedMode+0x18>)
 8000c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c78:	08000c89 	.word	0x08000c89
 8000c7c:	08000c9b 	.word	0x08000c9b
 8000c80:	08000c8f 	.word	0x08000c8f
 8000c84:	08000c95 	.word	0x08000c95
  {
    case KEY_PAD_UP:
      ledMode = LED_MODE_FORCED_ON;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	60fb      	str	r3, [r7, #12]
      break;
 8000c8c:	e009      	b.n	8000ca2 <MAIN_updateLedMode+0x42>

    case KEY_PAD_DOWN:
      ledMode = LED_MODE_FORCED_OFF;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
      break;
 8000c92:	e006      	b.n	8000ca2 <MAIN_updateLedMode+0x42>

    case KEY_PAD_LEFT:
      ledMode = LED_MODE_BLINK_SLOW;
 8000c94:	2302      	movs	r3, #2
 8000c96:	60fb      	str	r3, [r7, #12]
      break;
 8000c98:	e003      	b.n	8000ca2 <MAIN_updateLedMode+0x42>

    case KEY_PAD_RIGHT:
      ledMode = LED_MODE_BLINK_FAST;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	60fb      	str	r3, [r7, #12]
      break;
 8000c9e:	e000      	b.n	8000ca2 <MAIN_updateLedMode+0x42>

    default:
      ; /* Nothing to do */
      break;
 8000ca0:	bf00      	nop
  }

  if (data->key != KEY_NONE)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	691b      	ldr	r3, [r3, #16]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d003      	beq.n	8000cb2 <MAIN_updateLedMode+0x52>
  {
    LED_setMode(ledMode);
 8000caa:	68f8      	ldr	r0, [r7, #12]
 8000cac:	f003 ffa8 	bl	8004c00 <LED_setMode>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8000cb0:	bf00      	nop
 8000cb2:	bf00      	nop
}
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop

08000cbc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* Check the handle of the timer triggering this callback and update LED */
  if (htim == &htim1)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a04      	ldr	r2, [pc, #16]	; (8000cd8 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d101      	bne.n	8000cd0 <HAL_TIM_PeriodElapsedCallback+0x14>
  {
    LED_update();
 8000ccc:	f003 ffb2 	bl	8004c34 <LED_update>
  }
  else
  {
    ; /* Nothing to do */
  }
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000444 	.word	0x20000444

08000cdc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  /* Check the handle of the UART triggering this callback and actually receive date */
  if (huart == &huart1)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	4a09      	ldr	r2, [pc, #36]	; (8000d0c <HAL_UART_RxCpltCallback+0x30>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d103      	bne.n	8000cf4 <HAL_UART_RxCpltCallback+0x18>
  {
    CONSOLE_receiveData(&huart1);
 8000cec:	4807      	ldr	r0, [pc, #28]	; (8000d0c <HAL_UART_RxCpltCallback+0x30>)
 8000cee:	f003 febd 	bl	8004a6c <CONSOLE_receiveData>
  }
  else
  {
    ; /* Nothing to do */
  }
}
 8000cf2:	e006      	b.n	8000d02 <HAL_UART_RxCpltCallback+0x26>
  else if (huart == &huart2)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4a06      	ldr	r2, [pc, #24]	; (8000d10 <HAL_UART_RxCpltCallback+0x34>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d102      	bne.n	8000d02 <HAL_UART_RxCpltCallback+0x26>
    MASTER_CONTROL_receiveData(&huart2);
 8000cfc:	4804      	ldr	r0, [pc, #16]	; (8000d10 <HAL_UART_RxCpltCallback+0x34>)
 8000cfe:	f004 f855 	bl	8004dac <MASTER_CONTROL_receiveData>
}
 8000d02:	bf00      	nop
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200003d0 	.word	0x200003d0
 8000d10:	200005ac 	.word	0x200005ac

08000d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d18:	b672      	cpsid	i
}
 8000d1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d1c:	e7fe      	b.n	8000d1c <Error_Handler+0x8>
	...

08000d20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b085      	sub	sp, #20
 8000d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d26:	4b15      	ldr	r3, [pc, #84]	; (8000d7c <HAL_MspInit+0x5c>)
 8000d28:	699b      	ldr	r3, [r3, #24]
 8000d2a:	4a14      	ldr	r2, [pc, #80]	; (8000d7c <HAL_MspInit+0x5c>)
 8000d2c:	f043 0301 	orr.w	r3, r3, #1
 8000d30:	6193      	str	r3, [r2, #24]
 8000d32:	4b12      	ldr	r3, [pc, #72]	; (8000d7c <HAL_MspInit+0x5c>)
 8000d34:	699b      	ldr	r3, [r3, #24]
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d3e:	4b0f      	ldr	r3, [pc, #60]	; (8000d7c <HAL_MspInit+0x5c>)
 8000d40:	69db      	ldr	r3, [r3, #28]
 8000d42:	4a0e      	ldr	r2, [pc, #56]	; (8000d7c <HAL_MspInit+0x5c>)
 8000d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d48:	61d3      	str	r3, [r2, #28]
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <HAL_MspInit+0x5c>)
 8000d4c:	69db      	ldr	r3, [r3, #28]
 8000d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d52:	607b      	str	r3, [r7, #4]
 8000d54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d56:	4b0a      	ldr	r3, [pc, #40]	; (8000d80 <HAL_MspInit+0x60>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d62:	60fb      	str	r3, [r7, #12]
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	4a04      	ldr	r2, [pc, #16]	; (8000d80 <HAL_MspInit+0x60>)
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d72:	bf00      	nop
 8000d74:	3714      	adds	r7, #20
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	40010000 	.word	0x40010000

08000d84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b088      	sub	sp, #32
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8c:	f107 0310 	add.w	r3, r7, #16
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a14      	ldr	r2, [pc, #80]	; (8000df0 <HAL_ADC_MspInit+0x6c>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d121      	bne.n	8000de8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000da4:	4b13      	ldr	r3, [pc, #76]	; (8000df4 <HAL_ADC_MspInit+0x70>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	4a12      	ldr	r2, [pc, #72]	; (8000df4 <HAL_ADC_MspInit+0x70>)
 8000daa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dae:	6193      	str	r3, [r2, #24]
 8000db0:	4b10      	ldr	r3, [pc, #64]	; (8000df4 <HAL_ADC_MspInit+0x70>)
 8000db2:	699b      	ldr	r3, [r3, #24]
 8000db4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbc:	4b0d      	ldr	r3, [pc, #52]	; (8000df4 <HAL_ADC_MspInit+0x70>)
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	4a0c      	ldr	r2, [pc, #48]	; (8000df4 <HAL_ADC_MspInit+0x70>)
 8000dc2:	f043 0304 	orr.w	r3, r3, #4
 8000dc6:	6193      	str	r3, [r2, #24]
 8000dc8:	4b0a      	ldr	r3, [pc, #40]	; (8000df4 <HAL_ADC_MspInit+0x70>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	f003 0304 	and.w	r3, r3, #4
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = BATTERY_ADC_Pin;
 8000dd4:	2320      	movs	r3, #32
 8000dd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_ADC_GPIO_Port, &GPIO_InitStruct);
 8000ddc:	f107 0310 	add.w	r3, r7, #16
 8000de0:	4619      	mov	r1, r3
 8000de2:	4805      	ldr	r0, [pc, #20]	; (8000df8 <HAL_ADC_MspInit+0x74>)
 8000de4:	f000 ff38 	bl	8001c58 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000de8:	bf00      	nop
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40012400 	.word	0x40012400
 8000df4:	40021000 	.word	0x40021000
 8000df8:	40010800 	.word	0x40010800

08000dfc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a23      	ldr	r2, [pc, #140]	; (8000e98 <HAL_TIM_Base_MspInit+0x9c>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d114      	bne.n	8000e38 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e0e:	4b23      	ldr	r3, [pc, #140]	; (8000e9c <HAL_TIM_Base_MspInit+0xa0>)
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	4a22      	ldr	r2, [pc, #136]	; (8000e9c <HAL_TIM_Base_MspInit+0xa0>)
 8000e14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e18:	6193      	str	r3, [r2, #24]
 8000e1a:	4b20      	ldr	r3, [pc, #128]	; (8000e9c <HAL_TIM_Base_MspInit+0xa0>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e22:	617b      	str	r3, [r7, #20]
 8000e24:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 4, 0);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2104      	movs	r1, #4
 8000e2a:	2019      	movs	r0, #25
 8000e2c:	f000 fd9b 	bl	8001966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000e30:	2019      	movs	r0, #25
 8000e32:	f000 fdb4 	bl	800199e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8000e36:	e02a      	b.n	8000e8e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM2)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e40:	d114      	bne.n	8000e6c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e42:	4b16      	ldr	r3, [pc, #88]	; (8000e9c <HAL_TIM_Base_MspInit+0xa0>)
 8000e44:	69db      	ldr	r3, [r3, #28]
 8000e46:	4a15      	ldr	r2, [pc, #84]	; (8000e9c <HAL_TIM_Base_MspInit+0xa0>)
 8000e48:	f043 0301 	orr.w	r3, r3, #1
 8000e4c:	61d3      	str	r3, [r2, #28]
 8000e4e:	4b13      	ldr	r3, [pc, #76]	; (8000e9c <HAL_TIM_Base_MspInit+0xa0>)
 8000e50:	69db      	ldr	r3, [r3, #28]
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	613b      	str	r3, [r7, #16]
 8000e58:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	201c      	movs	r0, #28
 8000e60:	f000 fd81 	bl	8001966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e64:	201c      	movs	r0, #28
 8000e66:	f000 fd9a 	bl	800199e <HAL_NVIC_EnableIRQ>
}
 8000e6a:	e010      	b.n	8000e8e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM8)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a0b      	ldr	r2, [pc, #44]	; (8000ea0 <HAL_TIM_Base_MspInit+0xa4>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d10b      	bne.n	8000e8e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000e76:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <HAL_TIM_Base_MspInit+0xa0>)
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	4a08      	ldr	r2, [pc, #32]	; (8000e9c <HAL_TIM_Base_MspInit+0xa0>)
 8000e7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e80:	6193      	str	r3, [r2, #24]
 8000e82:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <HAL_TIM_Base_MspInit+0xa0>)
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
}
 8000e8e:	bf00      	nop
 8000e90:	3718      	adds	r7, #24
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	40012c00 	.word	0x40012c00
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	40013400 	.word	0x40013400

08000ea4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 0310 	add.w	r3, r7, #16
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a10      	ldr	r2, [pc, #64]	; (8000f00 <HAL_TIM_MspPostInit+0x5c>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d118      	bne.n	8000ef6 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <HAL_TIM_MspPostInit+0x60>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <HAL_TIM_MspPostInit+0x60>)
 8000eca:	f043 0310 	orr.w	r3, r3, #16
 8000ece:	6193      	str	r3, [r2, #24]
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	; (8000f04 <HAL_TIM_MspPostInit+0x60>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	f003 0310 	and.w	r3, r3, #16
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FRONT_LEFT_PWM_Pin|MOTOR_FRONT_RIGHT_PWM_Pin|MOTOR_REAR_LEFT_PWM_Pin|MOTOR_REAR_RIGHT_PWM_Pin;
 8000edc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000ee0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eea:	f107 0310 	add.w	r3, r7, #16
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4805      	ldr	r0, [pc, #20]	; (8000f08 <HAL_TIM_MspPostInit+0x64>)
 8000ef2:	f000 feb1 	bl	8001c58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8000ef6:	bf00      	nop
 8000ef8:	3720      	adds	r7, #32
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40013400 	.word	0x40013400
 8000f04:	40021000 	.word	0x40021000
 8000f08:	40011000 	.word	0x40011000

08000f0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b08a      	sub	sp, #40	; 0x28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f14:	f107 0318 	add.w	r3, r7, #24
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a3f      	ldr	r2, [pc, #252]	; (8001024 <HAL_UART_MspInit+0x118>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d13a      	bne.n	8000fa2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f2c:	4b3e      	ldr	r3, [pc, #248]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	4a3d      	ldr	r2, [pc, #244]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000f32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f36:	6193      	str	r3, [r2, #24]
 8000f38:	4b3b      	ldr	r3, [pc, #236]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f40:	617b      	str	r3, [r7, #20]
 8000f42:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f44:	4b38      	ldr	r3, [pc, #224]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	4a37      	ldr	r2, [pc, #220]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000f4a:	f043 0304 	orr.w	r3, r3, #4
 8000f4e:	6193      	str	r3, [r2, #24]
 8000f50:	4b35      	ldr	r3, [pc, #212]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	f003 0304 	and.w	r3, r3, #4
 8000f58:	613b      	str	r3, [r7, #16]
 8000f5a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f62:	2302      	movs	r3, #2
 8000f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f66:	2303      	movs	r3, #3
 8000f68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6a:	f107 0318 	add.w	r3, r7, #24
 8000f6e:	4619      	mov	r1, r3
 8000f70:	482e      	ldr	r0, [pc, #184]	; (800102c <HAL_UART_MspInit+0x120>)
 8000f72:	f000 fe71 	bl	8001c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f84:	f107 0318 	add.w	r3, r7, #24
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4828      	ldr	r0, [pc, #160]	; (800102c <HAL_UART_MspInit+0x120>)
 8000f8c:	f000 fe64 	bl	8001c58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2103      	movs	r1, #3
 8000f94:	2025      	movs	r0, #37	; 0x25
 8000f96:	f000 fce6 	bl	8001966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f9a:	2025      	movs	r0, #37	; 0x25
 8000f9c:	f000 fcff 	bl	800199e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fa0:	e03c      	b.n	800101c <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a22      	ldr	r2, [pc, #136]	; (8001030 <HAL_UART_MspInit+0x124>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d137      	bne.n	800101c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fac:	4b1e      	ldr	r3, [pc, #120]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000fae:	69db      	ldr	r3, [r3, #28]
 8000fb0:	4a1d      	ldr	r2, [pc, #116]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000fb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb6:	61d3      	str	r3, [r2, #28]
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000fba:	69db      	ldr	r3, [r3, #28]
 8000fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc4:	4b18      	ldr	r3, [pc, #96]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a17      	ldr	r2, [pc, #92]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000fca:	f043 0304 	orr.w	r3, r3, #4
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b15      	ldr	r3, [pc, #84]	; (8001028 <HAL_UART_MspInit+0x11c>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f003 0304 	and.w	r3, r3, #4
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fdc:	2304      	movs	r3, #4
 8000fde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe8:	f107 0318 	add.w	r3, r7, #24
 8000fec:	4619      	mov	r1, r3
 8000fee:	480f      	ldr	r0, [pc, #60]	; (800102c <HAL_UART_MspInit+0x120>)
 8000ff0:	f000 fe32 	bl	8001c58 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ff4:	2308      	movs	r3, #8
 8000ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001000:	f107 0318 	add.w	r3, r7, #24
 8001004:	4619      	mov	r1, r3
 8001006:	4809      	ldr	r0, [pc, #36]	; (800102c <HAL_UART_MspInit+0x120>)
 8001008:	f000 fe26 	bl	8001c58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 800100c:	2200      	movs	r2, #0
 800100e:	2102      	movs	r1, #2
 8001010:	2026      	movs	r0, #38	; 0x26
 8001012:	f000 fca8 	bl	8001966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001016:	2026      	movs	r0, #38	; 0x26
 8001018:	f000 fcc1 	bl	800199e <HAL_NVIC_EnableIRQ>
}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	; 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40013800 	.word	0x40013800
 8001028:	40021000 	.word	0x40021000
 800102c:	40010800 	.word	0x40010800
 8001030:	40004400 	.word	0x40004400

08001034 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001038:	e7fe      	b.n	8001038 <NMI_Handler+0x4>

0800103a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800103e:	e7fe      	b.n	800103e <HardFault_Handler+0x4>

08001040 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001044:	e7fe      	b.n	8001044 <MemManage_Handler+0x4>

08001046 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800104a:	e7fe      	b.n	800104a <BusFault_Handler+0x4>

0800104c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001050:	e7fe      	b.n	8001050 <UsageFault_Handler+0x4>

08001052 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr

0800105e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr

0800106a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	46bd      	mov	sp, r7
 8001072:	bc80      	pop	{r7}
 8001074:	4770      	bx	lr

08001076 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800107a:	f000 f95d 	bl	8001338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
	...

08001084 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001088:	4802      	ldr	r0, [pc, #8]	; (8001094 <TIM1_UP_IRQHandler+0x10>)
 800108a:	f001 feaf 	bl	8002dec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000444 	.word	0x20000444

08001098 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800109c:	4802      	ldr	r0, [pc, #8]	; (80010a8 <TIM2_IRQHandler+0x10>)
 800109e:	f001 fea5 	bl	8002dec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	200004f8 	.word	0x200004f8

080010ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010b0:	4802      	ldr	r0, [pc, #8]	; (80010bc <USART1_IRQHandler+0x10>)
 80010b2:	f002 fec3 	bl	8003e3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	200003d0 	.word	0x200003d0

080010c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010c4:	4802      	ldr	r0, [pc, #8]	; (80010d0 <USART2_IRQHandler+0x10>)
 80010c6:	f002 feb9 	bl	8003e3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200005ac 	.word	0x200005ac

080010d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
	return 1;
 80010d8:	2301      	movs	r3, #1
}
 80010da:	4618      	mov	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	bc80      	pop	{r7}
 80010e0:	4770      	bx	lr

080010e2 <_kill>:

int _kill(int pid, int sig)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80010ec:	f003 ff78 	bl	8004fe0 <__errno>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2216      	movs	r2, #22
 80010f4:	601a      	str	r2, [r3, #0]
	return -1;
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <_exit>:

void _exit (int status)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800110a:	f04f 31ff 	mov.w	r1, #4294967295
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff ffe7 	bl	80010e2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001114:	e7fe      	b.n	8001114 <_exit+0x12>

08001116 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b086      	sub	sp, #24
 800111a:	af00      	add	r7, sp, #0
 800111c:	60f8      	str	r0, [r7, #12]
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	e00a      	b.n	800113e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001128:	f3af 8000 	nop.w
 800112c:	4601      	mov	r1, r0
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	1c5a      	adds	r2, r3, #1
 8001132:	60ba      	str	r2, [r7, #8]
 8001134:	b2ca      	uxtb	r2, r1
 8001136:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	3301      	adds	r3, #1
 800113c:	617b      	str	r3, [r7, #20]
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	429a      	cmp	r2, r3
 8001144:	dbf0      	blt.n	8001128 <_read+0x12>
	}

return len;
 8001146:	687b      	ldr	r3, [r7, #4]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	e009      	b.n	8001176 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	1c5a      	adds	r2, r3, #1
 8001166:	60ba      	str	r2, [r7, #8]
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	4618      	mov	r0, r3
 800116c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	3301      	adds	r3, #1
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	429a      	cmp	r2, r3
 800117c:	dbf1      	blt.n	8001162 <_write+0x12>
	}
	return len;
 800117e:	687b      	ldr	r3, [r7, #4]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <_close>:

int _close(int file)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	return -1;
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001194:	4618      	mov	r0, r3
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr

0800119e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800119e:	b480      	push	{r7}
 80011a0:	b083      	sub	sp, #12
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
 80011a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011ae:	605a      	str	r2, [r3, #4]
	return 0;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr

080011bc <_isatty>:

int _isatty(int file)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	return 1;
 80011c4:	2301      	movs	r3, #1
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
	return 0;
 80011dc:	2300      	movs	r3, #0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr

080011e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011f0:	4a14      	ldr	r2, [pc, #80]	; (8001244 <_sbrk+0x5c>)
 80011f2:	4b15      	ldr	r3, [pc, #84]	; (8001248 <_sbrk+0x60>)
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011fc:	4b13      	ldr	r3, [pc, #76]	; (800124c <_sbrk+0x64>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d102      	bne.n	800120a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001204:	4b11      	ldr	r3, [pc, #68]	; (800124c <_sbrk+0x64>)
 8001206:	4a12      	ldr	r2, [pc, #72]	; (8001250 <_sbrk+0x68>)
 8001208:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800120a:	4b10      	ldr	r3, [pc, #64]	; (800124c <_sbrk+0x64>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	429a      	cmp	r2, r3
 8001216:	d207      	bcs.n	8001228 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001218:	f003 fee2 	bl	8004fe0 <__errno>
 800121c:	4603      	mov	r3, r0
 800121e:	220c      	movs	r2, #12
 8001220:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001222:	f04f 33ff 	mov.w	r3, #4294967295
 8001226:	e009      	b.n	800123c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001228:	4b08      	ldr	r3, [pc, #32]	; (800124c <_sbrk+0x64>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122e:	4b07      	ldr	r3, [pc, #28]	; (800124c <_sbrk+0x64>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4413      	add	r3, r2
 8001236:	4a05      	ldr	r2, [pc, #20]	; (800124c <_sbrk+0x64>)
 8001238:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800123a:	68fb      	ldr	r3, [r7, #12]
}
 800123c:	4618      	mov	r0, r3
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	2000c000 	.word	0x2000c000
 8001248:	00000400 	.word	0x00000400
 800124c:	20000294 	.word	0x20000294
 8001250:	200006f0 	.word	0x200006f0

08001254 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr

08001260 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001260:	480c      	ldr	r0, [pc, #48]	; (8001294 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001262:	490d      	ldr	r1, [pc, #52]	; (8001298 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001264:	4a0d      	ldr	r2, [pc, #52]	; (800129c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001266:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001268:	e002      	b.n	8001270 <LoopCopyDataInit>

0800126a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800126c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800126e:	3304      	adds	r3, #4

08001270 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001270:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001272:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001274:	d3f9      	bcc.n	800126a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001276:	4a0a      	ldr	r2, [pc, #40]	; (80012a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001278:	4c0a      	ldr	r4, [pc, #40]	; (80012a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800127a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800127c:	e001      	b.n	8001282 <LoopFillZerobss>

0800127e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800127e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001280:	3204      	adds	r2, #4

08001282 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001282:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001284:	d3fb      	bcc.n	800127e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001286:	f7ff ffe5 	bl	8001254 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800128a:	f004 f88b 	bl	80053a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800128e:	f7ff f98f 	bl	80005b0 <main>
  bx lr
 8001292:	4770      	bx	lr
  ldr r0, =_sdata
 8001294:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001298:	20000274 	.word	0x20000274
  ldr r2, =_sidata
 800129c:	08008aa0 	.word	0x08008aa0
  ldr r2, =_sbss
 80012a0:	20000274 	.word	0x20000274
  ldr r4, =_ebss
 80012a4:	200006f0 	.word	0x200006f0

080012a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012a8:	e7fe      	b.n	80012a8 <ADC1_2_IRQHandler>
	...

080012ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <HAL_Init+0x28>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a07      	ldr	r2, [pc, #28]	; (80012d4 <HAL_Init+0x28>)
 80012b6:	f043 0310 	orr.w	r3, r3, #16
 80012ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012bc:	2003      	movs	r0, #3
 80012be:	f000 fb47 	bl	8001950 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012c2:	2000      	movs	r0, #0
 80012c4:	f000 f808 	bl	80012d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012c8:	f7ff fd2a 	bl	8000d20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40022000 	.word	0x40022000

080012d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012e0:	4b12      	ldr	r3, [pc, #72]	; (800132c <HAL_InitTick+0x54>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4b12      	ldr	r3, [pc, #72]	; (8001330 <HAL_InitTick+0x58>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	4619      	mov	r1, r3
 80012ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80012f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 fb5f 	bl	80019ba <HAL_SYSTICK_Config>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001302:	2301      	movs	r3, #1
 8001304:	e00e      	b.n	8001324 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2b0f      	cmp	r3, #15
 800130a:	d80a      	bhi.n	8001322 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800130c:	2200      	movs	r2, #0
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	f04f 30ff 	mov.w	r0, #4294967295
 8001314:	f000 fb27 	bl	8001966 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001318:	4a06      	ldr	r2, [pc, #24]	; (8001334 <HAL_InitTick+0x5c>)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800131e:	2300      	movs	r3, #0
 8001320:	e000      	b.n	8001324 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
}
 8001324:	4618      	mov	r0, r3
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20000004 	.word	0x20000004
 8001330:	2000000c 	.word	0x2000000c
 8001334:	20000008 	.word	0x20000008

08001338 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800133c:	4b05      	ldr	r3, [pc, #20]	; (8001354 <HAL_IncTick+0x1c>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	461a      	mov	r2, r3
 8001342:	4b05      	ldr	r3, [pc, #20]	; (8001358 <HAL_IncTick+0x20>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4413      	add	r3, r2
 8001348:	4a03      	ldr	r2, [pc, #12]	; (8001358 <HAL_IncTick+0x20>)
 800134a:	6013      	str	r3, [r2, #0]
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr
 8001354:	2000000c 	.word	0x2000000c
 8001358:	20000620 	.word	0x20000620

0800135c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  return uwTick;
 8001360:	4b02      	ldr	r3, [pc, #8]	; (800136c <HAL_GetTick+0x10>)
 8001362:	681b      	ldr	r3, [r3, #0]
}
 8001364:	4618      	mov	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr
 800136c:	20000620 	.word	0x20000620

08001370 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800137c:	2300      	movs	r3, #0
 800137e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001380:	2300      	movs	r3, #0
 8001382:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e0ce      	b.n	8001530 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800139c:	2b00      	cmp	r3, #0
 800139e:	d109      	bne.n	80013b4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2200      	movs	r2, #0
 80013a4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff fce8 	bl	8000d84 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f000 f9bd 	bl	8001734 <ADC_ConversionStop_Disable>
 80013ba:	4603      	mov	r3, r0
 80013bc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013c2:	f003 0310 	and.w	r3, r3, #16
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	f040 80a9 	bne.w	800151e <HAL_ADC_Init+0x1ae>
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	f040 80a5 	bne.w	800151e <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80013dc:	f023 0302 	bic.w	r3, r3, #2
 80013e0:	f043 0202 	orr.w	r2, r3, #2
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4951      	ldr	r1, [pc, #324]	; (8001538 <HAL_ADC_Init+0x1c8>)
 80013f2:	428b      	cmp	r3, r1
 80013f4:	d10a      	bne.n	800140c <HAL_ADC_Init+0x9c>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	69db      	ldr	r3, [r3, #28]
 80013fa:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80013fe:	d002      	beq.n	8001406 <HAL_ADC_Init+0x96>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	e004      	b.n	8001410 <HAL_ADC_Init+0xa0>
 8001406:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800140a:	e001      	b.n	8001410 <HAL_ADC_Init+0xa0>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001410:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	7b1b      	ldrb	r3, [r3, #12]
 8001416:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001418:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800141a:	68ba      	ldr	r2, [r7, #8]
 800141c:	4313      	orrs	r3, r2
 800141e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001428:	d003      	beq.n	8001432 <HAL_ADC_Init+0xc2>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d102      	bne.n	8001438 <HAL_ADC_Init+0xc8>
 8001432:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001436:	e000      	b.n	800143a <HAL_ADC_Init+0xca>
 8001438:	2300      	movs	r3, #0
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	4313      	orrs	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	7d1b      	ldrb	r3, [r3, #20]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d119      	bne.n	800147c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	7b1b      	ldrb	r3, [r3, #12]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d109      	bne.n	8001464 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	3b01      	subs	r3, #1
 8001456:	035a      	lsls	r2, r3, #13
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	4313      	orrs	r3, r2
 800145c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	e00b      	b.n	800147c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001468:	f043 0220 	orr.w	r2, r3, #32
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001474:	f043 0201 	orr.w	r2, r3, #1
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	430a      	orrs	r2, r1
 800148e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	4b29      	ldr	r3, [pc, #164]	; (800153c <HAL_ADC_Init+0x1cc>)
 8001498:	4013      	ands	r3, r2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	6812      	ldr	r2, [r2, #0]
 800149e:	68b9      	ldr	r1, [r7, #8]
 80014a0:	430b      	orrs	r3, r1
 80014a2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014ac:	d003      	beq.n	80014b6 <HAL_ADC_Init+0x146>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d104      	bne.n	80014c0 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	691b      	ldr	r3, [r3, #16]
 80014ba:	3b01      	subs	r3, #1
 80014bc:	051b      	lsls	r3, r3, #20
 80014be:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	430a      	orrs	r2, r1
 80014d2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	689a      	ldr	r2, [r3, #8]
 80014da:	4b19      	ldr	r3, [pc, #100]	; (8001540 <HAL_ADC_Init+0x1d0>)
 80014dc:	4013      	ands	r3, r2
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d10b      	bne.n	80014fc <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2200      	movs	r2, #0
 80014e8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ee:	f023 0303 	bic.w	r3, r3, #3
 80014f2:	f043 0201 	orr.w	r2, r3, #1
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014fa:	e018      	b.n	800152e <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001500:	f023 0312 	bic.w	r3, r3, #18
 8001504:	f043 0210 	orr.w	r2, r3, #16
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001510:	f043 0201 	orr.w	r2, r3, #1
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800151c:	e007      	b.n	800152e <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001522:	f043 0210 	orr.w	r2, r3, #16
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800152e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3718      	adds	r7, #24
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40013c00 	.word	0x40013c00
 800153c:	ffe1f7fd 	.word	0xffe1f7fd
 8001540:	ff1f0efe 	.word	0xff1f0efe

08001544 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800154e:	2300      	movs	r3, #0
 8001550:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001552:	2300      	movs	r3, #0
 8001554:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800155c:	2b01      	cmp	r3, #1
 800155e:	d101      	bne.n	8001564 <HAL_ADC_ConfigChannel+0x20>
 8001560:	2302      	movs	r3, #2
 8001562:	e0dc      	b.n	800171e <HAL_ADC_ConfigChannel+0x1da>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2201      	movs	r2, #1
 8001568:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	2b06      	cmp	r3, #6
 8001572:	d81c      	bhi.n	80015ae <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685a      	ldr	r2, [r3, #4]
 800157e:	4613      	mov	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	3b05      	subs	r3, #5
 8001586:	221f      	movs	r2, #31
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	4019      	ands	r1, r3
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	6818      	ldr	r0, [r3, #0]
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	4613      	mov	r3, r2
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4413      	add	r3, r2
 800159e:	3b05      	subs	r3, #5
 80015a0:	fa00 f203 	lsl.w	r2, r0, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	430a      	orrs	r2, r1
 80015aa:	635a      	str	r2, [r3, #52]	; 0x34
 80015ac:	e03c      	b.n	8001628 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b0c      	cmp	r3, #12
 80015b4:	d81c      	bhi.n	80015f0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	4613      	mov	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4413      	add	r3, r2
 80015c6:	3b23      	subs	r3, #35	; 0x23
 80015c8:	221f      	movs	r2, #31
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	43db      	mvns	r3, r3
 80015d0:	4019      	ands	r1, r3
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	6818      	ldr	r0, [r3, #0]
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685a      	ldr	r2, [r3, #4]
 80015da:	4613      	mov	r3, r2
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	3b23      	subs	r3, #35	; 0x23
 80015e2:	fa00 f203 	lsl.w	r2, r0, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	430a      	orrs	r2, r1
 80015ec:	631a      	str	r2, [r3, #48]	; 0x30
 80015ee:	e01b      	b.n	8001628 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685a      	ldr	r2, [r3, #4]
 80015fa:	4613      	mov	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	3b41      	subs	r3, #65	; 0x41
 8001602:	221f      	movs	r2, #31
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	43db      	mvns	r3, r3
 800160a:	4019      	ands	r1, r3
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	6818      	ldr	r0, [r3, #0]
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	4613      	mov	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4413      	add	r3, r2
 800161a:	3b41      	subs	r3, #65	; 0x41
 800161c:	fa00 f203 	lsl.w	r2, r0, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	430a      	orrs	r2, r1
 8001626:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b09      	cmp	r3, #9
 800162e:	d91c      	bls.n	800166a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	68d9      	ldr	r1, [r3, #12]
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	4613      	mov	r3, r2
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	4413      	add	r3, r2
 8001640:	3b1e      	subs	r3, #30
 8001642:	2207      	movs	r2, #7
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	43db      	mvns	r3, r3
 800164a:	4019      	ands	r1, r3
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	6898      	ldr	r0, [r3, #8]
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4613      	mov	r3, r2
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	4413      	add	r3, r2
 800165a:	3b1e      	subs	r3, #30
 800165c:	fa00 f203 	lsl.w	r2, r0, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	430a      	orrs	r2, r1
 8001666:	60da      	str	r2, [r3, #12]
 8001668:	e019      	b.n	800169e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	6919      	ldr	r1, [r3, #16]
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4613      	mov	r3, r2
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	4413      	add	r3, r2
 800167a:	2207      	movs	r2, #7
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	4019      	ands	r1, r3
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	6898      	ldr	r0, [r3, #8]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4613      	mov	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	4413      	add	r3, r2
 8001692:	fa00 f203 	lsl.w	r2, r0, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	430a      	orrs	r2, r1
 800169c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2b10      	cmp	r3, #16
 80016a4:	d003      	beq.n	80016ae <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80016aa:	2b11      	cmp	r3, #17
 80016ac:	d132      	bne.n	8001714 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a1d      	ldr	r2, [pc, #116]	; (8001728 <HAL_ADC_ConfigChannel+0x1e4>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d125      	bne.n	8001704 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d126      	bne.n	8001714 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80016d4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2b10      	cmp	r3, #16
 80016dc:	d11a      	bne.n	8001714 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016de:	4b13      	ldr	r3, [pc, #76]	; (800172c <HAL_ADC_ConfigChannel+0x1e8>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a13      	ldr	r2, [pc, #76]	; (8001730 <HAL_ADC_ConfigChannel+0x1ec>)
 80016e4:	fba2 2303 	umull	r2, r3, r2, r3
 80016e8:	0c9a      	lsrs	r2, r3, #18
 80016ea:	4613      	mov	r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	4413      	add	r3, r2
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016f4:	e002      	b.n	80016fc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	3b01      	subs	r3, #1
 80016fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d1f9      	bne.n	80016f6 <HAL_ADC_ConfigChannel+0x1b2>
 8001702:	e007      	b.n	8001714 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001708:	f043 0220 	orr.w	r2, r3, #32
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800171c:	7bfb      	ldrb	r3, [r7, #15]
}
 800171e:	4618      	mov	r0, r3
 8001720:	3714      	adds	r7, #20
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr
 8001728:	40012400 	.word	0x40012400
 800172c:	20000004 	.word	0x20000004
 8001730:	431bde83 	.word	0x431bde83

08001734 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	2b01      	cmp	r3, #1
 800174c:	d12e      	bne.n	80017ac <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	689a      	ldr	r2, [r3, #8]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f022 0201 	bic.w	r2, r2, #1
 800175c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800175e:	f7ff fdfd 	bl	800135c <HAL_GetTick>
 8001762:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001764:	e01b      	b.n	800179e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001766:	f7ff fdf9 	bl	800135c <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d914      	bls.n	800179e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	2b01      	cmp	r3, #1
 8001780:	d10d      	bne.n	800179e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001786:	f043 0210 	orr.w	r2, r3, #16
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001792:	f043 0201 	orr.w	r2, r3, #1
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e007      	b.n	80017ae <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d0dc      	beq.n	8001766 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f003 0307 	and.w	r3, r3, #7
 80017c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <__NVIC_SetPriorityGrouping+0x44>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ce:	68ba      	ldr	r2, [r7, #8]
 80017d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017d4:	4013      	ands	r3, r2
 80017d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ea:	4a04      	ldr	r2, [pc, #16]	; (80017fc <__NVIC_SetPriorityGrouping+0x44>)
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	60d3      	str	r3, [r2, #12]
}
 80017f0:	bf00      	nop
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001804:	4b04      	ldr	r3, [pc, #16]	; (8001818 <__NVIC_GetPriorityGrouping+0x18>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	0a1b      	lsrs	r3, r3, #8
 800180a:	f003 0307 	and.w	r3, r3, #7
}
 800180e:	4618      	mov	r0, r3
 8001810:	46bd      	mov	sp, r7
 8001812:	bc80      	pop	{r7}
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182a:	2b00      	cmp	r3, #0
 800182c:	db0b      	blt.n	8001846 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800182e:	79fb      	ldrb	r3, [r7, #7]
 8001830:	f003 021f 	and.w	r2, r3, #31
 8001834:	4906      	ldr	r1, [pc, #24]	; (8001850 <__NVIC_EnableIRQ+0x34>)
 8001836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183a:	095b      	lsrs	r3, r3, #5
 800183c:	2001      	movs	r0, #1
 800183e:	fa00 f202 	lsl.w	r2, r0, r2
 8001842:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001846:	bf00      	nop
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr
 8001850:	e000e100 	.word	0xe000e100

08001854 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	6039      	str	r1, [r7, #0]
 800185e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001864:	2b00      	cmp	r3, #0
 8001866:	db0a      	blt.n	800187e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	b2da      	uxtb	r2, r3
 800186c:	490c      	ldr	r1, [pc, #48]	; (80018a0 <__NVIC_SetPriority+0x4c>)
 800186e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001872:	0112      	lsls	r2, r2, #4
 8001874:	b2d2      	uxtb	r2, r2
 8001876:	440b      	add	r3, r1
 8001878:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800187c:	e00a      	b.n	8001894 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	b2da      	uxtb	r2, r3
 8001882:	4908      	ldr	r1, [pc, #32]	; (80018a4 <__NVIC_SetPriority+0x50>)
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	f003 030f 	and.w	r3, r3, #15
 800188a:	3b04      	subs	r3, #4
 800188c:	0112      	lsls	r2, r2, #4
 800188e:	b2d2      	uxtb	r2, r2
 8001890:	440b      	add	r3, r1
 8001892:	761a      	strb	r2, [r3, #24]
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	e000e100 	.word	0xe000e100
 80018a4:	e000ed00 	.word	0xe000ed00

080018a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b089      	sub	sp, #36	; 0x24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	f1c3 0307 	rsb	r3, r3, #7
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	bf28      	it	cs
 80018c6:	2304      	movcs	r3, #4
 80018c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	3304      	adds	r3, #4
 80018ce:	2b06      	cmp	r3, #6
 80018d0:	d902      	bls.n	80018d8 <NVIC_EncodePriority+0x30>
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	3b03      	subs	r3, #3
 80018d6:	e000      	b.n	80018da <NVIC_EncodePriority+0x32>
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018dc:	f04f 32ff 	mov.w	r2, #4294967295
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	43da      	mvns	r2, r3
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	401a      	ands	r2, r3
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018f0:	f04f 31ff 	mov.w	r1, #4294967295
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	fa01 f303 	lsl.w	r3, r1, r3
 80018fa:	43d9      	mvns	r1, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001900:	4313      	orrs	r3, r2
         );
}
 8001902:	4618      	mov	r0, r3
 8001904:	3724      	adds	r7, #36	; 0x24
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr

0800190c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3b01      	subs	r3, #1
 8001918:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800191c:	d301      	bcc.n	8001922 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800191e:	2301      	movs	r3, #1
 8001920:	e00f      	b.n	8001942 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001922:	4a0a      	ldr	r2, [pc, #40]	; (800194c <SysTick_Config+0x40>)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	3b01      	subs	r3, #1
 8001928:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800192a:	210f      	movs	r1, #15
 800192c:	f04f 30ff 	mov.w	r0, #4294967295
 8001930:	f7ff ff90 	bl	8001854 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001934:	4b05      	ldr	r3, [pc, #20]	; (800194c <SysTick_Config+0x40>)
 8001936:	2200      	movs	r2, #0
 8001938:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800193a:	4b04      	ldr	r3, [pc, #16]	; (800194c <SysTick_Config+0x40>)
 800193c:	2207      	movs	r2, #7
 800193e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	e000e010 	.word	0xe000e010

08001950 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff ff2d 	bl	80017b8 <__NVIC_SetPriorityGrouping>
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001966:	b580      	push	{r7, lr}
 8001968:	b086      	sub	sp, #24
 800196a:	af00      	add	r7, sp, #0
 800196c:	4603      	mov	r3, r0
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
 8001972:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001978:	f7ff ff42 	bl	8001800 <__NVIC_GetPriorityGrouping>
 800197c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	68b9      	ldr	r1, [r7, #8]
 8001982:	6978      	ldr	r0, [r7, #20]
 8001984:	f7ff ff90 	bl	80018a8 <NVIC_EncodePriority>
 8001988:	4602      	mov	r2, r0
 800198a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800198e:	4611      	mov	r1, r2
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff ff5f 	bl	8001854 <__NVIC_SetPriority>
}
 8001996:	bf00      	nop
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b082      	sub	sp, #8
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	4603      	mov	r3, r0
 80019a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff35 	bl	800181c <__NVIC_EnableIRQ>
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f7ff ffa2 	bl	800190c <SysTick_Config>
 80019c8:	4603      	mov	r3, r0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b085      	sub	sp, #20
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019da:	2300      	movs	r3, #0
 80019dc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d008      	beq.n	80019fa <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2204      	movs	r2, #4
 80019ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e020      	b.n	8001a3c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 020e 	bic.w	r2, r2, #14
 8001a08:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f022 0201 	bic.w	r2, r2, #1
 8001a18:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a22:	2101      	movs	r1, #1
 8001a24:	fa01 f202 	lsl.w	r2, r1, r2
 8001a28:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr
	...

08001a48 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a50:	2300      	movs	r3, #0
 8001a52:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d005      	beq.n	8001a6a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2204      	movs	r2, #4
 8001a62:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	73fb      	strb	r3, [r7, #15]
 8001a68:	e0d6      	b.n	8001c18 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f022 020e 	bic.w	r2, r2, #14
 8001a78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0201 	bic.w	r2, r2, #1
 8001a88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	4b64      	ldr	r3, [pc, #400]	; (8001c24 <HAL_DMA_Abort_IT+0x1dc>)
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d958      	bls.n	8001b48 <HAL_DMA_Abort_IT+0x100>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a63      	ldr	r2, [pc, #396]	; (8001c28 <HAL_DMA_Abort_IT+0x1e0>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d04f      	beq.n	8001b40 <HAL_DMA_Abort_IT+0xf8>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a61      	ldr	r2, [pc, #388]	; (8001c2c <HAL_DMA_Abort_IT+0x1e4>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d048      	beq.n	8001b3c <HAL_DMA_Abort_IT+0xf4>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a60      	ldr	r2, [pc, #384]	; (8001c30 <HAL_DMA_Abort_IT+0x1e8>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d040      	beq.n	8001b36 <HAL_DMA_Abort_IT+0xee>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a5e      	ldr	r2, [pc, #376]	; (8001c34 <HAL_DMA_Abort_IT+0x1ec>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d038      	beq.n	8001b30 <HAL_DMA_Abort_IT+0xe8>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a5d      	ldr	r2, [pc, #372]	; (8001c38 <HAL_DMA_Abort_IT+0x1f0>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d030      	beq.n	8001b2a <HAL_DMA_Abort_IT+0xe2>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a5b      	ldr	r2, [pc, #364]	; (8001c3c <HAL_DMA_Abort_IT+0x1f4>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d028      	beq.n	8001b24 <HAL_DMA_Abort_IT+0xdc>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a53      	ldr	r2, [pc, #332]	; (8001c24 <HAL_DMA_Abort_IT+0x1dc>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d020      	beq.n	8001b1e <HAL_DMA_Abort_IT+0xd6>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a57      	ldr	r2, [pc, #348]	; (8001c40 <HAL_DMA_Abort_IT+0x1f8>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d019      	beq.n	8001b1a <HAL_DMA_Abort_IT+0xd2>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a56      	ldr	r2, [pc, #344]	; (8001c44 <HAL_DMA_Abort_IT+0x1fc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d012      	beq.n	8001b16 <HAL_DMA_Abort_IT+0xce>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a54      	ldr	r2, [pc, #336]	; (8001c48 <HAL_DMA_Abort_IT+0x200>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d00a      	beq.n	8001b10 <HAL_DMA_Abort_IT+0xc8>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a53      	ldr	r2, [pc, #332]	; (8001c4c <HAL_DMA_Abort_IT+0x204>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d102      	bne.n	8001b0a <HAL_DMA_Abort_IT+0xc2>
 8001b04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b08:	e01b      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b0e:	e018      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b14:	e015      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b16:	2310      	movs	r3, #16
 8001b18:	e013      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e011      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b1e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b22:	e00e      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b24:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001b28:	e00b      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b2e:	e008      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b34:	e005      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b3a:	e002      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b3c:	2310      	movs	r3, #16
 8001b3e:	e000      	b.n	8001b42 <HAL_DMA_Abort_IT+0xfa>
 8001b40:	2301      	movs	r3, #1
 8001b42:	4a43      	ldr	r2, [pc, #268]	; (8001c50 <HAL_DMA_Abort_IT+0x208>)
 8001b44:	6053      	str	r3, [r2, #4]
 8001b46:	e057      	b.n	8001bf8 <HAL_DMA_Abort_IT+0x1b0>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a36      	ldr	r2, [pc, #216]	; (8001c28 <HAL_DMA_Abort_IT+0x1e0>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d04f      	beq.n	8001bf2 <HAL_DMA_Abort_IT+0x1aa>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a35      	ldr	r2, [pc, #212]	; (8001c2c <HAL_DMA_Abort_IT+0x1e4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d048      	beq.n	8001bee <HAL_DMA_Abort_IT+0x1a6>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a33      	ldr	r2, [pc, #204]	; (8001c30 <HAL_DMA_Abort_IT+0x1e8>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d040      	beq.n	8001be8 <HAL_DMA_Abort_IT+0x1a0>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a32      	ldr	r2, [pc, #200]	; (8001c34 <HAL_DMA_Abort_IT+0x1ec>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d038      	beq.n	8001be2 <HAL_DMA_Abort_IT+0x19a>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a30      	ldr	r2, [pc, #192]	; (8001c38 <HAL_DMA_Abort_IT+0x1f0>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d030      	beq.n	8001bdc <HAL_DMA_Abort_IT+0x194>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a2f      	ldr	r2, [pc, #188]	; (8001c3c <HAL_DMA_Abort_IT+0x1f4>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d028      	beq.n	8001bd6 <HAL_DMA_Abort_IT+0x18e>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a26      	ldr	r2, [pc, #152]	; (8001c24 <HAL_DMA_Abort_IT+0x1dc>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d020      	beq.n	8001bd0 <HAL_DMA_Abort_IT+0x188>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a2b      	ldr	r2, [pc, #172]	; (8001c40 <HAL_DMA_Abort_IT+0x1f8>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d019      	beq.n	8001bcc <HAL_DMA_Abort_IT+0x184>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a29      	ldr	r2, [pc, #164]	; (8001c44 <HAL_DMA_Abort_IT+0x1fc>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d012      	beq.n	8001bc8 <HAL_DMA_Abort_IT+0x180>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a28      	ldr	r2, [pc, #160]	; (8001c48 <HAL_DMA_Abort_IT+0x200>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d00a      	beq.n	8001bc2 <HAL_DMA_Abort_IT+0x17a>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a26      	ldr	r2, [pc, #152]	; (8001c4c <HAL_DMA_Abort_IT+0x204>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d102      	bne.n	8001bbc <HAL_DMA_Abort_IT+0x174>
 8001bb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bba:	e01b      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001bbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bc0:	e018      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001bc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bc6:	e015      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001bc8:	2310      	movs	r3, #16
 8001bca:	e013      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e011      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001bd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bd4:	e00e      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001bd6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001bda:	e00b      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001bdc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001be0:	e008      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001be2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be6:	e005      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001be8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bec:	e002      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001bee:	2310      	movs	r3, #16
 8001bf0:	e000      	b.n	8001bf4 <HAL_DMA_Abort_IT+0x1ac>
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	4a17      	ldr	r2, [pc, #92]	; (8001c54 <HAL_DMA_Abort_IT+0x20c>)
 8001bf6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d003      	beq.n	8001c18 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	4798      	blx	r3
    } 
  }
  return status;
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40020080 	.word	0x40020080
 8001c28:	40020008 	.word	0x40020008
 8001c2c:	4002001c 	.word	0x4002001c
 8001c30:	40020030 	.word	0x40020030
 8001c34:	40020044 	.word	0x40020044
 8001c38:	40020058 	.word	0x40020058
 8001c3c:	4002006c 	.word	0x4002006c
 8001c40:	40020408 	.word	0x40020408
 8001c44:	4002041c 	.word	0x4002041c
 8001c48:	40020430 	.word	0x40020430
 8001c4c:	40020444 	.word	0x40020444
 8001c50:	40020400 	.word	0x40020400
 8001c54:	40020000 	.word	0x40020000

08001c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b08b      	sub	sp, #44	; 0x2c
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c62:	2300      	movs	r3, #0
 8001c64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c66:	2300      	movs	r3, #0
 8001c68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c6a:	e179      	b.n	8001f60 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	69fa      	ldr	r2, [r7, #28]
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	f040 8168 	bne.w	8001f5a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	4aa0      	ldr	r2, [pc, #640]	; (8001f10 <HAL_GPIO_Init+0x2b8>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d05e      	beq.n	8001d52 <HAL_GPIO_Init+0xfa>
 8001c94:	4a9e      	ldr	r2, [pc, #632]	; (8001f10 <HAL_GPIO_Init+0x2b8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d875      	bhi.n	8001d86 <HAL_GPIO_Init+0x12e>
 8001c9a:	4a9e      	ldr	r2, [pc, #632]	; (8001f14 <HAL_GPIO_Init+0x2bc>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d058      	beq.n	8001d52 <HAL_GPIO_Init+0xfa>
 8001ca0:	4a9c      	ldr	r2, [pc, #624]	; (8001f14 <HAL_GPIO_Init+0x2bc>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d86f      	bhi.n	8001d86 <HAL_GPIO_Init+0x12e>
 8001ca6:	4a9c      	ldr	r2, [pc, #624]	; (8001f18 <HAL_GPIO_Init+0x2c0>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d052      	beq.n	8001d52 <HAL_GPIO_Init+0xfa>
 8001cac:	4a9a      	ldr	r2, [pc, #616]	; (8001f18 <HAL_GPIO_Init+0x2c0>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d869      	bhi.n	8001d86 <HAL_GPIO_Init+0x12e>
 8001cb2:	4a9a      	ldr	r2, [pc, #616]	; (8001f1c <HAL_GPIO_Init+0x2c4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d04c      	beq.n	8001d52 <HAL_GPIO_Init+0xfa>
 8001cb8:	4a98      	ldr	r2, [pc, #608]	; (8001f1c <HAL_GPIO_Init+0x2c4>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d863      	bhi.n	8001d86 <HAL_GPIO_Init+0x12e>
 8001cbe:	4a98      	ldr	r2, [pc, #608]	; (8001f20 <HAL_GPIO_Init+0x2c8>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d046      	beq.n	8001d52 <HAL_GPIO_Init+0xfa>
 8001cc4:	4a96      	ldr	r2, [pc, #600]	; (8001f20 <HAL_GPIO_Init+0x2c8>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d85d      	bhi.n	8001d86 <HAL_GPIO_Init+0x12e>
 8001cca:	2b12      	cmp	r3, #18
 8001ccc:	d82a      	bhi.n	8001d24 <HAL_GPIO_Init+0xcc>
 8001cce:	2b12      	cmp	r3, #18
 8001cd0:	d859      	bhi.n	8001d86 <HAL_GPIO_Init+0x12e>
 8001cd2:	a201      	add	r2, pc, #4	; (adr r2, 8001cd8 <HAL_GPIO_Init+0x80>)
 8001cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd8:	08001d53 	.word	0x08001d53
 8001cdc:	08001d2d 	.word	0x08001d2d
 8001ce0:	08001d3f 	.word	0x08001d3f
 8001ce4:	08001d81 	.word	0x08001d81
 8001ce8:	08001d87 	.word	0x08001d87
 8001cec:	08001d87 	.word	0x08001d87
 8001cf0:	08001d87 	.word	0x08001d87
 8001cf4:	08001d87 	.word	0x08001d87
 8001cf8:	08001d87 	.word	0x08001d87
 8001cfc:	08001d87 	.word	0x08001d87
 8001d00:	08001d87 	.word	0x08001d87
 8001d04:	08001d87 	.word	0x08001d87
 8001d08:	08001d87 	.word	0x08001d87
 8001d0c:	08001d87 	.word	0x08001d87
 8001d10:	08001d87 	.word	0x08001d87
 8001d14:	08001d87 	.word	0x08001d87
 8001d18:	08001d87 	.word	0x08001d87
 8001d1c:	08001d35 	.word	0x08001d35
 8001d20:	08001d49 	.word	0x08001d49
 8001d24:	4a7f      	ldr	r2, [pc, #508]	; (8001f24 <HAL_GPIO_Init+0x2cc>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d013      	beq.n	8001d52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d2a:	e02c      	b.n	8001d86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	623b      	str	r3, [r7, #32]
          break;
 8001d32:	e029      	b.n	8001d88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	3304      	adds	r3, #4
 8001d3a:	623b      	str	r3, [r7, #32]
          break;
 8001d3c:	e024      	b.n	8001d88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	3308      	adds	r3, #8
 8001d44:	623b      	str	r3, [r7, #32]
          break;
 8001d46:	e01f      	b.n	8001d88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	330c      	adds	r3, #12
 8001d4e:	623b      	str	r3, [r7, #32]
          break;
 8001d50:	e01a      	b.n	8001d88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d102      	bne.n	8001d60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d5a:	2304      	movs	r3, #4
 8001d5c:	623b      	str	r3, [r7, #32]
          break;
 8001d5e:	e013      	b.n	8001d88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d105      	bne.n	8001d74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d68:	2308      	movs	r3, #8
 8001d6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69fa      	ldr	r2, [r7, #28]
 8001d70:	611a      	str	r2, [r3, #16]
          break;
 8001d72:	e009      	b.n	8001d88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d74:	2308      	movs	r3, #8
 8001d76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	69fa      	ldr	r2, [r7, #28]
 8001d7c:	615a      	str	r2, [r3, #20]
          break;
 8001d7e:	e003      	b.n	8001d88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d80:	2300      	movs	r3, #0
 8001d82:	623b      	str	r3, [r7, #32]
          break;
 8001d84:	e000      	b.n	8001d88 <HAL_GPIO_Init+0x130>
          break;
 8001d86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	2bff      	cmp	r3, #255	; 0xff
 8001d8c:	d801      	bhi.n	8001d92 <HAL_GPIO_Init+0x13a>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	e001      	b.n	8001d96 <HAL_GPIO_Init+0x13e>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	3304      	adds	r3, #4
 8001d96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	2bff      	cmp	r3, #255	; 0xff
 8001d9c:	d802      	bhi.n	8001da4 <HAL_GPIO_Init+0x14c>
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	e002      	b.n	8001daa <HAL_GPIO_Init+0x152>
 8001da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da6:	3b08      	subs	r3, #8
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	210f      	movs	r1, #15
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	fa01 f303 	lsl.w	r3, r1, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	401a      	ands	r2, r3
 8001dbc:	6a39      	ldr	r1, [r7, #32]
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc4:	431a      	orrs	r2, r3
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f000 80c1 	beq.w	8001f5a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001dd8:	4b53      	ldr	r3, [pc, #332]	; (8001f28 <HAL_GPIO_Init+0x2d0>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	4a52      	ldr	r2, [pc, #328]	; (8001f28 <HAL_GPIO_Init+0x2d0>)
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	6193      	str	r3, [r2, #24]
 8001de4:	4b50      	ldr	r3, [pc, #320]	; (8001f28 <HAL_GPIO_Init+0x2d0>)
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001df0:	4a4e      	ldr	r2, [pc, #312]	; (8001f2c <HAL_GPIO_Init+0x2d4>)
 8001df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df4:	089b      	lsrs	r3, r3, #2
 8001df6:	3302      	adds	r3, #2
 8001df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dfc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e00:	f003 0303 	and.w	r3, r3, #3
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	220f      	movs	r2, #15
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	4013      	ands	r3, r2
 8001e12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a46      	ldr	r2, [pc, #280]	; (8001f30 <HAL_GPIO_Init+0x2d8>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d01f      	beq.n	8001e5c <HAL_GPIO_Init+0x204>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4a45      	ldr	r2, [pc, #276]	; (8001f34 <HAL_GPIO_Init+0x2dc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d019      	beq.n	8001e58 <HAL_GPIO_Init+0x200>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a44      	ldr	r2, [pc, #272]	; (8001f38 <HAL_GPIO_Init+0x2e0>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d013      	beq.n	8001e54 <HAL_GPIO_Init+0x1fc>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a43      	ldr	r2, [pc, #268]	; (8001f3c <HAL_GPIO_Init+0x2e4>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d00d      	beq.n	8001e50 <HAL_GPIO_Init+0x1f8>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a42      	ldr	r2, [pc, #264]	; (8001f40 <HAL_GPIO_Init+0x2e8>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d007      	beq.n	8001e4c <HAL_GPIO_Init+0x1f4>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a41      	ldr	r2, [pc, #260]	; (8001f44 <HAL_GPIO_Init+0x2ec>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d101      	bne.n	8001e48 <HAL_GPIO_Init+0x1f0>
 8001e44:	2305      	movs	r3, #5
 8001e46:	e00a      	b.n	8001e5e <HAL_GPIO_Init+0x206>
 8001e48:	2306      	movs	r3, #6
 8001e4a:	e008      	b.n	8001e5e <HAL_GPIO_Init+0x206>
 8001e4c:	2304      	movs	r3, #4
 8001e4e:	e006      	b.n	8001e5e <HAL_GPIO_Init+0x206>
 8001e50:	2303      	movs	r3, #3
 8001e52:	e004      	b.n	8001e5e <HAL_GPIO_Init+0x206>
 8001e54:	2302      	movs	r3, #2
 8001e56:	e002      	b.n	8001e5e <HAL_GPIO_Init+0x206>
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e000      	b.n	8001e5e <HAL_GPIO_Init+0x206>
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e60:	f002 0203 	and.w	r2, r2, #3
 8001e64:	0092      	lsls	r2, r2, #2
 8001e66:	4093      	lsls	r3, r2
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e6e:	492f      	ldr	r1, [pc, #188]	; (8001f2c <HAL_GPIO_Init+0x2d4>)
 8001e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e72:	089b      	lsrs	r3, r3, #2
 8001e74:	3302      	adds	r3, #2
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d006      	beq.n	8001e96 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e88:	4b2f      	ldr	r3, [pc, #188]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	492e      	ldr	r1, [pc, #184]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	600b      	str	r3, [r1, #0]
 8001e94:	e006      	b.n	8001ea4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e96:	4b2c      	ldr	r3, [pc, #176]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	69bb      	ldr	r3, [r7, #24]
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	492a      	ldr	r1, [pc, #168]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d006      	beq.n	8001ebe <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001eb0:	4b25      	ldr	r3, [pc, #148]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001eb2:	685a      	ldr	r2, [r3, #4]
 8001eb4:	4924      	ldr	r1, [pc, #144]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	604b      	str	r3, [r1, #4]
 8001ebc:	e006      	b.n	8001ecc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ebe:	4b22      	ldr	r3, [pc, #136]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001ec0:	685a      	ldr	r2, [r3, #4]
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	4920      	ldr	r1, [pc, #128]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001ec8:	4013      	ands	r3, r2
 8001eca:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d006      	beq.n	8001ee6 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ed8:	4b1b      	ldr	r3, [pc, #108]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001eda:	689a      	ldr	r2, [r3, #8]
 8001edc:	491a      	ldr	r1, [pc, #104]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	608b      	str	r3, [r1, #8]
 8001ee4:	e006      	b.n	8001ef4 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ee6:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001ee8:	689a      	ldr	r2, [r3, #8]
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	43db      	mvns	r3, r3
 8001eee:	4916      	ldr	r1, [pc, #88]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d025      	beq.n	8001f4c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f00:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001f02:	68da      	ldr	r2, [r3, #12]
 8001f04:	4910      	ldr	r1, [pc, #64]	; (8001f48 <HAL_GPIO_Init+0x2f0>)
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	60cb      	str	r3, [r1, #12]
 8001f0c:	e025      	b.n	8001f5a <HAL_GPIO_Init+0x302>
 8001f0e:	bf00      	nop
 8001f10:	10320000 	.word	0x10320000
 8001f14:	10310000 	.word	0x10310000
 8001f18:	10220000 	.word	0x10220000
 8001f1c:	10210000 	.word	0x10210000
 8001f20:	10120000 	.word	0x10120000
 8001f24:	10110000 	.word	0x10110000
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	40010000 	.word	0x40010000
 8001f30:	40010800 	.word	0x40010800
 8001f34:	40010c00 	.word	0x40010c00
 8001f38:	40011000 	.word	0x40011000
 8001f3c:	40011400 	.word	0x40011400
 8001f40:	40011800 	.word	0x40011800
 8001f44:	40011c00 	.word	0x40011c00
 8001f48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <HAL_GPIO_Init+0x324>)
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	43db      	mvns	r3, r3
 8001f54:	4909      	ldr	r1, [pc, #36]	; (8001f7c <HAL_GPIO_Init+0x324>)
 8001f56:	4013      	ands	r3, r2
 8001f58:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f66:	fa22 f303 	lsr.w	r3, r2, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f47f ae7e 	bne.w	8001c6c <HAL_GPIO_Init+0x14>
  }
}
 8001f70:	bf00      	nop
 8001f72:	bf00      	nop
 8001f74:	372c      	adds	r7, #44	; 0x2c
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	40010400 	.word	0x40010400

08001f80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	807b      	strh	r3, [r7, #2]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f90:	787b      	ldrb	r3, [r7, #1]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f96:	887a      	ldrh	r2, [r7, #2]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f9c:	e003      	b.n	8001fa6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f9e:	887b      	ldrh	r3, [r7, #2]
 8001fa0:	041a      	lsls	r2, r3, #16
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	611a      	str	r2, [r3, #16]
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fc2:	887a      	ldrh	r2, [r7, #2]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	041a      	lsls	r2, r3, #16
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	43d9      	mvns	r1, r3
 8001fce:	887b      	ldrh	r3, [r7, #2]
 8001fd0:	400b      	ands	r3, r1
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	611a      	str	r2, [r3, #16]
}
 8001fd8:	bf00      	nop
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr
	...

08001fe4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e26c      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f000 8087 	beq.w	8002112 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002004:	4b92      	ldr	r3, [pc, #584]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 030c 	and.w	r3, r3, #12
 800200c:	2b04      	cmp	r3, #4
 800200e:	d00c      	beq.n	800202a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002010:	4b8f      	ldr	r3, [pc, #572]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f003 030c 	and.w	r3, r3, #12
 8002018:	2b08      	cmp	r3, #8
 800201a:	d112      	bne.n	8002042 <HAL_RCC_OscConfig+0x5e>
 800201c:	4b8c      	ldr	r3, [pc, #560]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002024:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002028:	d10b      	bne.n	8002042 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800202a:	4b89      	ldr	r3, [pc, #548]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d06c      	beq.n	8002110 <HAL_RCC_OscConfig+0x12c>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d168      	bne.n	8002110 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e246      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800204a:	d106      	bne.n	800205a <HAL_RCC_OscConfig+0x76>
 800204c:	4b80      	ldr	r3, [pc, #512]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a7f      	ldr	r2, [pc, #508]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002052:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	e02e      	b.n	80020b8 <HAL_RCC_OscConfig+0xd4>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10c      	bne.n	800207c <HAL_RCC_OscConfig+0x98>
 8002062:	4b7b      	ldr	r3, [pc, #492]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a7a      	ldr	r2, [pc, #488]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002068:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	4b78      	ldr	r3, [pc, #480]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a77      	ldr	r2, [pc, #476]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002074:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002078:	6013      	str	r3, [r2, #0]
 800207a:	e01d      	b.n	80020b8 <HAL_RCC_OscConfig+0xd4>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002084:	d10c      	bne.n	80020a0 <HAL_RCC_OscConfig+0xbc>
 8002086:	4b72      	ldr	r3, [pc, #456]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a71      	ldr	r2, [pc, #452]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800208c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002090:	6013      	str	r3, [r2, #0]
 8002092:	4b6f      	ldr	r3, [pc, #444]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a6e      	ldr	r2, [pc, #440]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800209c:	6013      	str	r3, [r2, #0]
 800209e:	e00b      	b.n	80020b8 <HAL_RCC_OscConfig+0xd4>
 80020a0:	4b6b      	ldr	r3, [pc, #428]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a6a      	ldr	r2, [pc, #424]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 80020a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020aa:	6013      	str	r3, [r2, #0]
 80020ac:	4b68      	ldr	r3, [pc, #416]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a67      	ldr	r2, [pc, #412]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 80020b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d013      	beq.n	80020e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c0:	f7ff f94c 	bl	800135c <HAL_GetTick>
 80020c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c6:	e008      	b.n	80020da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020c8:	f7ff f948 	bl	800135c <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b64      	cmp	r3, #100	; 0x64
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e1fa      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020da:	4b5d      	ldr	r3, [pc, #372]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d0f0      	beq.n	80020c8 <HAL_RCC_OscConfig+0xe4>
 80020e6:	e014      	b.n	8002112 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e8:	f7ff f938 	bl	800135c <HAL_GetTick>
 80020ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020f0:	f7ff f934 	bl	800135c <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b64      	cmp	r3, #100	; 0x64
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e1e6      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002102:	4b53      	ldr	r3, [pc, #332]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1f0      	bne.n	80020f0 <HAL_RCC_OscConfig+0x10c>
 800210e:	e000      	b.n	8002112 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002110:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d063      	beq.n	80021e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800211e:	4b4c      	ldr	r3, [pc, #304]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 030c 	and.w	r3, r3, #12
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00b      	beq.n	8002142 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800212a:	4b49      	ldr	r3, [pc, #292]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	2b08      	cmp	r3, #8
 8002134:	d11c      	bne.n	8002170 <HAL_RCC_OscConfig+0x18c>
 8002136:	4b46      	ldr	r3, [pc, #280]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d116      	bne.n	8002170 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002142:	4b43      	ldr	r3, [pc, #268]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d005      	beq.n	800215a <HAL_RCC_OscConfig+0x176>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d001      	beq.n	800215a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e1ba      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800215a:	4b3d      	ldr	r3, [pc, #244]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	4939      	ldr	r1, [pc, #228]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800216a:	4313      	orrs	r3, r2
 800216c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800216e:	e03a      	b.n	80021e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d020      	beq.n	80021ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002178:	4b36      	ldr	r3, [pc, #216]	; (8002254 <HAL_RCC_OscConfig+0x270>)
 800217a:	2201      	movs	r2, #1
 800217c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217e:	f7ff f8ed 	bl	800135c <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002186:	f7ff f8e9 	bl	800135c <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e19b      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002198:	4b2d      	ldr	r3, [pc, #180]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0f0      	beq.n	8002186 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a4:	4b2a      	ldr	r3, [pc, #168]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	695b      	ldr	r3, [r3, #20]
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	4927      	ldr	r1, [pc, #156]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	600b      	str	r3, [r1, #0]
 80021b8:	e015      	b.n	80021e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ba:	4b26      	ldr	r3, [pc, #152]	; (8002254 <HAL_RCC_OscConfig+0x270>)
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c0:	f7ff f8cc 	bl	800135c <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021c6:	e008      	b.n	80021da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c8:	f7ff f8c8 	bl	800135c <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e17a      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021da:	4b1d      	ldr	r3, [pc, #116]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1f0      	bne.n	80021c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0308 	and.w	r3, r3, #8
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d03a      	beq.n	8002268 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d019      	beq.n	800222e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021fa:	4b17      	ldr	r3, [pc, #92]	; (8002258 <HAL_RCC_OscConfig+0x274>)
 80021fc:	2201      	movs	r2, #1
 80021fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002200:	f7ff f8ac 	bl	800135c <HAL_GetTick>
 8002204:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002208:	f7ff f8a8 	bl	800135c <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e15a      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800221a:	4b0d      	ldr	r3, [pc, #52]	; (8002250 <HAL_RCC_OscConfig+0x26c>)
 800221c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d0f0      	beq.n	8002208 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002226:	2001      	movs	r0, #1
 8002228:	f000 fad8 	bl	80027dc <RCC_Delay>
 800222c:	e01c      	b.n	8002268 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800222e:	4b0a      	ldr	r3, [pc, #40]	; (8002258 <HAL_RCC_OscConfig+0x274>)
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002234:	f7ff f892 	bl	800135c <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800223a:	e00f      	b.n	800225c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800223c:	f7ff f88e 	bl	800135c <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d908      	bls.n	800225c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e140      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
 800224e:	bf00      	nop
 8002250:	40021000 	.word	0x40021000
 8002254:	42420000 	.word	0x42420000
 8002258:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800225c:	4b9e      	ldr	r3, [pc, #632]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800225e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d1e9      	bne.n	800223c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 80a6 	beq.w	80023c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002276:	2300      	movs	r3, #0
 8002278:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800227a:	4b97      	ldr	r3, [pc, #604]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d10d      	bne.n	80022a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002286:	4b94      	ldr	r3, [pc, #592]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	4a93      	ldr	r2, [pc, #588]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800228c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002290:	61d3      	str	r3, [r2, #28]
 8002292:	4b91      	ldr	r3, [pc, #580]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800229e:	2301      	movs	r3, #1
 80022a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a2:	4b8e      	ldr	r3, [pc, #568]	; (80024dc <HAL_RCC_OscConfig+0x4f8>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d118      	bne.n	80022e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ae:	4b8b      	ldr	r3, [pc, #556]	; (80024dc <HAL_RCC_OscConfig+0x4f8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a8a      	ldr	r2, [pc, #552]	; (80024dc <HAL_RCC_OscConfig+0x4f8>)
 80022b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022ba:	f7ff f84f 	bl	800135c <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c2:	f7ff f84b 	bl	800135c <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b64      	cmp	r3, #100	; 0x64
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e0fd      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022d4:	4b81      	ldr	r3, [pc, #516]	; (80024dc <HAL_RCC_OscConfig+0x4f8>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0f0      	beq.n	80022c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d106      	bne.n	80022f6 <HAL_RCC_OscConfig+0x312>
 80022e8:	4b7b      	ldr	r3, [pc, #492]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 80022ea:	6a1b      	ldr	r3, [r3, #32]
 80022ec:	4a7a      	ldr	r2, [pc, #488]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 80022ee:	f043 0301 	orr.w	r3, r3, #1
 80022f2:	6213      	str	r3, [r2, #32]
 80022f4:	e02d      	b.n	8002352 <HAL_RCC_OscConfig+0x36e>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d10c      	bne.n	8002318 <HAL_RCC_OscConfig+0x334>
 80022fe:	4b76      	ldr	r3, [pc, #472]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	4a75      	ldr	r2, [pc, #468]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002304:	f023 0301 	bic.w	r3, r3, #1
 8002308:	6213      	str	r3, [r2, #32]
 800230a:	4b73      	ldr	r3, [pc, #460]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	4a72      	ldr	r2, [pc, #456]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002310:	f023 0304 	bic.w	r3, r3, #4
 8002314:	6213      	str	r3, [r2, #32]
 8002316:	e01c      	b.n	8002352 <HAL_RCC_OscConfig+0x36e>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	2b05      	cmp	r3, #5
 800231e:	d10c      	bne.n	800233a <HAL_RCC_OscConfig+0x356>
 8002320:	4b6d      	ldr	r3, [pc, #436]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	4a6c      	ldr	r2, [pc, #432]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002326:	f043 0304 	orr.w	r3, r3, #4
 800232a:	6213      	str	r3, [r2, #32]
 800232c:	4b6a      	ldr	r3, [pc, #424]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	4a69      	ldr	r2, [pc, #420]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002332:	f043 0301 	orr.w	r3, r3, #1
 8002336:	6213      	str	r3, [r2, #32]
 8002338:	e00b      	b.n	8002352 <HAL_RCC_OscConfig+0x36e>
 800233a:	4b67      	ldr	r3, [pc, #412]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800233c:	6a1b      	ldr	r3, [r3, #32]
 800233e:	4a66      	ldr	r2, [pc, #408]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002340:	f023 0301 	bic.w	r3, r3, #1
 8002344:	6213      	str	r3, [r2, #32]
 8002346:	4b64      	ldr	r3, [pc, #400]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	4a63      	ldr	r2, [pc, #396]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800234c:	f023 0304 	bic.w	r3, r3, #4
 8002350:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d015      	beq.n	8002386 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800235a:	f7fe ffff 	bl	800135c <HAL_GetTick>
 800235e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002360:	e00a      	b.n	8002378 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002362:	f7fe fffb 	bl	800135c <HAL_GetTick>
 8002366:	4602      	mov	r2, r0
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002370:	4293      	cmp	r3, r2
 8002372:	d901      	bls.n	8002378 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e0ab      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002378:	4b57      	ldr	r3, [pc, #348]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	f003 0302 	and.w	r3, r3, #2
 8002380:	2b00      	cmp	r3, #0
 8002382:	d0ee      	beq.n	8002362 <HAL_RCC_OscConfig+0x37e>
 8002384:	e014      	b.n	80023b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002386:	f7fe ffe9 	bl	800135c <HAL_GetTick>
 800238a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800238c:	e00a      	b.n	80023a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800238e:	f7fe ffe5 	bl	800135c <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	f241 3288 	movw	r2, #5000	; 0x1388
 800239c:	4293      	cmp	r3, r2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e095      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a4:	4b4c      	ldr	r3, [pc, #304]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 80023a6:	6a1b      	ldr	r3, [r3, #32]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1ee      	bne.n	800238e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023b0:	7dfb      	ldrb	r3, [r7, #23]
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d105      	bne.n	80023c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b6:	4b48      	ldr	r3, [pc, #288]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	4a47      	ldr	r2, [pc, #284]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 80023bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	f000 8081 	beq.w	80024ce <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023cc:	4b42      	ldr	r3, [pc, #264]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f003 030c 	and.w	r3, r3, #12
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d061      	beq.n	800249c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d146      	bne.n	800246e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023e0:	4b3f      	ldr	r3, [pc, #252]	; (80024e0 <HAL_RCC_OscConfig+0x4fc>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e6:	f7fe ffb9 	bl	800135c <HAL_GetTick>
 80023ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ee:	f7fe ffb5 	bl	800135c <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e067      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002400:	4b35      	ldr	r3, [pc, #212]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1f0      	bne.n	80023ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002414:	d108      	bne.n	8002428 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002416:	4b30      	ldr	r3, [pc, #192]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	492d      	ldr	r1, [pc, #180]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002424:	4313      	orrs	r3, r2
 8002426:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002428:	4b2b      	ldr	r3, [pc, #172]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a19      	ldr	r1, [r3, #32]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002438:	430b      	orrs	r3, r1
 800243a:	4927      	ldr	r1, [pc, #156]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 800243c:	4313      	orrs	r3, r2
 800243e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002440:	4b27      	ldr	r3, [pc, #156]	; (80024e0 <HAL_RCC_OscConfig+0x4fc>)
 8002442:	2201      	movs	r2, #1
 8002444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002446:	f7fe ff89 	bl	800135c <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800244e:	f7fe ff85 	bl	800135c <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e037      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002460:	4b1d      	ldr	r3, [pc, #116]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f0      	beq.n	800244e <HAL_RCC_OscConfig+0x46a>
 800246c:	e02f      	b.n	80024ce <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800246e:	4b1c      	ldr	r3, [pc, #112]	; (80024e0 <HAL_RCC_OscConfig+0x4fc>)
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002474:	f7fe ff72 	bl	800135c <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800247c:	f7fe ff6e 	bl	800135c <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e020      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800248e:	4b12      	ldr	r3, [pc, #72]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f0      	bne.n	800247c <HAL_RCC_OscConfig+0x498>
 800249a:	e018      	b.n	80024ce <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	69db      	ldr	r3, [r3, #28]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d101      	bne.n	80024a8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e013      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024a8:	4b0b      	ldr	r3, [pc, #44]	; (80024d8 <HAL_RCC_OscConfig+0x4f4>)
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d106      	bne.n	80024ca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d001      	beq.n	80024ce <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e000      	b.n	80024d0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3718      	adds	r7, #24
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40021000 	.word	0x40021000
 80024dc:	40007000 	.word	0x40007000
 80024e0:	42420060 	.word	0x42420060

080024e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e0d0      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024f8:	4b6a      	ldr	r3, [pc, #424]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	429a      	cmp	r2, r3
 8002504:	d910      	bls.n	8002528 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002506:	4b67      	ldr	r3, [pc, #412]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f023 0207 	bic.w	r2, r3, #7
 800250e:	4965      	ldr	r1, [pc, #404]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	4313      	orrs	r3, r2
 8002514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002516:	4b63      	ldr	r3, [pc, #396]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	429a      	cmp	r2, r3
 8002522:	d001      	beq.n	8002528 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e0b8      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d020      	beq.n	8002576 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d005      	beq.n	800254c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002540:	4b59      	ldr	r3, [pc, #356]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	4a58      	ldr	r2, [pc, #352]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002546:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800254a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0308 	and.w	r3, r3, #8
 8002554:	2b00      	cmp	r3, #0
 8002556:	d005      	beq.n	8002564 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002558:	4b53      	ldr	r3, [pc, #332]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	4a52      	ldr	r2, [pc, #328]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800255e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002562:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002564:	4b50      	ldr	r3, [pc, #320]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	494d      	ldr	r1, [pc, #308]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002572:	4313      	orrs	r3, r2
 8002574:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d040      	beq.n	8002604 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d107      	bne.n	800259a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800258a:	4b47      	ldr	r3, [pc, #284]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d115      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e07f      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d107      	bne.n	80025b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025a2:	4b41      	ldr	r3, [pc, #260]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d109      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e073      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b2:	4b3d      	ldr	r3, [pc, #244]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e06b      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025c2:	4b39      	ldr	r3, [pc, #228]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f023 0203 	bic.w	r2, r3, #3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	4936      	ldr	r1, [pc, #216]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025d4:	f7fe fec2 	bl	800135c <HAL_GetTick>
 80025d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025da:	e00a      	b.n	80025f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025dc:	f7fe febe 	bl	800135c <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e053      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f2:	4b2d      	ldr	r3, [pc, #180]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f003 020c 	and.w	r2, r3, #12
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	429a      	cmp	r2, r3
 8002602:	d1eb      	bne.n	80025dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002604:	4b27      	ldr	r3, [pc, #156]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0307 	and.w	r3, r3, #7
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	d210      	bcs.n	8002634 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002612:	4b24      	ldr	r3, [pc, #144]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 0207 	bic.w	r2, r3, #7
 800261a:	4922      	ldr	r1, [pc, #136]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	4313      	orrs	r3, r2
 8002620:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002622:	4b20      	ldr	r3, [pc, #128]	; (80026a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	429a      	cmp	r2, r3
 800262e:	d001      	beq.n	8002634 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e032      	b.n	800269a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	d008      	beq.n	8002652 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002640:	4b19      	ldr	r3, [pc, #100]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	4916      	ldr	r1, [pc, #88]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800264e:	4313      	orrs	r3, r2
 8002650:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d009      	beq.n	8002672 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800265e:	4b12      	ldr	r3, [pc, #72]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	490e      	ldr	r1, [pc, #56]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800266e:	4313      	orrs	r3, r2
 8002670:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002672:	f000 f821 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 8002676:	4602      	mov	r2, r0
 8002678:	4b0b      	ldr	r3, [pc, #44]	; (80026a8 <HAL_RCC_ClockConfig+0x1c4>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	091b      	lsrs	r3, r3, #4
 800267e:	f003 030f 	and.w	r3, r3, #15
 8002682:	490a      	ldr	r1, [pc, #40]	; (80026ac <HAL_RCC_ClockConfig+0x1c8>)
 8002684:	5ccb      	ldrb	r3, [r1, r3]
 8002686:	fa22 f303 	lsr.w	r3, r2, r3
 800268a:	4a09      	ldr	r2, [pc, #36]	; (80026b0 <HAL_RCC_ClockConfig+0x1cc>)
 800268c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800268e:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7fe fe20 	bl	80012d8 <HAL_InitTick>

  return HAL_OK;
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40022000 	.word	0x40022000
 80026a8:	40021000 	.word	0x40021000
 80026ac:	080084e8 	.word	0x080084e8
 80026b0:	20000004 	.word	0x20000004
 80026b4:	20000008 	.word	0x20000008

080026b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b8:	b490      	push	{r4, r7}
 80026ba:	b08a      	sub	sp, #40	; 0x28
 80026bc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80026be:	4b2a      	ldr	r3, [pc, #168]	; (8002768 <HAL_RCC_GetSysClockFreq+0xb0>)
 80026c0:	1d3c      	adds	r4, r7, #4
 80026c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80026c8:	f240 2301 	movw	r3, #513	; 0x201
 80026cc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	61fb      	str	r3, [r7, #28]
 80026d2:	2300      	movs	r3, #0
 80026d4:	61bb      	str	r3, [r7, #24]
 80026d6:	2300      	movs	r3, #0
 80026d8:	627b      	str	r3, [r7, #36]	; 0x24
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026e2:	4b22      	ldr	r3, [pc, #136]	; (800276c <HAL_RCC_GetSysClockFreq+0xb4>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	f003 030c 	and.w	r3, r3, #12
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	d002      	beq.n	80026f8 <HAL_RCC_GetSysClockFreq+0x40>
 80026f2:	2b08      	cmp	r3, #8
 80026f4:	d003      	beq.n	80026fe <HAL_RCC_GetSysClockFreq+0x46>
 80026f6:	e02d      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026f8:	4b1d      	ldr	r3, [pc, #116]	; (8002770 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026fa:	623b      	str	r3, [r7, #32]
      break;
 80026fc:	e02d      	b.n	800275a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	0c9b      	lsrs	r3, r3, #18
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800270a:	4413      	add	r3, r2
 800270c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002710:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d013      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800271c:	4b13      	ldr	r3, [pc, #76]	; (800276c <HAL_RCC_GetSysClockFreq+0xb4>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	0c5b      	lsrs	r3, r3, #17
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800272a:	4413      	add	r3, r2
 800272c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002730:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	4a0e      	ldr	r2, [pc, #56]	; (8002770 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002736:	fb02 f203 	mul.w	r2, r2, r3
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
 8002742:	e004      	b.n	800274e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	4a0b      	ldr	r2, [pc, #44]	; (8002774 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002748:	fb02 f303 	mul.w	r3, r2, r3
 800274c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800274e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002750:	623b      	str	r3, [r7, #32]
      break;
 8002752:	e002      	b.n	800275a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002754:	4b06      	ldr	r3, [pc, #24]	; (8002770 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002756:	623b      	str	r3, [r7, #32]
      break;
 8002758:	bf00      	nop
    }
  }
  return sysclockfreq;
 800275a:	6a3b      	ldr	r3, [r7, #32]
}
 800275c:	4618      	mov	r0, r3
 800275e:	3728      	adds	r7, #40	; 0x28
 8002760:	46bd      	mov	sp, r7
 8002762:	bc90      	pop	{r4, r7}
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	08008288 	.word	0x08008288
 800276c:	40021000 	.word	0x40021000
 8002770:	007a1200 	.word	0x007a1200
 8002774:	003d0900 	.word	0x003d0900

08002778 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800277c:	4b02      	ldr	r3, [pc, #8]	; (8002788 <HAL_RCC_GetHCLKFreq+0x10>)
 800277e:	681b      	ldr	r3, [r3, #0]
}
 8002780:	4618      	mov	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr
 8002788:	20000004 	.word	0x20000004

0800278c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002790:	f7ff fff2 	bl	8002778 <HAL_RCC_GetHCLKFreq>
 8002794:	4602      	mov	r2, r0
 8002796:	4b05      	ldr	r3, [pc, #20]	; (80027ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	0a1b      	lsrs	r3, r3, #8
 800279c:	f003 0307 	and.w	r3, r3, #7
 80027a0:	4903      	ldr	r1, [pc, #12]	; (80027b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027a2:	5ccb      	ldrb	r3, [r1, r3]
 80027a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40021000 	.word	0x40021000
 80027b0:	080084f8 	.word	0x080084f8

080027b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027b8:	f7ff ffde 	bl	8002778 <HAL_RCC_GetHCLKFreq>
 80027bc:	4602      	mov	r2, r0
 80027be:	4b05      	ldr	r3, [pc, #20]	; (80027d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	0adb      	lsrs	r3, r3, #11
 80027c4:	f003 0307 	and.w	r3, r3, #7
 80027c8:	4903      	ldr	r1, [pc, #12]	; (80027d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027ca:	5ccb      	ldrb	r3, [r1, r3]
 80027cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40021000 	.word	0x40021000
 80027d8:	080084f8 	.word	0x080084f8

080027dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027e4:	4b0a      	ldr	r3, [pc, #40]	; (8002810 <RCC_Delay+0x34>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a0a      	ldr	r2, [pc, #40]	; (8002814 <RCC_Delay+0x38>)
 80027ea:	fba2 2303 	umull	r2, r3, r2, r3
 80027ee:	0a5b      	lsrs	r3, r3, #9
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	fb02 f303 	mul.w	r3, r2, r3
 80027f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027f8:	bf00      	nop
  }
  while (Delay --);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	1e5a      	subs	r2, r3, #1
 80027fe:	60fa      	str	r2, [r7, #12]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1f9      	bne.n	80027f8 <RCC_Delay+0x1c>
}
 8002804:	bf00      	nop
 8002806:	bf00      	nop
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr
 8002810:	20000004 	.word	0x20000004
 8002814:	10624dd3 	.word	0x10624dd3

08002818 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	613b      	str	r3, [r7, #16]
 8002824:	2300      	movs	r3, #0
 8002826:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b00      	cmp	r3, #0
 8002832:	d07d      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002834:	2300      	movs	r3, #0
 8002836:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002838:	4b4f      	ldr	r3, [pc, #316]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800283a:	69db      	ldr	r3, [r3, #28]
 800283c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d10d      	bne.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002844:	4b4c      	ldr	r3, [pc, #304]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002846:	69db      	ldr	r3, [r3, #28]
 8002848:	4a4b      	ldr	r2, [pc, #300]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800284a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800284e:	61d3      	str	r3, [r2, #28]
 8002850:	4b49      	ldr	r3, [pc, #292]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002852:	69db      	ldr	r3, [r3, #28]
 8002854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800285c:	2301      	movs	r3, #1
 800285e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002860:	4b46      	ldr	r3, [pc, #280]	; (800297c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002868:	2b00      	cmp	r3, #0
 800286a:	d118      	bne.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800286c:	4b43      	ldr	r3, [pc, #268]	; (800297c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a42      	ldr	r2, [pc, #264]	; (800297c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002872:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002876:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002878:	f7fe fd70 	bl	800135c <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800287e:	e008      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002880:	f7fe fd6c 	bl	800135c <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b64      	cmp	r3, #100	; 0x64
 800288c:	d901      	bls.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e06d      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002892:	4b3a      	ldr	r3, [pc, #232]	; (800297c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0f0      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800289e:	4b36      	ldr	r3, [pc, #216]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d02e      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d027      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028bc:	4b2e      	ldr	r3, [pc, #184]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028c6:	4b2e      	ldr	r3, [pc, #184]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80028c8:	2201      	movs	r2, #1
 80028ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028cc:	4b2c      	ldr	r3, [pc, #176]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80028d2:	4a29      	ldr	r2, [pc, #164]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d014      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e2:	f7fe fd3b 	bl	800135c <HAL_GetTick>
 80028e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028e8:	e00a      	b.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ea:	f7fe fd37 	bl	800135c <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d901      	bls.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e036      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002900:	4b1d      	ldr	r3, [pc, #116]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0ee      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800290c:	4b1a      	ldr	r3, [pc, #104]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	4917      	ldr	r1, [pc, #92]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800291a:	4313      	orrs	r3, r2
 800291c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800291e:	7dfb      	ldrb	r3, [r7, #23]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d105      	bne.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002924:	4b14      	ldr	r3, [pc, #80]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002926:	69db      	ldr	r3, [r3, #28]
 8002928:	4a13      	ldr	r2, [pc, #76]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800292a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800292e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d008      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800293c:	4b0e      	ldr	r3, [pc, #56]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	490b      	ldr	r1, [pc, #44]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800294a:	4313      	orrs	r3, r2
 800294c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	2b00      	cmp	r3, #0
 8002958:	d008      	beq.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800295a:	4b07      	ldr	r3, [pc, #28]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	4904      	ldr	r1, [pc, #16]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002968:	4313      	orrs	r3, r2
 800296a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3718      	adds	r7, #24
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40021000 	.word	0x40021000
 800297c:	40007000 	.word	0x40007000
 8002980:	42420440 	.word	0x42420440

08002984 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e04c      	b.n	8002a30 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d111      	bne.n	80029c6 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 fffa 	bl	80039a4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d102      	bne.n	80029be <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a1f      	ldr	r2, [pc, #124]	; (8002a38 <HAL_TIM_Base_Init+0xb4>)
 80029bc:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2202      	movs	r2, #2
 80029ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	3304      	adds	r3, #4
 80029d6:	4619      	mov	r1, r3
 80029d8:	4610      	mov	r0, r2
 80029da:	f000 fd03 	bl	80033e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2201      	movs	r2, #1
 80029ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2201      	movs	r2, #1
 80029f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3708      	adds	r7, #8
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	08000dfd 	.word	0x08000dfd

08002a3c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d001      	beq.n	8002a54 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e03c      	b.n	8002ace <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2202      	movs	r2, #2
 8002a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a1d      	ldr	r2, [pc, #116]	; (8002ad8 <HAL_TIM_Base_Start+0x9c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d018      	beq.n	8002a98 <HAL_TIM_Base_Start+0x5c>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a1c      	ldr	r2, [pc, #112]	; (8002adc <HAL_TIM_Base_Start+0xa0>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d013      	beq.n	8002a98 <HAL_TIM_Base_Start+0x5c>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a78:	d00e      	beq.n	8002a98 <HAL_TIM_Base_Start+0x5c>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a18      	ldr	r2, [pc, #96]	; (8002ae0 <HAL_TIM_Base_Start+0xa4>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d009      	beq.n	8002a98 <HAL_TIM_Base_Start+0x5c>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a16      	ldr	r2, [pc, #88]	; (8002ae4 <HAL_TIM_Base_Start+0xa8>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d004      	beq.n	8002a98 <HAL_TIM_Base_Start+0x5c>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a15      	ldr	r2, [pc, #84]	; (8002ae8 <HAL_TIM_Base_Start+0xac>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d111      	bne.n	8002abc <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2b06      	cmp	r3, #6
 8002aa8:	d010      	beq.n	8002acc <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f042 0201 	orr.w	r2, r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aba:	e007      	b.n	8002acc <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0201 	orr.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3714      	adds	r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr
 8002ad8:	40012c00 	.word	0x40012c00
 8002adc:	40013400 	.word	0x40013400
 8002ae0:	40000400 	.word	0x40000400
 8002ae4:	40000800 	.word	0x40000800
 8002ae8:	40000c00 	.word	0x40000c00

08002aec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d001      	beq.n	8002b04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e044      	b.n	8002b8e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2202      	movs	r2, #2
 8002b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f042 0201 	orr.w	r2, r2, #1
 8002b1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a1d      	ldr	r2, [pc, #116]	; (8002b98 <HAL_TIM_Base_Start_IT+0xac>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d018      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x6c>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a1c      	ldr	r2, [pc, #112]	; (8002b9c <HAL_TIM_Base_Start_IT+0xb0>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d013      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x6c>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b38:	d00e      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x6c>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a18      	ldr	r2, [pc, #96]	; (8002ba0 <HAL_TIM_Base_Start_IT+0xb4>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d009      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x6c>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a16      	ldr	r2, [pc, #88]	; (8002ba4 <HAL_TIM_Base_Start_IT+0xb8>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d004      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x6c>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a15      	ldr	r2, [pc, #84]	; (8002ba8 <HAL_TIM_Base_Start_IT+0xbc>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d111      	bne.n	8002b7c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2b06      	cmp	r3, #6
 8002b68:	d010      	beq.n	8002b8c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f042 0201 	orr.w	r2, r2, #1
 8002b78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b7a:	e007      	b.n	8002b8c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f042 0201 	orr.w	r2, r2, #1
 8002b8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3714      	adds	r7, #20
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr
 8002b98:	40012c00 	.word	0x40012c00
 8002b9c:	40013400 	.word	0x40013400
 8002ba0:	40000400 	.word	0x40000400
 8002ba4:	40000800 	.word	0x40000800
 8002ba8:	40000c00 	.word	0x40000c00

08002bac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e04c      	b.n	8002c58 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d111      	bne.n	8002bee <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 fee6 	bl	80039a4 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d102      	bne.n	8002be6 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a1f      	ldr	r2, [pc, #124]	; (8002c60 <HAL_TIM_PWM_Init+0xb4>)
 8002be4:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2202      	movs	r2, #2
 8002bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	3304      	adds	r3, #4
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4610      	mov	r0, r2
 8002c02:	f000 fbef 	bl	80033e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2201      	movs	r2, #1
 8002c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2201      	movs	r2, #1
 8002c42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	08002c65 	.word	0x08002c65

08002c64 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr
	...

08002c78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d109      	bne.n	8002c9c <HAL_TIM_PWM_Start+0x24>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	bf14      	ite	ne
 8002c94:	2301      	movne	r3, #1
 8002c96:	2300      	moveq	r3, #0
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	e022      	b.n	8002ce2 <HAL_TIM_PWM_Start+0x6a>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	d109      	bne.n	8002cb6 <HAL_TIM_PWM_Start+0x3e>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	bf14      	ite	ne
 8002cae:	2301      	movne	r3, #1
 8002cb0:	2300      	moveq	r3, #0
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	e015      	b.n	8002ce2 <HAL_TIM_PWM_Start+0x6a>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b08      	cmp	r3, #8
 8002cba:	d109      	bne.n	8002cd0 <HAL_TIM_PWM_Start+0x58>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	bf14      	ite	ne
 8002cc8:	2301      	movne	r3, #1
 8002cca:	2300      	moveq	r3, #0
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	e008      	b.n	8002ce2 <HAL_TIM_PWM_Start+0x6a>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	bf14      	ite	ne
 8002cdc:	2301      	movne	r3, #1
 8002cde:	2300      	moveq	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e072      	b.n	8002dd0 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d104      	bne.n	8002cfa <HAL_TIM_PWM_Start+0x82>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cf8:	e013      	b.n	8002d22 <HAL_TIM_PWM_Start+0xaa>
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	2b04      	cmp	r3, #4
 8002cfe:	d104      	bne.n	8002d0a <HAL_TIM_PWM_Start+0x92>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2202      	movs	r2, #2
 8002d04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d08:	e00b      	b.n	8002d22 <HAL_TIM_PWM_Start+0xaa>
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	2b08      	cmp	r3, #8
 8002d0e:	d104      	bne.n	8002d1a <HAL_TIM_PWM_Start+0xa2>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2202      	movs	r2, #2
 8002d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d18:	e003      	b.n	8002d22 <HAL_TIM_PWM_Start+0xaa>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2201      	movs	r2, #1
 8002d28:	6839      	ldr	r1, [r7, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f000 fe16 	bl	800395c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a28      	ldr	r2, [pc, #160]	; (8002dd8 <HAL_TIM_PWM_Start+0x160>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d004      	beq.n	8002d44 <HAL_TIM_PWM_Start+0xcc>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a27      	ldr	r2, [pc, #156]	; (8002ddc <HAL_TIM_PWM_Start+0x164>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d101      	bne.n	8002d48 <HAL_TIM_PWM_Start+0xd0>
 8002d44:	2301      	movs	r3, #1
 8002d46:	e000      	b.n	8002d4a <HAL_TIM_PWM_Start+0xd2>
 8002d48:	2300      	movs	r3, #0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d007      	beq.n	8002d5e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a1d      	ldr	r2, [pc, #116]	; (8002dd8 <HAL_TIM_PWM_Start+0x160>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d018      	beq.n	8002d9a <HAL_TIM_PWM_Start+0x122>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a1b      	ldr	r2, [pc, #108]	; (8002ddc <HAL_TIM_PWM_Start+0x164>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d013      	beq.n	8002d9a <HAL_TIM_PWM_Start+0x122>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d7a:	d00e      	beq.n	8002d9a <HAL_TIM_PWM_Start+0x122>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a17      	ldr	r2, [pc, #92]	; (8002de0 <HAL_TIM_PWM_Start+0x168>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d009      	beq.n	8002d9a <HAL_TIM_PWM_Start+0x122>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a16      	ldr	r2, [pc, #88]	; (8002de4 <HAL_TIM_PWM_Start+0x16c>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d004      	beq.n	8002d9a <HAL_TIM_PWM_Start+0x122>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a14      	ldr	r2, [pc, #80]	; (8002de8 <HAL_TIM_PWM_Start+0x170>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d111      	bne.n	8002dbe <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2b06      	cmp	r3, #6
 8002daa:	d010      	beq.n	8002dce <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dbc:	e007      	b.n	8002dce <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f042 0201 	orr.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40012c00 	.word	0x40012c00
 8002ddc:	40013400 	.word	0x40013400
 8002de0:	40000400 	.word	0x40000400
 8002de4:	40000800 	.word	0x40000800
 8002de8:	40000c00 	.word	0x40000c00

08002dec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d128      	bne.n	8002e54 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	f003 0302 	and.w	r3, r3, #2
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d121      	bne.n	8002e54 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f06f 0202 	mvn.w	r2, #2
 8002e18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	699b      	ldr	r3, [r3, #24]
 8002e26:	f003 0303 	and.w	r3, r3, #3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d005      	beq.n	8002e3a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	4798      	blx	r3
 8002e38:	e009      	b.n	8002e4e <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	2b04      	cmp	r3, #4
 8002e60:	d128      	bne.n	8002eb4 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	2b04      	cmp	r3, #4
 8002e6e:	d121      	bne.n	8002eb4 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f06f 0204 	mvn.w	r2, #4
 8002e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d005      	beq.n	8002e9a <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	4798      	blx	r3
 8002e98:	e009      	b.n	8002eae <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	f003 0308 	and.w	r3, r3, #8
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d128      	bne.n	8002f14 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	f003 0308 	and.w	r3, r3, #8
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	d121      	bne.n	8002f14 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f06f 0208 	mvn.w	r2, #8
 8002ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2204      	movs	r2, #4
 8002ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d005      	beq.n	8002efa <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	4798      	blx	r3
 8002ef8:	e009      	b.n	8002f0e <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	f003 0310 	and.w	r3, r3, #16
 8002f1e:	2b10      	cmp	r3, #16
 8002f20:	d128      	bne.n	8002f74 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	f003 0310 	and.w	r3, r3, #16
 8002f2c:	2b10      	cmp	r3, #16
 8002f2e:	d121      	bne.n	8002f74 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f06f 0210 	mvn.w	r2, #16
 8002f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2208      	movs	r2, #8
 8002f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d005      	beq.n	8002f5a <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	4798      	blx	r3
 8002f58:	e009      	b.n	8002f6e <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d110      	bne.n	8002fa4 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d109      	bne.n	8002fa4 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f06f 0201 	mvn.w	r2, #1
 8002f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fae:	2b80      	cmp	r3, #128	; 0x80
 8002fb0:	d110      	bne.n	8002fd4 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fbc:	2b80      	cmp	r3, #128	; 0x80
 8002fbe:	d109      	bne.n	8002fd4 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fde:	2b40      	cmp	r3, #64	; 0x40
 8002fe0:	d110      	bne.n	8003004 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fec:	2b40      	cmp	r3, #64	; 0x40
 8002fee:	d109      	bne.n	8003004 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	f003 0320 	and.w	r3, r3, #32
 800300e:	2b20      	cmp	r3, #32
 8003010:	d110      	bne.n	8003034 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	f003 0320 	and.w	r3, r3, #32
 800301c:	2b20      	cmp	r3, #32
 800301e:	d109      	bne.n	8003034 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f06f 0220 	mvn.w	r2, #32
 8003028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003034:	bf00      	nop
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800304e:	2b01      	cmp	r3, #1
 8003050:	d101      	bne.n	8003056 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003052:	2302      	movs	r3, #2
 8003054:	e0ac      	b.n	80031b0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2b0c      	cmp	r3, #12
 8003062:	f200 809f 	bhi.w	80031a4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003066:	a201      	add	r2, pc, #4	; (adr r2, 800306c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306c:	080030a1 	.word	0x080030a1
 8003070:	080031a5 	.word	0x080031a5
 8003074:	080031a5 	.word	0x080031a5
 8003078:	080031a5 	.word	0x080031a5
 800307c:	080030e1 	.word	0x080030e1
 8003080:	080031a5 	.word	0x080031a5
 8003084:	080031a5 	.word	0x080031a5
 8003088:	080031a5 	.word	0x080031a5
 800308c:	08003123 	.word	0x08003123
 8003090:	080031a5 	.word	0x080031a5
 8003094:	080031a5 	.word	0x080031a5
 8003098:	080031a5 	.word	0x080031a5
 800309c:	08003163 	.word	0x08003163
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68b9      	ldr	r1, [r7, #8]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f000 fa16 	bl	80034d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	699a      	ldr	r2, [r3, #24]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0208 	orr.w	r2, r2, #8
 80030ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	699a      	ldr	r2, [r3, #24]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 0204 	bic.w	r2, r2, #4
 80030ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6999      	ldr	r1, [r3, #24]
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	691a      	ldr	r2, [r3, #16]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	619a      	str	r2, [r3, #24]
      break;
 80030de:	e062      	b.n	80031a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68b9      	ldr	r1, [r7, #8]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 fa66 	bl	80035b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	699a      	ldr	r2, [r3, #24]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	699a      	ldr	r2, [r3, #24]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800310a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6999      	ldr	r1, [r3, #24]
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	021a      	lsls	r2, r3, #8
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	619a      	str	r2, [r3, #24]
      break;
 8003120:	e041      	b.n	80031a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	68b9      	ldr	r1, [r7, #8]
 8003128:	4618      	mov	r0, r3
 800312a:	f000 fab9 	bl	80036a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	69da      	ldr	r2, [r3, #28]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f042 0208 	orr.w	r2, r2, #8
 800313c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	69da      	ldr	r2, [r3, #28]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 0204 	bic.w	r2, r2, #4
 800314c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	69d9      	ldr	r1, [r3, #28]
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	691a      	ldr	r2, [r3, #16]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	430a      	orrs	r2, r1
 800315e:	61da      	str	r2, [r3, #28]
      break;
 8003160:	e021      	b.n	80031a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68b9      	ldr	r1, [r7, #8]
 8003168:	4618      	mov	r0, r3
 800316a:	f000 fb0d 	bl	8003788 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	69da      	ldr	r2, [r3, #28]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800317c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	69da      	ldr	r2, [r3, #28]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800318c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	69d9      	ldr	r1, [r3, #28]
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	021a      	lsls	r2, r3, #8
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	430a      	orrs	r2, r1
 80031a0:	61da      	str	r2, [r3, #28]
      break;
 80031a2:	e000      	b.n	80031a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80031a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d101      	bne.n	80031d0 <HAL_TIM_ConfigClockSource+0x18>
 80031cc:	2302      	movs	r3, #2
 80031ce:	e0b3      	b.n	8003338 <HAL_TIM_ConfigClockSource+0x180>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2202      	movs	r2, #2
 80031dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80031ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003208:	d03e      	beq.n	8003288 <HAL_TIM_ConfigClockSource+0xd0>
 800320a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800320e:	f200 8087 	bhi.w	8003320 <HAL_TIM_ConfigClockSource+0x168>
 8003212:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003216:	f000 8085 	beq.w	8003324 <HAL_TIM_ConfigClockSource+0x16c>
 800321a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800321e:	d87f      	bhi.n	8003320 <HAL_TIM_ConfigClockSource+0x168>
 8003220:	2b70      	cmp	r3, #112	; 0x70
 8003222:	d01a      	beq.n	800325a <HAL_TIM_ConfigClockSource+0xa2>
 8003224:	2b70      	cmp	r3, #112	; 0x70
 8003226:	d87b      	bhi.n	8003320 <HAL_TIM_ConfigClockSource+0x168>
 8003228:	2b60      	cmp	r3, #96	; 0x60
 800322a:	d050      	beq.n	80032ce <HAL_TIM_ConfigClockSource+0x116>
 800322c:	2b60      	cmp	r3, #96	; 0x60
 800322e:	d877      	bhi.n	8003320 <HAL_TIM_ConfigClockSource+0x168>
 8003230:	2b50      	cmp	r3, #80	; 0x50
 8003232:	d03c      	beq.n	80032ae <HAL_TIM_ConfigClockSource+0xf6>
 8003234:	2b50      	cmp	r3, #80	; 0x50
 8003236:	d873      	bhi.n	8003320 <HAL_TIM_ConfigClockSource+0x168>
 8003238:	2b40      	cmp	r3, #64	; 0x40
 800323a:	d058      	beq.n	80032ee <HAL_TIM_ConfigClockSource+0x136>
 800323c:	2b40      	cmp	r3, #64	; 0x40
 800323e:	d86f      	bhi.n	8003320 <HAL_TIM_ConfigClockSource+0x168>
 8003240:	2b30      	cmp	r3, #48	; 0x30
 8003242:	d064      	beq.n	800330e <HAL_TIM_ConfigClockSource+0x156>
 8003244:	2b30      	cmp	r3, #48	; 0x30
 8003246:	d86b      	bhi.n	8003320 <HAL_TIM_ConfigClockSource+0x168>
 8003248:	2b20      	cmp	r3, #32
 800324a:	d060      	beq.n	800330e <HAL_TIM_ConfigClockSource+0x156>
 800324c:	2b20      	cmp	r3, #32
 800324e:	d867      	bhi.n	8003320 <HAL_TIM_ConfigClockSource+0x168>
 8003250:	2b00      	cmp	r3, #0
 8003252:	d05c      	beq.n	800330e <HAL_TIM_ConfigClockSource+0x156>
 8003254:	2b10      	cmp	r3, #16
 8003256:	d05a      	beq.n	800330e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003258:	e062      	b.n	8003320 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6818      	ldr	r0, [r3, #0]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	6899      	ldr	r1, [r3, #8]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685a      	ldr	r2, [r3, #4]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	f000 fb58 	bl	800391e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800327c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	609a      	str	r2, [r3, #8]
      break;
 8003286:	e04e      	b.n	8003326 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6818      	ldr	r0, [r3, #0]
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	6899      	ldr	r1, [r3, #8]
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	f000 fb41 	bl	800391e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689a      	ldr	r2, [r3, #8]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032aa:	609a      	str	r2, [r3, #8]
      break;
 80032ac:	e03b      	b.n	8003326 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6818      	ldr	r0, [r3, #0]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	6859      	ldr	r1, [r3, #4]
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	461a      	mov	r2, r3
 80032bc:	f000 fab8 	bl	8003830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2150      	movs	r1, #80	; 0x50
 80032c6:	4618      	mov	r0, r3
 80032c8:	f000 fb0f 	bl	80038ea <TIM_ITRx_SetConfig>
      break;
 80032cc:	e02b      	b.n	8003326 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6818      	ldr	r0, [r3, #0]
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	6859      	ldr	r1, [r3, #4]
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	461a      	mov	r2, r3
 80032dc:	f000 fad6 	bl	800388c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2160      	movs	r1, #96	; 0x60
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 faff 	bl	80038ea <TIM_ITRx_SetConfig>
      break;
 80032ec:	e01b      	b.n	8003326 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6818      	ldr	r0, [r3, #0]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	6859      	ldr	r1, [r3, #4]
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	461a      	mov	r2, r3
 80032fc:	f000 fa98 	bl	8003830 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2140      	movs	r1, #64	; 0x40
 8003306:	4618      	mov	r0, r3
 8003308:	f000 faef 	bl	80038ea <TIM_ITRx_SetConfig>
      break;
 800330c:	e00b      	b.n	8003326 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4619      	mov	r1, r3
 8003318:	4610      	mov	r0, r2
 800331a:	f000 fae6 	bl	80038ea <TIM_ITRx_SetConfig>
        break;
 800331e:	e002      	b.n	8003326 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003320:	bf00      	nop
 8003322:	e000      	b.n	8003326 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003324:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	3710      	adds	r7, #16
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8003348:	bf00      	nop
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	bc80      	pop	{r7}
 8003350:	4770      	bx	lr

08003352 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003352:	b480      	push	{r7}
 8003354:	b083      	sub	sp, #12
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800335a:	bf00      	nop
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	bc80      	pop	{r7}
 8003362:	4770      	bx	lr

08003364 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr

08003376 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003376:	b480      	push	{r7}
 8003378:	b083      	sub	sp, #12
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800337e:	bf00      	nop
 8003380:	370c      	adds	r7, #12
 8003382:	46bd      	mov	sp, r7
 8003384:	bc80      	pop	{r7}
 8003386:	4770      	bx	lr

08003388 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003390:	bf00      	nop
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	bc80      	pop	{r7}
 8003398:	4770      	bx	lr

0800339a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800339a:	b480      	push	{r7}
 800339c:	b083      	sub	sp, #12
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bc80      	pop	{r7}
 80033aa:	4770      	bx	lr

080033ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bc80      	pop	{r7}
 80033bc:	4770      	bx	lr

080033be <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80033be:	b480      	push	{r7}
 80033c0:	b083      	sub	sp, #12
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80033c6:	bf00      	nop
 80033c8:	370c      	adds	r7, #12
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr

080033d0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc80      	pop	{r7}
 80033e0:	4770      	bx	lr
	...

080033e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b085      	sub	sp, #20
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a33      	ldr	r2, [pc, #204]	; (80034c4 <TIM_Base_SetConfig+0xe0>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d013      	beq.n	8003424 <TIM_Base_SetConfig+0x40>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a32      	ldr	r2, [pc, #200]	; (80034c8 <TIM_Base_SetConfig+0xe4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d00f      	beq.n	8003424 <TIM_Base_SetConfig+0x40>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800340a:	d00b      	beq.n	8003424 <TIM_Base_SetConfig+0x40>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a2f      	ldr	r2, [pc, #188]	; (80034cc <TIM_Base_SetConfig+0xe8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d007      	beq.n	8003424 <TIM_Base_SetConfig+0x40>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a2e      	ldr	r2, [pc, #184]	; (80034d0 <TIM_Base_SetConfig+0xec>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d003      	beq.n	8003424 <TIM_Base_SetConfig+0x40>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a2d      	ldr	r2, [pc, #180]	; (80034d4 <TIM_Base_SetConfig+0xf0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d108      	bne.n	8003436 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800342a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	4313      	orrs	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a22      	ldr	r2, [pc, #136]	; (80034c4 <TIM_Base_SetConfig+0xe0>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d013      	beq.n	8003466 <TIM_Base_SetConfig+0x82>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a21      	ldr	r2, [pc, #132]	; (80034c8 <TIM_Base_SetConfig+0xe4>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00f      	beq.n	8003466 <TIM_Base_SetConfig+0x82>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800344c:	d00b      	beq.n	8003466 <TIM_Base_SetConfig+0x82>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a1e      	ldr	r2, [pc, #120]	; (80034cc <TIM_Base_SetConfig+0xe8>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d007      	beq.n	8003466 <TIM_Base_SetConfig+0x82>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a1d      	ldr	r2, [pc, #116]	; (80034d0 <TIM_Base_SetConfig+0xec>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d003      	beq.n	8003466 <TIM_Base_SetConfig+0x82>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a1c      	ldr	r2, [pc, #112]	; (80034d4 <TIM_Base_SetConfig+0xf0>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d108      	bne.n	8003478 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800346c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	4313      	orrs	r3, r2
 8003476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	4313      	orrs	r3, r2
 8003484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a09      	ldr	r2, [pc, #36]	; (80034c4 <TIM_Base_SetConfig+0xe0>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d003      	beq.n	80034ac <TIM_Base_SetConfig+0xc8>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	4a08      	ldr	r2, [pc, #32]	; (80034c8 <TIM_Base_SetConfig+0xe4>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d103      	bne.n	80034b4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	691a      	ldr	r2, [r3, #16]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	615a      	str	r2, [r3, #20]
}
 80034ba:	bf00      	nop
 80034bc:	3714      	adds	r7, #20
 80034be:	46bd      	mov	sp, r7
 80034c0:	bc80      	pop	{r7}
 80034c2:	4770      	bx	lr
 80034c4:	40012c00 	.word	0x40012c00
 80034c8:	40013400 	.word	0x40013400
 80034cc:	40000400 	.word	0x40000400
 80034d0:	40000800 	.word	0x40000800
 80034d4:	40000c00 	.word	0x40000c00

080034d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80034d8:	b480      	push	{r7}
 80034da:	b087      	sub	sp, #28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	f023 0201 	bic.w	r2, r3, #1
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a1b      	ldr	r3, [r3, #32]
 80034f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	699b      	ldr	r3, [r3, #24]
 80034fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f023 0303 	bic.w	r3, r3, #3
 800350e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68fa      	ldr	r2, [r7, #12]
 8003516:	4313      	orrs	r3, r2
 8003518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	f023 0302 	bic.w	r3, r3, #2
 8003520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	4313      	orrs	r3, r2
 800352a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a20      	ldr	r2, [pc, #128]	; (80035b0 <TIM_OC1_SetConfig+0xd8>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d003      	beq.n	800353c <TIM_OC1_SetConfig+0x64>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a1f      	ldr	r2, [pc, #124]	; (80035b4 <TIM_OC1_SetConfig+0xdc>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d10c      	bne.n	8003556 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f023 0308 	bic.w	r3, r3, #8
 8003542:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	4313      	orrs	r3, r2
 800354c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	f023 0304 	bic.w	r3, r3, #4
 8003554:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a15      	ldr	r2, [pc, #84]	; (80035b0 <TIM_OC1_SetConfig+0xd8>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d003      	beq.n	8003566 <TIM_OC1_SetConfig+0x8e>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a14      	ldr	r2, [pc, #80]	; (80035b4 <TIM_OC1_SetConfig+0xdc>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d111      	bne.n	800358a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800356c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4313      	orrs	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	693a      	ldr	r2, [r7, #16]
 8003586:	4313      	orrs	r3, r2
 8003588:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	621a      	str	r2, [r3, #32]
}
 80035a4:	bf00      	nop
 80035a6:	371c      	adds	r7, #28
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bc80      	pop	{r7}
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40012c00 	.word	0x40012c00
 80035b4:	40013400 	.word	0x40013400

080035b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	f023 0210 	bic.w	r2, r3, #16
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a1b      	ldr	r3, [r3, #32]
 80035d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	021b      	lsls	r3, r3, #8
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f023 0320 	bic.w	r3, r3, #32
 8003602:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	4313      	orrs	r3, r2
 800360e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a21      	ldr	r2, [pc, #132]	; (8003698 <TIM_OC2_SetConfig+0xe0>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d003      	beq.n	8003620 <TIM_OC2_SetConfig+0x68>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a20      	ldr	r2, [pc, #128]	; (800369c <TIM_OC2_SetConfig+0xe4>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d10d      	bne.n	800363c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003626:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	011b      	lsls	r3, r3, #4
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	4313      	orrs	r3, r2
 8003632:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800363a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a16      	ldr	r2, [pc, #88]	; (8003698 <TIM_OC2_SetConfig+0xe0>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d003      	beq.n	800364c <TIM_OC2_SetConfig+0x94>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a15      	ldr	r2, [pc, #84]	; (800369c <TIM_OC2_SetConfig+0xe4>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d113      	bne.n	8003674 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003652:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800365a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	695b      	ldr	r3, [r3, #20]
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	4313      	orrs	r3, r2
 8003672:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	693a      	ldr	r2, [r7, #16]
 8003678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685a      	ldr	r2, [r3, #4]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	621a      	str	r2, [r3, #32]
}
 800368e:	bf00      	nop
 8003690:	371c      	adds	r7, #28
 8003692:	46bd      	mov	sp, r7
 8003694:	bc80      	pop	{r7}
 8003696:	4770      	bx	lr
 8003698:	40012c00 	.word	0x40012c00
 800369c:	40013400 	.word	0x40013400

080036a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b087      	sub	sp, #28
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a1b      	ldr	r3, [r3, #32]
 80036ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f023 0303 	bic.w	r3, r3, #3
 80036d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68fa      	ldr	r2, [r7, #12]
 80036de:	4313      	orrs	r3, r2
 80036e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80036e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	021b      	lsls	r3, r3, #8
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a21      	ldr	r2, [pc, #132]	; (8003780 <TIM_OC3_SetConfig+0xe0>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d003      	beq.n	8003706 <TIM_OC3_SetConfig+0x66>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a20      	ldr	r2, [pc, #128]	; (8003784 <TIM_OC3_SetConfig+0xe4>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d10d      	bne.n	8003722 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800370c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	021b      	lsls	r3, r3, #8
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	4313      	orrs	r3, r2
 8003718:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003720:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a16      	ldr	r2, [pc, #88]	; (8003780 <TIM_OC3_SetConfig+0xe0>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d003      	beq.n	8003732 <TIM_OC3_SetConfig+0x92>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a15      	ldr	r2, [pc, #84]	; (8003784 <TIM_OC3_SetConfig+0xe4>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d113      	bne.n	800375a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003738:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003740:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	011b      	lsls	r3, r3, #4
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	4313      	orrs	r3, r2
 800374c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	011b      	lsls	r3, r3, #4
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	4313      	orrs	r3, r2
 8003758:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	685a      	ldr	r2, [r3, #4]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	697a      	ldr	r2, [r7, #20]
 8003772:	621a      	str	r2, [r3, #32]
}
 8003774:	bf00      	nop
 8003776:	371c      	adds	r7, #28
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	40012c00 	.word	0x40012c00
 8003784:	40013400 	.word	0x40013400

08003788 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003788:	b480      	push	{r7}
 800378a:	b087      	sub	sp, #28
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	021b      	lsls	r3, r3, #8
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	031b      	lsls	r3, r3, #12
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	4313      	orrs	r3, r2
 80037de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a11      	ldr	r2, [pc, #68]	; (8003828 <TIM_OC4_SetConfig+0xa0>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d003      	beq.n	80037f0 <TIM_OC4_SetConfig+0x68>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a10      	ldr	r2, [pc, #64]	; (800382c <TIM_OC4_SetConfig+0xa4>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d109      	bne.n	8003804 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	019b      	lsls	r3, r3, #6
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	4313      	orrs	r3, r2
 8003802:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	621a      	str	r2, [r3, #32]
}
 800381e:	bf00      	nop
 8003820:	371c      	adds	r7, #28
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr
 8003828:	40012c00 	.word	0x40012c00
 800382c:	40013400 	.word	0x40013400

08003830 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003830:	b480      	push	{r7}
 8003832:	b087      	sub	sp, #28
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	f023 0201 	bic.w	r2, r3, #1
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800385a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	4313      	orrs	r3, r2
 8003864:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	f023 030a 	bic.w	r3, r3, #10
 800386c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4313      	orrs	r3, r2
 8003874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	621a      	str	r2, [r3, #32]
}
 8003882:	bf00      	nop
 8003884:	371c      	adds	r7, #28
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr

0800388c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800388c:	b480      	push	{r7}
 800388e:	b087      	sub	sp, #28
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6a1b      	ldr	r3, [r3, #32]
 800389c:	f023 0210 	bic.w	r2, r3, #16
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038b6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	031b      	lsls	r3, r3, #12
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	4313      	orrs	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80038c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	621a      	str	r2, [r3, #32]
}
 80038e0:	bf00      	nop
 80038e2:	371c      	adds	r7, #28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bc80      	pop	{r7}
 80038e8:	4770      	bx	lr

080038ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b085      	sub	sp, #20
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
 80038f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003900:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	4313      	orrs	r3, r2
 8003908:	f043 0307 	orr.w	r3, r3, #7
 800390c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	68fa      	ldr	r2, [r7, #12]
 8003912:	609a      	str	r2, [r3, #8]
}
 8003914:	bf00      	nop
 8003916:	3714      	adds	r7, #20
 8003918:	46bd      	mov	sp, r7
 800391a:	bc80      	pop	{r7}
 800391c:	4770      	bx	lr

0800391e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800391e:	b480      	push	{r7}
 8003920:	b087      	sub	sp, #28
 8003922:	af00      	add	r7, sp, #0
 8003924:	60f8      	str	r0, [r7, #12]
 8003926:	60b9      	str	r1, [r7, #8]
 8003928:	607a      	str	r2, [r7, #4]
 800392a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003938:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	021a      	lsls	r2, r3, #8
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	431a      	orrs	r2, r3
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	4313      	orrs	r3, r2
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	4313      	orrs	r3, r2
 800394a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	609a      	str	r2, [r3, #8]
}
 8003952:	bf00      	nop
 8003954:	371c      	adds	r7, #28
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr

0800395c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800395c:	b480      	push	{r7}
 800395e:	b087      	sub	sp, #28
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	f003 031f 	and.w	r3, r3, #31
 800396e:	2201      	movs	r2, #1
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6a1a      	ldr	r2, [r3, #32]
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	43db      	mvns	r3, r3
 800397e:	401a      	ands	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6a1a      	ldr	r2, [r3, #32]
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	f003 031f 	and.w	r3, r3, #31
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	fa01 f303 	lsl.w	r3, r1, r3
 8003994:	431a      	orrs	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	621a      	str	r2, [r3, #32]
}
 800399a:	bf00      	nop
 800399c:	371c      	adds	r7, #28
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	4770      	bx	lr

080039a4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a1c      	ldr	r2, [pc, #112]	; (8003a20 <TIM_ResetCallback+0x7c>)
 80039b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a1b      	ldr	r2, [pc, #108]	; (8003a24 <TIM_ResetCallback+0x80>)
 80039b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a1a      	ldr	r2, [pc, #104]	; (8003a28 <TIM_ResetCallback+0x84>)
 80039c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a19      	ldr	r2, [pc, #100]	; (8003a2c <TIM_ResetCallback+0x88>)
 80039c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a18      	ldr	r2, [pc, #96]	; (8003a30 <TIM_ResetCallback+0x8c>)
 80039d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a17      	ldr	r2, [pc, #92]	; (8003a34 <TIM_ResetCallback+0x90>)
 80039d8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a16      	ldr	r2, [pc, #88]	; (8003a38 <TIM_ResetCallback+0x94>)
 80039e0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a15      	ldr	r2, [pc, #84]	; (8003a3c <TIM_ResetCallback+0x98>)
 80039e8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a14      	ldr	r2, [pc, #80]	; (8003a40 <TIM_ResetCallback+0x9c>)
 80039f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a13      	ldr	r2, [pc, #76]	; (8003a44 <TIM_ResetCallback+0xa0>)
 80039f8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a12      	ldr	r2, [pc, #72]	; (8003a48 <TIM_ResetCallback+0xa4>)
 8003a00:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a11      	ldr	r2, [pc, #68]	; (8003a4c <TIM_ResetCallback+0xa8>)
 8003a08:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a10      	ldr	r2, [pc, #64]	; (8003a50 <TIM_ResetCallback+0xac>)
 8003a10:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bc80      	pop	{r7}
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	08000cbd 	.word	0x08000cbd
 8003a24:	08003341 	.word	0x08003341
 8003a28:	080033ad 	.word	0x080033ad
 8003a2c:	080033bf 	.word	0x080033bf
 8003a30:	08003365 	.word	0x08003365
 8003a34:	08003377 	.word	0x08003377
 8003a38:	08003353 	.word	0x08003353
 8003a3c:	08003389 	.word	0x08003389
 8003a40:	0800339b 	.word	0x0800339b
 8003a44:	080033d1 	.word	0x080033d1
 8003a48:	08003bcf 	.word	0x08003bcf
 8003a4c:	08003be1 	.word	0x08003be1
 8003a50:	08003bf3 	.word	0x08003bf3

08003a54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e050      	b.n	8003b0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2202      	movs	r2, #2
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a1b      	ldr	r2, [pc, #108]	; (8003b18 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d018      	beq.n	8003ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a19      	ldr	r2, [pc, #100]	; (8003b1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d013      	beq.n	8003ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ac2:	d00e      	beq.n	8003ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a15      	ldr	r2, [pc, #84]	; (8003b20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d009      	beq.n	8003ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a14      	ldr	r2, [pc, #80]	; (8003b24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d004      	beq.n	8003ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a12      	ldr	r2, [pc, #72]	; (8003b28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d10c      	bne.n	8003afc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ae8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68ba      	ldr	r2, [r7, #8]
 8003afa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3714      	adds	r7, #20
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bc80      	pop	{r7}
 8003b16:	4770      	bx	lr
 8003b18:	40012c00 	.word	0x40012c00
 8003b1c:	40013400 	.word	0x40013400
 8003b20:	40000400 	.word	0x40000400
 8003b24:	40000800 	.word	0x40000800
 8003b28:	40000c00 	.word	0x40000c00

08003b2c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d101      	bne.n	8003b48 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003b44:	2302      	movs	r3, #2
 8003b46:	e03d      	b.n	8003bc4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3714      	adds	r7, #20
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr

08003bce <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003bce:	b480      	push	{r7}
 8003bd0:	b083      	sub	sp, #12
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bd6:	bf00      	nop
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bc80      	pop	{r7}
 8003bde:	4770      	bx	lr

08003be0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bc80      	pop	{r7}
 8003bf0:	4770      	bx	lr

08003bf2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b083      	sub	sp, #12
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bfa:	bf00      	nop
 8003bfc:	370c      	adds	r7, #12
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bc80      	pop	{r7}
 8003c02:	4770      	bx	lr

08003c04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e04a      	b.n	8003cac <HAL_UART_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d111      	bne.n	8003c46 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fb00 	bl	8004230 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d102      	bne.n	8003c3e <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a1e      	ldr	r2, [pc, #120]	; (8003cb4 <HAL_UART_Init+0xb0>)
 8003c3c:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2224      	movs	r2, #36	; 0x24
 8003c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68da      	ldr	r2, [r3, #12]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c5c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 fcf4 	bl	800464c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691a      	ldr	r2, [r3, #16]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c72:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	695a      	ldr	r2, [r3, #20]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c82:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68da      	ldr	r2, [r3, #12]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c92:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	08000f0d 	.word	0x08000f0d

08003cb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b08a      	sub	sp, #40	; 0x28
 8003cbc:	af02      	add	r7, sp, #8
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	603b      	str	r3, [r7, #0]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b20      	cmp	r3, #32
 8003cd6:	d17c      	bne.n	8003dd2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d002      	beq.n	8003ce4 <HAL_UART_Transmit+0x2c>
 8003cde:	88fb      	ldrh	r3, [r7, #6]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d101      	bne.n	8003ce8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e075      	b.n	8003dd4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d101      	bne.n	8003cf6 <HAL_UART_Transmit+0x3e>
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	e06e      	b.n	8003dd4 <HAL_UART_Transmit+0x11c>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2221      	movs	r2, #33	; 0x21
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d0c:	f7fd fb26 	bl	800135c <HAL_GetTick>
 8003d10:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	88fa      	ldrh	r2, [r7, #6]
 8003d16:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	88fa      	ldrh	r2, [r7, #6]
 8003d1c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d26:	d108      	bne.n	8003d3a <HAL_UART_Transmit+0x82>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d104      	bne.n	8003d3a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003d30:	2300      	movs	r3, #0
 8003d32:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	61bb      	str	r3, [r7, #24]
 8003d38:	e003      	b.n	8003d42 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003d4a:	e02a      	b.n	8003da2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	9300      	str	r3, [sp, #0]
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	2200      	movs	r2, #0
 8003d54:	2180      	movs	r1, #128	; 0x80
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f000 faa0 	bl	800429c <UART_WaitOnFlagUntilTimeout>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e036      	b.n	8003dd4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d10b      	bne.n	8003d84 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	881b      	ldrh	r3, [r3, #0]
 8003d70:	461a      	mov	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d7a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	3302      	adds	r3, #2
 8003d80:	61bb      	str	r3, [r7, #24]
 8003d82:	e007      	b.n	8003d94 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	781a      	ldrb	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	3301      	adds	r3, #1
 8003d92:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1cf      	bne.n	8003d4c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	9300      	str	r3, [sp, #0]
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	2200      	movs	r2, #0
 8003db4:	2140      	movs	r1, #64	; 0x40
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f000 fa70 	bl	800429c <UART_WaitOnFlagUntilTimeout>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e006      	b.n	8003dd4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	e000      	b.n	8003dd4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003dd2:	2302      	movs	r3, #2
  }
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3720      	adds	r7, #32
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	4613      	mov	r3, r2
 8003de8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b20      	cmp	r3, #32
 8003df4:	d11d      	bne.n	8003e32 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <HAL_UART_Receive_IT+0x26>
 8003dfc:	88fb      	ldrh	r3, [r7, #6]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e016      	b.n	8003e34 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d101      	bne.n	8003e14 <HAL_UART_Receive_IT+0x38>
 8003e10:	2302      	movs	r3, #2
 8003e12:	e00f      	b.n	8003e34 <HAL_UART_Receive_IT+0x58>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003e22:	88fb      	ldrh	r3, [r7, #6]
 8003e24:	461a      	mov	r2, r3
 8003e26:	68b9      	ldr	r1, [r7, #8]
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 fa81 	bl	8004330 <UART_Start_Receive_IT>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	e000      	b.n	8003e34 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003e32:	2302      	movs	r3, #2
  }
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b08a      	sub	sp, #40	; 0x28
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003e60:	2300      	movs	r3, #0
 8003e62:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10d      	bne.n	8003e8e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e74:	f003 0320 	and.w	r3, r3, #32
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d008      	beq.n	8003e8e <HAL_UART_IRQHandler+0x52>
 8003e7c:	6a3b      	ldr	r3, [r7, #32]
 8003e7e:	f003 0320 	and.w	r3, r3, #32
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f000 fb34 	bl	80044f4 <UART_Receive_IT>
      return;
 8003e8c:	e180      	b.n	8004190 <HAL_UART_IRQHandler+0x354>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 80b4 	beq.w	8003ffe <HAL_UART_IRQHandler+0x1c2>
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d105      	bne.n	8003eac <HAL_UART_IRQHandler+0x70>
 8003ea0:	6a3b      	ldr	r3, [r7, #32]
 8003ea2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f000 80a9 	beq.w	8003ffe <HAL_UART_IRQHandler+0x1c2>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00a      	beq.n	8003ecc <HAL_UART_IRQHandler+0x90>
 8003eb6:	6a3b      	ldr	r3, [r7, #32]
 8003eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d005      	beq.n	8003ecc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec4:	f043 0201 	orr.w	r2, r3, #1
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ece:	f003 0304 	and.w	r3, r3, #4
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00a      	beq.n	8003eec <HAL_UART_IRQHandler+0xb0>
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d005      	beq.n	8003eec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee4:	f043 0202 	orr.w	r2, r3, #2
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00a      	beq.n	8003f0c <HAL_UART_IRQHandler+0xd0>
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d005      	beq.n	8003f0c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f04:	f043 0204 	orr.w	r2, r3, #4
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0e:	f003 0308 	and.w	r3, r3, #8
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00f      	beq.n	8003f36 <HAL_UART_IRQHandler+0xfa>
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	f003 0320 	and.w	r3, r3, #32
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d104      	bne.n	8003f2a <HAL_UART_IRQHandler+0xee>
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	f003 0301 	and.w	r3, r3, #1
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d005      	beq.n	8003f36 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	f043 0208 	orr.w	r2, r3, #8
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 8123 	beq.w	8004186 <HAL_UART_IRQHandler+0x34a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f42:	f003 0320 	and.w	r3, r3, #32
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d007      	beq.n	8003f5a <HAL_UART_IRQHandler+0x11e>
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	f003 0320 	and.w	r3, r3, #32
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 facd 	bl	80044f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	bf14      	ite	ne
 8003f68:	2301      	movne	r3, #1
 8003f6a:	2300      	moveq	r3, #0
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f74:	f003 0308 	and.w	r3, r3, #8
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d102      	bne.n	8003f82 <HAL_UART_IRQHandler+0x146>
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d033      	beq.n	8003fea <HAL_UART_IRQHandler+0x1ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 fa0d 	bl	80043a2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d024      	beq.n	8003fe0 <HAL_UART_IRQHandler+0x1a4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695a      	ldr	r2, [r3, #20]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fa4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d013      	beq.n	8003fd6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb2:	4a79      	ldr	r2, [pc, #484]	; (8004198 <HAL_UART_IRQHandler+0x35c>)
 8003fb4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7fd fd44 	bl	8001a48 <HAL_DMA_Abort_IT>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d019      	beq.n	8003ffa <HAL_UART_IRQHandler+0x1be>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003fd0:	4610      	mov	r0, r2
 8003fd2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fd4:	e011      	b.n	8003ffa <HAL_UART_IRQHandler+0x1be>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fde:	e00c      	b.n	8003ffa <HAL_UART_IRQHandler+0x1be>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fe8:	e007      	b.n	8003ffa <HAL_UART_IRQHandler+0x1be>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003ff8:	e0c5      	b.n	8004186 <HAL_UART_IRQHandler+0x34a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ffa:	bf00      	nop
    return;
 8003ffc:	e0c3      	b.n	8004186 <HAL_UART_IRQHandler+0x34a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004002:	2b01      	cmp	r3, #1
 8004004:	f040 80a3 	bne.w	800414e <HAL_UART_IRQHandler+0x312>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400a:	f003 0310 	and.w	r3, r3, #16
 800400e:	2b00      	cmp	r3, #0
 8004010:	f000 809d 	beq.w	800414e <HAL_UART_IRQHandler+0x312>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004014:	6a3b      	ldr	r3, [r7, #32]
 8004016:	f003 0310 	and.w	r3, r3, #16
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 8097 	beq.w	800414e <HAL_UART_IRQHandler+0x312>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004020:	2300      	movs	r3, #0
 8004022:	60fb      	str	r3, [r7, #12]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004040:	2b00      	cmp	r3, #0
 8004042:	d04f      	beq.n	80040e4 <HAL_UART_IRQHandler+0x2a8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800404e:	8a3b      	ldrh	r3, [r7, #16]
 8004050:	2b00      	cmp	r3, #0
 8004052:	f000 809a 	beq.w	800418a <HAL_UART_IRQHandler+0x34e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800405a:	8a3a      	ldrh	r2, [r7, #16]
 800405c:	429a      	cmp	r2, r3
 800405e:	f080 8094 	bcs.w	800418a <HAL_UART_IRQHandler+0x34e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	8a3a      	ldrh	r2, [r7, #16]
 8004066:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	2b20      	cmp	r3, #32
 8004070:	d02b      	beq.n	80040ca <HAL_UART_IRQHandler+0x28e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68da      	ldr	r2, [r3, #12]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004080:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	695a      	ldr	r2, [r3, #20]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f022 0201 	bic.w	r2, r2, #1
 8004090:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	695a      	ldr	r2, [r3, #20]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040a0:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2220      	movs	r2, #32
 80040a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68da      	ldr	r2, [r3, #12]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0210 	bic.w	r2, r2, #16
 80040be:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7fd fc84 	bl	80019d2 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 80040d6:	b292      	uxth	r2, r2
 80040d8:	1a8a      	subs	r2, r1, r2
 80040da:	b292      	uxth	r2, r2
 80040dc:	4611      	mov	r1, r2
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 80040e2:	e052      	b.n	800418a <HAL_UART_IRQHandler+0x34e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d048      	beq.n	800418e <HAL_UART_IRQHandler+0x352>
          &&(nb_rx_data > 0U) )
 80040fc:	8a7b      	ldrh	r3, [r7, #18]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d045      	beq.n	800418e <HAL_UART_IRQHandler+0x352>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68da      	ldr	r2, [r3, #12]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004110:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	695a      	ldr	r2, [r3, #20]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f022 0201 	bic.w	r2, r2, #1
 8004120:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2220      	movs	r2, #32
 8004126:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68da      	ldr	r2, [r3, #12]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0210 	bic.w	r2, r2, #16
 800413e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004144:	8a7a      	ldrh	r2, [r7, #18]
 8004146:	4611      	mov	r1, r2
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 800414c:	e01f      	b.n	800418e <HAL_UART_IRQHandler+0x352>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800414e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004150:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004154:	2b00      	cmp	r3, #0
 8004156:	d008      	beq.n	800416a <HAL_UART_IRQHandler+0x32e>
 8004158:	6a3b      	ldr	r3, [r7, #32]
 800415a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_UART_IRQHandler+0x32e>
  {
    UART_Transmit_IT(huart);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f95e 	bl	8004424 <UART_Transmit_IT>
    return;
 8004168:	e012      	b.n	8004190 <HAL_UART_IRQHandler+0x354>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00d      	beq.n	8004190 <HAL_UART_IRQHandler+0x354>
 8004174:	6a3b      	ldr	r3, [r7, #32]
 8004176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800417a:	2b00      	cmp	r3, #0
 800417c:	d008      	beq.n	8004190 <HAL_UART_IRQHandler+0x354>
  {
    UART_EndTransmit_IT(huart);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f99f 	bl	80044c2 <UART_EndTransmit_IT>
    return;
 8004184:	e004      	b.n	8004190 <HAL_UART_IRQHandler+0x354>
    return;
 8004186:	bf00      	nop
 8004188:	e002      	b.n	8004190 <HAL_UART_IRQHandler+0x354>
      return;
 800418a:	bf00      	nop
 800418c:	e000      	b.n	8004190 <HAL_UART_IRQHandler+0x354>
      return;
 800418e:	bf00      	nop
  }
}
 8004190:	3728      	adds	r7, #40	; 0x28
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	080043fb 	.word	0x080043fb

0800419c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bc80      	pop	{r7}
 80041ac:	4770      	bx	lr

080041ae <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80041ae:	b480      	push	{r7}
 80041b0:	b083      	sub	sp, #12
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bc80      	pop	{r7}
 80041be:	4770      	bx	lr

080041c0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bc80      	pop	{r7}
 80041d0:	4770      	bx	lr

080041d2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	bc80      	pop	{r7}
 80041e2:	4770      	bx	lr

080041e4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bc80      	pop	{r7}
 80041f4:	4770      	bx	lr

080041f6 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80041fe:	bf00      	nop
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	bc80      	pop	{r7}
 8004206:	4770      	bx	lr

08004208 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	bc80      	pop	{r7}
 8004218:	4770      	bx	lr

0800421a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800421a:	b480      	push	{r7}
 800421c:	b083      	sub	sp, #12
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
 8004222:	460b      	mov	r3, r1
 8004224:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004226:	bf00      	nop
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	bc80      	pop	{r7}
 800422e:	4770      	bx	lr

08004230 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a0f      	ldr	r2, [pc, #60]	; (8004278 <UART_InitCallbacksToDefault+0x48>)
 800423c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a0e      	ldr	r2, [pc, #56]	; (800427c <UART_InitCallbacksToDefault+0x4c>)
 8004242:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a0e      	ldr	r2, [pc, #56]	; (8004280 <UART_InitCallbacksToDefault+0x50>)
 8004248:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a0d      	ldr	r2, [pc, #52]	; (8004284 <UART_InitCallbacksToDefault+0x54>)
 800424e:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a0d      	ldr	r2, [pc, #52]	; (8004288 <UART_InitCallbacksToDefault+0x58>)
 8004254:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a0c      	ldr	r2, [pc, #48]	; (800428c <UART_InitCallbacksToDefault+0x5c>)
 800425a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a0c      	ldr	r2, [pc, #48]	; (8004290 <UART_InitCallbacksToDefault+0x60>)
 8004260:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a0b      	ldr	r2, [pc, #44]	; (8004294 <UART_InitCallbacksToDefault+0x64>)
 8004266:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a0b      	ldr	r2, [pc, #44]	; (8004298 <UART_InitCallbacksToDefault+0x68>)
 800426c:	669a      	str	r2, [r3, #104]	; 0x68

}
 800426e:	bf00      	nop
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr
 8004278:	080041af 	.word	0x080041af
 800427c:	0800419d 	.word	0x0800419d
 8004280:	080041c1 	.word	0x080041c1
 8004284:	08000cdd 	.word	0x08000cdd
 8004288:	080041d3 	.word	0x080041d3
 800428c:	080041e5 	.word	0x080041e5
 8004290:	080041f7 	.word	0x080041f7
 8004294:	08004209 	.word	0x08004209
 8004298:	0800421b 	.word	0x0800421b

0800429c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	603b      	str	r3, [r7, #0]
 80042a8:	4613      	mov	r3, r2
 80042aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042ac:	e02c      	b.n	8004308 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b4:	d028      	beq.n	8004308 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d007      	beq.n	80042cc <UART_WaitOnFlagUntilTimeout+0x30>
 80042bc:	f7fd f84e 	bl	800135c <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	69ba      	ldr	r2, [r7, #24]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d21d      	bcs.n	8004308 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68da      	ldr	r2, [r3, #12]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80042da:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	695a      	ldr	r2, [r3, #20]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f022 0201 	bic.w	r2, r2, #1
 80042ea:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2220      	movs	r2, #32
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2220      	movs	r2, #32
 80042f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e00f      	b.n	8004328 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	4013      	ands	r3, r2
 8004312:	68ba      	ldr	r2, [r7, #8]
 8004314:	429a      	cmp	r2, r3
 8004316:	bf0c      	ite	eq
 8004318:	2301      	moveq	r3, #1
 800431a:	2300      	movne	r3, #0
 800431c:	b2db      	uxtb	r3, r3
 800431e:	461a      	mov	r2, r3
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	429a      	cmp	r2, r3
 8004324:	d0c3      	beq.n	80042ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	4613      	mov	r3, r2
 800433c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	88fa      	ldrh	r2, [r7, #6]
 800434e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2222      	movs	r2, #34	; 0x22
 800435a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68da      	ldr	r2, [r3, #12]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004374:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695a      	ldr	r2, [r3, #20]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f042 0201 	orr.w	r2, r2, #1
 8004384:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68da      	ldr	r2, [r3, #12]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f042 0220 	orr.w	r2, r2, #32
 8004394:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3714      	adds	r7, #20
 800439c:	46bd      	mov	sp, r7
 800439e:	bc80      	pop	{r7}
 80043a0:	4770      	bx	lr

080043a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68da      	ldr	r2, [r3, #12]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80043b8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	695a      	ldr	r2, [r3, #20]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 0201 	bic.w	r2, r2, #1
 80043c8:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d107      	bne.n	80043e2 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68da      	ldr	r2, [r3, #12]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 0210 	bic.w	r2, r2, #16
 80043e0:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2220      	movs	r2, #32
 80043e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	; 0x30
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr

080043fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80043fa:	b580      	push	{r7, lr}
 80043fc:	b084      	sub	sp, #16
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004406:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004418:	68f8      	ldr	r0, [r7, #12]
 800441a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800441c:	bf00      	nop
 800441e:	3710      	adds	r7, #16
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b21      	cmp	r3, #33	; 0x21
 8004436:	d13e      	bne.n	80044b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004440:	d114      	bne.n	800446c <UART_Transmit_IT+0x48>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d110      	bne.n	800446c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	881b      	ldrh	r3, [r3, #0]
 8004454:	461a      	mov	r2, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800445e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	1c9a      	adds	r2, r3, #2
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	621a      	str	r2, [r3, #32]
 800446a:	e008      	b.n	800447e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a1b      	ldr	r3, [r3, #32]
 8004470:	1c59      	adds	r1, r3, #1
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	6211      	str	r1, [r2, #32]
 8004476:	781a      	ldrb	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004482:	b29b      	uxth	r3, r3
 8004484:	3b01      	subs	r3, #1
 8004486:	b29b      	uxth	r3, r3
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	4619      	mov	r1, r3
 800448c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800448e:	2b00      	cmp	r3, #0
 8004490:	d10f      	bne.n	80044b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68da      	ldr	r2, [r3, #12]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68da      	ldr	r2, [r3, #12]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80044b2:	2300      	movs	r3, #0
 80044b4:	e000      	b.n	80044b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80044b6:	2302      	movs	r3, #2
  }
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3714      	adds	r7, #20
 80044bc:	46bd      	mov	sp, r7
 80044be:	bc80      	pop	{r7}
 80044c0:	4770      	bx	lr

080044c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b082      	sub	sp, #8
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68da      	ldr	r2, [r3, #12]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2220      	movs	r2, #32
 80044de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3708      	adds	r7, #8
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b086      	sub	sp, #24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004502:	b2db      	uxtb	r3, r3
 8004504:	2b22      	cmp	r3, #34	; 0x22
 8004506:	f040 809b 	bne.w	8004640 <UART_Receive_IT+0x14c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004512:	d117      	bne.n	8004544 <UART_Receive_IT+0x50>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d113      	bne.n	8004544 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800451c:	2300      	movs	r3, #0
 800451e:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004524:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	b29b      	uxth	r3, r3
 800452e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004532:	b29a      	uxth	r2, r3
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800453c:	1c9a      	adds	r2, r3, #2
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	629a      	str	r2, [r3, #40]	; 0x28
 8004542:	e026      	b.n	8004592 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004548:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800454a:	2300      	movs	r3, #0
 800454c:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004556:	d007      	beq.n	8004568 <UART_Receive_IT+0x74>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10a      	bne.n	8004576 <UART_Receive_IT+0x82>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d106      	bne.n	8004576 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	b2da      	uxtb	r2, r3
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	701a      	strb	r2, [r3, #0]
 8004574:	e008      	b.n	8004588 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	b2db      	uxtb	r3, r3
 800457e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004582:	b2da      	uxtb	r2, r3
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458c:	1c5a      	adds	r2, r3, #1
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004596:	b29b      	uxth	r3, r3
 8004598:	3b01      	subs	r3, #1
 800459a:	b29b      	uxth	r3, r3
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	4619      	mov	r1, r3
 80045a0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d14a      	bne.n	800463c <UART_Receive_IT+0x148>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68da      	ldr	r2, [r3, #12]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 0220 	bic.w	r2, r2, #32
 80045b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	68da      	ldr	r2, [r3, #12]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695a      	ldr	r2, [r3, #20]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 0201 	bic.w	r2, r2, #1
 80045d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d124      	bne.n	8004630 <UART_Receive_IT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68da      	ldr	r2, [r3, #12]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0210 	bic.w	r2, r2, #16
 80045fa:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0310 	and.w	r3, r3, #16
 8004606:	2b10      	cmp	r3, #16
 8004608:	d10a      	bne.n	8004620 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800460a:	2300      	movs	r3, #0
 800460c:	60fb      	str	r3, [r7, #12]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	60fb      	str	r3, [r7, #12]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8004628:	4611      	mov	r1, r2
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	4798      	blx	r3
 800462e:	e003      	b.n	8004638 <UART_Receive_IT+0x144>
      else
      {
       /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	4798      	blx	r3
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004638:	2300      	movs	r3, #0
 800463a:	e002      	b.n	8004642 <UART_Receive_IT+0x14e>
    }
    return HAL_OK;
 800463c:	2300      	movs	r3, #0
 800463e:	e000      	b.n	8004642 <UART_Receive_IT+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8004640:	2302      	movs	r3, #2
  }
}
 8004642:	4618      	mov	r0, r3
 8004644:	3718      	adds	r7, #24
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68da      	ldr	r2, [r3, #12]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	430a      	orrs	r2, r1
 8004668:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	689a      	ldr	r2, [r3, #8]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	431a      	orrs	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	695b      	ldr	r3, [r3, #20]
 8004678:	4313      	orrs	r3, r2
 800467a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004686:	f023 030c 	bic.w	r3, r3, #12
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6812      	ldr	r2, [r2, #0]
 800468e:	68b9      	ldr	r1, [r7, #8]
 8004690:	430b      	orrs	r3, r1
 8004692:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	699a      	ldr	r2, [r3, #24]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a2c      	ldr	r2, [pc, #176]	; (8004760 <UART_SetConfig+0x114>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d103      	bne.n	80046bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80046b4:	f7fe f87e 	bl	80027b4 <HAL_RCC_GetPCLK2Freq>
 80046b8:	60f8      	str	r0, [r7, #12]
 80046ba:	e002      	b.n	80046c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80046bc:	f7fe f866 	bl	800278c <HAL_RCC_GetPCLK1Freq>
 80046c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4613      	mov	r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4413      	add	r3, r2
 80046ca:	009a      	lsls	r2, r3, #2
 80046cc:	441a      	add	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d8:	4a22      	ldr	r2, [pc, #136]	; (8004764 <UART_SetConfig+0x118>)
 80046da:	fba2 2303 	umull	r2, r3, r2, r3
 80046de:	095b      	lsrs	r3, r3, #5
 80046e0:	0119      	lsls	r1, r3, #4
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	4613      	mov	r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	4413      	add	r3, r2
 80046ea:	009a      	lsls	r2, r3, #2
 80046ec:	441a      	add	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80046f8:	4b1a      	ldr	r3, [pc, #104]	; (8004764 <UART_SetConfig+0x118>)
 80046fa:	fba3 0302 	umull	r0, r3, r3, r2
 80046fe:	095b      	lsrs	r3, r3, #5
 8004700:	2064      	movs	r0, #100	; 0x64
 8004702:	fb00 f303 	mul.w	r3, r0, r3
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	3332      	adds	r3, #50	; 0x32
 800470c:	4a15      	ldr	r2, [pc, #84]	; (8004764 <UART_SetConfig+0x118>)
 800470e:	fba2 2303 	umull	r2, r3, r2, r3
 8004712:	095b      	lsrs	r3, r3, #5
 8004714:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004718:	4419      	add	r1, r3
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	4613      	mov	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4413      	add	r3, r2
 8004722:	009a      	lsls	r2, r3, #2
 8004724:	441a      	add	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004730:	4b0c      	ldr	r3, [pc, #48]	; (8004764 <UART_SetConfig+0x118>)
 8004732:	fba3 0302 	umull	r0, r3, r3, r2
 8004736:	095b      	lsrs	r3, r3, #5
 8004738:	2064      	movs	r0, #100	; 0x64
 800473a:	fb00 f303 	mul.w	r3, r0, r3
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	011b      	lsls	r3, r3, #4
 8004742:	3332      	adds	r3, #50	; 0x32
 8004744:	4a07      	ldr	r2, [pc, #28]	; (8004764 <UART_SetConfig+0x118>)
 8004746:	fba2 2303 	umull	r2, r3, r2, r3
 800474a:	095b      	lsrs	r3, r3, #5
 800474c:	f003 020f 	and.w	r2, r3, #15
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	440a      	add	r2, r1
 8004756:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004758:	bf00      	nop
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40013800 	.word	0x40013800
 8004764:	51eb851f 	.word	0x51eb851f

08004768 <BLUETOOTH_CONTROL_sendCommand>:
static void    BLUETOOTH_CONTROL_sendCommand(uint8_t command);
static uint8_t BLUETOOTH_CONTROL_getKeyData(void);
static void    BLUETOOTH_CONTROL_clearData(void);

void BLUETOOTH_CONTROL_sendCommand(uint8_t command)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	4603      	mov	r3, r0
 8004770:	71fb      	strb	r3, [r7, #7]
  volatile uint16_t ref=0x01;
 8004772:	2301      	movs	r3, #1
 8004774:	81fb      	strh	r3, [r7, #14]
  BLUETOOTH_CONTROL_buffer[1] = 0;
 8004776:	4b20      	ldr	r3, [pc, #128]	; (80047f8 <BLUETOOTH_CONTROL_sendCommand+0x90>)
 8004778:	2200      	movs	r2, #0
 800477a:	705a      	strb	r2, [r3, #1]
  for(ref=0x01;ref<0x0100;ref<<=1)
 800477c:	2301      	movs	r3, #1
 800477e:	81fb      	strh	r3, [r7, #14]
 8004780:	e02e      	b.n	80047e0 <BLUETOOTH_CONTROL_sendCommand+0x78>
  {
    if(ref&command)
 8004782:	89fb      	ldrh	r3, [r7, #14]
 8004784:	b29b      	uxth	r3, r3
 8004786:	461a      	mov	r2, r3
 8004788:	79fb      	ldrb	r3, [r7, #7]
 800478a:	4013      	ands	r3, r2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d003      	beq.n	8004798 <BLUETOOTH_CONTROL_sendCommand+0x30>
    {
      DO_H;
 8004790:	4b1a      	ldr	r3, [pc, #104]	; (80047fc <BLUETOOTH_CONTROL_sendCommand+0x94>)
 8004792:	2201      	movs	r2, #1
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	e002      	b.n	800479e <BLUETOOTH_CONTROL_sendCommand+0x36>
    }
    else DO_L;
 8004798:	4b18      	ldr	r3, [pc, #96]	; (80047fc <BLUETOOTH_CONTROL_sendCommand+0x94>)
 800479a:	2200      	movs	r2, #0
 800479c:	601a      	str	r2, [r3, #0]

    CLK_H;
 800479e:	4b18      	ldr	r3, [pc, #96]	; (8004800 <BLUETOOTH_CONTROL_sendCommand+0x98>)
 80047a0:	2201      	movs	r2, #1
 80047a2:	601a      	str	r2, [r3, #0]
    UTILS_delayUs(5);
 80047a4:	2005      	movs	r0, #5
 80047a6:	f000 fc01 	bl	8004fac <UTILS_delayUs>
    CLK_L;
 80047aa:	4b15      	ldr	r3, [pc, #84]	; (8004800 <BLUETOOTH_CONTROL_sendCommand+0x98>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]
    UTILS_delayUs(5);
 80047b0:	2005      	movs	r0, #5
 80047b2:	f000 fbfb 	bl	8004fac <UTILS_delayUs>
    CLK_H;
 80047b6:	4b12      	ldr	r3, [pc, #72]	; (8004800 <BLUETOOTH_CONTROL_sendCommand+0x98>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
    if(DI)
 80047bc:	4b11      	ldr	r3, [pc, #68]	; (8004804 <BLUETOOTH_CONTROL_sendCommand+0x9c>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d008      	beq.n	80047d6 <BLUETOOTH_CONTROL_sendCommand+0x6e>
      BLUETOOTH_CONTROL_buffer[1] = ref|BLUETOOTH_CONTROL_buffer[1];
 80047c4:	89fb      	ldrh	r3, [r7, #14]
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	b2da      	uxtb	r2, r3
 80047ca:	4b0b      	ldr	r3, [pc, #44]	; (80047f8 <BLUETOOTH_CONTROL_sendCommand+0x90>)
 80047cc:	785b      	ldrb	r3, [r3, #1]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <BLUETOOTH_CONTROL_sendCommand+0x90>)
 80047d4:	705a      	strb	r2, [r3, #1]
  for(ref=0x01;ref<0x0100;ref<<=1)
 80047d6:	89fb      	ldrh	r3, [r7, #14]
 80047d8:	b29b      	uxth	r3, r3
 80047da:	005b      	lsls	r3, r3, #1
 80047dc:	b29b      	uxth	r3, r3
 80047de:	81fb      	strh	r3, [r7, #14]
 80047e0:	89fb      	ldrh	r3, [r7, #14]
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	2bff      	cmp	r3, #255	; 0xff
 80047e6:	d9cc      	bls.n	8004782 <BLUETOOTH_CONTROL_sendCommand+0x1a>
  }
  UTILS_delayUs(16);
 80047e8:	2010      	movs	r0, #16
 80047ea:	f000 fbdf 	bl	8004fac <UTILS_delayUs>

  return;
 80047ee:	bf00      	nop
}
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	20000298 	.word	0x20000298
 80047fc:	42220184 	.word	0x42220184
 8004800:	42210190 	.word	0x42210190
 8004804:	42220108 	.word	0x42220108

08004808 <BLUETOOTH_CONTROL_readData>:

void BLUETOOTH_CONTROL_readData(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
  volatile uint8_t byte=0;
 800480e:	2300      	movs	r3, #0
 8004810:	71fb      	strb	r3, [r7, #7]
  volatile uint16_t ref=0x01;
 8004812:	2301      	movs	r3, #1
 8004814:	80bb      	strh	r3, [r7, #4]
  CS_L;
 8004816:	4b26      	ldr	r3, [pc, #152]	; (80048b0 <BLUETOOTH_CONTROL_readData+0xa8>)
 8004818:	2200      	movs	r2, #0
 800481a:	601a      	str	r2, [r3, #0]
  BLUETOOTH_CONTROL_sendCommand(0x01);
 800481c:	2001      	movs	r0, #1
 800481e:	f7ff ffa3 	bl	8004768 <BLUETOOTH_CONTROL_sendCommand>
  BLUETOOTH_CONTROL_sendCommand(0x42);
 8004822:	2042      	movs	r0, #66	; 0x42
 8004824:	f7ff ffa0 	bl	8004768 <BLUETOOTH_CONTROL_sendCommand>
  for(byte=2;byte<9;byte++)
 8004828:	2302      	movs	r3, #2
 800482a:	71fb      	strb	r3, [r7, #7]
 800482c:	e034      	b.n	8004898 <BLUETOOTH_CONTROL_readData+0x90>
  {
    for(ref=0x01;ref<0x100;ref<<=1)
 800482e:	2301      	movs	r3, #1
 8004830:	80bb      	strh	r3, [r7, #4]
 8004832:	e025      	b.n	8004880 <BLUETOOTH_CONTROL_readData+0x78>
    {
      CLK_H;
 8004834:	4b1f      	ldr	r3, [pc, #124]	; (80048b4 <BLUETOOTH_CONTROL_readData+0xac>)
 8004836:	2201      	movs	r2, #1
 8004838:	601a      	str	r2, [r3, #0]
      UTILS_delayUs(5);
 800483a:	2005      	movs	r0, #5
 800483c:	f000 fbb6 	bl	8004fac <UTILS_delayUs>
      CLK_L;
 8004840:	4b1c      	ldr	r3, [pc, #112]	; (80048b4 <BLUETOOTH_CONTROL_readData+0xac>)
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
      UTILS_delayUs(5);
 8004846:	2005      	movs	r0, #5
 8004848:	f000 fbb0 	bl	8004fac <UTILS_delayUs>
      CLK_H;
 800484c:	4b19      	ldr	r3, [pc, #100]	; (80048b4 <BLUETOOTH_CONTROL_readData+0xac>)
 800484e:	2201      	movs	r2, #1
 8004850:	601a      	str	r2, [r3, #0]
          if(DI)
 8004852:	4b19      	ldr	r3, [pc, #100]	; (80048b8 <BLUETOOTH_CONTROL_readData+0xb0>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00d      	beq.n	8004876 <BLUETOOTH_CONTROL_readData+0x6e>
          BLUETOOTH_CONTROL_buffer[byte] = ref|BLUETOOTH_CONTROL_buffer[byte];
 800485a:	88bb      	ldrh	r3, [r7, #4]
 800485c:	b29b      	uxth	r3, r3
 800485e:	b2da      	uxtb	r2, r3
 8004860:	79fb      	ldrb	r3, [r7, #7]
 8004862:	b2db      	uxtb	r3, r3
 8004864:	4619      	mov	r1, r3
 8004866:	4b15      	ldr	r3, [pc, #84]	; (80048bc <BLUETOOTH_CONTROL_readData+0xb4>)
 8004868:	5c5b      	ldrb	r3, [r3, r1]
 800486a:	79f9      	ldrb	r1, [r7, #7]
 800486c:	b2c9      	uxtb	r1, r1
 800486e:	4313      	orrs	r3, r2
 8004870:	b2da      	uxtb	r2, r3
 8004872:	4b12      	ldr	r3, [pc, #72]	; (80048bc <BLUETOOTH_CONTROL_readData+0xb4>)
 8004874:	545a      	strb	r2, [r3, r1]
    for(ref=0x01;ref<0x100;ref<<=1)
 8004876:	88bb      	ldrh	r3, [r7, #4]
 8004878:	b29b      	uxth	r3, r3
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	b29b      	uxth	r3, r3
 800487e:	80bb      	strh	r3, [r7, #4]
 8004880:	88bb      	ldrh	r3, [r7, #4]
 8004882:	b29b      	uxth	r3, r3
 8004884:	2bff      	cmp	r3, #255	; 0xff
 8004886:	d9d5      	bls.n	8004834 <BLUETOOTH_CONTROL_readData+0x2c>
    }
        UTILS_delayUs(16);
 8004888:	2010      	movs	r0, #16
 800488a:	f000 fb8f 	bl	8004fac <UTILS_delayUs>
  for(byte=2;byte<9;byte++)
 800488e:	79fb      	ldrb	r3, [r7, #7]
 8004890:	b2db      	uxtb	r3, r3
 8004892:	3301      	adds	r3, #1
 8004894:	b2db      	uxtb	r3, r3
 8004896:	71fb      	strb	r3, [r7, #7]
 8004898:	79fb      	ldrb	r3, [r7, #7]
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b08      	cmp	r3, #8
 800489e:	d9c6      	bls.n	800482e <BLUETOOTH_CONTROL_readData+0x26>
  }
  CS_H;
 80048a0:	4b03      	ldr	r3, [pc, #12]	; (80048b0 <BLUETOOTH_CONTROL_readData+0xa8>)
 80048a2:	2201      	movs	r2, #1
 80048a4:	601a      	str	r2, [r3, #0]

  return;
 80048a6:	bf00      	nop
}
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	4222018c 	.word	0x4222018c
 80048b4:	42210190 	.word	0x42210190
 80048b8:	42220108 	.word	0x42220108
 80048bc:	20000298 	.word	0x20000298

080048c0 <BLUETOOTH_CONTROL_getKeyData>:

uint8_t BLUETOOTH_CONTROL_getKeyData()
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
  uint8_t index;
  uint16_t handkey;

  BLUETOOTH_CONTROL_clearData();
 80048c6:	f000 f82f 	bl	8004928 <BLUETOOTH_CONTROL_clearData>
  BLUETOOTH_CONTROL_readData();
 80048ca:	f7ff ff9d 	bl	8004808 <BLUETOOTH_CONTROL_readData>
  handkey=(BLUETOOTH_CONTROL_buffer[4]<<8)|BLUETOOTH_CONTROL_buffer[3];
 80048ce:	4b14      	ldr	r3, [pc, #80]	; (8004920 <BLUETOOTH_CONTROL_getKeyData+0x60>)
 80048d0:	791b      	ldrb	r3, [r3, #4]
 80048d2:	021b      	lsls	r3, r3, #8
 80048d4:	b21a      	sxth	r2, r3
 80048d6:	4b12      	ldr	r3, [pc, #72]	; (8004920 <BLUETOOTH_CONTROL_getKeyData+0x60>)
 80048d8:	78db      	ldrb	r3, [r3, #3]
 80048da:	b21b      	sxth	r3, r3
 80048dc:	4313      	orrs	r3, r2
 80048de:	b21b      	sxth	r3, r3
 80048e0:	80bb      	strh	r3, [r7, #4]
  for(index=0;index<16;index++)
 80048e2:	2300      	movs	r3, #0
 80048e4:	71fb      	strb	r3, [r7, #7]
 80048e6:	e012      	b.n	800490e <BLUETOOTH_CONTROL_getKeyData+0x4e>
  {
    if((handkey&(1<<(BLUETOOTH_CONTROL_mask[index]-1)))==0)
 80048e8:	88ba      	ldrh	r2, [r7, #4]
 80048ea:	79fb      	ldrb	r3, [r7, #7]
 80048ec:	490d      	ldr	r1, [pc, #52]	; (8004924 <BLUETOOTH_CONTROL_getKeyData+0x64>)
 80048ee:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80048f2:	3b01      	subs	r3, #1
 80048f4:	fa42 f303 	asr.w	r3, r2, r3
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d103      	bne.n	8004908 <BLUETOOTH_CONTROL_getKeyData+0x48>
    return index+1;
 8004900:	79fb      	ldrb	r3, [r7, #7]
 8004902:	3301      	adds	r3, #1
 8004904:	b2db      	uxtb	r3, r3
 8004906:	e006      	b.n	8004916 <BLUETOOTH_CONTROL_getKeyData+0x56>
  for(index=0;index<16;index++)
 8004908:	79fb      	ldrb	r3, [r7, #7]
 800490a:	3301      	adds	r3, #1
 800490c:	71fb      	strb	r3, [r7, #7]
 800490e:	79fb      	ldrb	r3, [r7, #7]
 8004910:	2b0f      	cmp	r3, #15
 8004912:	d9e9      	bls.n	80048e8 <BLUETOOTH_CONTROL_getKeyData+0x28>
  }

  return 0;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3708      	adds	r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	20000298 	.word	0x20000298
 8004924:	20000010 	.word	0x20000010

08004928 <BLUETOOTH_CONTROL_clearData>:

void BLUETOOTH_CONTROL_clearData()
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
  uint8_t a;
  for(a=0;a<9;a++)
 800492e:	2300      	movs	r3, #0
 8004930:	71fb      	strb	r3, [r7, #7]
 8004932:	e006      	b.n	8004942 <BLUETOOTH_CONTROL_clearData+0x1a>
    BLUETOOTH_CONTROL_buffer[a]=0x00;
 8004934:	79fb      	ldrb	r3, [r7, #7]
 8004936:	4a07      	ldr	r2, [pc, #28]	; (8004954 <BLUETOOTH_CONTROL_clearData+0x2c>)
 8004938:	2100      	movs	r1, #0
 800493a:	54d1      	strb	r1, [r2, r3]
  for(a=0;a<9;a++)
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	3301      	adds	r3, #1
 8004940:	71fb      	strb	r3, [r7, #7]
 8004942:	79fb      	ldrb	r3, [r7, #7]
 8004944:	2b08      	cmp	r3, #8
 8004946:	d9f5      	bls.n	8004934 <BLUETOOTH_CONTROL_clearData+0xc>

  return;
 8004948:	bf00      	nop
}
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	bc80      	pop	{r7}
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	20000298 	.word	0x20000298

08004958 <BLUETOOTH_CONTROL_init>:

void BLUETOOTH_CONTROL_init(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  LOG_info("Initializing Bluetooth control");
 800495c:	4b20      	ldr	r3, [pc, #128]	; (80049e0 <BLUETOOTH_CONTROL_init+0x88>)
 800495e:	228c      	movs	r2, #140	; 0x8c
 8004960:	4920      	ldr	r1, [pc, #128]	; (80049e4 <BLUETOOTH_CONTROL_init+0x8c>)
 8004962:	2001      	movs	r0, #1
 8004964:	f000 f9c0 	bl	8004ce8 <LOG_log>

  RCC->APB2ENR|=1<<2;     // PORTA
 8004968:	4b1f      	ldr	r3, [pc, #124]	; (80049e8 <BLUETOOTH_CONTROL_init+0x90>)
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	4a1e      	ldr	r2, [pc, #120]	; (80049e8 <BLUETOOTH_CONTROL_init+0x90>)
 800496e:	f043 0304 	orr.w	r3, r3, #4
 8004972:	6193      	str	r3, [r2, #24]
  RCC->APB2ENR|=1<<4;     // PORTC
 8004974:	4b1c      	ldr	r3, [pc, #112]	; (80049e8 <BLUETOOTH_CONTROL_init+0x90>)
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	4a1b      	ldr	r2, [pc, #108]	; (80049e8 <BLUETOOTH_CONTROL_init+0x90>)
 800497a:	f043 0310 	orr.w	r3, r3, #16
 800497e:	6193      	str	r3, [r2, #24]
  GPIOC->CRL&=0XFFFFF0FF;
 8004980:	4b1a      	ldr	r3, [pc, #104]	; (80049ec <BLUETOOTH_CONTROL_init+0x94>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a19      	ldr	r2, [pc, #100]	; (80049ec <BLUETOOTH_CONTROL_init+0x94>)
 8004986:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800498a:	6013      	str	r3, [r2, #0]
  GPIOC->CRL|=0X00000800;
 800498c:	4b17      	ldr	r3, [pc, #92]	; (80049ec <BLUETOOTH_CONTROL_init+0x94>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a16      	ldr	r2, [pc, #88]	; (80049ec <BLUETOOTH_CONTROL_init+0x94>)
 8004992:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004996:	6013      	str	r3, [r2, #0]

  RCC->APB2ENR|=1<<4;    // PORTC
 8004998:	4b13      	ldr	r3, [pc, #76]	; (80049e8 <BLUETOOTH_CONTROL_init+0x90>)
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	4a12      	ldr	r2, [pc, #72]	; (80049e8 <BLUETOOTH_CONTROL_init+0x90>)
 800499e:	f043 0310 	orr.w	r3, r3, #16
 80049a2:	6193      	str	r3, [r2, #24]
  GPIOC->CRL&=0XFFFF0F0F;
 80049a4:	4b11      	ldr	r3, [pc, #68]	; (80049ec <BLUETOOTH_CONTROL_init+0x94>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a10      	ldr	r2, [pc, #64]	; (80049ec <BLUETOOTH_CONTROL_init+0x94>)
 80049aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049b2:	6013      	str	r3, [r2, #0]
  GPIOC->CRL|=0X00003030; // PC1 PC3
 80049b4:	4b0d      	ldr	r3, [pc, #52]	; (80049ec <BLUETOOTH_CONTROL_init+0x94>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a0c      	ldr	r2, [pc, #48]	; (80049ec <BLUETOOTH_CONTROL_init+0x94>)
 80049ba:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80049be:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80049c2:	6013      	str	r3, [r2, #0]

  GPIOA->CRL&=0XFFF0FFFF;
 80049c4:	4b0a      	ldr	r3, [pc, #40]	; (80049f0 <BLUETOOTH_CONTROL_init+0x98>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a09      	ldr	r2, [pc, #36]	; (80049f0 <BLUETOOTH_CONTROL_init+0x98>)
 80049ca:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80049ce:	6013      	str	r3, [r2, #0]
  GPIOA->CRL|=0X00030000; // PA4
 80049d0:	4b07      	ldr	r3, [pc, #28]	; (80049f0 <BLUETOOTH_CONTROL_init+0x98>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a06      	ldr	r2, [pc, #24]	; (80049f0 <BLUETOOTH_CONTROL_init+0x98>)
 80049d6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80049da:	6013      	str	r3, [r2, #0]

  return;
 80049dc:	bf00      	nop
}
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	08008298 	.word	0x08008298
 80049e4:	080082b8 	.word	0x080082b8
 80049e8:	40021000 	.word	0x40021000
 80049ec:	40011000 	.word	0x40011000
 80049f0:	40010800 	.word	0x40010800

080049f4 <BLUETOOTH_CONTROL_receiveData>:

void BLUETOOTH_CONTROL_receiveData(BLUETOOTH_CONTROL_DATA *data)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  LOG_info("Receiving Bluetooth data");
 80049fc:	4b11      	ldr	r3, [pc, #68]	; (8004a44 <BLUETOOTH_CONTROL_receiveData+0x50>)
 80049fe:	229f      	movs	r2, #159	; 0x9f
 8004a00:	4911      	ldr	r1, [pc, #68]	; (8004a48 <BLUETOOTH_CONTROL_receiveData+0x54>)
 8004a02:	2001      	movs	r0, #1
 8004a04:	f000 f970 	bl	8004ce8 <LOG_log>

  data->leftX  = BLUETOOTH_CONTROL_buffer[BLUETOOTH_CONTROL_LEFT_X_OFFSET ];
 8004a08:	4b10      	ldr	r3, [pc, #64]	; (8004a4c <BLUETOOTH_CONTROL_receiveData+0x58>)
 8004a0a:	79db      	ldrb	r3, [r3, #7]
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	601a      	str	r2, [r3, #0]
  data->leftY  = BLUETOOTH_CONTROL_buffer[BLUETOOTH_CONTROL_LEFT_Y_OFFSET ];
 8004a12:	4b0e      	ldr	r3, [pc, #56]	; (8004a4c <BLUETOOTH_CONTROL_receiveData+0x58>)
 8004a14:	7a1b      	ldrb	r3, [r3, #8]
 8004a16:	461a      	mov	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	605a      	str	r2, [r3, #4]
  data->rightX = BLUETOOTH_CONTROL_buffer[BLUETOOTH_CONTROL_RIGHT_X_OFFSET];
 8004a1c:	4b0b      	ldr	r3, [pc, #44]	; (8004a4c <BLUETOOTH_CONTROL_receiveData+0x58>)
 8004a1e:	795b      	ldrb	r3, [r3, #5]
 8004a20:	461a      	mov	r2, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	609a      	str	r2, [r3, #8]
  data->rightY = BLUETOOTH_CONTROL_buffer[BLUETOOTH_CONTROL_RIGHT_Y_OFFSET];
 8004a26:	4b09      	ldr	r3, [pc, #36]	; (8004a4c <BLUETOOTH_CONTROL_receiveData+0x58>)
 8004a28:	799b      	ldrb	r3, [r3, #6]
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	60da      	str	r2, [r3, #12]

  data->key = BLUETOOTH_CONTROL_getKeyData();
 8004a30:	f7ff ff46 	bl	80048c0 <BLUETOOTH_CONTROL_getKeyData>
 8004a34:	4603      	mov	r3, r0
 8004a36:	461a      	mov	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	611a      	str	r2, [r3, #16]

  return;
 8004a3c:	bf00      	nop
}
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	080082d8 	.word	0x080082d8
 8004a48:	080082b8 	.word	0x080082b8
 8004a4c:	20000298 	.word	0x20000298

08004a50 <CONSOLE_uartInit>:

UART_HandleTypeDef *CONSOLE_uartHandle;
uint8_t CONSOLE_rxBuffer[12] = {0};

void CONSOLE_uartInit(UART_HandleTypeDef *huart)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  CONSOLE_uartHandle = huart;
 8004a58:	4a03      	ldr	r2, [pc, #12]	; (8004a68 <CONSOLE_uartInit+0x18>)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6013      	str	r3, [r2, #0]

  return;
 8004a5e:	bf00      	nop
}
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bc80      	pop	{r7}
 8004a66:	4770      	bx	lr
 8004a68:	20000624 	.word	0x20000624

08004a6c <CONSOLE_receiveData>:

void CONSOLE_receiveData()
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(CONSOLE_uartHandle, CONSOLE_rxBuffer, 12);
 8004a70:	4b07      	ldr	r3, [pc, #28]	; (8004a90 <CONSOLE_receiveData+0x24>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	220c      	movs	r2, #12
 8004a76:	4907      	ldr	r1, [pc, #28]	; (8004a94 <CONSOLE_receiveData+0x28>)
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7ff f9af 	bl	8003ddc <HAL_UART_Receive_IT>

  /* Resend received data (echo) */
  HAL_UART_Transmit(CONSOLE_uartHandle, CONSOLE_rxBuffer, 12, 100);
 8004a7e:	4b04      	ldr	r3, [pc, #16]	; (8004a90 <CONSOLE_receiveData+0x24>)
 8004a80:	6818      	ldr	r0, [r3, #0]
 8004a82:	2364      	movs	r3, #100	; 0x64
 8004a84:	220c      	movs	r2, #12
 8004a86:	4903      	ldr	r1, [pc, #12]	; (8004a94 <CONSOLE_receiveData+0x28>)
 8004a88:	f7ff f916 	bl	8003cb8 <HAL_UART_Transmit>

  return;
 8004a8c:	bf00      	nop
}
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	20000624 	.word	0x20000624
 8004a94:	200002a4 	.word	0x200002a4

08004a98 <fputc>:

int fputc(int character, FILE *fileDescriptor)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  HAL_UART_Transmit(CONSOLE_uartHandle, (uint8_t *)&character, 1, 100);
 8004aa2:	4b06      	ldr	r3, [pc, #24]	; (8004abc <fputc+0x24>)
 8004aa4:	6818      	ldr	r0, [r3, #0]
 8004aa6:	1d39      	adds	r1, r7, #4
 8004aa8:	2364      	movs	r3, #100	; 0x64
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f7ff f904 	bl	8003cb8 <HAL_UART_Transmit>

  return character;
 8004ab0:	687b      	ldr	r3, [r7, #4]
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	20000624 	.word	0x20000624

08004ac0 <DRIVE_init>:
static void DRIVE_turnRight     (uint32_t speed);
static void DRIVE_translateLeft (uint32_t speed);
static void DRIVE_translateRight(uint32_t speed);

void DRIVE_init(TIM_HandleTypeDef *htim)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing Drive module");
 8004ac8:	4b37      	ldr	r3, [pc, #220]	; (8004ba8 <DRIVE_init+0xe8>)
 8004aca:	2214      	movs	r2, #20
 8004acc:	4937      	ldr	r1, [pc, #220]	; (8004bac <DRIVE_init+0xec>)
 8004ace:	2001      	movs	r0, #1
 8004ad0:	f000 f90a 	bl	8004ce8 <LOG_log>

  motorFrontRight.dirPin1Port    = MOTOR_FRONT_RIGHT_IN_1_GPIO_Port;
 8004ad4:	4b36      	ldr	r3, [pc, #216]	; (8004bb0 <DRIVE_init+0xf0>)
 8004ad6:	4a37      	ldr	r2, [pc, #220]	; (8004bb4 <DRIVE_init+0xf4>)
 8004ad8:	60da      	str	r2, [r3, #12]
  motorFrontRight.dirPin1        = MOTOR_FRONT_RIGHT_IN_1_Pin;
 8004ada:	4b35      	ldr	r3, [pc, #212]	; (8004bb0 <DRIVE_init+0xf0>)
 8004adc:	2210      	movs	r2, #16
 8004ade:	615a      	str	r2, [r3, #20]
  motorFrontRight.dirPin2Port    = MOTOR_FRONT_RIGHT_IN_2_GPIO_Port;
 8004ae0:	4b33      	ldr	r3, [pc, #204]	; (8004bb0 <DRIVE_init+0xf0>)
 8004ae2:	4a34      	ldr	r2, [pc, #208]	; (8004bb4 <DRIVE_init+0xf4>)
 8004ae4:	611a      	str	r2, [r3, #16]
  motorFrontRight.dirPin2        = MOTOR_FRONT_RIGHT_IN_2_Pin;
 8004ae6:	4b32      	ldr	r3, [pc, #200]	; (8004bb0 <DRIVE_init+0xf0>)
 8004ae8:	2220      	movs	r2, #32
 8004aea:	619a      	str	r2, [r3, #24]
  motorFrontRight.pwmTimerHandle = htim;
 8004aec:	4a30      	ldr	r2, [pc, #192]	; (8004bb0 <DRIVE_init+0xf0>)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6253      	str	r3, [r2, #36]	; 0x24
  motorFrontRight.pwmChannel     = TIM_CHANNEL_2;
 8004af2:	4b2f      	ldr	r3, [pc, #188]	; (8004bb0 <DRIVE_init+0xf0>)
 8004af4:	2204      	movs	r2, #4
 8004af6:	629a      	str	r2, [r3, #40]	; 0x28

  motorFrontLeft.dirPin1Port    = MOTOR_FRONT_LEFT_IN_1_GPIO_Port;
 8004af8:	4b2f      	ldr	r3, [pc, #188]	; (8004bb8 <DRIVE_init+0xf8>)
 8004afa:	4a30      	ldr	r2, [pc, #192]	; (8004bbc <DRIVE_init+0xfc>)
 8004afc:	60da      	str	r2, [r3, #12]
  motorFrontLeft.dirPin1        = MOTOR_FRONT_LEFT_IN_1_Pin;
 8004afe:	4b2e      	ldr	r3, [pc, #184]	; (8004bb8 <DRIVE_init+0xf8>)
 8004b00:	2201      	movs	r2, #1
 8004b02:	615a      	str	r2, [r3, #20]
  motorFrontLeft.dirPin2Port    = MOTOR_FRONT_LEFT_IN_2_GPIO_Port;
 8004b04:	4b2c      	ldr	r3, [pc, #176]	; (8004bb8 <DRIVE_init+0xf8>)
 8004b06:	4a2d      	ldr	r2, [pc, #180]	; (8004bbc <DRIVE_init+0xfc>)
 8004b08:	611a      	str	r2, [r3, #16]
  motorFrontLeft.dirPin2        = MOTOR_FRONT_LEFT_IN_2_Pin;
 8004b0a:	4b2b      	ldr	r3, [pc, #172]	; (8004bb8 <DRIVE_init+0xf8>)
 8004b0c:	2202      	movs	r2, #2
 8004b0e:	619a      	str	r2, [r3, #24]
  motorFrontLeft.pwmTimerHandle = htim;
 8004b10:	4a29      	ldr	r2, [pc, #164]	; (8004bb8 <DRIVE_init+0xf8>)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6253      	str	r3, [r2, #36]	; 0x24
  motorFrontLeft.pwmChannel     = TIM_CHANNEL_1;
 8004b16:	4b28      	ldr	r3, [pc, #160]	; (8004bb8 <DRIVE_init+0xf8>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	629a      	str	r2, [r3, #40]	; 0x28

  motorRearLeft.dirPin1Port    = MOTOR_REAR_LEFT_IN_1_GPIO_Port;
 8004b1c:	4b28      	ldr	r3, [pc, #160]	; (8004bc0 <DRIVE_init+0x100>)
 8004b1e:	4a29      	ldr	r2, [pc, #164]	; (8004bc4 <DRIVE_init+0x104>)
 8004b20:	60da      	str	r2, [r3, #12]
  motorRearLeft.dirPin1        = MOTOR_REAR_LEFT_IN_1_Pin;
 8004b22:	4b27      	ldr	r3, [pc, #156]	; (8004bc0 <DRIVE_init+0x100>)
 8004b24:	2204      	movs	r2, #4
 8004b26:	615a      	str	r2, [r3, #20]
  motorRearLeft.dirPin2Port    = MOTOR_REAR_LEFT_IN_2_GPIO_Port;
 8004b28:	4b25      	ldr	r3, [pc, #148]	; (8004bc0 <DRIVE_init+0x100>)
 8004b2a:	4a22      	ldr	r2, [pc, #136]	; (8004bb4 <DRIVE_init+0xf4>)
 8004b2c:	611a      	str	r2, [r3, #16]
  motorRearLeft.dirPin2        = MOTOR_REAR_LEFT_IN_2_Pin;
 8004b2e:	4b24      	ldr	r3, [pc, #144]	; (8004bc0 <DRIVE_init+0x100>)
 8004b30:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b34:	619a      	str	r2, [r3, #24]
  motorRearLeft.pwmTimerHandle = htim;
 8004b36:	4a22      	ldr	r2, [pc, #136]	; (8004bc0 <DRIVE_init+0x100>)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6253      	str	r3, [r2, #36]	; 0x24
  motorRearLeft.pwmChannel     = TIM_CHANNEL_4;
 8004b3c:	4b20      	ldr	r3, [pc, #128]	; (8004bc0 <DRIVE_init+0x100>)
 8004b3e:	220c      	movs	r2, #12
 8004b40:	629a      	str	r2, [r3, #40]	; 0x28

  motorRearRight.dirPin1Port    = MOTOR_REAR_RIGHT_IN_1_GPIO_Port;
 8004b42:	4b21      	ldr	r3, [pc, #132]	; (8004bc8 <DRIVE_init+0x108>)
 8004b44:	4a1d      	ldr	r2, [pc, #116]	; (8004bbc <DRIVE_init+0xfc>)
 8004b46:	60da      	str	r2, [r3, #12]
  motorRearRight.dirPin1        = MOTOR_REAR_RIGHT_IN_1_Pin;
 8004b48:	4b1f      	ldr	r3, [pc, #124]	; (8004bc8 <DRIVE_init+0x108>)
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	615a      	str	r2, [r3, #20]
  motorRearRight.dirPin2Port    = MOTOR_REAR_RIGHT_IN_2_GPIO_Port;
 8004b4e:	4b1e      	ldr	r3, [pc, #120]	; (8004bc8 <DRIVE_init+0x108>)
 8004b50:	4a1a      	ldr	r2, [pc, #104]	; (8004bbc <DRIVE_init+0xfc>)
 8004b52:	611a      	str	r2, [r3, #16]
  motorRearRight.dirPin2        = MOTOR_REAR_RIGHT_IN_2_Pin;
 8004b54:	4b1c      	ldr	r3, [pc, #112]	; (8004bc8 <DRIVE_init+0x108>)
 8004b56:	2210      	movs	r2, #16
 8004b58:	619a      	str	r2, [r3, #24]
  motorRearRight.pwmTimerHandle = htim;
 8004b5a:	4a1b      	ldr	r2, [pc, #108]	; (8004bc8 <DRIVE_init+0x108>)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6253      	str	r3, [r2, #36]	; 0x24
  motorRearRight.pwmChannel     = TIM_CHANNEL_3;
 8004b60:	4b19      	ldr	r3, [pc, #100]	; (8004bc8 <DRIVE_init+0x108>)
 8004b62:	2208      	movs	r2, #8
 8004b64:	629a      	str	r2, [r3, #40]	; 0x28

  MOTOR_init(&motorFrontRight, "FRONT_RIGHT");
 8004b66:	4919      	ldr	r1, [pc, #100]	; (8004bcc <DRIVE_init+0x10c>)
 8004b68:	4811      	ldr	r0, [pc, #68]	; (8004bb0 <DRIVE_init+0xf0>)
 8004b6a:	f000 f92f 	bl	8004dcc <MOTOR_init>
  MOTOR_init(&motorFrontLeft , "FRONT_LEFT" );
 8004b6e:	4918      	ldr	r1, [pc, #96]	; (8004bd0 <DRIVE_init+0x110>)
 8004b70:	4811      	ldr	r0, [pc, #68]	; (8004bb8 <DRIVE_init+0xf8>)
 8004b72:	f000 f92b 	bl	8004dcc <MOTOR_init>
  MOTOR_init(&motorRearLeft  , "REAR_LEFT"  );
 8004b76:	4917      	ldr	r1, [pc, #92]	; (8004bd4 <DRIVE_init+0x114>)
 8004b78:	4811      	ldr	r0, [pc, #68]	; (8004bc0 <DRIVE_init+0x100>)
 8004b7a:	f000 f927 	bl	8004dcc <MOTOR_init>
  MOTOR_init(&motorRearRight , "REAR_RIGHT" );
 8004b7e:	4916      	ldr	r1, [pc, #88]	; (8004bd8 <DRIVE_init+0x118>)
 8004b80:	4811      	ldr	r0, [pc, #68]	; (8004bc8 <DRIVE_init+0x108>)
 8004b82:	f000 f923 	bl	8004dcc <MOTOR_init>

  /* Start motors (but with a 0 speed at this point) */
  MOTOR_start(&motorFrontRight);
 8004b86:	480a      	ldr	r0, [pc, #40]	; (8004bb0 <DRIVE_init+0xf0>)
 8004b88:	f000 f9c2 	bl	8004f10 <MOTOR_start>
  MOTOR_start(&motorFrontLeft );
 8004b8c:	480a      	ldr	r0, [pc, #40]	; (8004bb8 <DRIVE_init+0xf8>)
 8004b8e:	f000 f9bf 	bl	8004f10 <MOTOR_start>
  MOTOR_start(&motorRearRight );
 8004b92:	480d      	ldr	r0, [pc, #52]	; (8004bc8 <DRIVE_init+0x108>)
 8004b94:	f000 f9bc 	bl	8004f10 <MOTOR_start>
  MOTOR_start(&motorRearLeft  );
 8004b98:	4809      	ldr	r0, [pc, #36]	; (8004bc0 <DRIVE_init+0x100>)
 8004b9a:	f000 f9b9 	bl	8004f10 <MOTOR_start>
  // DRIVE_turnLeft(20);

//  while (1)
//    UTILS_delayUs(60000);
//
  return;
 8004b9e:	bf00      	nop
}
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	080082f4 	.word	0x080082f4
 8004bac:	08008310 	.word	0x08008310
 8004bb0:	200006ac 	.word	0x200006ac
 8004bb4:	40011000 	.word	0x40011000
 8004bb8:	20000680 	.word	0x20000680
 8004bbc:	40010c00 	.word	0x40010c00
 8004bc0:	20000654 	.word	0x20000654
 8004bc4:	40011400 	.word	0x40011400
 8004bc8:	20000628 	.word	0x20000628
 8004bcc:	08008324 	.word	0x08008324
 8004bd0:	08008330 	.word	0x08008330
 8004bd4:	0800833c 	.word	0x0800833c
 8004bd8:	08008348 	.word	0x08008348

08004bdc <DRIVE_update>:

void DRIVE_update(BLUETOOTH_CONTROL_DATA *data)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  LOG_debug("Updating Drive module");
 8004be4:	4b04      	ldr	r3, [pc, #16]	; (8004bf8 <DRIVE_update+0x1c>)
 8004be6:	2247      	movs	r2, #71	; 0x47
 8004be8:	4904      	ldr	r1, [pc, #16]	; (8004bfc <DRIVE_update+0x20>)
 8004bea:	2000      	movs	r0, #0
 8004bec:	f000 f87c 	bl	8004ce8 <LOG_log>

  return;
 8004bf0:	bf00      	nop
}
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	08008354 	.word	0x08008354
 8004bfc:	08008310 	.word	0x08008310

08004c00 <LED_setMode>:
#include "log.h"

static uint32_t LED_mode = LED_MODE_BLINK_SLOW;

void LED_setMode(uint32_t mode)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af02      	add	r7, sp, #8
 8004c06:	6078      	str	r0, [r7, #4]
  LOG_info("Setting LED mode to %u", mode);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	4b06      	ldr	r3, [pc, #24]	; (8004c28 <LED_setMode+0x28>)
 8004c0e:	220b      	movs	r2, #11
 8004c10:	4906      	ldr	r1, [pc, #24]	; (8004c2c <LED_setMode+0x2c>)
 8004c12:	2001      	movs	r0, #1
 8004c14:	f000 f868 	bl	8004ce8 <LOG_log>

  LED_mode = mode;
 8004c18:	4a05      	ldr	r2, [pc, #20]	; (8004c30 <LED_setMode+0x30>)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6013      	str	r3, [r2, #0]

  return;
 8004c1e:	bf00      	nop
}
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	080083c8 	.word	0x080083c8
 8004c2c:	080083e0 	.word	0x080083e0
 8004c30:	20000030 	.word	0x20000030

08004c34 <LED_update>:

void LED_update(void)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
  static uint32_t slowBlinkCounter = 0;

  LOG_debug("Updating LED");
 8004c38:	4b1f      	ldr	r3, [pc, #124]	; (8004cb8 <LED_update+0x84>)
 8004c3a:	2216      	movs	r2, #22
 8004c3c:	491f      	ldr	r1, [pc, #124]	; (8004cbc <LED_update+0x88>)
 8004c3e:	2000      	movs	r0, #0
 8004c40:	f000 f852 	bl	8004ce8 <LOG_log>

  switch (LED_mode)
 8004c44:	4b1e      	ldr	r3, [pc, #120]	; (8004cc0 <LED_update+0x8c>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2b03      	cmp	r3, #3
 8004c4a:	d830      	bhi.n	8004cae <LED_update+0x7a>
 8004c4c:	a201      	add	r2, pc, #4	; (adr r2, 8004c54 <LED_update+0x20>)
 8004c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c52:	bf00      	nop
 8004c54:	08004c65 	.word	0x08004c65
 8004c58:	08004c73 	.word	0x08004c73
 8004c5c:	08004c81 	.word	0x08004c81
 8004c60:	08004ca3 	.word	0x08004ca3
  {
    case LED_MODE_FORCED_OFF:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 8004c64:	2201      	movs	r2, #1
 8004c66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c6a:	4816      	ldr	r0, [pc, #88]	; (8004cc4 <LED_update+0x90>)
 8004c6c:	f7fd f988 	bl	8001f80 <HAL_GPIO_WritePin>
      break;
 8004c70:	e020      	b.n	8004cb4 <LED_update+0x80>

    case LED_MODE_FORCED_ON:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 8004c72:	2200      	movs	r2, #0
 8004c74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c78:	4812      	ldr	r0, [pc, #72]	; (8004cc4 <LED_update+0x90>)
 8004c7a:	f7fd f981 	bl	8001f80 <HAL_GPIO_WritePin>
      break;
 8004c7e:	e019      	b.n	8004cb4 <LED_update+0x80>

    case LED_MODE_BLINK_SLOW:
      slowBlinkCounter++;
 8004c80:	4b11      	ldr	r3, [pc, #68]	; (8004cc8 <LED_update+0x94>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	3301      	adds	r3, #1
 8004c86:	4a10      	ldr	r2, [pc, #64]	; (8004cc8 <LED_update+0x94>)
 8004c88:	6013      	str	r3, [r2, #0]
      if (slowBlinkCounter % 4 == 0)
 8004c8a:	4b0f      	ldr	r3, [pc, #60]	; (8004cc8 <LED_update+0x94>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0303 	and.w	r3, r3, #3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10d      	bne.n	8004cb2 <LED_update+0x7e>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8004c96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c9a:	480a      	ldr	r0, [pc, #40]	; (8004cc4 <LED_update+0x90>)
 8004c9c:	f7fd f988 	bl	8001fb0 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 8004ca0:	e007      	b.n	8004cb2 <LED_update+0x7e>

    case LED_MODE_BLINK_FAST:
      HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8004ca2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ca6:	4807      	ldr	r0, [pc, #28]	; (8004cc4 <LED_update+0x90>)
 8004ca8:	f7fd f982 	bl	8001fb0 <HAL_GPIO_TogglePin>
      break;
 8004cac:	e002      	b.n	8004cb4 <LED_update+0x80>

    default:
      ; /* Nothing to do */
      break;
 8004cae:	bf00      	nop
 8004cb0:	e000      	b.n	8004cb4 <LED_update+0x80>
      break;
 8004cb2:	bf00      	nop
  }

  return;
 8004cb4:	bf00      	nop
}
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	080083f4 	.word	0x080083f4
 8004cbc:	080083e0 	.word	0x080083e0
 8004cc0:	20000030 	.word	0x20000030
 8004cc4:	40011000 	.word	0x40011000
 8004cc8:	200002b0 	.word	0x200002b0

08004ccc <LOG_setLevel>:
{
  "DEBUG", "INFO", "WARN", "ERROR"
};

void LOG_setLevel(int level)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  LOG_level = level;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a03      	ldr	r2, [pc, #12]	; (8004ce4 <LOG_setLevel+0x18>)
 8004cd8:	6013      	str	r3, [r2, #0]

  return;
 8004cda:	bf00      	nop
}
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bc80      	pop	{r7}
 8004ce2:	4770      	bx	lr
 8004ce4:	200006d8 	.word	0x200006d8

08004ce8 <LOG_log>:

void LOG_log(int level, const char *file, int line, const char *format, ...)
{
 8004ce8:	b408      	push	{r3}
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b08f      	sub	sp, #60	; 0x3c
 8004cee:	af02      	add	r7, sp, #8
 8004cf0:	60f8      	str	r0, [r7, #12]
 8004cf2:	60b9      	str	r1, [r7, #8]
 8004cf4:	607a      	str	r2, [r7, #4]

  va_list argumentsList;
  char buffer[16];

  time_t currentTime = time(NULL);
 8004cf6:	2000      	movs	r0, #0
 8004cf8:	f001 fe9c 	bl	8006a34 <time>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	e9c7 2304 	strd	r2, r3, [r7, #16]
  struct tm *localTime = localtime(&currentTime);
 8004d04:	f107 0310 	add.w	r3, r7, #16
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f000 fb6f 	bl	80053ec <localtime>
 8004d0e:	62f8      	str	r0, [r7, #44]	; 0x2c

  if (level >= LOG_level) {
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	4b21      	ldr	r3, [pc, #132]	; (8004d98 <LOG_log+0xb0>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d337      	bcc.n	8004d8a <LOG_log+0xa2>
    va_start(argumentsList, format);
 8004d1a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004d1e:	62bb      	str	r3, [r7, #40]	; 0x28

    buffer[strftime(buffer, sizeof(buffer), "%H:%M:%S", localTime)] = '\0';
 8004d20:	f107 0018 	add.w	r0, r7, #24
 8004d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d26:	4a1d      	ldr	r2, [pc, #116]	; (8004d9c <LOG_log+0xb4>)
 8004d28:	2110      	movs	r1, #16
 8004d2a:	f001 fddd 	bl	80068e8 <strftime>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004d34:	4413      	add	r3, r2
 8004d36:	2200      	movs	r2, #0
 8004d38:	f803 2c18 	strb.w	r2, [r3, #-24]
    fprintf(stdout, "%s %-5s %s:%d: ", buffer, LOG_levelStrings[level], file, line);
 8004d3c:	4b18      	ldr	r3, [pc, #96]	; (8004da0 <LOG_log+0xb8>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	6898      	ldr	r0, [r3, #8]
 8004d42:	4a18      	ldr	r2, [pc, #96]	; (8004da4 <LOG_log+0xbc>)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004d4a:	f107 0218 	add.w	r2, r7, #24
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	9301      	str	r3, [sp, #4]
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	460b      	mov	r3, r1
 8004d58:	4913      	ldr	r1, [pc, #76]	; (8004da8 <LOG_log+0xc0>)
 8004d5a:	f000 faf1 	bl	8005340 <fiprintf>
    vfprintf(stdout, format, argumentsList);
 8004d5e:	4b10      	ldr	r3, [pc, #64]	; (8004da0 <LOG_log+0xb8>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d66:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f000 fe6f 	bl	8005a4c <vfiprintf>
    fprintf(stdout, "\n");
 8004d6e:	4b0c      	ldr	r3, [pc, #48]	; (8004da0 <LOG_log+0xb8>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	4619      	mov	r1, r3
 8004d76:	200a      	movs	r0, #10
 8004d78:	f7ff fe8e 	bl	8004a98 <fputc>
    fflush(stdout);
 8004d7c:	4b08      	ldr	r3, [pc, #32]	; (8004da0 <LOG_log+0xb8>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	4618      	mov	r0, r3
 8004d84:	f000 f9f4 	bl	8005170 <fflush>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8004d88:	bf00      	nop
 8004d8a:	bf00      	nop
}
 8004d8c:	3734      	adds	r7, #52	; 0x34
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004d94:	b001      	add	sp, #4
 8004d96:	4770      	bx	lr
 8004d98:	200006d8 	.word	0x200006d8
 8004d9c:	08008424 	.word	0x08008424
 8004da0:	20000044 	.word	0x20000044
 8004da4:	20000034 	.word	0x20000034
 8004da8:	08008430 	.word	0x08008430

08004dac <MASTER_CONTROL_receiveData>:
#include "stm32f1xx_hal.h"

uint8_t MASTER_CONTROL_rxBuffer[12] = {0};

void MASTER_CONTROL_receiveData(UART_HandleTypeDef *huart)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(huart, MASTER_CONTROL_rxBuffer, 1);
 8004db4:	2201      	movs	r2, #1
 8004db6:	4904      	ldr	r1, [pc, #16]	; (8004dc8 <MASTER_CONTROL_receiveData+0x1c>)
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f7ff f80f 	bl	8003ddc <HAL_UART_Receive_IT>

  return;
 8004dbe:	bf00      	nop
}
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	200002b4 	.word	0x200002b4

08004dcc <MOTOR_init>:
#include "stm32f1xx_hal.h"

#include "log.h"

void MOTOR_init(MOTOR_Handle *handle, char *name)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af02      	add	r7, sp, #8
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  LOG_info("Initializing Motor module for %s", name);
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	4b0b      	ldr	r3, [pc, #44]	; (8004e08 <MOTOR_init+0x3c>)
 8004ddc:	220b      	movs	r2, #11
 8004dde:	490b      	ldr	r1, [pc, #44]	; (8004e0c <MOTOR_init+0x40>)
 8004de0:	2001      	movs	r0, #1
 8004de2:	f7ff ff81 	bl	8004ce8 <LOG_log>

  (void)strncpy((char *)handle->name, name, MOTOR_NAME_MAX_LENGTH);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	220c      	movs	r2, #12
 8004dea:	6839      	ldr	r1, [r7, #0]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f001 fd85 	bl	80068fc <strncpy>

  MOTOR_setSpeed(handle, 0);
 8004df2:	2100      	movs	r1, #0
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 f84d 	bl	8004e94 <MOTOR_setSpeed>
  MOTOR_stop    (handle   );
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f8a2 	bl	8004f44 <MOTOR_stop>

  return;
 8004e00:	bf00      	nop
}
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	08008440 	.word	0x08008440
 8004e0c:	08008464 	.word	0x08008464

08004e10 <MOTOR_setDirection>:

void MOTOR_setDirection(MOTOR_Handle *handle, uint32_t direction)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af02      	add	r7, sp, #8
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  LOG_debug("Setting %s motor direction to %u", handle->name, direction);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	9201      	str	r2, [sp, #4]
 8004e20:	9300      	str	r3, [sp, #0]
 8004e22:	4b1a      	ldr	r3, [pc, #104]	; (8004e8c <MOTOR_setDirection+0x7c>)
 8004e24:	2217      	movs	r2, #23
 8004e26:	491a      	ldr	r1, [pc, #104]	; (8004e90 <MOTOR_setDirection+0x80>)
 8004e28:	2000      	movs	r0, #0
 8004e2a:	f7ff ff5d 	bl	8004ce8 <LOG_log>

  if (direction == MOTOR_DIRECTION_FORWARD)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d112      	bne.n	8004e5a <MOTOR_setDirection+0x4a>
  {
    HAL_GPIO_WritePin(handle->dirPin1Port, handle->dirPin1, GPIO_PIN_RESET);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68d8      	ldr	r0, [r3, #12]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	2200      	movs	r2, #0
 8004e40:	4619      	mov	r1, r3
 8004e42:	f7fd f89d 	bl	8001f80 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(handle->dirPin2Port, handle->dirPin2, GPIO_PIN_SET  );
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6918      	ldr	r0, [r3, #16]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	2201      	movs	r2, #1
 8004e52:	4619      	mov	r1, r3
 8004e54:	f7fd f894 	bl	8001f80 <HAL_GPIO_WritePin>
 8004e58:	e011      	b.n	8004e7e <MOTOR_setDirection+0x6e>
  }
  else
  {
    HAL_GPIO_WritePin(handle->dirPin1Port, handle->dirPin1, GPIO_PIN_SET  );
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68d8      	ldr	r0, [r3, #12]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	2201      	movs	r2, #1
 8004e66:	4619      	mov	r1, r3
 8004e68:	f7fd f88a 	bl	8001f80 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(handle->dirPin2Port, handle->dirPin2, GPIO_PIN_RESET);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6918      	ldr	r0, [r3, #16]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	2200      	movs	r2, #0
 8004e78:	4619      	mov	r1, r3
 8004e7a:	f7fd f881 	bl	8001f80 <HAL_GPIO_WritePin>
  }

  handle->direction = direction;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	61da      	str	r2, [r3, #28]

  return;
 8004e84:	bf00      	nop
}
 8004e86:	3708      	adds	r7, #8
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	08008478 	.word	0x08008478
 8004e90:	08008464 	.word	0x08008464

08004e94 <MOTOR_setSpeed>:

void MOTOR_setSpeed(MOTOR_Handle *handle, uint32_t speed)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af02      	add	r7, sp, #8
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  LOG_debug("Setting %s motor speed to %u", handle->name, speed);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	9201      	str	r2, [sp, #4]
 8004ea4:	9300      	str	r3, [sp, #0]
 8004ea6:	4b18      	ldr	r3, [pc, #96]	; (8004f08 <MOTOR_setSpeed+0x74>)
 8004ea8:	222b      	movs	r2, #43	; 0x2b
 8004eaa:	4918      	ldr	r1, [pc, #96]	; (8004f0c <MOTOR_setSpeed+0x78>)
 8004eac:	2000      	movs	r0, #0
 8004eae:	f7ff ff1b 	bl	8004ce8 <LOG_log>

  __HAL_TIM_SET_COMPARE(handle->pwmTimerHandle, handle->pwmChannel, speed);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d105      	bne.n	8004ec6 <MOTOR_setSpeed+0x32>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	683a      	ldr	r2, [r7, #0]
 8004ec2:	635a      	str	r2, [r3, #52]	; 0x34
 8004ec4:	e018      	b.n	8004ef8 <MOTOR_setSpeed+0x64>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d105      	bne.n	8004eda <MOTOR_setSpeed+0x46>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	6393      	str	r3, [r2, #56]	; 0x38
 8004ed8:	e00e      	b.n	8004ef8 <MOTOR_setSpeed+0x64>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ede:	2b08      	cmp	r3, #8
 8004ee0:	d105      	bne.n	8004eee <MOTOR_setSpeed+0x5a>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	63d3      	str	r3, [r2, #60]	; 0x3c
 8004eec:	e004      	b.n	8004ef8 <MOTOR_setSpeed+0x64>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	6413      	str	r3, [r2, #64]	; 0x40

  handle->speed = speed;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	621a      	str	r2, [r3, #32]

  return;
 8004efe:	bf00      	nop
}
 8004f00:	3708      	adds	r7, #8
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	0800849c 	.word	0x0800849c
 8004f0c:	08008464 	.word	0x08008464

08004f10 <MOTOR_start>:

void MOTOR_start(MOTOR_Handle *handle)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af02      	add	r7, sp, #8
 8004f16:	6078      	str	r0, [r7, #4]
  LOG_info("Starting %s motor", handle->name);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	4b07      	ldr	r3, [pc, #28]	; (8004f3c <MOTOR_start+0x2c>)
 8004f1e:	2236      	movs	r2, #54	; 0x36
 8004f20:	4907      	ldr	r1, [pc, #28]	; (8004f40 <MOTOR_start+0x30>)
 8004f22:	2001      	movs	r0, #1
 8004f24:	f7ff fee0 	bl	8004ce8 <LOG_log>

  MOTOR_setDirection(handle, handle->direction);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	69db      	ldr	r3, [r3, #28]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f7ff ff6e 	bl	8004e10 <MOTOR_setDirection>

  return;
 8004f34:	bf00      	nop
}
 8004f36:	3708      	adds	r7, #8
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	080084bc 	.word	0x080084bc
 8004f40:	08008464 	.word	0x08008464

08004f44 <MOTOR_stop>:

void MOTOR_stop(MOTOR_Handle *handle)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	6078      	str	r0, [r7, #4]
  LOG_info("Stopping %s", handle->name);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	9300      	str	r3, [sp, #0]
 8004f50:	4b0d      	ldr	r3, [pc, #52]	; (8004f88 <MOTOR_stop+0x44>)
 8004f52:	223f      	movs	r2, #63	; 0x3f
 8004f54:	490d      	ldr	r1, [pc, #52]	; (8004f8c <MOTOR_stop+0x48>)
 8004f56:	2001      	movs	r0, #1
 8004f58:	f7ff fec6 	bl	8004ce8 <LOG_log>

  HAL_GPIO_WritePin(handle->dirPin1Port, handle->dirPin1, GPIO_PIN_RESET);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	68d8      	ldr	r0, [r3, #12]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	2200      	movs	r2, #0
 8004f68:	4619      	mov	r1, r3
 8004f6a:	f7fd f809 	bl	8001f80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(handle->dirPin2Port, handle->dirPin2, GPIO_PIN_RESET);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6918      	ldr	r0, [r3, #16]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2200      	movs	r2, #0
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	f7fd f800 	bl	8001f80 <HAL_GPIO_WritePin>

  return;
 8004f80:	bf00      	nop
}
 8004f82:	3708      	adds	r7, #8
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	080084d0 	.word	0x080084d0
 8004f8c:	08008464 	.word	0x08008464

08004f90 <UTILS_delayUsInit>:
#include "stm32f1xx_hal.h"

TIM_HandleTypeDef *UTILS_delayTimerHandle;

void UTILS_delayUsInit(TIM_HandleTypeDef *htim)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  UTILS_delayTimerHandle = htim;
 8004f98:	4a03      	ldr	r2, [pc, #12]	; (8004fa8 <UTILS_delayUsInit+0x18>)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6013      	str	r3, [r2, #0]

  return;
 8004f9e:	bf00      	nop
}
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	4770      	bx	lr
 8004fa8:	200006dc 	.word	0x200006dc

08004fac <UTILS_delayUs>:

void UTILS_delayUs(uint16_t delay)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	80fb      	strh	r3, [r7, #6]
  /* Reset the micro-seconds counter */
  __HAL_TIM_SET_COUNTER(UTILS_delayTimerHandle,0);
 8004fb6:	4b09      	ldr	r3, [pc, #36]	; (8004fdc <UTILS_delayUs+0x30>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Wait for the counter to reach the input micro-seconds number */
  while (__HAL_TIM_GET_COUNTER(UTILS_delayTimerHandle) < delay)
 8004fc0:	bf00      	nop
 8004fc2:	4b06      	ldr	r3, [pc, #24]	; (8004fdc <UTILS_delayUs+0x30>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fca:	88fb      	ldrh	r3, [r7, #6]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d3f8      	bcc.n	8004fc2 <UTILS_delayUs+0x16>
  {
    ; /* Nothing to do */
  }

  return;
 8004fd0:	bf00      	nop
}
 8004fd2:	370c      	adds	r7, #12
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bc80      	pop	{r7}
 8004fd8:	4770      	bx	lr
 8004fda:	bf00      	nop
 8004fdc:	200006dc 	.word	0x200006dc

08004fe0 <__errno>:
 8004fe0:	4b01      	ldr	r3, [pc, #4]	; (8004fe8 <__errno+0x8>)
 8004fe2:	6818      	ldr	r0, [r3, #0]
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	20000044 	.word	0x20000044

08004fec <__sflush_r>:
 8004fec:	898a      	ldrh	r2, [r1, #12]
 8004fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ff2:	4605      	mov	r5, r0
 8004ff4:	0710      	lsls	r0, r2, #28
 8004ff6:	460c      	mov	r4, r1
 8004ff8:	d458      	bmi.n	80050ac <__sflush_r+0xc0>
 8004ffa:	684b      	ldr	r3, [r1, #4]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	dc05      	bgt.n	800500c <__sflush_r+0x20>
 8005000:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005002:	2b00      	cmp	r3, #0
 8005004:	dc02      	bgt.n	800500c <__sflush_r+0x20>
 8005006:	2000      	movs	r0, #0
 8005008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800500c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800500e:	2e00      	cmp	r6, #0
 8005010:	d0f9      	beq.n	8005006 <__sflush_r+0x1a>
 8005012:	2300      	movs	r3, #0
 8005014:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005018:	682f      	ldr	r7, [r5, #0]
 800501a:	602b      	str	r3, [r5, #0]
 800501c:	d032      	beq.n	8005084 <__sflush_r+0x98>
 800501e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005020:	89a3      	ldrh	r3, [r4, #12]
 8005022:	075a      	lsls	r2, r3, #29
 8005024:	d505      	bpl.n	8005032 <__sflush_r+0x46>
 8005026:	6863      	ldr	r3, [r4, #4]
 8005028:	1ac0      	subs	r0, r0, r3
 800502a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800502c:	b10b      	cbz	r3, 8005032 <__sflush_r+0x46>
 800502e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005030:	1ac0      	subs	r0, r0, r3
 8005032:	2300      	movs	r3, #0
 8005034:	4602      	mov	r2, r0
 8005036:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005038:	4628      	mov	r0, r5
 800503a:	6a21      	ldr	r1, [r4, #32]
 800503c:	47b0      	blx	r6
 800503e:	1c43      	adds	r3, r0, #1
 8005040:	89a3      	ldrh	r3, [r4, #12]
 8005042:	d106      	bne.n	8005052 <__sflush_r+0x66>
 8005044:	6829      	ldr	r1, [r5, #0]
 8005046:	291d      	cmp	r1, #29
 8005048:	d82c      	bhi.n	80050a4 <__sflush_r+0xb8>
 800504a:	4a2a      	ldr	r2, [pc, #168]	; (80050f4 <__sflush_r+0x108>)
 800504c:	40ca      	lsrs	r2, r1
 800504e:	07d6      	lsls	r6, r2, #31
 8005050:	d528      	bpl.n	80050a4 <__sflush_r+0xb8>
 8005052:	2200      	movs	r2, #0
 8005054:	6062      	str	r2, [r4, #4]
 8005056:	6922      	ldr	r2, [r4, #16]
 8005058:	04d9      	lsls	r1, r3, #19
 800505a:	6022      	str	r2, [r4, #0]
 800505c:	d504      	bpl.n	8005068 <__sflush_r+0x7c>
 800505e:	1c42      	adds	r2, r0, #1
 8005060:	d101      	bne.n	8005066 <__sflush_r+0x7a>
 8005062:	682b      	ldr	r3, [r5, #0]
 8005064:	b903      	cbnz	r3, 8005068 <__sflush_r+0x7c>
 8005066:	6560      	str	r0, [r4, #84]	; 0x54
 8005068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800506a:	602f      	str	r7, [r5, #0]
 800506c:	2900      	cmp	r1, #0
 800506e:	d0ca      	beq.n	8005006 <__sflush_r+0x1a>
 8005070:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005074:	4299      	cmp	r1, r3
 8005076:	d002      	beq.n	800507e <__sflush_r+0x92>
 8005078:	4628      	mov	r0, r5
 800507a:	f000 fae9 	bl	8005650 <_free_r>
 800507e:	2000      	movs	r0, #0
 8005080:	6360      	str	r0, [r4, #52]	; 0x34
 8005082:	e7c1      	b.n	8005008 <__sflush_r+0x1c>
 8005084:	6a21      	ldr	r1, [r4, #32]
 8005086:	2301      	movs	r3, #1
 8005088:	4628      	mov	r0, r5
 800508a:	47b0      	blx	r6
 800508c:	1c41      	adds	r1, r0, #1
 800508e:	d1c7      	bne.n	8005020 <__sflush_r+0x34>
 8005090:	682b      	ldr	r3, [r5, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d0c4      	beq.n	8005020 <__sflush_r+0x34>
 8005096:	2b1d      	cmp	r3, #29
 8005098:	d001      	beq.n	800509e <__sflush_r+0xb2>
 800509a:	2b16      	cmp	r3, #22
 800509c:	d101      	bne.n	80050a2 <__sflush_r+0xb6>
 800509e:	602f      	str	r7, [r5, #0]
 80050a0:	e7b1      	b.n	8005006 <__sflush_r+0x1a>
 80050a2:	89a3      	ldrh	r3, [r4, #12]
 80050a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050a8:	81a3      	strh	r3, [r4, #12]
 80050aa:	e7ad      	b.n	8005008 <__sflush_r+0x1c>
 80050ac:	690f      	ldr	r7, [r1, #16]
 80050ae:	2f00      	cmp	r7, #0
 80050b0:	d0a9      	beq.n	8005006 <__sflush_r+0x1a>
 80050b2:	0793      	lsls	r3, r2, #30
 80050b4:	bf18      	it	ne
 80050b6:	2300      	movne	r3, #0
 80050b8:	680e      	ldr	r6, [r1, #0]
 80050ba:	bf08      	it	eq
 80050bc:	694b      	ldreq	r3, [r1, #20]
 80050be:	eba6 0807 	sub.w	r8, r6, r7
 80050c2:	600f      	str	r7, [r1, #0]
 80050c4:	608b      	str	r3, [r1, #8]
 80050c6:	f1b8 0f00 	cmp.w	r8, #0
 80050ca:	dd9c      	ble.n	8005006 <__sflush_r+0x1a>
 80050cc:	4643      	mov	r3, r8
 80050ce:	463a      	mov	r2, r7
 80050d0:	4628      	mov	r0, r5
 80050d2:	6a21      	ldr	r1, [r4, #32]
 80050d4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80050d6:	47b0      	blx	r6
 80050d8:	2800      	cmp	r0, #0
 80050da:	dc06      	bgt.n	80050ea <__sflush_r+0xfe>
 80050dc:	89a3      	ldrh	r3, [r4, #12]
 80050de:	f04f 30ff 	mov.w	r0, #4294967295
 80050e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050e6:	81a3      	strh	r3, [r4, #12]
 80050e8:	e78e      	b.n	8005008 <__sflush_r+0x1c>
 80050ea:	4407      	add	r7, r0
 80050ec:	eba8 0800 	sub.w	r8, r8, r0
 80050f0:	e7e9      	b.n	80050c6 <__sflush_r+0xda>
 80050f2:	bf00      	nop
 80050f4:	20400001 	.word	0x20400001

080050f8 <_fflush_r>:
 80050f8:	b538      	push	{r3, r4, r5, lr}
 80050fa:	690b      	ldr	r3, [r1, #16]
 80050fc:	4605      	mov	r5, r0
 80050fe:	460c      	mov	r4, r1
 8005100:	b913      	cbnz	r3, 8005108 <_fflush_r+0x10>
 8005102:	2500      	movs	r5, #0
 8005104:	4628      	mov	r0, r5
 8005106:	bd38      	pop	{r3, r4, r5, pc}
 8005108:	b118      	cbz	r0, 8005112 <_fflush_r+0x1a>
 800510a:	6983      	ldr	r3, [r0, #24]
 800510c:	b90b      	cbnz	r3, 8005112 <_fflush_r+0x1a>
 800510e:	f000 f899 	bl	8005244 <__sinit>
 8005112:	4b14      	ldr	r3, [pc, #80]	; (8005164 <_fflush_r+0x6c>)
 8005114:	429c      	cmp	r4, r3
 8005116:	d11b      	bne.n	8005150 <_fflush_r+0x58>
 8005118:	686c      	ldr	r4, [r5, #4]
 800511a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d0ef      	beq.n	8005102 <_fflush_r+0xa>
 8005122:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005124:	07d0      	lsls	r0, r2, #31
 8005126:	d404      	bmi.n	8005132 <_fflush_r+0x3a>
 8005128:	0599      	lsls	r1, r3, #22
 800512a:	d402      	bmi.n	8005132 <_fflush_r+0x3a>
 800512c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800512e:	f000 fa73 	bl	8005618 <__retarget_lock_acquire_recursive>
 8005132:	4628      	mov	r0, r5
 8005134:	4621      	mov	r1, r4
 8005136:	f7ff ff59 	bl	8004fec <__sflush_r>
 800513a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800513c:	4605      	mov	r5, r0
 800513e:	07da      	lsls	r2, r3, #31
 8005140:	d4e0      	bmi.n	8005104 <_fflush_r+0xc>
 8005142:	89a3      	ldrh	r3, [r4, #12]
 8005144:	059b      	lsls	r3, r3, #22
 8005146:	d4dd      	bmi.n	8005104 <_fflush_r+0xc>
 8005148:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800514a:	f000 fa67 	bl	800561c <__retarget_lock_release_recursive>
 800514e:	e7d9      	b.n	8005104 <_fflush_r+0xc>
 8005150:	4b05      	ldr	r3, [pc, #20]	; (8005168 <_fflush_r+0x70>)
 8005152:	429c      	cmp	r4, r3
 8005154:	d101      	bne.n	800515a <_fflush_r+0x62>
 8005156:	68ac      	ldr	r4, [r5, #8]
 8005158:	e7df      	b.n	800511a <_fflush_r+0x22>
 800515a:	4b04      	ldr	r3, [pc, #16]	; (800516c <_fflush_r+0x74>)
 800515c:	429c      	cmp	r4, r3
 800515e:	bf08      	it	eq
 8005160:	68ec      	ldreq	r4, [r5, #12]
 8005162:	e7da      	b.n	800511a <_fflush_r+0x22>
 8005164:	08008520 	.word	0x08008520
 8005168:	08008540 	.word	0x08008540
 800516c:	08008500 	.word	0x08008500

08005170 <fflush>:
 8005170:	4601      	mov	r1, r0
 8005172:	b920      	cbnz	r0, 800517e <fflush+0xe>
 8005174:	4b04      	ldr	r3, [pc, #16]	; (8005188 <fflush+0x18>)
 8005176:	4905      	ldr	r1, [pc, #20]	; (800518c <fflush+0x1c>)
 8005178:	6818      	ldr	r0, [r3, #0]
 800517a:	f000 b8f3 	b.w	8005364 <_fwalk_reent>
 800517e:	4b04      	ldr	r3, [pc, #16]	; (8005190 <fflush+0x20>)
 8005180:	6818      	ldr	r0, [r3, #0]
 8005182:	f7ff bfb9 	b.w	80050f8 <_fflush_r>
 8005186:	bf00      	nop
 8005188:	08008560 	.word	0x08008560
 800518c:	080050f9 	.word	0x080050f9
 8005190:	20000044 	.word	0x20000044

08005194 <std>:
 8005194:	2300      	movs	r3, #0
 8005196:	b510      	push	{r4, lr}
 8005198:	4604      	mov	r4, r0
 800519a:	e9c0 3300 	strd	r3, r3, [r0]
 800519e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051a2:	6083      	str	r3, [r0, #8]
 80051a4:	8181      	strh	r1, [r0, #12]
 80051a6:	6643      	str	r3, [r0, #100]	; 0x64
 80051a8:	81c2      	strh	r2, [r0, #14]
 80051aa:	6183      	str	r3, [r0, #24]
 80051ac:	4619      	mov	r1, r3
 80051ae:	2208      	movs	r2, #8
 80051b0:	305c      	adds	r0, #92	; 0x5c
 80051b2:	f000 fa45 	bl	8005640 <memset>
 80051b6:	4b05      	ldr	r3, [pc, #20]	; (80051cc <std+0x38>)
 80051b8:	6224      	str	r4, [r4, #32]
 80051ba:	6263      	str	r3, [r4, #36]	; 0x24
 80051bc:	4b04      	ldr	r3, [pc, #16]	; (80051d0 <std+0x3c>)
 80051be:	62a3      	str	r3, [r4, #40]	; 0x28
 80051c0:	4b04      	ldr	r3, [pc, #16]	; (80051d4 <std+0x40>)
 80051c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80051c4:	4b04      	ldr	r3, [pc, #16]	; (80051d8 <std+0x44>)
 80051c6:	6323      	str	r3, [r4, #48]	; 0x30
 80051c8:	bd10      	pop	{r4, pc}
 80051ca:	bf00      	nop
 80051cc:	08005dad 	.word	0x08005dad
 80051d0:	08005dd3 	.word	0x08005dd3
 80051d4:	08005e0b 	.word	0x08005e0b
 80051d8:	08005e2f 	.word	0x08005e2f

080051dc <_cleanup_r>:
 80051dc:	4901      	ldr	r1, [pc, #4]	; (80051e4 <_cleanup_r+0x8>)
 80051de:	f000 b8c1 	b.w	8005364 <_fwalk_reent>
 80051e2:	bf00      	nop
 80051e4:	080050f9 	.word	0x080050f9

080051e8 <__sfmoreglue>:
 80051e8:	b570      	push	{r4, r5, r6, lr}
 80051ea:	2568      	movs	r5, #104	; 0x68
 80051ec:	1e4a      	subs	r2, r1, #1
 80051ee:	4355      	muls	r5, r2
 80051f0:	460e      	mov	r6, r1
 80051f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80051f6:	f000 fa77 	bl	80056e8 <_malloc_r>
 80051fa:	4604      	mov	r4, r0
 80051fc:	b140      	cbz	r0, 8005210 <__sfmoreglue+0x28>
 80051fe:	2100      	movs	r1, #0
 8005200:	e9c0 1600 	strd	r1, r6, [r0]
 8005204:	300c      	adds	r0, #12
 8005206:	60a0      	str	r0, [r4, #8]
 8005208:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800520c:	f000 fa18 	bl	8005640 <memset>
 8005210:	4620      	mov	r0, r4
 8005212:	bd70      	pop	{r4, r5, r6, pc}

08005214 <__sfp_lock_acquire>:
 8005214:	4801      	ldr	r0, [pc, #4]	; (800521c <__sfp_lock_acquire+0x8>)
 8005216:	f000 b9ff 	b.w	8005618 <__retarget_lock_acquire_recursive>
 800521a:	bf00      	nop
 800521c:	200006e8 	.word	0x200006e8

08005220 <__sfp_lock_release>:
 8005220:	4801      	ldr	r0, [pc, #4]	; (8005228 <__sfp_lock_release+0x8>)
 8005222:	f000 b9fb 	b.w	800561c <__retarget_lock_release_recursive>
 8005226:	bf00      	nop
 8005228:	200006e8 	.word	0x200006e8

0800522c <__sinit_lock_acquire>:
 800522c:	4801      	ldr	r0, [pc, #4]	; (8005234 <__sinit_lock_acquire+0x8>)
 800522e:	f000 b9f3 	b.w	8005618 <__retarget_lock_acquire_recursive>
 8005232:	bf00      	nop
 8005234:	200006e3 	.word	0x200006e3

08005238 <__sinit_lock_release>:
 8005238:	4801      	ldr	r0, [pc, #4]	; (8005240 <__sinit_lock_release+0x8>)
 800523a:	f000 b9ef 	b.w	800561c <__retarget_lock_release_recursive>
 800523e:	bf00      	nop
 8005240:	200006e3 	.word	0x200006e3

08005244 <__sinit>:
 8005244:	b510      	push	{r4, lr}
 8005246:	4604      	mov	r4, r0
 8005248:	f7ff fff0 	bl	800522c <__sinit_lock_acquire>
 800524c:	69a3      	ldr	r3, [r4, #24]
 800524e:	b11b      	cbz	r3, 8005258 <__sinit+0x14>
 8005250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005254:	f7ff bff0 	b.w	8005238 <__sinit_lock_release>
 8005258:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800525c:	6523      	str	r3, [r4, #80]	; 0x50
 800525e:	4b13      	ldr	r3, [pc, #76]	; (80052ac <__sinit+0x68>)
 8005260:	4a13      	ldr	r2, [pc, #76]	; (80052b0 <__sinit+0x6c>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	62a2      	str	r2, [r4, #40]	; 0x28
 8005266:	42a3      	cmp	r3, r4
 8005268:	bf08      	it	eq
 800526a:	2301      	moveq	r3, #1
 800526c:	4620      	mov	r0, r4
 800526e:	bf08      	it	eq
 8005270:	61a3      	streq	r3, [r4, #24]
 8005272:	f000 f81f 	bl	80052b4 <__sfp>
 8005276:	6060      	str	r0, [r4, #4]
 8005278:	4620      	mov	r0, r4
 800527a:	f000 f81b 	bl	80052b4 <__sfp>
 800527e:	60a0      	str	r0, [r4, #8]
 8005280:	4620      	mov	r0, r4
 8005282:	f000 f817 	bl	80052b4 <__sfp>
 8005286:	2200      	movs	r2, #0
 8005288:	2104      	movs	r1, #4
 800528a:	60e0      	str	r0, [r4, #12]
 800528c:	6860      	ldr	r0, [r4, #4]
 800528e:	f7ff ff81 	bl	8005194 <std>
 8005292:	2201      	movs	r2, #1
 8005294:	2109      	movs	r1, #9
 8005296:	68a0      	ldr	r0, [r4, #8]
 8005298:	f7ff ff7c 	bl	8005194 <std>
 800529c:	2202      	movs	r2, #2
 800529e:	2112      	movs	r1, #18
 80052a0:	68e0      	ldr	r0, [r4, #12]
 80052a2:	f7ff ff77 	bl	8005194 <std>
 80052a6:	2301      	movs	r3, #1
 80052a8:	61a3      	str	r3, [r4, #24]
 80052aa:	e7d1      	b.n	8005250 <__sinit+0xc>
 80052ac:	08008560 	.word	0x08008560
 80052b0:	080051dd 	.word	0x080051dd

080052b4 <__sfp>:
 80052b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b6:	4607      	mov	r7, r0
 80052b8:	f7ff ffac 	bl	8005214 <__sfp_lock_acquire>
 80052bc:	4b1e      	ldr	r3, [pc, #120]	; (8005338 <__sfp+0x84>)
 80052be:	681e      	ldr	r6, [r3, #0]
 80052c0:	69b3      	ldr	r3, [r6, #24]
 80052c2:	b913      	cbnz	r3, 80052ca <__sfp+0x16>
 80052c4:	4630      	mov	r0, r6
 80052c6:	f7ff ffbd 	bl	8005244 <__sinit>
 80052ca:	3648      	adds	r6, #72	; 0x48
 80052cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80052d0:	3b01      	subs	r3, #1
 80052d2:	d503      	bpl.n	80052dc <__sfp+0x28>
 80052d4:	6833      	ldr	r3, [r6, #0]
 80052d6:	b30b      	cbz	r3, 800531c <__sfp+0x68>
 80052d8:	6836      	ldr	r6, [r6, #0]
 80052da:	e7f7      	b.n	80052cc <__sfp+0x18>
 80052dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80052e0:	b9d5      	cbnz	r5, 8005318 <__sfp+0x64>
 80052e2:	4b16      	ldr	r3, [pc, #88]	; (800533c <__sfp+0x88>)
 80052e4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80052e8:	60e3      	str	r3, [r4, #12]
 80052ea:	6665      	str	r5, [r4, #100]	; 0x64
 80052ec:	f000 f992 	bl	8005614 <__retarget_lock_init_recursive>
 80052f0:	f7ff ff96 	bl	8005220 <__sfp_lock_release>
 80052f4:	2208      	movs	r2, #8
 80052f6:	4629      	mov	r1, r5
 80052f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80052fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005300:	6025      	str	r5, [r4, #0]
 8005302:	61a5      	str	r5, [r4, #24]
 8005304:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005308:	f000 f99a 	bl	8005640 <memset>
 800530c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005310:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005314:	4620      	mov	r0, r4
 8005316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005318:	3468      	adds	r4, #104	; 0x68
 800531a:	e7d9      	b.n	80052d0 <__sfp+0x1c>
 800531c:	2104      	movs	r1, #4
 800531e:	4638      	mov	r0, r7
 8005320:	f7ff ff62 	bl	80051e8 <__sfmoreglue>
 8005324:	4604      	mov	r4, r0
 8005326:	6030      	str	r0, [r6, #0]
 8005328:	2800      	cmp	r0, #0
 800532a:	d1d5      	bne.n	80052d8 <__sfp+0x24>
 800532c:	f7ff ff78 	bl	8005220 <__sfp_lock_release>
 8005330:	230c      	movs	r3, #12
 8005332:	603b      	str	r3, [r7, #0]
 8005334:	e7ee      	b.n	8005314 <__sfp+0x60>
 8005336:	bf00      	nop
 8005338:	08008560 	.word	0x08008560
 800533c:	ffff0001 	.word	0xffff0001

08005340 <fiprintf>:
 8005340:	b40e      	push	{r1, r2, r3}
 8005342:	b503      	push	{r0, r1, lr}
 8005344:	4601      	mov	r1, r0
 8005346:	ab03      	add	r3, sp, #12
 8005348:	4805      	ldr	r0, [pc, #20]	; (8005360 <fiprintf+0x20>)
 800534a:	f853 2b04 	ldr.w	r2, [r3], #4
 800534e:	6800      	ldr	r0, [r0, #0]
 8005350:	9301      	str	r3, [sp, #4]
 8005352:	f000 fa4b 	bl	80057ec <_vfiprintf_r>
 8005356:	b002      	add	sp, #8
 8005358:	f85d eb04 	ldr.w	lr, [sp], #4
 800535c:	b003      	add	sp, #12
 800535e:	4770      	bx	lr
 8005360:	20000044 	.word	0x20000044

08005364 <_fwalk_reent>:
 8005364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005368:	4606      	mov	r6, r0
 800536a:	4688      	mov	r8, r1
 800536c:	2700      	movs	r7, #0
 800536e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005372:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005376:	f1b9 0901 	subs.w	r9, r9, #1
 800537a:	d505      	bpl.n	8005388 <_fwalk_reent+0x24>
 800537c:	6824      	ldr	r4, [r4, #0]
 800537e:	2c00      	cmp	r4, #0
 8005380:	d1f7      	bne.n	8005372 <_fwalk_reent+0xe>
 8005382:	4638      	mov	r0, r7
 8005384:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005388:	89ab      	ldrh	r3, [r5, #12]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d907      	bls.n	800539e <_fwalk_reent+0x3a>
 800538e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005392:	3301      	adds	r3, #1
 8005394:	d003      	beq.n	800539e <_fwalk_reent+0x3a>
 8005396:	4629      	mov	r1, r5
 8005398:	4630      	mov	r0, r6
 800539a:	47c0      	blx	r8
 800539c:	4307      	orrs	r7, r0
 800539e:	3568      	adds	r5, #104	; 0x68
 80053a0:	e7e9      	b.n	8005376 <_fwalk_reent+0x12>
	...

080053a4 <__libc_init_array>:
 80053a4:	b570      	push	{r4, r5, r6, lr}
 80053a6:	2600      	movs	r6, #0
 80053a8:	4d0c      	ldr	r5, [pc, #48]	; (80053dc <__libc_init_array+0x38>)
 80053aa:	4c0d      	ldr	r4, [pc, #52]	; (80053e0 <__libc_init_array+0x3c>)
 80053ac:	1b64      	subs	r4, r4, r5
 80053ae:	10a4      	asrs	r4, r4, #2
 80053b0:	42a6      	cmp	r6, r4
 80053b2:	d109      	bne.n	80053c8 <__libc_init_array+0x24>
 80053b4:	f002 ff26 	bl	8008204 <_init>
 80053b8:	2600      	movs	r6, #0
 80053ba:	4d0a      	ldr	r5, [pc, #40]	; (80053e4 <__libc_init_array+0x40>)
 80053bc:	4c0a      	ldr	r4, [pc, #40]	; (80053e8 <__libc_init_array+0x44>)
 80053be:	1b64      	subs	r4, r4, r5
 80053c0:	10a4      	asrs	r4, r4, #2
 80053c2:	42a6      	cmp	r6, r4
 80053c4:	d105      	bne.n	80053d2 <__libc_init_array+0x2e>
 80053c6:	bd70      	pop	{r4, r5, r6, pc}
 80053c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80053cc:	4798      	blx	r3
 80053ce:	3601      	adds	r6, #1
 80053d0:	e7ee      	b.n	80053b0 <__libc_init_array+0xc>
 80053d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80053d6:	4798      	blx	r3
 80053d8:	3601      	adds	r6, #1
 80053da:	e7f2      	b.n	80053c2 <__libc_init_array+0x1e>
 80053dc:	08008a98 	.word	0x08008a98
 80053e0:	08008a98 	.word	0x08008a98
 80053e4:	08008a98 	.word	0x08008a98
 80053e8:	08008a9c 	.word	0x08008a9c

080053ec <localtime>:
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	4b0b      	ldr	r3, [pc, #44]	; (800541c <localtime+0x30>)
 80053f0:	4604      	mov	r4, r0
 80053f2:	681d      	ldr	r5, [r3, #0]
 80053f4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80053f6:	b953      	cbnz	r3, 800540e <localtime+0x22>
 80053f8:	2024      	movs	r0, #36	; 0x24
 80053fa:	f000 f911 	bl	8005620 <malloc>
 80053fe:	4602      	mov	r2, r0
 8005400:	63e8      	str	r0, [r5, #60]	; 0x3c
 8005402:	b920      	cbnz	r0, 800540e <localtime+0x22>
 8005404:	2132      	movs	r1, #50	; 0x32
 8005406:	4b06      	ldr	r3, [pc, #24]	; (8005420 <localtime+0x34>)
 8005408:	4806      	ldr	r0, [pc, #24]	; (8005424 <localtime+0x38>)
 800540a:	f001 fe3d 	bl	8007088 <__assert_func>
 800540e:	4620      	mov	r0, r4
 8005410:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8005412:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005416:	f000 b807 	b.w	8005428 <localtime_r>
 800541a:	bf00      	nop
 800541c:	20000044 	.word	0x20000044
 8005420:	08008564 	.word	0x08008564
 8005424:	0800857b 	.word	0x0800857b

08005428 <localtime_r>:
 8005428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800542c:	460c      	mov	r4, r1
 800542e:	4607      	mov	r7, r0
 8005430:	f001 feac 	bl	800718c <__gettzinfo>
 8005434:	4621      	mov	r1, r4
 8005436:	4680      	mov	r8, r0
 8005438:	4638      	mov	r0, r7
 800543a:	f001 feab 	bl	8007194 <gmtime_r>
 800543e:	6943      	ldr	r3, [r0, #20]
 8005440:	4604      	mov	r4, r0
 8005442:	079a      	lsls	r2, r3, #30
 8005444:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 8005448:	d105      	bne.n	8005456 <localtime_r+0x2e>
 800544a:	2264      	movs	r2, #100	; 0x64
 800544c:	fb96 f3f2 	sdiv	r3, r6, r2
 8005450:	fb02 6313 	mls	r3, r2, r3, r6
 8005454:	bb7b      	cbnz	r3, 80054b6 <localtime_r+0x8e>
 8005456:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800545a:	fb96 f5f3 	sdiv	r5, r6, r3
 800545e:	fb03 6515 	mls	r5, r3, r5, r6
 8005462:	fab5 f585 	clz	r5, r5
 8005466:	096d      	lsrs	r5, r5, #5
 8005468:	2230      	movs	r2, #48	; 0x30
 800546a:	4b68      	ldr	r3, [pc, #416]	; (800560c <localtime_r+0x1e4>)
 800546c:	fb02 3505 	mla	r5, r2, r5, r3
 8005470:	f001 fba2 	bl	8006bb8 <__tz_lock>
 8005474:	f001 fbac 	bl	8006bd0 <_tzset_unlocked>
 8005478:	4b65      	ldr	r3, [pc, #404]	; (8005610 <localtime_r+0x1e8>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	b353      	cbz	r3, 80054d4 <localtime_r+0xac>
 800547e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005482:	42b3      	cmp	r3, r6
 8005484:	d119      	bne.n	80054ba <localtime_r+0x92>
 8005486:	e9d7 6700 	ldrd	r6, r7, [r7]
 800548a:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 800548e:	f8d8 1000 	ldr.w	r1, [r8]
 8005492:	b9d1      	cbnz	r1, 80054ca <localtime_r+0xa2>
 8005494:	4296      	cmp	r6, r2
 8005496:	eb77 0303 	sbcs.w	r3, r7, r3
 800549a:	da23      	bge.n	80054e4 <localtime_r+0xbc>
 800549c:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 80054a0:	4296      	cmp	r6, r2
 80054a2:	eb77 0303 	sbcs.w	r3, r7, r3
 80054a6:	bfb4      	ite	lt
 80054a8:	2301      	movlt	r3, #1
 80054aa:	2300      	movge	r3, #0
 80054ac:	6223      	str	r3, [r4, #32]
 80054ae:	db1b      	blt.n	80054e8 <localtime_r+0xc0>
 80054b0:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 80054b4:	e01a      	b.n	80054ec <localtime_r+0xc4>
 80054b6:	2501      	movs	r5, #1
 80054b8:	e7d6      	b.n	8005468 <localtime_r+0x40>
 80054ba:	4630      	mov	r0, r6
 80054bc:	f001 fad4 	bl	8006a68 <__tzcalc_limits>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	d1e0      	bne.n	8005486 <localtime_r+0x5e>
 80054c4:	f04f 33ff 	mov.w	r3, #4294967295
 80054c8:	e004      	b.n	80054d4 <localtime_r+0xac>
 80054ca:	4296      	cmp	r6, r2
 80054cc:	eb77 0303 	sbcs.w	r3, r7, r3
 80054d0:	da02      	bge.n	80054d8 <localtime_r+0xb0>
 80054d2:	2300      	movs	r3, #0
 80054d4:	6223      	str	r3, [r4, #32]
 80054d6:	e7eb      	b.n	80054b0 <localtime_r+0x88>
 80054d8:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 80054dc:	4296      	cmp	r6, r2
 80054de:	eb77 0303 	sbcs.w	r3, r7, r3
 80054e2:	daf6      	bge.n	80054d2 <localtime_r+0xaa>
 80054e4:	2301      	movs	r3, #1
 80054e6:	6223      	str	r3, [r4, #32]
 80054e8:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 80054ec:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80054f0:	fb91 f6f3 	sdiv	r6, r1, r3
 80054f4:	203c      	movs	r0, #60	; 0x3c
 80054f6:	fb03 1316 	mls	r3, r3, r6, r1
 80054fa:	fb93 f2f0 	sdiv	r2, r3, r0
 80054fe:	fb00 3012 	mls	r0, r0, r2, r3
 8005502:	6861      	ldr	r1, [r4, #4]
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	1a89      	subs	r1, r1, r2
 8005508:	68a2      	ldr	r2, [r4, #8]
 800550a:	1a1b      	subs	r3, r3, r0
 800550c:	1b92      	subs	r2, r2, r6
 800550e:	2b3b      	cmp	r3, #59	; 0x3b
 8005510:	6023      	str	r3, [r4, #0]
 8005512:	6061      	str	r1, [r4, #4]
 8005514:	60a2      	str	r2, [r4, #8]
 8005516:	dd34      	ble.n	8005582 <localtime_r+0x15a>
 8005518:	3101      	adds	r1, #1
 800551a:	6061      	str	r1, [r4, #4]
 800551c:	3b3c      	subs	r3, #60	; 0x3c
 800551e:	6023      	str	r3, [r4, #0]
 8005520:	6863      	ldr	r3, [r4, #4]
 8005522:	2b3b      	cmp	r3, #59	; 0x3b
 8005524:	dd33      	ble.n	800558e <localtime_r+0x166>
 8005526:	3201      	adds	r2, #1
 8005528:	60a2      	str	r2, [r4, #8]
 800552a:	3b3c      	subs	r3, #60	; 0x3c
 800552c:	6063      	str	r3, [r4, #4]
 800552e:	68a3      	ldr	r3, [r4, #8]
 8005530:	2b17      	cmp	r3, #23
 8005532:	dd32      	ble.n	800559a <localtime_r+0x172>
 8005534:	69e2      	ldr	r2, [r4, #28]
 8005536:	3b18      	subs	r3, #24
 8005538:	3201      	adds	r2, #1
 800553a:	61e2      	str	r2, [r4, #28]
 800553c:	69a2      	ldr	r2, [r4, #24]
 800553e:	60a3      	str	r3, [r4, #8]
 8005540:	3201      	adds	r2, #1
 8005542:	2a06      	cmp	r2, #6
 8005544:	bfc8      	it	gt
 8005546:	2200      	movgt	r2, #0
 8005548:	61a2      	str	r2, [r4, #24]
 800554a:	68e2      	ldr	r2, [r4, #12]
 800554c:	6923      	ldr	r3, [r4, #16]
 800554e:	3201      	adds	r2, #1
 8005550:	60e2      	str	r2, [r4, #12]
 8005552:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8005556:	428a      	cmp	r2, r1
 8005558:	dd0e      	ble.n	8005578 <localtime_r+0x150>
 800555a:	2b0b      	cmp	r3, #11
 800555c:	eba2 0201 	sub.w	r2, r2, r1
 8005560:	60e2      	str	r2, [r4, #12]
 8005562:	f103 0201 	add.w	r2, r3, #1
 8005566:	bf05      	ittet	eq
 8005568:	2200      	moveq	r2, #0
 800556a:	6963      	ldreq	r3, [r4, #20]
 800556c:	6122      	strne	r2, [r4, #16]
 800556e:	3301      	addeq	r3, #1
 8005570:	bf02      	ittt	eq
 8005572:	6122      	streq	r2, [r4, #16]
 8005574:	6163      	streq	r3, [r4, #20]
 8005576:	61e2      	streq	r2, [r4, #28]
 8005578:	f001 fb24 	bl	8006bc4 <__tz_unlock>
 800557c:	4620      	mov	r0, r4
 800557e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005582:	2b00      	cmp	r3, #0
 8005584:	dacc      	bge.n	8005520 <localtime_r+0xf8>
 8005586:	3901      	subs	r1, #1
 8005588:	6061      	str	r1, [r4, #4]
 800558a:	333c      	adds	r3, #60	; 0x3c
 800558c:	e7c7      	b.n	800551e <localtime_r+0xf6>
 800558e:	2b00      	cmp	r3, #0
 8005590:	dacd      	bge.n	800552e <localtime_r+0x106>
 8005592:	3a01      	subs	r2, #1
 8005594:	60a2      	str	r2, [r4, #8]
 8005596:	333c      	adds	r3, #60	; 0x3c
 8005598:	e7c8      	b.n	800552c <localtime_r+0x104>
 800559a:	2b00      	cmp	r3, #0
 800559c:	daec      	bge.n	8005578 <localtime_r+0x150>
 800559e:	69e2      	ldr	r2, [r4, #28]
 80055a0:	3318      	adds	r3, #24
 80055a2:	3a01      	subs	r2, #1
 80055a4:	61e2      	str	r2, [r4, #28]
 80055a6:	69a2      	ldr	r2, [r4, #24]
 80055a8:	60a3      	str	r3, [r4, #8]
 80055aa:	3a01      	subs	r2, #1
 80055ac:	bf48      	it	mi
 80055ae:	2206      	movmi	r2, #6
 80055b0:	61a2      	str	r2, [r4, #24]
 80055b2:	68e2      	ldr	r2, [r4, #12]
 80055b4:	3a01      	subs	r2, #1
 80055b6:	60e2      	str	r2, [r4, #12]
 80055b8:	2a00      	cmp	r2, #0
 80055ba:	d1dd      	bne.n	8005578 <localtime_r+0x150>
 80055bc:	6923      	ldr	r3, [r4, #16]
 80055be:	3b01      	subs	r3, #1
 80055c0:	d405      	bmi.n	80055ce <localtime_r+0x1a6>
 80055c2:	6123      	str	r3, [r4, #16]
 80055c4:	6923      	ldr	r3, [r4, #16]
 80055c6:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 80055ca:	60e3      	str	r3, [r4, #12]
 80055cc:	e7d4      	b.n	8005578 <localtime_r+0x150>
 80055ce:	230b      	movs	r3, #11
 80055d0:	6123      	str	r3, [r4, #16]
 80055d2:	6963      	ldr	r3, [r4, #20]
 80055d4:	1e5a      	subs	r2, r3, #1
 80055d6:	6162      	str	r2, [r4, #20]
 80055d8:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 80055dc:	0793      	lsls	r3, r2, #30
 80055de:	d105      	bne.n	80055ec <localtime_r+0x1c4>
 80055e0:	2164      	movs	r1, #100	; 0x64
 80055e2:	fb92 f3f1 	sdiv	r3, r2, r1
 80055e6:	fb01 2313 	mls	r3, r1, r3, r2
 80055ea:	b963      	cbnz	r3, 8005606 <localtime_r+0x1de>
 80055ec:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80055f0:	fb92 f3f1 	sdiv	r3, r2, r1
 80055f4:	fb01 2313 	mls	r3, r1, r3, r2
 80055f8:	fab3 f383 	clz	r3, r3
 80055fc:	095b      	lsrs	r3, r3, #5
 80055fe:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8005602:	61e3      	str	r3, [r4, #28]
 8005604:	e7de      	b.n	80055c4 <localtime_r+0x19c>
 8005606:	2301      	movs	r3, #1
 8005608:	e7f9      	b.n	80055fe <localtime_r+0x1d6>
 800560a:	bf00      	nop
 800560c:	080085dc 	.word	0x080085dc
 8005610:	200002e4 	.word	0x200002e4

08005614 <__retarget_lock_init_recursive>:
 8005614:	4770      	bx	lr

08005616 <__retarget_lock_acquire>:
 8005616:	4770      	bx	lr

08005618 <__retarget_lock_acquire_recursive>:
 8005618:	4770      	bx	lr

0800561a <__retarget_lock_release>:
 800561a:	4770      	bx	lr

0800561c <__retarget_lock_release_recursive>:
 800561c:	4770      	bx	lr
	...

08005620 <malloc>:
 8005620:	4b02      	ldr	r3, [pc, #8]	; (800562c <malloc+0xc>)
 8005622:	4601      	mov	r1, r0
 8005624:	6818      	ldr	r0, [r3, #0]
 8005626:	f000 b85f 	b.w	80056e8 <_malloc_r>
 800562a:	bf00      	nop
 800562c:	20000044 	.word	0x20000044

08005630 <free>:
 8005630:	4b02      	ldr	r3, [pc, #8]	; (800563c <free+0xc>)
 8005632:	4601      	mov	r1, r0
 8005634:	6818      	ldr	r0, [r3, #0]
 8005636:	f000 b80b 	b.w	8005650 <_free_r>
 800563a:	bf00      	nop
 800563c:	20000044 	.word	0x20000044

08005640 <memset>:
 8005640:	4603      	mov	r3, r0
 8005642:	4402      	add	r2, r0
 8005644:	4293      	cmp	r3, r2
 8005646:	d100      	bne.n	800564a <memset+0xa>
 8005648:	4770      	bx	lr
 800564a:	f803 1b01 	strb.w	r1, [r3], #1
 800564e:	e7f9      	b.n	8005644 <memset+0x4>

08005650 <_free_r>:
 8005650:	b538      	push	{r3, r4, r5, lr}
 8005652:	4605      	mov	r5, r0
 8005654:	2900      	cmp	r1, #0
 8005656:	d043      	beq.n	80056e0 <_free_r+0x90>
 8005658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800565c:	1f0c      	subs	r4, r1, #4
 800565e:	2b00      	cmp	r3, #0
 8005660:	bfb8      	it	lt
 8005662:	18e4      	addlt	r4, r4, r3
 8005664:	f001 ff08 	bl	8007478 <__malloc_lock>
 8005668:	4a1e      	ldr	r2, [pc, #120]	; (80056e4 <_free_r+0x94>)
 800566a:	6813      	ldr	r3, [r2, #0]
 800566c:	4610      	mov	r0, r2
 800566e:	b933      	cbnz	r3, 800567e <_free_r+0x2e>
 8005670:	6063      	str	r3, [r4, #4]
 8005672:	6014      	str	r4, [r2, #0]
 8005674:	4628      	mov	r0, r5
 8005676:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800567a:	f001 bf03 	b.w	8007484 <__malloc_unlock>
 800567e:	42a3      	cmp	r3, r4
 8005680:	d90a      	bls.n	8005698 <_free_r+0x48>
 8005682:	6821      	ldr	r1, [r4, #0]
 8005684:	1862      	adds	r2, r4, r1
 8005686:	4293      	cmp	r3, r2
 8005688:	bf01      	itttt	eq
 800568a:	681a      	ldreq	r2, [r3, #0]
 800568c:	685b      	ldreq	r3, [r3, #4]
 800568e:	1852      	addeq	r2, r2, r1
 8005690:	6022      	streq	r2, [r4, #0]
 8005692:	6063      	str	r3, [r4, #4]
 8005694:	6004      	str	r4, [r0, #0]
 8005696:	e7ed      	b.n	8005674 <_free_r+0x24>
 8005698:	461a      	mov	r2, r3
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	b10b      	cbz	r3, 80056a2 <_free_r+0x52>
 800569e:	42a3      	cmp	r3, r4
 80056a0:	d9fa      	bls.n	8005698 <_free_r+0x48>
 80056a2:	6811      	ldr	r1, [r2, #0]
 80056a4:	1850      	adds	r0, r2, r1
 80056a6:	42a0      	cmp	r0, r4
 80056a8:	d10b      	bne.n	80056c2 <_free_r+0x72>
 80056aa:	6820      	ldr	r0, [r4, #0]
 80056ac:	4401      	add	r1, r0
 80056ae:	1850      	adds	r0, r2, r1
 80056b0:	4283      	cmp	r3, r0
 80056b2:	6011      	str	r1, [r2, #0]
 80056b4:	d1de      	bne.n	8005674 <_free_r+0x24>
 80056b6:	6818      	ldr	r0, [r3, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	4401      	add	r1, r0
 80056bc:	6011      	str	r1, [r2, #0]
 80056be:	6053      	str	r3, [r2, #4]
 80056c0:	e7d8      	b.n	8005674 <_free_r+0x24>
 80056c2:	d902      	bls.n	80056ca <_free_r+0x7a>
 80056c4:	230c      	movs	r3, #12
 80056c6:	602b      	str	r3, [r5, #0]
 80056c8:	e7d4      	b.n	8005674 <_free_r+0x24>
 80056ca:	6820      	ldr	r0, [r4, #0]
 80056cc:	1821      	adds	r1, r4, r0
 80056ce:	428b      	cmp	r3, r1
 80056d0:	bf01      	itttt	eq
 80056d2:	6819      	ldreq	r1, [r3, #0]
 80056d4:	685b      	ldreq	r3, [r3, #4]
 80056d6:	1809      	addeq	r1, r1, r0
 80056d8:	6021      	streq	r1, [r4, #0]
 80056da:	6063      	str	r3, [r4, #4]
 80056dc:	6054      	str	r4, [r2, #4]
 80056de:	e7c9      	b.n	8005674 <_free_r+0x24>
 80056e0:	bd38      	pop	{r3, r4, r5, pc}
 80056e2:	bf00      	nop
 80056e4:	200002c0 	.word	0x200002c0

080056e8 <_malloc_r>:
 80056e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ea:	1ccd      	adds	r5, r1, #3
 80056ec:	f025 0503 	bic.w	r5, r5, #3
 80056f0:	3508      	adds	r5, #8
 80056f2:	2d0c      	cmp	r5, #12
 80056f4:	bf38      	it	cc
 80056f6:	250c      	movcc	r5, #12
 80056f8:	2d00      	cmp	r5, #0
 80056fa:	4606      	mov	r6, r0
 80056fc:	db01      	blt.n	8005702 <_malloc_r+0x1a>
 80056fe:	42a9      	cmp	r1, r5
 8005700:	d903      	bls.n	800570a <_malloc_r+0x22>
 8005702:	230c      	movs	r3, #12
 8005704:	6033      	str	r3, [r6, #0]
 8005706:	2000      	movs	r0, #0
 8005708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800570a:	f001 feb5 	bl	8007478 <__malloc_lock>
 800570e:	4921      	ldr	r1, [pc, #132]	; (8005794 <_malloc_r+0xac>)
 8005710:	680a      	ldr	r2, [r1, #0]
 8005712:	4614      	mov	r4, r2
 8005714:	b99c      	cbnz	r4, 800573e <_malloc_r+0x56>
 8005716:	4f20      	ldr	r7, [pc, #128]	; (8005798 <_malloc_r+0xb0>)
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	b923      	cbnz	r3, 8005726 <_malloc_r+0x3e>
 800571c:	4621      	mov	r1, r4
 800571e:	4630      	mov	r0, r6
 8005720:	f000 fb34 	bl	8005d8c <_sbrk_r>
 8005724:	6038      	str	r0, [r7, #0]
 8005726:	4629      	mov	r1, r5
 8005728:	4630      	mov	r0, r6
 800572a:	f000 fb2f 	bl	8005d8c <_sbrk_r>
 800572e:	1c43      	adds	r3, r0, #1
 8005730:	d123      	bne.n	800577a <_malloc_r+0x92>
 8005732:	230c      	movs	r3, #12
 8005734:	4630      	mov	r0, r6
 8005736:	6033      	str	r3, [r6, #0]
 8005738:	f001 fea4 	bl	8007484 <__malloc_unlock>
 800573c:	e7e3      	b.n	8005706 <_malloc_r+0x1e>
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	1b5b      	subs	r3, r3, r5
 8005742:	d417      	bmi.n	8005774 <_malloc_r+0x8c>
 8005744:	2b0b      	cmp	r3, #11
 8005746:	d903      	bls.n	8005750 <_malloc_r+0x68>
 8005748:	6023      	str	r3, [r4, #0]
 800574a:	441c      	add	r4, r3
 800574c:	6025      	str	r5, [r4, #0]
 800574e:	e004      	b.n	800575a <_malloc_r+0x72>
 8005750:	6863      	ldr	r3, [r4, #4]
 8005752:	42a2      	cmp	r2, r4
 8005754:	bf0c      	ite	eq
 8005756:	600b      	streq	r3, [r1, #0]
 8005758:	6053      	strne	r3, [r2, #4]
 800575a:	4630      	mov	r0, r6
 800575c:	f001 fe92 	bl	8007484 <__malloc_unlock>
 8005760:	f104 000b 	add.w	r0, r4, #11
 8005764:	1d23      	adds	r3, r4, #4
 8005766:	f020 0007 	bic.w	r0, r0, #7
 800576a:	1ac2      	subs	r2, r0, r3
 800576c:	d0cc      	beq.n	8005708 <_malloc_r+0x20>
 800576e:	1a1b      	subs	r3, r3, r0
 8005770:	50a3      	str	r3, [r4, r2]
 8005772:	e7c9      	b.n	8005708 <_malloc_r+0x20>
 8005774:	4622      	mov	r2, r4
 8005776:	6864      	ldr	r4, [r4, #4]
 8005778:	e7cc      	b.n	8005714 <_malloc_r+0x2c>
 800577a:	1cc4      	adds	r4, r0, #3
 800577c:	f024 0403 	bic.w	r4, r4, #3
 8005780:	42a0      	cmp	r0, r4
 8005782:	d0e3      	beq.n	800574c <_malloc_r+0x64>
 8005784:	1a21      	subs	r1, r4, r0
 8005786:	4630      	mov	r0, r6
 8005788:	f000 fb00 	bl	8005d8c <_sbrk_r>
 800578c:	3001      	adds	r0, #1
 800578e:	d1dd      	bne.n	800574c <_malloc_r+0x64>
 8005790:	e7cf      	b.n	8005732 <_malloc_r+0x4a>
 8005792:	bf00      	nop
 8005794:	200002c0 	.word	0x200002c0
 8005798:	200002c4 	.word	0x200002c4

0800579c <__sfputc_r>:
 800579c:	6893      	ldr	r3, [r2, #8]
 800579e:	b410      	push	{r4}
 80057a0:	3b01      	subs	r3, #1
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	6093      	str	r3, [r2, #8]
 80057a6:	da07      	bge.n	80057b8 <__sfputc_r+0x1c>
 80057a8:	6994      	ldr	r4, [r2, #24]
 80057aa:	42a3      	cmp	r3, r4
 80057ac:	db01      	blt.n	80057b2 <__sfputc_r+0x16>
 80057ae:	290a      	cmp	r1, #10
 80057b0:	d102      	bne.n	80057b8 <__sfputc_r+0x1c>
 80057b2:	bc10      	pop	{r4}
 80057b4:	f001 bb92 	b.w	8006edc <__swbuf_r>
 80057b8:	6813      	ldr	r3, [r2, #0]
 80057ba:	1c58      	adds	r0, r3, #1
 80057bc:	6010      	str	r0, [r2, #0]
 80057be:	7019      	strb	r1, [r3, #0]
 80057c0:	4608      	mov	r0, r1
 80057c2:	bc10      	pop	{r4}
 80057c4:	4770      	bx	lr

080057c6 <__sfputs_r>:
 80057c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057c8:	4606      	mov	r6, r0
 80057ca:	460f      	mov	r7, r1
 80057cc:	4614      	mov	r4, r2
 80057ce:	18d5      	adds	r5, r2, r3
 80057d0:	42ac      	cmp	r4, r5
 80057d2:	d101      	bne.n	80057d8 <__sfputs_r+0x12>
 80057d4:	2000      	movs	r0, #0
 80057d6:	e007      	b.n	80057e8 <__sfputs_r+0x22>
 80057d8:	463a      	mov	r2, r7
 80057da:	4630      	mov	r0, r6
 80057dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057e0:	f7ff ffdc 	bl	800579c <__sfputc_r>
 80057e4:	1c43      	adds	r3, r0, #1
 80057e6:	d1f3      	bne.n	80057d0 <__sfputs_r+0xa>
 80057e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057ec <_vfiprintf_r>:
 80057ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057f0:	460d      	mov	r5, r1
 80057f2:	4614      	mov	r4, r2
 80057f4:	4698      	mov	r8, r3
 80057f6:	4606      	mov	r6, r0
 80057f8:	b09d      	sub	sp, #116	; 0x74
 80057fa:	b118      	cbz	r0, 8005804 <_vfiprintf_r+0x18>
 80057fc:	6983      	ldr	r3, [r0, #24]
 80057fe:	b90b      	cbnz	r3, 8005804 <_vfiprintf_r+0x18>
 8005800:	f7ff fd20 	bl	8005244 <__sinit>
 8005804:	4b89      	ldr	r3, [pc, #548]	; (8005a2c <_vfiprintf_r+0x240>)
 8005806:	429d      	cmp	r5, r3
 8005808:	d11b      	bne.n	8005842 <_vfiprintf_r+0x56>
 800580a:	6875      	ldr	r5, [r6, #4]
 800580c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800580e:	07d9      	lsls	r1, r3, #31
 8005810:	d405      	bmi.n	800581e <_vfiprintf_r+0x32>
 8005812:	89ab      	ldrh	r3, [r5, #12]
 8005814:	059a      	lsls	r2, r3, #22
 8005816:	d402      	bmi.n	800581e <_vfiprintf_r+0x32>
 8005818:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800581a:	f7ff fefd 	bl	8005618 <__retarget_lock_acquire_recursive>
 800581e:	89ab      	ldrh	r3, [r5, #12]
 8005820:	071b      	lsls	r3, r3, #28
 8005822:	d501      	bpl.n	8005828 <_vfiprintf_r+0x3c>
 8005824:	692b      	ldr	r3, [r5, #16]
 8005826:	b9eb      	cbnz	r3, 8005864 <_vfiprintf_r+0x78>
 8005828:	4629      	mov	r1, r5
 800582a:	4630      	mov	r0, r6
 800582c:	f001 fbba 	bl	8006fa4 <__swsetup_r>
 8005830:	b1c0      	cbz	r0, 8005864 <_vfiprintf_r+0x78>
 8005832:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005834:	07dc      	lsls	r4, r3, #31
 8005836:	d50e      	bpl.n	8005856 <_vfiprintf_r+0x6a>
 8005838:	f04f 30ff 	mov.w	r0, #4294967295
 800583c:	b01d      	add	sp, #116	; 0x74
 800583e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005842:	4b7b      	ldr	r3, [pc, #492]	; (8005a30 <_vfiprintf_r+0x244>)
 8005844:	429d      	cmp	r5, r3
 8005846:	d101      	bne.n	800584c <_vfiprintf_r+0x60>
 8005848:	68b5      	ldr	r5, [r6, #8]
 800584a:	e7df      	b.n	800580c <_vfiprintf_r+0x20>
 800584c:	4b79      	ldr	r3, [pc, #484]	; (8005a34 <_vfiprintf_r+0x248>)
 800584e:	429d      	cmp	r5, r3
 8005850:	bf08      	it	eq
 8005852:	68f5      	ldreq	r5, [r6, #12]
 8005854:	e7da      	b.n	800580c <_vfiprintf_r+0x20>
 8005856:	89ab      	ldrh	r3, [r5, #12]
 8005858:	0598      	lsls	r0, r3, #22
 800585a:	d4ed      	bmi.n	8005838 <_vfiprintf_r+0x4c>
 800585c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800585e:	f7ff fedd 	bl	800561c <__retarget_lock_release_recursive>
 8005862:	e7e9      	b.n	8005838 <_vfiprintf_r+0x4c>
 8005864:	2300      	movs	r3, #0
 8005866:	9309      	str	r3, [sp, #36]	; 0x24
 8005868:	2320      	movs	r3, #32
 800586a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800586e:	2330      	movs	r3, #48	; 0x30
 8005870:	f04f 0901 	mov.w	r9, #1
 8005874:	f8cd 800c 	str.w	r8, [sp, #12]
 8005878:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005a38 <_vfiprintf_r+0x24c>
 800587c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005880:	4623      	mov	r3, r4
 8005882:	469a      	mov	sl, r3
 8005884:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005888:	b10a      	cbz	r2, 800588e <_vfiprintf_r+0xa2>
 800588a:	2a25      	cmp	r2, #37	; 0x25
 800588c:	d1f9      	bne.n	8005882 <_vfiprintf_r+0x96>
 800588e:	ebba 0b04 	subs.w	fp, sl, r4
 8005892:	d00b      	beq.n	80058ac <_vfiprintf_r+0xc0>
 8005894:	465b      	mov	r3, fp
 8005896:	4622      	mov	r2, r4
 8005898:	4629      	mov	r1, r5
 800589a:	4630      	mov	r0, r6
 800589c:	f7ff ff93 	bl	80057c6 <__sfputs_r>
 80058a0:	3001      	adds	r0, #1
 80058a2:	f000 80aa 	beq.w	80059fa <_vfiprintf_r+0x20e>
 80058a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058a8:	445a      	add	r2, fp
 80058aa:	9209      	str	r2, [sp, #36]	; 0x24
 80058ac:	f89a 3000 	ldrb.w	r3, [sl]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f000 80a2 	beq.w	80059fa <_vfiprintf_r+0x20e>
 80058b6:	2300      	movs	r3, #0
 80058b8:	f04f 32ff 	mov.w	r2, #4294967295
 80058bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058c0:	f10a 0a01 	add.w	sl, sl, #1
 80058c4:	9304      	str	r3, [sp, #16]
 80058c6:	9307      	str	r3, [sp, #28]
 80058c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058cc:	931a      	str	r3, [sp, #104]	; 0x68
 80058ce:	4654      	mov	r4, sl
 80058d0:	2205      	movs	r2, #5
 80058d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058d6:	4858      	ldr	r0, [pc, #352]	; (8005a38 <_vfiprintf_r+0x24c>)
 80058d8:	f001 fd98 	bl	800740c <memchr>
 80058dc:	9a04      	ldr	r2, [sp, #16]
 80058de:	b9d8      	cbnz	r0, 8005918 <_vfiprintf_r+0x12c>
 80058e0:	06d1      	lsls	r1, r2, #27
 80058e2:	bf44      	itt	mi
 80058e4:	2320      	movmi	r3, #32
 80058e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058ea:	0713      	lsls	r3, r2, #28
 80058ec:	bf44      	itt	mi
 80058ee:	232b      	movmi	r3, #43	; 0x2b
 80058f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058f4:	f89a 3000 	ldrb.w	r3, [sl]
 80058f8:	2b2a      	cmp	r3, #42	; 0x2a
 80058fa:	d015      	beq.n	8005928 <_vfiprintf_r+0x13c>
 80058fc:	4654      	mov	r4, sl
 80058fe:	2000      	movs	r0, #0
 8005900:	f04f 0c0a 	mov.w	ip, #10
 8005904:	9a07      	ldr	r2, [sp, #28]
 8005906:	4621      	mov	r1, r4
 8005908:	f811 3b01 	ldrb.w	r3, [r1], #1
 800590c:	3b30      	subs	r3, #48	; 0x30
 800590e:	2b09      	cmp	r3, #9
 8005910:	d94e      	bls.n	80059b0 <_vfiprintf_r+0x1c4>
 8005912:	b1b0      	cbz	r0, 8005942 <_vfiprintf_r+0x156>
 8005914:	9207      	str	r2, [sp, #28]
 8005916:	e014      	b.n	8005942 <_vfiprintf_r+0x156>
 8005918:	eba0 0308 	sub.w	r3, r0, r8
 800591c:	fa09 f303 	lsl.w	r3, r9, r3
 8005920:	4313      	orrs	r3, r2
 8005922:	46a2      	mov	sl, r4
 8005924:	9304      	str	r3, [sp, #16]
 8005926:	e7d2      	b.n	80058ce <_vfiprintf_r+0xe2>
 8005928:	9b03      	ldr	r3, [sp, #12]
 800592a:	1d19      	adds	r1, r3, #4
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	9103      	str	r1, [sp, #12]
 8005930:	2b00      	cmp	r3, #0
 8005932:	bfbb      	ittet	lt
 8005934:	425b      	neglt	r3, r3
 8005936:	f042 0202 	orrlt.w	r2, r2, #2
 800593a:	9307      	strge	r3, [sp, #28]
 800593c:	9307      	strlt	r3, [sp, #28]
 800593e:	bfb8      	it	lt
 8005940:	9204      	strlt	r2, [sp, #16]
 8005942:	7823      	ldrb	r3, [r4, #0]
 8005944:	2b2e      	cmp	r3, #46	; 0x2e
 8005946:	d10c      	bne.n	8005962 <_vfiprintf_r+0x176>
 8005948:	7863      	ldrb	r3, [r4, #1]
 800594a:	2b2a      	cmp	r3, #42	; 0x2a
 800594c:	d135      	bne.n	80059ba <_vfiprintf_r+0x1ce>
 800594e:	9b03      	ldr	r3, [sp, #12]
 8005950:	3402      	adds	r4, #2
 8005952:	1d1a      	adds	r2, r3, #4
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	9203      	str	r2, [sp, #12]
 8005958:	2b00      	cmp	r3, #0
 800595a:	bfb8      	it	lt
 800595c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005960:	9305      	str	r3, [sp, #20]
 8005962:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005a48 <_vfiprintf_r+0x25c>
 8005966:	2203      	movs	r2, #3
 8005968:	4650      	mov	r0, sl
 800596a:	7821      	ldrb	r1, [r4, #0]
 800596c:	f001 fd4e 	bl	800740c <memchr>
 8005970:	b140      	cbz	r0, 8005984 <_vfiprintf_r+0x198>
 8005972:	2340      	movs	r3, #64	; 0x40
 8005974:	eba0 000a 	sub.w	r0, r0, sl
 8005978:	fa03 f000 	lsl.w	r0, r3, r0
 800597c:	9b04      	ldr	r3, [sp, #16]
 800597e:	3401      	adds	r4, #1
 8005980:	4303      	orrs	r3, r0
 8005982:	9304      	str	r3, [sp, #16]
 8005984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005988:	2206      	movs	r2, #6
 800598a:	482c      	ldr	r0, [pc, #176]	; (8005a3c <_vfiprintf_r+0x250>)
 800598c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005990:	f001 fd3c 	bl	800740c <memchr>
 8005994:	2800      	cmp	r0, #0
 8005996:	d03f      	beq.n	8005a18 <_vfiprintf_r+0x22c>
 8005998:	4b29      	ldr	r3, [pc, #164]	; (8005a40 <_vfiprintf_r+0x254>)
 800599a:	bb1b      	cbnz	r3, 80059e4 <_vfiprintf_r+0x1f8>
 800599c:	9b03      	ldr	r3, [sp, #12]
 800599e:	3307      	adds	r3, #7
 80059a0:	f023 0307 	bic.w	r3, r3, #7
 80059a4:	3308      	adds	r3, #8
 80059a6:	9303      	str	r3, [sp, #12]
 80059a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059aa:	443b      	add	r3, r7
 80059ac:	9309      	str	r3, [sp, #36]	; 0x24
 80059ae:	e767      	b.n	8005880 <_vfiprintf_r+0x94>
 80059b0:	460c      	mov	r4, r1
 80059b2:	2001      	movs	r0, #1
 80059b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80059b8:	e7a5      	b.n	8005906 <_vfiprintf_r+0x11a>
 80059ba:	2300      	movs	r3, #0
 80059bc:	f04f 0c0a 	mov.w	ip, #10
 80059c0:	4619      	mov	r1, r3
 80059c2:	3401      	adds	r4, #1
 80059c4:	9305      	str	r3, [sp, #20]
 80059c6:	4620      	mov	r0, r4
 80059c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059cc:	3a30      	subs	r2, #48	; 0x30
 80059ce:	2a09      	cmp	r2, #9
 80059d0:	d903      	bls.n	80059da <_vfiprintf_r+0x1ee>
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d0c5      	beq.n	8005962 <_vfiprintf_r+0x176>
 80059d6:	9105      	str	r1, [sp, #20]
 80059d8:	e7c3      	b.n	8005962 <_vfiprintf_r+0x176>
 80059da:	4604      	mov	r4, r0
 80059dc:	2301      	movs	r3, #1
 80059de:	fb0c 2101 	mla	r1, ip, r1, r2
 80059e2:	e7f0      	b.n	80059c6 <_vfiprintf_r+0x1da>
 80059e4:	ab03      	add	r3, sp, #12
 80059e6:	9300      	str	r3, [sp, #0]
 80059e8:	462a      	mov	r2, r5
 80059ea:	4630      	mov	r0, r6
 80059ec:	4b15      	ldr	r3, [pc, #84]	; (8005a44 <_vfiprintf_r+0x258>)
 80059ee:	a904      	add	r1, sp, #16
 80059f0:	f3af 8000 	nop.w
 80059f4:	4607      	mov	r7, r0
 80059f6:	1c78      	adds	r0, r7, #1
 80059f8:	d1d6      	bne.n	80059a8 <_vfiprintf_r+0x1bc>
 80059fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059fc:	07d9      	lsls	r1, r3, #31
 80059fe:	d405      	bmi.n	8005a0c <_vfiprintf_r+0x220>
 8005a00:	89ab      	ldrh	r3, [r5, #12]
 8005a02:	059a      	lsls	r2, r3, #22
 8005a04:	d402      	bmi.n	8005a0c <_vfiprintf_r+0x220>
 8005a06:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a08:	f7ff fe08 	bl	800561c <__retarget_lock_release_recursive>
 8005a0c:	89ab      	ldrh	r3, [r5, #12]
 8005a0e:	065b      	lsls	r3, r3, #25
 8005a10:	f53f af12 	bmi.w	8005838 <_vfiprintf_r+0x4c>
 8005a14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a16:	e711      	b.n	800583c <_vfiprintf_r+0x50>
 8005a18:	ab03      	add	r3, sp, #12
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	462a      	mov	r2, r5
 8005a1e:	4630      	mov	r0, r6
 8005a20:	4b08      	ldr	r3, [pc, #32]	; (8005a44 <_vfiprintf_r+0x258>)
 8005a22:	a904      	add	r1, sp, #16
 8005a24:	f000 f88c 	bl	8005b40 <_printf_i>
 8005a28:	e7e4      	b.n	80059f4 <_vfiprintf_r+0x208>
 8005a2a:	bf00      	nop
 8005a2c:	08008520 	.word	0x08008520
 8005a30:	08008540 	.word	0x08008540
 8005a34:	08008500 	.word	0x08008500
 8005a38:	0800863c 	.word	0x0800863c
 8005a3c:	08008646 	.word	0x08008646
 8005a40:	00000000 	.word	0x00000000
 8005a44:	080057c7 	.word	0x080057c7
 8005a48:	08008642 	.word	0x08008642

08005a4c <vfiprintf>:
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	460a      	mov	r2, r1
 8005a50:	4601      	mov	r1, r0
 8005a52:	4802      	ldr	r0, [pc, #8]	; (8005a5c <vfiprintf+0x10>)
 8005a54:	6800      	ldr	r0, [r0, #0]
 8005a56:	f7ff bec9 	b.w	80057ec <_vfiprintf_r>
 8005a5a:	bf00      	nop
 8005a5c:	20000044 	.word	0x20000044

08005a60 <_printf_common>:
 8005a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a64:	4616      	mov	r6, r2
 8005a66:	4699      	mov	r9, r3
 8005a68:	688a      	ldr	r2, [r1, #8]
 8005a6a:	690b      	ldr	r3, [r1, #16]
 8005a6c:	4607      	mov	r7, r0
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	bfb8      	it	lt
 8005a72:	4613      	movlt	r3, r2
 8005a74:	6033      	str	r3, [r6, #0]
 8005a76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a80:	b10a      	cbz	r2, 8005a86 <_printf_common+0x26>
 8005a82:	3301      	adds	r3, #1
 8005a84:	6033      	str	r3, [r6, #0]
 8005a86:	6823      	ldr	r3, [r4, #0]
 8005a88:	0699      	lsls	r1, r3, #26
 8005a8a:	bf42      	ittt	mi
 8005a8c:	6833      	ldrmi	r3, [r6, #0]
 8005a8e:	3302      	addmi	r3, #2
 8005a90:	6033      	strmi	r3, [r6, #0]
 8005a92:	6825      	ldr	r5, [r4, #0]
 8005a94:	f015 0506 	ands.w	r5, r5, #6
 8005a98:	d106      	bne.n	8005aa8 <_printf_common+0x48>
 8005a9a:	f104 0a19 	add.w	sl, r4, #25
 8005a9e:	68e3      	ldr	r3, [r4, #12]
 8005aa0:	6832      	ldr	r2, [r6, #0]
 8005aa2:	1a9b      	subs	r3, r3, r2
 8005aa4:	42ab      	cmp	r3, r5
 8005aa6:	dc28      	bgt.n	8005afa <_printf_common+0x9a>
 8005aa8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005aac:	1e13      	subs	r3, r2, #0
 8005aae:	6822      	ldr	r2, [r4, #0]
 8005ab0:	bf18      	it	ne
 8005ab2:	2301      	movne	r3, #1
 8005ab4:	0692      	lsls	r2, r2, #26
 8005ab6:	d42d      	bmi.n	8005b14 <_printf_common+0xb4>
 8005ab8:	4649      	mov	r1, r9
 8005aba:	4638      	mov	r0, r7
 8005abc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ac0:	47c0      	blx	r8
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	d020      	beq.n	8005b08 <_printf_common+0xa8>
 8005ac6:	6823      	ldr	r3, [r4, #0]
 8005ac8:	68e5      	ldr	r5, [r4, #12]
 8005aca:	f003 0306 	and.w	r3, r3, #6
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	bf18      	it	ne
 8005ad2:	2500      	movne	r5, #0
 8005ad4:	6832      	ldr	r2, [r6, #0]
 8005ad6:	f04f 0600 	mov.w	r6, #0
 8005ada:	68a3      	ldr	r3, [r4, #8]
 8005adc:	bf08      	it	eq
 8005ade:	1aad      	subeq	r5, r5, r2
 8005ae0:	6922      	ldr	r2, [r4, #16]
 8005ae2:	bf08      	it	eq
 8005ae4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	bfc4      	itt	gt
 8005aec:	1a9b      	subgt	r3, r3, r2
 8005aee:	18ed      	addgt	r5, r5, r3
 8005af0:	341a      	adds	r4, #26
 8005af2:	42b5      	cmp	r5, r6
 8005af4:	d11a      	bne.n	8005b2c <_printf_common+0xcc>
 8005af6:	2000      	movs	r0, #0
 8005af8:	e008      	b.n	8005b0c <_printf_common+0xac>
 8005afa:	2301      	movs	r3, #1
 8005afc:	4652      	mov	r2, sl
 8005afe:	4649      	mov	r1, r9
 8005b00:	4638      	mov	r0, r7
 8005b02:	47c0      	blx	r8
 8005b04:	3001      	adds	r0, #1
 8005b06:	d103      	bne.n	8005b10 <_printf_common+0xb0>
 8005b08:	f04f 30ff 	mov.w	r0, #4294967295
 8005b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b10:	3501      	adds	r5, #1
 8005b12:	e7c4      	b.n	8005a9e <_printf_common+0x3e>
 8005b14:	2030      	movs	r0, #48	; 0x30
 8005b16:	18e1      	adds	r1, r4, r3
 8005b18:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b1c:	1c5a      	adds	r2, r3, #1
 8005b1e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b22:	4422      	add	r2, r4
 8005b24:	3302      	adds	r3, #2
 8005b26:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b2a:	e7c5      	b.n	8005ab8 <_printf_common+0x58>
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	4622      	mov	r2, r4
 8005b30:	4649      	mov	r1, r9
 8005b32:	4638      	mov	r0, r7
 8005b34:	47c0      	blx	r8
 8005b36:	3001      	adds	r0, #1
 8005b38:	d0e6      	beq.n	8005b08 <_printf_common+0xa8>
 8005b3a:	3601      	adds	r6, #1
 8005b3c:	e7d9      	b.n	8005af2 <_printf_common+0x92>
	...

08005b40 <_printf_i>:
 8005b40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b44:	460c      	mov	r4, r1
 8005b46:	7e27      	ldrb	r7, [r4, #24]
 8005b48:	4691      	mov	r9, r2
 8005b4a:	2f78      	cmp	r7, #120	; 0x78
 8005b4c:	4680      	mov	r8, r0
 8005b4e:	469a      	mov	sl, r3
 8005b50:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005b52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b56:	d807      	bhi.n	8005b68 <_printf_i+0x28>
 8005b58:	2f62      	cmp	r7, #98	; 0x62
 8005b5a:	d80a      	bhi.n	8005b72 <_printf_i+0x32>
 8005b5c:	2f00      	cmp	r7, #0
 8005b5e:	f000 80d9 	beq.w	8005d14 <_printf_i+0x1d4>
 8005b62:	2f58      	cmp	r7, #88	; 0x58
 8005b64:	f000 80a4 	beq.w	8005cb0 <_printf_i+0x170>
 8005b68:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b70:	e03a      	b.n	8005be8 <_printf_i+0xa8>
 8005b72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b76:	2b15      	cmp	r3, #21
 8005b78:	d8f6      	bhi.n	8005b68 <_printf_i+0x28>
 8005b7a:	a001      	add	r0, pc, #4	; (adr r0, 8005b80 <_printf_i+0x40>)
 8005b7c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005b80:	08005bd9 	.word	0x08005bd9
 8005b84:	08005bed 	.word	0x08005bed
 8005b88:	08005b69 	.word	0x08005b69
 8005b8c:	08005b69 	.word	0x08005b69
 8005b90:	08005b69 	.word	0x08005b69
 8005b94:	08005b69 	.word	0x08005b69
 8005b98:	08005bed 	.word	0x08005bed
 8005b9c:	08005b69 	.word	0x08005b69
 8005ba0:	08005b69 	.word	0x08005b69
 8005ba4:	08005b69 	.word	0x08005b69
 8005ba8:	08005b69 	.word	0x08005b69
 8005bac:	08005cfb 	.word	0x08005cfb
 8005bb0:	08005c1d 	.word	0x08005c1d
 8005bb4:	08005cdd 	.word	0x08005cdd
 8005bb8:	08005b69 	.word	0x08005b69
 8005bbc:	08005b69 	.word	0x08005b69
 8005bc0:	08005d1d 	.word	0x08005d1d
 8005bc4:	08005b69 	.word	0x08005b69
 8005bc8:	08005c1d 	.word	0x08005c1d
 8005bcc:	08005b69 	.word	0x08005b69
 8005bd0:	08005b69 	.word	0x08005b69
 8005bd4:	08005ce5 	.word	0x08005ce5
 8005bd8:	680b      	ldr	r3, [r1, #0]
 8005bda:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005bde:	1d1a      	adds	r2, r3, #4
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	600a      	str	r2, [r1, #0]
 8005be4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005be8:	2301      	movs	r3, #1
 8005bea:	e0a4      	b.n	8005d36 <_printf_i+0x1f6>
 8005bec:	6825      	ldr	r5, [r4, #0]
 8005bee:	6808      	ldr	r0, [r1, #0]
 8005bf0:	062e      	lsls	r6, r5, #24
 8005bf2:	f100 0304 	add.w	r3, r0, #4
 8005bf6:	d50a      	bpl.n	8005c0e <_printf_i+0xce>
 8005bf8:	6805      	ldr	r5, [r0, #0]
 8005bfa:	600b      	str	r3, [r1, #0]
 8005bfc:	2d00      	cmp	r5, #0
 8005bfe:	da03      	bge.n	8005c08 <_printf_i+0xc8>
 8005c00:	232d      	movs	r3, #45	; 0x2d
 8005c02:	426d      	negs	r5, r5
 8005c04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c08:	230a      	movs	r3, #10
 8005c0a:	485e      	ldr	r0, [pc, #376]	; (8005d84 <_printf_i+0x244>)
 8005c0c:	e019      	b.n	8005c42 <_printf_i+0x102>
 8005c0e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005c12:	6805      	ldr	r5, [r0, #0]
 8005c14:	600b      	str	r3, [r1, #0]
 8005c16:	bf18      	it	ne
 8005c18:	b22d      	sxthne	r5, r5
 8005c1a:	e7ef      	b.n	8005bfc <_printf_i+0xbc>
 8005c1c:	680b      	ldr	r3, [r1, #0]
 8005c1e:	6825      	ldr	r5, [r4, #0]
 8005c20:	1d18      	adds	r0, r3, #4
 8005c22:	6008      	str	r0, [r1, #0]
 8005c24:	0628      	lsls	r0, r5, #24
 8005c26:	d501      	bpl.n	8005c2c <_printf_i+0xec>
 8005c28:	681d      	ldr	r5, [r3, #0]
 8005c2a:	e002      	b.n	8005c32 <_printf_i+0xf2>
 8005c2c:	0669      	lsls	r1, r5, #25
 8005c2e:	d5fb      	bpl.n	8005c28 <_printf_i+0xe8>
 8005c30:	881d      	ldrh	r5, [r3, #0]
 8005c32:	2f6f      	cmp	r7, #111	; 0x6f
 8005c34:	bf0c      	ite	eq
 8005c36:	2308      	moveq	r3, #8
 8005c38:	230a      	movne	r3, #10
 8005c3a:	4852      	ldr	r0, [pc, #328]	; (8005d84 <_printf_i+0x244>)
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c42:	6866      	ldr	r6, [r4, #4]
 8005c44:	2e00      	cmp	r6, #0
 8005c46:	bfa8      	it	ge
 8005c48:	6821      	ldrge	r1, [r4, #0]
 8005c4a:	60a6      	str	r6, [r4, #8]
 8005c4c:	bfa4      	itt	ge
 8005c4e:	f021 0104 	bicge.w	r1, r1, #4
 8005c52:	6021      	strge	r1, [r4, #0]
 8005c54:	b90d      	cbnz	r5, 8005c5a <_printf_i+0x11a>
 8005c56:	2e00      	cmp	r6, #0
 8005c58:	d04d      	beq.n	8005cf6 <_printf_i+0x1b6>
 8005c5a:	4616      	mov	r6, r2
 8005c5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c60:	fb03 5711 	mls	r7, r3, r1, r5
 8005c64:	5dc7      	ldrb	r7, [r0, r7]
 8005c66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c6a:	462f      	mov	r7, r5
 8005c6c:	42bb      	cmp	r3, r7
 8005c6e:	460d      	mov	r5, r1
 8005c70:	d9f4      	bls.n	8005c5c <_printf_i+0x11c>
 8005c72:	2b08      	cmp	r3, #8
 8005c74:	d10b      	bne.n	8005c8e <_printf_i+0x14e>
 8005c76:	6823      	ldr	r3, [r4, #0]
 8005c78:	07df      	lsls	r7, r3, #31
 8005c7a:	d508      	bpl.n	8005c8e <_printf_i+0x14e>
 8005c7c:	6923      	ldr	r3, [r4, #16]
 8005c7e:	6861      	ldr	r1, [r4, #4]
 8005c80:	4299      	cmp	r1, r3
 8005c82:	bfde      	ittt	le
 8005c84:	2330      	movle	r3, #48	; 0x30
 8005c86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c8e:	1b92      	subs	r2, r2, r6
 8005c90:	6122      	str	r2, [r4, #16]
 8005c92:	464b      	mov	r3, r9
 8005c94:	4621      	mov	r1, r4
 8005c96:	4640      	mov	r0, r8
 8005c98:	f8cd a000 	str.w	sl, [sp]
 8005c9c:	aa03      	add	r2, sp, #12
 8005c9e:	f7ff fedf 	bl	8005a60 <_printf_common>
 8005ca2:	3001      	adds	r0, #1
 8005ca4:	d14c      	bne.n	8005d40 <_printf_i+0x200>
 8005ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8005caa:	b004      	add	sp, #16
 8005cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb0:	4834      	ldr	r0, [pc, #208]	; (8005d84 <_printf_i+0x244>)
 8005cb2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005cb6:	680e      	ldr	r6, [r1, #0]
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	f856 5b04 	ldr.w	r5, [r6], #4
 8005cbe:	061f      	lsls	r7, r3, #24
 8005cc0:	600e      	str	r6, [r1, #0]
 8005cc2:	d514      	bpl.n	8005cee <_printf_i+0x1ae>
 8005cc4:	07d9      	lsls	r1, r3, #31
 8005cc6:	bf44      	itt	mi
 8005cc8:	f043 0320 	orrmi.w	r3, r3, #32
 8005ccc:	6023      	strmi	r3, [r4, #0]
 8005cce:	b91d      	cbnz	r5, 8005cd8 <_printf_i+0x198>
 8005cd0:	6823      	ldr	r3, [r4, #0]
 8005cd2:	f023 0320 	bic.w	r3, r3, #32
 8005cd6:	6023      	str	r3, [r4, #0]
 8005cd8:	2310      	movs	r3, #16
 8005cda:	e7af      	b.n	8005c3c <_printf_i+0xfc>
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	f043 0320 	orr.w	r3, r3, #32
 8005ce2:	6023      	str	r3, [r4, #0]
 8005ce4:	2378      	movs	r3, #120	; 0x78
 8005ce6:	4828      	ldr	r0, [pc, #160]	; (8005d88 <_printf_i+0x248>)
 8005ce8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005cec:	e7e3      	b.n	8005cb6 <_printf_i+0x176>
 8005cee:	065e      	lsls	r6, r3, #25
 8005cf0:	bf48      	it	mi
 8005cf2:	b2ad      	uxthmi	r5, r5
 8005cf4:	e7e6      	b.n	8005cc4 <_printf_i+0x184>
 8005cf6:	4616      	mov	r6, r2
 8005cf8:	e7bb      	b.n	8005c72 <_printf_i+0x132>
 8005cfa:	680b      	ldr	r3, [r1, #0]
 8005cfc:	6826      	ldr	r6, [r4, #0]
 8005cfe:	1d1d      	adds	r5, r3, #4
 8005d00:	6960      	ldr	r0, [r4, #20]
 8005d02:	600d      	str	r5, [r1, #0]
 8005d04:	0635      	lsls	r5, r6, #24
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	d501      	bpl.n	8005d0e <_printf_i+0x1ce>
 8005d0a:	6018      	str	r0, [r3, #0]
 8005d0c:	e002      	b.n	8005d14 <_printf_i+0x1d4>
 8005d0e:	0671      	lsls	r1, r6, #25
 8005d10:	d5fb      	bpl.n	8005d0a <_printf_i+0x1ca>
 8005d12:	8018      	strh	r0, [r3, #0]
 8005d14:	2300      	movs	r3, #0
 8005d16:	4616      	mov	r6, r2
 8005d18:	6123      	str	r3, [r4, #16]
 8005d1a:	e7ba      	b.n	8005c92 <_printf_i+0x152>
 8005d1c:	680b      	ldr	r3, [r1, #0]
 8005d1e:	1d1a      	adds	r2, r3, #4
 8005d20:	600a      	str	r2, [r1, #0]
 8005d22:	681e      	ldr	r6, [r3, #0]
 8005d24:	2100      	movs	r1, #0
 8005d26:	4630      	mov	r0, r6
 8005d28:	6862      	ldr	r2, [r4, #4]
 8005d2a:	f001 fb6f 	bl	800740c <memchr>
 8005d2e:	b108      	cbz	r0, 8005d34 <_printf_i+0x1f4>
 8005d30:	1b80      	subs	r0, r0, r6
 8005d32:	6060      	str	r0, [r4, #4]
 8005d34:	6863      	ldr	r3, [r4, #4]
 8005d36:	6123      	str	r3, [r4, #16]
 8005d38:	2300      	movs	r3, #0
 8005d3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d3e:	e7a8      	b.n	8005c92 <_printf_i+0x152>
 8005d40:	4632      	mov	r2, r6
 8005d42:	4649      	mov	r1, r9
 8005d44:	4640      	mov	r0, r8
 8005d46:	6923      	ldr	r3, [r4, #16]
 8005d48:	47d0      	blx	sl
 8005d4a:	3001      	adds	r0, #1
 8005d4c:	d0ab      	beq.n	8005ca6 <_printf_i+0x166>
 8005d4e:	6823      	ldr	r3, [r4, #0]
 8005d50:	079b      	lsls	r3, r3, #30
 8005d52:	d413      	bmi.n	8005d7c <_printf_i+0x23c>
 8005d54:	68e0      	ldr	r0, [r4, #12]
 8005d56:	9b03      	ldr	r3, [sp, #12]
 8005d58:	4298      	cmp	r0, r3
 8005d5a:	bfb8      	it	lt
 8005d5c:	4618      	movlt	r0, r3
 8005d5e:	e7a4      	b.n	8005caa <_printf_i+0x16a>
 8005d60:	2301      	movs	r3, #1
 8005d62:	4632      	mov	r2, r6
 8005d64:	4649      	mov	r1, r9
 8005d66:	4640      	mov	r0, r8
 8005d68:	47d0      	blx	sl
 8005d6a:	3001      	adds	r0, #1
 8005d6c:	d09b      	beq.n	8005ca6 <_printf_i+0x166>
 8005d6e:	3501      	adds	r5, #1
 8005d70:	68e3      	ldr	r3, [r4, #12]
 8005d72:	9903      	ldr	r1, [sp, #12]
 8005d74:	1a5b      	subs	r3, r3, r1
 8005d76:	42ab      	cmp	r3, r5
 8005d78:	dcf2      	bgt.n	8005d60 <_printf_i+0x220>
 8005d7a:	e7eb      	b.n	8005d54 <_printf_i+0x214>
 8005d7c:	2500      	movs	r5, #0
 8005d7e:	f104 0619 	add.w	r6, r4, #25
 8005d82:	e7f5      	b.n	8005d70 <_printf_i+0x230>
 8005d84:	0800864d 	.word	0x0800864d
 8005d88:	0800865e 	.word	0x0800865e

08005d8c <_sbrk_r>:
 8005d8c:	b538      	push	{r3, r4, r5, lr}
 8005d8e:	2300      	movs	r3, #0
 8005d90:	4d05      	ldr	r5, [pc, #20]	; (8005da8 <_sbrk_r+0x1c>)
 8005d92:	4604      	mov	r4, r0
 8005d94:	4608      	mov	r0, r1
 8005d96:	602b      	str	r3, [r5, #0]
 8005d98:	f7fb fa26 	bl	80011e8 <_sbrk>
 8005d9c:	1c43      	adds	r3, r0, #1
 8005d9e:	d102      	bne.n	8005da6 <_sbrk_r+0x1a>
 8005da0:	682b      	ldr	r3, [r5, #0]
 8005da2:	b103      	cbz	r3, 8005da6 <_sbrk_r+0x1a>
 8005da4:	6023      	str	r3, [r4, #0]
 8005da6:	bd38      	pop	{r3, r4, r5, pc}
 8005da8:	200006ec 	.word	0x200006ec

08005dac <__sread>:
 8005dac:	b510      	push	{r4, lr}
 8005dae:	460c      	mov	r4, r1
 8005db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db4:	f001 fb92 	bl	80074dc <_read_r>
 8005db8:	2800      	cmp	r0, #0
 8005dba:	bfab      	itete	ge
 8005dbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005dbe:	89a3      	ldrhlt	r3, [r4, #12]
 8005dc0:	181b      	addge	r3, r3, r0
 8005dc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005dc6:	bfac      	ite	ge
 8005dc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005dca:	81a3      	strhlt	r3, [r4, #12]
 8005dcc:	bd10      	pop	{r4, pc}

08005dce <__seofread>:
 8005dce:	2000      	movs	r0, #0
 8005dd0:	4770      	bx	lr

08005dd2 <__swrite>:
 8005dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dd6:	461f      	mov	r7, r3
 8005dd8:	898b      	ldrh	r3, [r1, #12]
 8005dda:	4605      	mov	r5, r0
 8005ddc:	05db      	lsls	r3, r3, #23
 8005dde:	460c      	mov	r4, r1
 8005de0:	4616      	mov	r6, r2
 8005de2:	d505      	bpl.n	8005df0 <__swrite+0x1e>
 8005de4:	2302      	movs	r3, #2
 8005de6:	2200      	movs	r2, #0
 8005de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dec:	f001 fa86 	bl	80072fc <_lseek_r>
 8005df0:	89a3      	ldrh	r3, [r4, #12]
 8005df2:	4632      	mov	r2, r6
 8005df4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005df8:	81a3      	strh	r3, [r4, #12]
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	463b      	mov	r3, r7
 8005dfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e06:	f001 b8bb 	b.w	8006f80 <_write_r>

08005e0a <__sseek>:
 8005e0a:	b510      	push	{r4, lr}
 8005e0c:	460c      	mov	r4, r1
 8005e0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e12:	f001 fa73 	bl	80072fc <_lseek_r>
 8005e16:	1c43      	adds	r3, r0, #1
 8005e18:	89a3      	ldrh	r3, [r4, #12]
 8005e1a:	bf15      	itete	ne
 8005e1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e26:	81a3      	strheq	r3, [r4, #12]
 8005e28:	bf18      	it	ne
 8005e2a:	81a3      	strhne	r3, [r4, #12]
 8005e2c:	bd10      	pop	{r4, pc}

08005e2e <__sclose>:
 8005e2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e32:	f001 b947 	b.w	80070c4 <_close_r>
	...

08005e38 <iso_year_adjust>:
 8005e38:	6941      	ldr	r1, [r0, #20]
 8005e3a:	f240 736c 	movw	r3, #1900	; 0x76c
 8005e3e:	2900      	cmp	r1, #0
 8005e40:	bfa8      	it	ge
 8005e42:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8005e46:	18ca      	adds	r2, r1, r3
 8005e48:	078b      	lsls	r3, r1, #30
 8005e4a:	d105      	bne.n	8005e58 <iso_year_adjust+0x20>
 8005e4c:	2164      	movs	r1, #100	; 0x64
 8005e4e:	fb92 f3f1 	sdiv	r3, r2, r1
 8005e52:	fb01 2313 	mls	r3, r1, r3, r2
 8005e56:	b9db      	cbnz	r3, 8005e90 <iso_year_adjust+0x58>
 8005e58:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005e5c:	fb92 f3f1 	sdiv	r3, r2, r1
 8005e60:	fb01 2313 	mls	r3, r1, r3, r2
 8005e64:	fab3 f383 	clz	r3, r3
 8005e68:	095b      	lsrs	r3, r3, #5
 8005e6a:	e9d0 0206 	ldrd	r0, r2, [r0, #24]
 8005e6e:	0040      	lsls	r0, r0, #1
 8005e70:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 8005e74:	4418      	add	r0, r3
 8005e76:	f241 63a2 	movw	r3, #5794	; 0x16a2
 8005e7a:	4298      	cmp	r0, r3
 8005e7c:	d03a      	beq.n	8005ef4 <iso_year_adjust+0xbc>
 8005e7e:	dc21      	bgt.n	8005ec4 <iso_year_adjust+0x8c>
 8005e80:	2801      	cmp	r0, #1
 8005e82:	dc1a      	bgt.n	8005eba <iso_year_adjust+0x82>
 8005e84:	2800      	cmp	r0, #0
 8005e86:	bfb4      	ite	lt
 8005e88:	2000      	movlt	r0, #0
 8005e8a:	f04f 30ff 	movge.w	r0, #4294967295
 8005e8e:	4770      	bx	lr
 8005e90:	2301      	movs	r3, #1
 8005e92:	e7ea      	b.n	8005e6a <iso_year_adjust+0x32>
 8005e94:	2817      	cmp	r0, #23
 8005e96:	d813      	bhi.n	8005ec0 <iso_year_adjust+0x88>
 8005e98:	e8df f000 	tbb	[pc, r0]
 8005e9c:	0c0c0c0c 	.word	0x0c0c0c0c
 8005ea0:	0c0c1212 	.word	0x0c0c1212
 8005ea4:	12121212 	.word	0x12121212
 8005ea8:	12121212 	.word	0x12121212
 8005eac:	0c0c1212 	.word	0x0c0c1212
 8005eb0:	0c0c1212 	.word	0x0c0c1212
 8005eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8005eb8:	4770      	bx	lr
 8005eba:	380a      	subs	r0, #10
 8005ebc:	2817      	cmp	r0, #23
 8005ebe:	d9e9      	bls.n	8005e94 <iso_year_adjust+0x5c>
 8005ec0:	2000      	movs	r0, #0
 8005ec2:	4770      	bx	lr
 8005ec4:	f241 63b4 	movw	r3, #5812	; 0x16b4
 8005ec8:	4298      	cmp	r0, r3
 8005eca:	dc06      	bgt.n	8005eda <iso_year_adjust+0xa2>
 8005ecc:	f241 63b1 	movw	r3, #5809	; 0x16b1
 8005ed0:	4298      	cmp	r0, r3
 8005ed2:	bfd4      	ite	le
 8005ed4:	2000      	movle	r0, #0
 8005ed6:	2001      	movgt	r0, #1
 8005ed8:	4770      	bx	lr
 8005eda:	f5a0 50b6 	sub.w	r0, r0, #5824	; 0x16c0
 8005ede:	3802      	subs	r0, #2
 8005ee0:	2815      	cmp	r0, #21
 8005ee2:	d8ed      	bhi.n	8005ec0 <iso_year_adjust+0x88>
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	4083      	lsls	r3, r0
 8005ee8:	4803      	ldr	r0, [pc, #12]	; (8005ef8 <iso_year_adjust+0xc0>)
 8005eea:	4018      	ands	r0, r3
 8005eec:	3800      	subs	r0, #0
 8005eee:	bf18      	it	ne
 8005ef0:	2001      	movne	r0, #1
 8005ef2:	4770      	bx	lr
 8005ef4:	2001      	movs	r0, #1
 8005ef6:	4770      	bx	lr
 8005ef8:	002a001f 	.word	0x002a001f

08005efc <__strftime>:
 8005efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f00:	461e      	mov	r6, r3
 8005f02:	2300      	movs	r3, #0
 8005f04:	4607      	mov	r7, r0
 8005f06:	460d      	mov	r5, r1
 8005f08:	461c      	mov	r4, r3
 8005f0a:	b091      	sub	sp, #68	; 0x44
 8005f0c:	9304      	str	r3, [sp, #16]
 8005f0e:	7813      	ldrb	r3, [r2, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f000 84da 	beq.w	80068ca <__strftime+0x9ce>
 8005f16:	2b25      	cmp	r3, #37	; 0x25
 8005f18:	d11f      	bne.n	8005f5a <__strftime+0x5e>
 8005f1a:	f892 9001 	ldrb.w	r9, [r2, #1]
 8005f1e:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8005f22:	d024      	beq.n	8005f6e <__strftime+0x72>
 8005f24:	f1b9 0f2b 	cmp.w	r9, #43	; 0x2b
 8005f28:	d021      	beq.n	8005f6e <__strftime+0x72>
 8005f2a:	f04f 0900 	mov.w	r9, #0
 8005f2e:	f102 0a01 	add.w	sl, r2, #1
 8005f32:	f89a 3000 	ldrb.w	r3, [sl]
 8005f36:	3b31      	subs	r3, #49	; 0x31
 8005f38:	2b08      	cmp	r3, #8
 8005f3a:	d81b      	bhi.n	8005f74 <__strftime+0x78>
 8005f3c:	4650      	mov	r0, sl
 8005f3e:	220a      	movs	r2, #10
 8005f40:	a908      	add	r1, sp, #32
 8005f42:	f000 fd6d 	bl	8006a20 <strtoul>
 8005f46:	4680      	mov	r8, r0
 8005f48:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8005f50:	2b45      	cmp	r3, #69	; 0x45
 8005f52:	d112      	bne.n	8005f7a <__strftime+0x7e>
 8005f54:	f10a 0a01 	add.w	sl, sl, #1
 8005f58:	e011      	b.n	8005f7e <__strftime+0x82>
 8005f5a:	1e69      	subs	r1, r5, #1
 8005f5c:	42a1      	cmp	r1, r4
 8005f5e:	d802      	bhi.n	8005f66 <__strftime+0x6a>
 8005f60:	2400      	movs	r4, #0
 8005f62:	f000 bcb5 	b.w	80068d0 <__strftime+0x9d4>
 8005f66:	553b      	strb	r3, [r7, r4]
 8005f68:	3201      	adds	r2, #1
 8005f6a:	3401      	adds	r4, #1
 8005f6c:	e7cf      	b.n	8005f0e <__strftime+0x12>
 8005f6e:	f102 0a02 	add.w	sl, r2, #2
 8005f72:	e7de      	b.n	8005f32 <__strftime+0x36>
 8005f74:	f04f 0800 	mov.w	r8, #0
 8005f78:	e7e8      	b.n	8005f4c <__strftime+0x50>
 8005f7a:	2b4f      	cmp	r3, #79	; 0x4f
 8005f7c:	d0ea      	beq.n	8005f54 <__strftime+0x58>
 8005f7e:	f89a 0000 	ldrb.w	r0, [sl]
 8005f82:	f1a0 0325 	sub.w	r3, r0, #37	; 0x25
 8005f86:	2b55      	cmp	r3, #85	; 0x55
 8005f88:	d8ea      	bhi.n	8005f60 <__strftime+0x64>
 8005f8a:	a201      	add	r2, pc, #4	; (adr r2, 8005f90 <__strftime+0x94>)
 8005f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f90:	080068bf 	.word	0x080068bf
 8005f94:	08005f61 	.word	0x08005f61
 8005f98:	08005f61 	.word	0x08005f61
 8005f9c:	08005f61 	.word	0x08005f61
 8005fa0:	08005f61 	.word	0x08005f61
 8005fa4:	08005f61 	.word	0x08005f61
 8005fa8:	08005f61 	.word	0x08005f61
 8005fac:	08005f61 	.word	0x08005f61
 8005fb0:	08005f61 	.word	0x08005f61
 8005fb4:	08005f61 	.word	0x08005f61
 8005fb8:	08005f61 	.word	0x08005f61
 8005fbc:	08005f61 	.word	0x08005f61
 8005fc0:	08005f61 	.word	0x08005f61
 8005fc4:	08005f61 	.word	0x08005f61
 8005fc8:	08005f61 	.word	0x08005f61
 8005fcc:	08005f61 	.word	0x08005f61
 8005fd0:	08005f61 	.word	0x08005f61
 8005fd4:	08005f61 	.word	0x08005f61
 8005fd8:	08005f61 	.word	0x08005f61
 8005fdc:	08005f61 	.word	0x08005f61
 8005fe0:	08005f61 	.word	0x08005f61
 8005fe4:	08005f61 	.word	0x08005f61
 8005fe8:	08005f61 	.word	0x08005f61
 8005fec:	08005f61 	.word	0x08005f61
 8005ff0:	08005f61 	.word	0x08005f61
 8005ff4:	08005f61 	.word	0x08005f61
 8005ff8:	08005f61 	.word	0x08005f61
 8005ffc:	08005f61 	.word	0x08005f61
 8006000:	08006125 	.word	0x08006125
 8006004:	0800617d 	.word	0x0800617d
 8006008:	080061ef 	.word	0x080061ef
 800600c:	08006287 	.word	0x08006287
 8006010:	08005f61 	.word	0x08005f61
 8006014:	080062d1 	.word	0x080062d1
 8006018:	080063c5 	.word	0x080063c5
 800601c:	080064cf 	.word	0x080064cf
 8006020:	080064dd 	.word	0x080064dd
 8006024:	08005f61 	.word	0x08005f61
 8006028:	08005f61 	.word	0x08005f61
 800602c:	08005f61 	.word	0x08005f61
 8006030:	0800650d 	.word	0x0800650d
 8006034:	08005f61 	.word	0x08005f61
 8006038:	08005f61 	.word	0x08005f61
 800603c:	08006521 	.word	0x08006521
 8006040:	08005f61 	.word	0x08005f61
 8006044:	08006571 	.word	0x08006571
 8006048:	08006687 	.word	0x08006687
 800604c:	08006697 	.word	0x08006697
 8006050:	080066eb 	.word	0x080066eb
 8006054:	080066fb 	.word	0x080066fb
 8006058:	0800676d 	.word	0x0800676d
 800605c:	080061e7 	.word	0x080061e7
 8006060:	080067a1 	.word	0x080067a1
 8006064:	0800686d 	.word	0x0800686d
 8006068:	08005f61 	.word	0x08005f61
 800606c:	08005f61 	.word	0x08005f61
 8006070:	08005f61 	.word	0x08005f61
 8006074:	08005f61 	.word	0x08005f61
 8006078:	08005f61 	.word	0x08005f61
 800607c:	08005f61 	.word	0x08005f61
 8006080:	080060e9 	.word	0x080060e9
 8006084:	08006153 	.word	0x08006153
 8006088:	080061a9 	.word	0x080061a9
 800608c:	08006263 	.word	0x08006263
 8006090:	08006263 	.word	0x08006263
 8006094:	08005f61 	.word	0x08005f61
 8006098:	08006327 	.word	0x08006327
 800609c:	08006153 	.word	0x08006153
 80060a0:	08005f61 	.word	0x08005f61
 80060a4:	080064ff 	.word	0x080064ff
 80060a8:	080064cf 	.word	0x080064cf
 80060ac:	080064dd 	.word	0x080064dd
 80060b0:	08006507 	.word	0x08006507
 80060b4:	08006511 	.word	0x08006511
 80060b8:	08005f61 	.word	0x08005f61
 80060bc:	08006521 	.word	0x08006521
 80060c0:	08005f61 	.word	0x08005f61
 80060c4:	080061d7 	.word	0x080061d7
 80060c8:	08006583 	.word	0x08006583
 80060cc:	0800668b 	.word	0x0800668b
 80060d0:	080066d1 	.word	0x080066d1
 80060d4:	08005f61 	.word	0x08005f61
 80060d8:	0800675f 	.word	0x0800675f
 80060dc:	080061df 	.word	0x080061df
 80060e0:	08006785 	.word	0x08006785
 80060e4:	080067fd 	.word	0x080067fd
 80060e8:	69b3      	ldr	r3, [r6, #24]
 80060ea:	4aa9      	ldr	r2, [pc, #676]	; (8006390 <__strftime+0x494>)
 80060ec:	3318      	adds	r3, #24
 80060ee:	f852 8023 	ldr.w	r8, [r2, r3, lsl #2]
 80060f2:	4640      	mov	r0, r8
 80060f4:	f7fa f896 	bl	8000224 <strlen>
 80060f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80060fc:	4420      	add	r0, r4
 80060fe:	1e6b      	subs	r3, r5, #1
 8006100:	42a0      	cmp	r0, r4
 8006102:	d107      	bne.n	8006114 <__strftime+0x218>
 8006104:	f89a 3000 	ldrb.w	r3, [sl]
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 83de 	beq.w	80068ca <__strftime+0x9ce>
 800610e:	f10a 0201 	add.w	r2, sl, #1
 8006112:	e6fc      	b.n	8005f0e <__strftime+0x12>
 8006114:	42a3      	cmp	r3, r4
 8006116:	f67f af23 	bls.w	8005f60 <__strftime+0x64>
 800611a:	f818 2f01 	ldrb.w	r2, [r8, #1]!
 800611e:	553a      	strb	r2, [r7, r4]
 8006120:	3401      	adds	r4, #1
 8006122:	e7ed      	b.n	8006100 <__strftime+0x204>
 8006124:	69b2      	ldr	r2, [r6, #24]
 8006126:	4b9a      	ldr	r3, [pc, #616]	; (8006390 <__strftime+0x494>)
 8006128:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800612c:	f8d3 807c 	ldr.w	r8, [r3, #124]	; 0x7c
 8006130:	4640      	mov	r0, r8
 8006132:	f7fa f877 	bl	8000224 <strlen>
 8006136:	f108 38ff 	add.w	r8, r8, #4294967295
 800613a:	4420      	add	r0, r4
 800613c:	1e6b      	subs	r3, r5, #1
 800613e:	42a0      	cmp	r0, r4
 8006140:	d0e0      	beq.n	8006104 <__strftime+0x208>
 8006142:	42a3      	cmp	r3, r4
 8006144:	f67f af0c 	bls.w	8005f60 <__strftime+0x64>
 8006148:	f818 2f01 	ldrb.w	r2, [r8, #1]!
 800614c:	553a      	strb	r2, [r7, r4]
 800614e:	3401      	adds	r4, #1
 8006150:	e7f5      	b.n	800613e <__strftime+0x242>
 8006152:	4b8f      	ldr	r3, [pc, #572]	; (8006390 <__strftime+0x494>)
 8006154:	6932      	ldr	r2, [r6, #16]
 8006156:	f853 8022 	ldr.w	r8, [r3, r2, lsl #2]
 800615a:	4640      	mov	r0, r8
 800615c:	f7fa f862 	bl	8000224 <strlen>
 8006160:	f108 38ff 	add.w	r8, r8, #4294967295
 8006164:	4420      	add	r0, r4
 8006166:	1e6b      	subs	r3, r5, #1
 8006168:	42a0      	cmp	r0, r4
 800616a:	d0cb      	beq.n	8006104 <__strftime+0x208>
 800616c:	42a3      	cmp	r3, r4
 800616e:	f67f aef7 	bls.w	8005f60 <__strftime+0x64>
 8006172:	f818 2f01 	ldrb.w	r2, [r8, #1]!
 8006176:	553a      	strb	r2, [r7, r4]
 8006178:	3401      	adds	r4, #1
 800617a:	e7f5      	b.n	8006168 <__strftime+0x26c>
 800617c:	6933      	ldr	r3, [r6, #16]
 800617e:	4a84      	ldr	r2, [pc, #528]	; (8006390 <__strftime+0x494>)
 8006180:	330c      	adds	r3, #12
 8006182:	f852 8023 	ldr.w	r8, [r2, r3, lsl #2]
 8006186:	4640      	mov	r0, r8
 8006188:	f7fa f84c 	bl	8000224 <strlen>
 800618c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006190:	4420      	add	r0, r4
 8006192:	1e6b      	subs	r3, r5, #1
 8006194:	42a0      	cmp	r0, r4
 8006196:	d0b5      	beq.n	8006104 <__strftime+0x208>
 8006198:	42a3      	cmp	r3, r4
 800619a:	f67f aee1 	bls.w	8005f60 <__strftime+0x64>
 800619e:	f818 2f01 	ldrb.w	r2, [r8, #1]!
 80061a2:	553a      	strb	r2, [r7, r4]
 80061a4:	3401      	adds	r4, #1
 80061a6:	e7f5      	b.n	8006194 <__strftime+0x298>
 80061a8:	4b79      	ldr	r3, [pc, #484]	; (8006390 <__strftime+0x494>)
 80061aa:	f8d3 80a0 	ldr.w	r8, [r3, #160]	; 0xa0
 80061ae:	4640      	mov	r0, r8
 80061b0:	f7fa f838 	bl	8000224 <strlen>
 80061b4:	f898 3000 	ldrb.w	r3, [r8]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d0a3      	beq.n	8006104 <__strftime+0x208>
 80061bc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80061be:	4642      	mov	r2, r8
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	4633      	mov	r3, r6
 80061c4:	1b29      	subs	r1, r5, r4
 80061c6:	1938      	adds	r0, r7, r4
 80061c8:	f7ff fe98 	bl	8005efc <__strftime>
 80061cc:	2800      	cmp	r0, #0
 80061ce:	f77f aec7 	ble.w	8005f60 <__strftime+0x64>
 80061d2:	4404      	add	r4, r0
 80061d4:	e796      	b.n	8006104 <__strftime+0x208>
 80061d6:	4b6e      	ldr	r3, [pc, #440]	; (8006390 <__strftime+0x494>)
 80061d8:	f8d3 80e4 	ldr.w	r8, [r3, #228]	; 0xe4
 80061dc:	e7e7      	b.n	80061ae <__strftime+0x2b2>
 80061de:	4b6c      	ldr	r3, [pc, #432]	; (8006390 <__strftime+0x494>)
 80061e0:	f8d3 809c 	ldr.w	r8, [r3, #156]	; 0x9c
 80061e4:	e7e3      	b.n	80061ae <__strftime+0x2b2>
 80061e6:	4b6a      	ldr	r3, [pc, #424]	; (8006390 <__strftime+0x494>)
 80061e8:	f8d3 8098 	ldr.w	r8, [r3, #152]	; 0x98
 80061ec:	e7df      	b.n	80061ae <__strftime+0x2b2>
 80061ee:	4969      	ldr	r1, [pc, #420]	; (8006394 <__strftime+0x498>)
 80061f0:	f8d6 b014 	ldr.w	fp, [r6, #20]
 80061f4:	458b      	cmp	fp, r1
 80061f6:	bfac      	ite	ge
 80061f8:	2100      	movge	r1, #0
 80061fa:	2101      	movlt	r1, #1
 80061fc:	f1bb 0f00 	cmp.w	fp, #0
 8006200:	db10      	blt.n	8006224 <__strftime+0x328>
 8006202:	2064      	movs	r0, #100	; 0x64
 8006204:	fb9b f0f0 	sdiv	r0, fp, r0
 8006208:	3013      	adds	r0, #19
 800620a:	f1b9 0f00 	cmp.w	r9, #0
 800620e:	d013      	beq.n	8006238 <__strftime+0x33c>
 8006210:	2863      	cmp	r0, #99	; 0x63
 8006212:	dd24      	ble.n	800625e <__strftime+0x362>
 8006214:	4a60      	ldr	r2, [pc, #384]	; (8006398 <__strftime+0x49c>)
 8006216:	4b61      	ldr	r3, [pc, #388]	; (800639c <__strftime+0x4a0>)
 8006218:	f1b9 0f2b 	cmp.w	r9, #43	; 0x2b
 800621c:	bf18      	it	ne
 800621e:	4613      	movne	r3, r2
 8006220:	4a5f      	ldr	r2, [pc, #380]	; (80063a0 <__strftime+0x4a4>)
 8006222:	e00b      	b.n	800623c <__strftime+0x340>
 8006224:	f20b 706c 	addw	r0, fp, #1900	; 0x76c
 8006228:	9105      	str	r1, [sp, #20]
 800622a:	f000 ff29 	bl	8007080 <abs>
 800622e:	2364      	movs	r3, #100	; 0x64
 8006230:	9905      	ldr	r1, [sp, #20]
 8006232:	fb90 f0f3 	sdiv	r0, r0, r3
 8006236:	e7e8      	b.n	800620a <__strftime+0x30e>
 8006238:	4b57      	ldr	r3, [pc, #348]	; (8006398 <__strftime+0x49c>)
 800623a:	4a5a      	ldr	r2, [pc, #360]	; (80063a4 <__strftime+0x4a8>)
 800623c:	f1b8 0f02 	cmp.w	r8, #2
 8006240:	bf2c      	ite	cs
 8006242:	ebc1 0108 	rsbcs	r1, r1, r8
 8006246:	f1c1 0102 	rsbcc	r1, r1, #2
 800624a:	9001      	str	r0, [sp, #4]
 800624c:	9100      	str	r1, [sp, #0]
 800624e:	4851      	ldr	r0, [pc, #324]	; (8006394 <__strftime+0x498>)
 8006250:	4955      	ldr	r1, [pc, #340]	; (80063a8 <__strftime+0x4ac>)
 8006252:	4583      	cmp	fp, r0
 8006254:	bfb8      	it	lt
 8006256:	460b      	movlt	r3, r1
 8006258:	1b29      	subs	r1, r5, r4
 800625a:	1938      	adds	r0, r7, r4
 800625c:	e029      	b.n	80062b2 <__strftime+0x3b6>
 800625e:	4b4e      	ldr	r3, [pc, #312]	; (8006398 <__strftime+0x49c>)
 8006260:	e7de      	b.n	8006220 <__strftime+0x324>
 8006262:	4952      	ldr	r1, [pc, #328]	; (80063ac <__strftime+0x4b0>)
 8006264:	4a52      	ldr	r2, [pc, #328]	; (80063b0 <__strftime+0x4b4>)
 8006266:	68f3      	ldr	r3, [r6, #12]
 8006268:	2864      	cmp	r0, #100	; 0x64
 800626a:	bf08      	it	eq
 800626c:	460a      	moveq	r2, r1
 800626e:	1b29      	subs	r1, r5, r4
 8006270:	1938      	adds	r0, r7, r4
 8006272:	f001 f945 	bl	8007500 <sniprintf>
 8006276:	2800      	cmp	r0, #0
 8006278:	f6ff ae72 	blt.w	8005f60 <__strftime+0x64>
 800627c:	4404      	add	r4, r0
 800627e:	42a5      	cmp	r5, r4
 8006280:	f63f af40 	bhi.w	8006104 <__strftime+0x208>
 8006284:	e66c      	b.n	8005f60 <__strftime+0x64>
 8006286:	6970      	ldr	r0, [r6, #20]
 8006288:	6933      	ldr	r3, [r6, #16]
 800628a:	2800      	cmp	r0, #0
 800628c:	f103 0b01 	add.w	fp, r3, #1
 8006290:	eb07 0804 	add.w	r8, r7, r4
 8006294:	68f3      	ldr	r3, [r6, #12]
 8006296:	eba5 0904 	sub.w	r9, r5, r4
 800629a:	db0d      	blt.n	80062b8 <__strftime+0x3bc>
 800629c:	2164      	movs	r1, #100	; 0x64
 800629e:	fb90 f2f1 	sdiv	r2, r0, r1
 80062a2:	fb01 0212 	mls	r2, r1, r2, r0
 80062a6:	e9cd 3200 	strd	r3, r2, [sp]
 80062aa:	4649      	mov	r1, r9
 80062ac:	465b      	mov	r3, fp
 80062ae:	4640      	mov	r0, r8
 80062b0:	4a40      	ldr	r2, [pc, #256]	; (80063b4 <__strftime+0x4b8>)
 80062b2:	f001 f925 	bl	8007500 <sniprintf>
 80062b6:	e7de      	b.n	8006276 <__strftime+0x37a>
 80062b8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80062bc:	9305      	str	r3, [sp, #20]
 80062be:	f000 fedf 	bl	8007080 <abs>
 80062c2:	2264      	movs	r2, #100	; 0x64
 80062c4:	fb90 f1f2 	sdiv	r1, r0, r2
 80062c8:	9b05      	ldr	r3, [sp, #20]
 80062ca:	fb01 0212 	mls	r2, r1, r2, r0
 80062ce:	e7ea      	b.n	80062a6 <__strftime+0x3aa>
 80062d0:	2325      	movs	r3, #37	; 0x25
 80062d2:	f88d 3020 	strb.w	r3, [sp, #32]
 80062d6:	f1b9 0f00 	cmp.w	r9, #0
 80062da:	d013      	beq.n	8006304 <__strftime+0x408>
 80062dc:	f1b8 0f06 	cmp.w	r8, #6
 80062e0:	bf38      	it	cc
 80062e2:	f04f 0806 	movcc.w	r8, #6
 80062e6:	f1b8 0306 	subs.w	r3, r8, #6
 80062ea:	f88d 9021 	strb.w	r9, [sp, #33]	; 0x21
 80062ee:	d10e      	bne.n	800630e <__strftime+0x412>
 80062f0:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 80062f4:	4930      	ldr	r1, [pc, #192]	; (80063b8 <__strftime+0x4bc>)
 80062f6:	f001 f961 	bl	80075bc <strcpy>
 80062fa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80062fc:	aa08      	add	r2, sp, #32
 80062fe:	9300      	str	r3, [sp, #0]
 8006300:	4633      	mov	r3, r6
 8006302:	e75f      	b.n	80061c4 <__strftime+0x2c8>
 8006304:	f04f 092b 	mov.w	r9, #43	; 0x2b
 8006308:	f04f 080a 	mov.w	r8, #10
 800630c:	e7eb      	b.n	80062e6 <__strftime+0x3ea>
 800630e:	211e      	movs	r1, #30
 8006310:	4a2a      	ldr	r2, [pc, #168]	; (80063bc <__strftime+0x4c0>)
 8006312:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8006316:	f001 f8f3 	bl	8007500 <sniprintf>
 800631a:	2800      	cmp	r0, #0
 800631c:	dde8      	ble.n	80062f0 <__strftime+0x3f4>
 800631e:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 8006322:	4418      	add	r0, r3
 8006324:	e7e6      	b.n	80062f4 <__strftime+0x3f8>
 8006326:	4630      	mov	r0, r6
 8006328:	f7ff fd86 	bl	8005e38 <iso_year_adjust>
 800632c:	4680      	mov	r8, r0
 800632e:	6970      	ldr	r0, [r6, #20]
 8006330:	2800      	cmp	r0, #0
 8006332:	db11      	blt.n	8006358 <__strftime+0x45c>
 8006334:	2264      	movs	r2, #100	; 0x64
 8006336:	fb90 f3f2 	sdiv	r3, r0, r2
 800633a:	fb02 0313 	mls	r3, r2, r3, r0
 800633e:	4498      	add	r8, r3
 8006340:	2364      	movs	r3, #100	; 0x64
 8006342:	fb98 f0f3 	sdiv	r0, r8, r3
 8006346:	fb03 8810 	mls	r8, r3, r0, r8
 800634a:	4498      	add	r8, r3
 800634c:	fbb8 f2f3 	udiv	r2, r8, r3
 8006350:	fb03 8312 	mls	r3, r3, r2, r8
 8006354:	4a15      	ldr	r2, [pc, #84]	; (80063ac <__strftime+0x4b0>)
 8006356:	e78a      	b.n	800626e <__strftime+0x372>
 8006358:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800635c:	f000 fe90 	bl	8007080 <abs>
 8006360:	2364      	movs	r3, #100	; 0x64
 8006362:	fb90 f2f3 	sdiv	r2, r0, r3
 8006366:	f1b8 0f00 	cmp.w	r8, #0
 800636a:	fb02 0313 	mls	r3, r2, r3, r0
 800636e:	da06      	bge.n	800637e <__strftime+0x482>
 8006370:	6971      	ldr	r1, [r6, #20]
 8006372:	4a13      	ldr	r2, [pc, #76]	; (80063c0 <__strftime+0x4c4>)
 8006374:	4291      	cmp	r1, r2
 8006376:	bfb8      	it	lt
 8006378:	f04f 0801 	movlt.w	r8, #1
 800637c:	e7df      	b.n	800633e <__strftime+0x442>
 800637e:	d0de      	beq.n	800633e <__strftime+0x442>
 8006380:	6971      	ldr	r1, [r6, #20]
 8006382:	4a04      	ldr	r2, [pc, #16]	; (8006394 <__strftime+0x498>)
 8006384:	4291      	cmp	r1, r2
 8006386:	bfb8      	it	lt
 8006388:	f04f 38ff 	movlt.w	r8, #4294967295
 800638c:	e7d7      	b.n	800633e <__strftime+0x442>
 800638e:	bf00      	nop
 8006390:	080087f4 	.word	0x080087f4
 8006394:	fffff894 	.word	0xfffff894
 8006398:	08008967 	.word	0x08008967
 800639c:	0800867e 	.word	0x0800867e
 80063a0:	08008676 	.word	0x08008676
 80063a4:	0800866f 	.word	0x0800866f
 80063a8:	08008a74 	.word	0x08008a74
 80063ac:	0800868e 	.word	0x0800868e
 80063b0:	08008680 	.word	0x08008680
 80063b4:	08008684 	.word	0x08008684
 80063b8:	08008697 	.word	0x08008697
 80063bc:	08008693 	.word	0x08008693
 80063c0:	fffff895 	.word	0xfffff895
 80063c4:	4bb7      	ldr	r3, [pc, #732]	; (80066a4 <__strftime+0x7a8>)
 80063c6:	6971      	ldr	r1, [r6, #20]
 80063c8:	4630      	mov	r0, r6
 80063ca:	4299      	cmp	r1, r3
 80063cc:	bfac      	ite	ge
 80063ce:	2300      	movge	r3, #0
 80063d0:	2301      	movlt	r3, #1
 80063d2:	e9cd 3105 	strd	r3, r1, [sp, #20]
 80063d6:	f7ff fd2f 	bl	8005e38 <iso_year_adjust>
 80063da:	9906      	ldr	r1, [sp, #24]
 80063dc:	4683      	mov	fp, r0
 80063de:	2900      	cmp	r1, #0
 80063e0:	db2a      	blt.n	8006438 <__strftime+0x53c>
 80063e2:	2264      	movs	r2, #100	; 0x64
 80063e4:	fb91 f2f2 	sdiv	r2, r1, r2
 80063e8:	3213      	adds	r2, #19
 80063ea:	6970      	ldr	r0, [r6, #20]
 80063ec:	2800      	cmp	r0, #0
 80063ee:	db2d      	blt.n	800644c <__strftime+0x550>
 80063f0:	f04f 0c64 	mov.w	ip, #100	; 0x64
 80063f4:	fb90 fefc 	sdiv	lr, r0, ip
 80063f8:	fb0c 001e 	mls	r0, ip, lr, r0
 80063fc:	f1bb 0f00 	cmp.w	fp, #0
 8006400:	da33      	bge.n	800646a <__strftime+0x56e>
 8006402:	6971      	ldr	r1, [r6, #20]
 8006404:	4ba8      	ldr	r3, [pc, #672]	; (80066a8 <__strftime+0x7ac>)
 8006406:	4299      	cmp	r1, r3
 8006408:	db39      	blt.n	800647e <__strftime+0x582>
 800640a:	eb0b 0300 	add.w	r3, fp, r0
 800640e:	1c59      	adds	r1, r3, #1
 8006410:	d13a      	bne.n	8006488 <__strftime+0x58c>
 8006412:	2363      	movs	r3, #99	; 0x63
 8006414:	3a01      	subs	r2, #1
 8006416:	2064      	movs	r0, #100	; 0x64
 8006418:	fb00 3202 	mla	r2, r0, r2, r3
 800641c:	9b05      	ldr	r3, [sp, #20]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d037      	beq.n	8006492 <__strftime+0x596>
 8006422:	232d      	movs	r3, #45	; 0x2d
 8006424:	f88d 3020 	strb.w	r3, [sp, #32]
 8006428:	f1b8 0f00 	cmp.w	r8, #0
 800642c:	d001      	beq.n	8006432 <__strftime+0x536>
 800642e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006432:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 8006436:	e037      	b.n	80064a8 <__strftime+0x5ac>
 8006438:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 800643c:	9106      	str	r1, [sp, #24]
 800643e:	f000 fe1f 	bl	8007080 <abs>
 8006442:	2264      	movs	r2, #100	; 0x64
 8006444:	9906      	ldr	r1, [sp, #24]
 8006446:	fb90 f2f2 	sdiv	r2, r0, r2
 800644a:	e7ce      	b.n	80063ea <__strftime+0x4ee>
 800644c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8006450:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8006454:	f000 fe14 	bl	8007080 <abs>
 8006458:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800645c:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8006460:	fb90 fefc 	sdiv	lr, r0, ip
 8006464:	fb0e 001c 	mls	r0, lr, ip, r0
 8006468:	e7c8      	b.n	80063fc <__strftime+0x500>
 800646a:	d0ce      	beq.n	800640a <__strftime+0x50e>
 800646c:	4b8d      	ldr	r3, [pc, #564]	; (80066a4 <__strftime+0x7a8>)
 800646e:	4299      	cmp	r1, r3
 8006470:	bfb6      	itet	lt
 8006472:	2301      	movlt	r3, #1
 8006474:	2300      	movge	r3, #0
 8006476:	f04f 3bff 	movlt.w	fp, #4294967295
 800647a:	9305      	str	r3, [sp, #20]
 800647c:	e7c5      	b.n	800640a <__strftime+0x50e>
 800647e:	f04f 0b01 	mov.w	fp, #1
 8006482:	f8cd b014 	str.w	fp, [sp, #20]
 8006486:	e7c0      	b.n	800640a <__strftime+0x50e>
 8006488:	2b64      	cmp	r3, #100	; 0x64
 800648a:	bf04      	itt	eq
 800648c:	2300      	moveq	r3, #0
 800648e:	3201      	addeq	r2, #1
 8006490:	e7c1      	b.n	8006416 <__strftime+0x51a>
 8006492:	f1b9 0f2b 	cmp.w	r9, #43	; 0x2b
 8006496:	d106      	bne.n	80064a6 <__strftime+0x5aa>
 8006498:	f242 730f 	movw	r3, #9999	; 0x270f
 800649c:	429a      	cmp	r2, r3
 800649e:	d902      	bls.n	80064a6 <__strftime+0x5aa>
 80064a0:	f88d 9020 	strb.w	r9, [sp, #32]
 80064a4:	e7c0      	b.n	8006428 <__strftime+0x52c>
 80064a6:	ab08      	add	r3, sp, #32
 80064a8:	2125      	movs	r1, #37	; 0x25
 80064aa:	7019      	strb	r1, [r3, #0]
 80064ac:	f1b9 0f00 	cmp.w	r9, #0
 80064b0:	d109      	bne.n	80064c6 <__strftime+0x5ca>
 80064b2:	1c58      	adds	r0, r3, #1
 80064b4:	497d      	ldr	r1, [pc, #500]	; (80066ac <__strftime+0x7b0>)
 80064b6:	9205      	str	r2, [sp, #20]
 80064b8:	f001 f880 	bl	80075bc <strcpy>
 80064bc:	9a05      	ldr	r2, [sp, #20]
 80064be:	9200      	str	r2, [sp, #0]
 80064c0:	4643      	mov	r3, r8
 80064c2:	aa08      	add	r2, sp, #32
 80064c4:	e058      	b.n	8006578 <__strftime+0x67c>
 80064c6:	2130      	movs	r1, #48	; 0x30
 80064c8:	1c98      	adds	r0, r3, #2
 80064ca:	7059      	strb	r1, [r3, #1]
 80064cc:	e7f2      	b.n	80064b4 <__strftime+0x5b8>
 80064ce:	4978      	ldr	r1, [pc, #480]	; (80066b0 <__strftime+0x7b4>)
 80064d0:	4a78      	ldr	r2, [pc, #480]	; (80066b4 <__strftime+0x7b8>)
 80064d2:	68b3      	ldr	r3, [r6, #8]
 80064d4:	286b      	cmp	r0, #107	; 0x6b
 80064d6:	bf08      	it	eq
 80064d8:	460a      	moveq	r2, r1
 80064da:	e6c8      	b.n	800626e <__strftime+0x372>
 80064dc:	68b3      	ldr	r3, [r6, #8]
 80064de:	b163      	cbz	r3, 80064fa <__strftime+0x5fe>
 80064e0:	2b0c      	cmp	r3, #12
 80064e2:	d004      	beq.n	80064ee <__strftime+0x5f2>
 80064e4:	210c      	movs	r1, #12
 80064e6:	fb93 f2f1 	sdiv	r2, r3, r1
 80064ea:	fb01 3312 	mls	r3, r1, r2, r3
 80064ee:	4971      	ldr	r1, [pc, #452]	; (80066b4 <__strftime+0x7b8>)
 80064f0:	4a6f      	ldr	r2, [pc, #444]	; (80066b0 <__strftime+0x7b4>)
 80064f2:	2849      	cmp	r0, #73	; 0x49
 80064f4:	bf08      	it	eq
 80064f6:	460a      	moveq	r2, r1
 80064f8:	e6b9      	b.n	800626e <__strftime+0x372>
 80064fa:	230c      	movs	r3, #12
 80064fc:	e7f7      	b.n	80064ee <__strftime+0x5f2>
 80064fe:	69f3      	ldr	r3, [r6, #28]
 8006500:	4a6d      	ldr	r2, [pc, #436]	; (80066b8 <__strftime+0x7bc>)
 8006502:	3301      	adds	r3, #1
 8006504:	e6b3      	b.n	800626e <__strftime+0x372>
 8006506:	6933      	ldr	r3, [r6, #16]
 8006508:	3301      	adds	r3, #1
 800650a:	e723      	b.n	8006354 <__strftime+0x458>
 800650c:	6873      	ldr	r3, [r6, #4]
 800650e:	e721      	b.n	8006354 <__strftime+0x458>
 8006510:	1e6b      	subs	r3, r5, #1
 8006512:	42a3      	cmp	r3, r4
 8006514:	f67f ad24 	bls.w	8005f60 <__strftime+0x64>
 8006518:	230a      	movs	r3, #10
 800651a:	553b      	strb	r3, [r7, r4]
 800651c:	3401      	adds	r4, #1
 800651e:	e5f1      	b.n	8006104 <__strftime+0x208>
 8006520:	68b3      	ldr	r3, [r6, #8]
 8006522:	2b0b      	cmp	r3, #11
 8006524:	bfcc      	ite	gt
 8006526:	22a4      	movgt	r2, #164	; 0xa4
 8006528:	22a0      	movle	r2, #160	; 0xa0
 800652a:	4b64      	ldr	r3, [pc, #400]	; (80066bc <__strftime+0x7c0>)
 800652c:	4413      	add	r3, r2
 800652e:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8006532:	4640      	mov	r0, r8
 8006534:	f7f9 fe76 	bl	8000224 <strlen>
 8006538:	f108 32ff 	add.w	r2, r8, #4294967295
 800653c:	4420      	add	r0, r4
 800653e:	f105 3cff 	add.w	ip, r5, #4294967295
 8006542:	42a0      	cmp	r0, r4
 8006544:	f43f adde 	beq.w	8006104 <__strftime+0x208>
 8006548:	45a4      	cmp	ip, r4
 800654a:	f67f ad09 	bls.w	8005f60 <__strftime+0x64>
 800654e:	f89a 1000 	ldrb.w	r1, [sl]
 8006552:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8006556:	2950      	cmp	r1, #80	; 0x50
 8006558:	d107      	bne.n	800656a <__strftime+0x66e>
 800655a:	4959      	ldr	r1, [pc, #356]	; (80066c0 <__strftime+0x7c4>)
 800655c:	5cc9      	ldrb	r1, [r1, r3]
 800655e:	f001 0103 	and.w	r1, r1, #3
 8006562:	2901      	cmp	r1, #1
 8006564:	bf08      	it	eq
 8006566:	3320      	addeq	r3, #32
 8006568:	b2db      	uxtb	r3, r3
 800656a:	553b      	strb	r3, [r7, r4]
 800656c:	3401      	adds	r4, #1
 800656e:	e7e8      	b.n	8006542 <__strftime+0x646>
 8006570:	6873      	ldr	r3, [r6, #4]
 8006572:	4a54      	ldr	r2, [pc, #336]	; (80066c4 <__strftime+0x7c8>)
 8006574:	9300      	str	r3, [sp, #0]
 8006576:	68b3      	ldr	r3, [r6, #8]
 8006578:	1b29      	subs	r1, r5, r4
 800657a:	1938      	adds	r0, r7, r4
 800657c:	f000 ffc0 	bl	8007500 <sniprintf>
 8006580:	e679      	b.n	8006276 <__strftime+0x37a>
 8006582:	6a33      	ldr	r3, [r6, #32]
 8006584:	2b00      	cmp	r3, #0
 8006586:	db7b      	blt.n	8006680 <__strftime+0x784>
 8006588:	f000 fb16 	bl	8006bb8 <__tz_lock>
 800658c:	9b04      	ldr	r3, [sp, #16]
 800658e:	b90b      	cbnz	r3, 8006594 <__strftime+0x698>
 8006590:	f000 fb1e 	bl	8006bd0 <_tzset_unlocked>
 8006594:	f000 fdfa 	bl	800718c <__gettzinfo>
 8006598:	6a33      	ldr	r3, [r6, #32]
 800659a:	2b00      	cmp	r3, #0
 800659c:	bfcc      	ite	gt
 800659e:	2350      	movgt	r3, #80	; 0x50
 80065a0:	2328      	movle	r3, #40	; 0x28
 80065a2:	58c3      	ldr	r3, [r0, r3]
 80065a4:	f1c3 0900 	rsb	r9, r3, #0
 80065a8:	f000 fb0c 	bl	8006bc4 <__tz_unlock>
 80065ac:	2301      	movs	r3, #1
 80065ae:	9304      	str	r3, [sp, #16]
 80065b0:	f8d6 c014 	ldr.w	ip, [r6, #20]
 80065b4:	eba5 0e04 	sub.w	lr, r5, r4
 80065b8:	4662      	mov	r2, ip
 80065ba:	f1bc 0145 	subs.w	r1, ip, #69	; 0x45
 80065be:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80065c2:	9102      	str	r1, [sp, #8]
 80065c4:	f143 31ff 	adc.w	r1, r3, #4294967295
 80065c8:	9103      	str	r1, [sp, #12]
 80065ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065ce:	2800      	cmp	r0, #0
 80065d0:	f171 0100 	sbcs.w	r1, r1, #0
 80065d4:	eb07 0804 	add.w	r8, r7, r4
 80065d8:	da05      	bge.n	80065e6 <__strftime+0x6ea>
 80065da:	f1bc 0142 	subs.w	r1, ip, #66	; 0x42
 80065de:	f143 33ff 	adc.w	r3, r3, #4294967295
 80065e2:	9102      	str	r1, [sp, #8]
 80065e4:	9303      	str	r3, [sp, #12]
 80065e6:	9b02      	ldr	r3, [sp, #8]
 80065e8:	f10c 32ff 	add.w	r2, ip, #4294967295
 80065ec:	0898      	lsrs	r0, r3, #2
 80065ee:	9b03      	ldr	r3, [sp, #12]
 80065f0:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 80065f4:	1099      	asrs	r1, r3, #2
 80065f6:	2364      	movs	r3, #100	; 0x64
 80065f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80065fc:	1ac0      	subs	r0, r0, r3
 80065fe:	eb61 71e3 	sbc.w	r1, r1, r3, asr #31
 8006602:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006606:	f20c 122b 	addw	r2, ip, #299	; 0x12b
 800660a:	fb92 f3f3 	sdiv	r3, r2, r3
 800660e:	18c0      	adds	r0, r0, r3
 8006610:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
 8006614:	f240 136d 	movw	r3, #365	; 0x16d
 8006618:	f1ac 0c46 	sub.w	ip, ip, #70	; 0x46
 800661c:	fb03 fc0c 	mul.w	ip, r3, ip
 8006620:	eb10 000c 	adds.w	r0, r0, ip
 8006624:	eb41 71ec 	adc.w	r1, r1, ip, asr #31
 8006628:	f04f 0c18 	mov.w	ip, #24
 800662c:	69f3      	ldr	r3, [r6, #28]
 800662e:	18c0      	adds	r0, r0, r3
 8006630:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
 8006634:	fba0 230c 	umull	r2, r3, r0, ip
 8006638:	fb0c 3301 	mla	r3, ip, r1, r3
 800663c:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 8006640:	68b1      	ldr	r1, [r6, #8]
 8006642:	1852      	adds	r2, r2, r1
 8006644:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
 8006648:	fba2 010c 	umull	r0, r1, r2, ip
 800664c:	fb0c 1103 	mla	r1, ip, r3, r1
 8006650:	6873      	ldr	r3, [r6, #4]
 8006652:	18c0      	adds	r0, r0, r3
 8006654:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
 8006658:	fba0 230c 	umull	r2, r3, r0, ip
 800665c:	fb0c 3301 	mla	r3, ip, r1, r3
 8006660:	6831      	ldr	r1, [r6, #0]
 8006662:	4640      	mov	r0, r8
 8006664:	1852      	adds	r2, r2, r1
 8006666:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
 800666a:	ebb2 0209 	subs.w	r2, r2, r9
 800666e:	eb63 73e9 	sbc.w	r3, r3, r9, asr #31
 8006672:	e9cd 2300 	strd	r2, r3, [sp]
 8006676:	4671      	mov	r1, lr
 8006678:	4a13      	ldr	r2, [pc, #76]	; (80066c8 <__strftime+0x7cc>)
 800667a:	f000 ff41 	bl	8007500 <sniprintf>
 800667e:	e5fa      	b.n	8006276 <__strftime+0x37a>
 8006680:	f04f 0900 	mov.w	r9, #0
 8006684:	e794      	b.n	80065b0 <__strftime+0x6b4>
 8006686:	6833      	ldr	r3, [r6, #0]
 8006688:	e664      	b.n	8006354 <__strftime+0x458>
 800668a:	1e6b      	subs	r3, r5, #1
 800668c:	42a3      	cmp	r3, r4
 800668e:	f67f ac67 	bls.w	8005f60 <__strftime+0x64>
 8006692:	2309      	movs	r3, #9
 8006694:	e741      	b.n	800651a <__strftime+0x61e>
 8006696:	6833      	ldr	r3, [r6, #0]
 8006698:	4a0c      	ldr	r2, [pc, #48]	; (80066cc <__strftime+0x7d0>)
 800669a:	9301      	str	r3, [sp, #4]
 800669c:	6873      	ldr	r3, [r6, #4]
 800669e:	9300      	str	r3, [sp, #0]
 80066a0:	68b3      	ldr	r3, [r6, #8]
 80066a2:	e5d9      	b.n	8006258 <__strftime+0x35c>
 80066a4:	fffff894 	.word	0xfffff894
 80066a8:	fffff895 	.word	0xfffff895
 80066ac:	0800869f 	.word	0x0800869f
 80066b0:	08008680 	.word	0x08008680
 80066b4:	0800868e 	.word	0x0800868e
 80066b8:	080086a3 	.word	0x080086a3
 80066bc:	080087f4 	.word	0x080087f4
 80066c0:	08008969 	.word	0x08008969
 80066c4:	080086b2 	.word	0x080086b2
 80066c8:	080086a8 	.word	0x080086a8
 80066cc:	080086ad 	.word	0x080086ad
 80066d0:	1e6b      	subs	r3, r5, #1
 80066d2:	42a3      	cmp	r3, r4
 80066d4:	f67f ac44 	bls.w	8005f60 <__strftime+0x64>
 80066d8:	69b3      	ldr	r3, [r6, #24]
 80066da:	193a      	adds	r2, r7, r4
 80066dc:	3401      	adds	r4, #1
 80066de:	b913      	cbnz	r3, 80066e6 <__strftime+0x7ea>
 80066e0:	2337      	movs	r3, #55	; 0x37
 80066e2:	7013      	strb	r3, [r2, #0]
 80066e4:	e50e      	b.n	8006104 <__strftime+0x208>
 80066e6:	3330      	adds	r3, #48	; 0x30
 80066e8:	e7fb      	b.n	80066e2 <__strftime+0x7e6>
 80066ea:	69f3      	ldr	r3, [r6, #28]
 80066ec:	69b2      	ldr	r2, [r6, #24]
 80066ee:	3307      	adds	r3, #7
 80066f0:	1a9b      	subs	r3, r3, r2
 80066f2:	2207      	movs	r2, #7
 80066f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80066f8:	e62c      	b.n	8006354 <__strftime+0x458>
 80066fa:	4630      	mov	r0, r6
 80066fc:	f7ff fb9c 	bl	8005e38 <iso_year_adjust>
 8006700:	69b2      	ldr	r2, [r6, #24]
 8006702:	b132      	cbz	r2, 8006712 <__strftime+0x816>
 8006704:	3a01      	subs	r2, #1
 8006706:	2800      	cmp	r0, #0
 8006708:	dc27      	bgt.n	800675a <__strftime+0x85e>
 800670a:	69f3      	ldr	r3, [r6, #28]
 800670c:	d103      	bne.n	8006716 <__strftime+0x81a>
 800670e:	330a      	adds	r3, #10
 8006710:	e7ee      	b.n	80066f0 <__strftime+0x7f4>
 8006712:	2206      	movs	r2, #6
 8006714:	e7f7      	b.n	8006706 <__strftime+0x80a>
 8006716:	6970      	ldr	r0, [r6, #20]
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	2800      	cmp	r0, #0
 800671c:	f240 726b 	movw	r2, #1899	; 0x76b
 8006720:	bfa8      	it	ge
 8006722:	f06f 0264 	mvnge.w	r2, #100	; 0x64
 8006726:	4410      	add	r0, r2
 8006728:	0782      	lsls	r2, r0, #30
 800672a:	d105      	bne.n	8006738 <__strftime+0x83c>
 800672c:	2264      	movs	r2, #100	; 0x64
 800672e:	fb90 f1f2 	sdiv	r1, r0, r2
 8006732:	fb02 0111 	mls	r1, r2, r1, r0
 8006736:	b971      	cbnz	r1, 8006756 <__strftime+0x85a>
 8006738:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800673c:	fb90 f2f1 	sdiv	r2, r0, r1
 8006740:	fb01 0212 	mls	r2, r1, r2, r0
 8006744:	fab2 f282 	clz	r2, r2
 8006748:	0952      	lsrs	r2, r2, #5
 800674a:	1a9a      	subs	r2, r3, r2
 800674c:	2a05      	cmp	r2, #5
 800674e:	bfb4      	ite	lt
 8006750:	2335      	movlt	r3, #53	; 0x35
 8006752:	2334      	movge	r3, #52	; 0x34
 8006754:	e5fe      	b.n	8006354 <__strftime+0x458>
 8006756:	2201      	movs	r2, #1
 8006758:	e7f7      	b.n	800674a <__strftime+0x84e>
 800675a:	2301      	movs	r3, #1
 800675c:	e5fa      	b.n	8006354 <__strftime+0x458>
 800675e:	1e6b      	subs	r3, r5, #1
 8006760:	42a3      	cmp	r3, r4
 8006762:	f67f abfd 	bls.w	8005f60 <__strftime+0x64>
 8006766:	69b3      	ldr	r3, [r6, #24]
 8006768:	3330      	adds	r3, #48	; 0x30
 800676a:	e6d6      	b.n	800651a <__strftime+0x61e>
 800676c:	69b3      	ldr	r3, [r6, #24]
 800676e:	b13b      	cbz	r3, 8006780 <__strftime+0x884>
 8006770:	3b01      	subs	r3, #1
 8006772:	69f2      	ldr	r2, [r6, #28]
 8006774:	3207      	adds	r2, #7
 8006776:	1ad2      	subs	r2, r2, r3
 8006778:	2307      	movs	r3, #7
 800677a:	fb92 f3f3 	sdiv	r3, r2, r3
 800677e:	e5e9      	b.n	8006354 <__strftime+0x458>
 8006780:	2306      	movs	r3, #6
 8006782:	e7f6      	b.n	8006772 <__strftime+0x876>
 8006784:	6970      	ldr	r0, [r6, #20]
 8006786:	2800      	cmp	r0, #0
 8006788:	db05      	blt.n	8006796 <__strftime+0x89a>
 800678a:	2264      	movs	r2, #100	; 0x64
 800678c:	fb90 f3f2 	sdiv	r3, r0, r2
 8006790:	fb03 0312 	mls	r3, r3, r2, r0
 8006794:	e5de      	b.n	8006354 <__strftime+0x458>
 8006796:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800679a:	f000 fc71 	bl	8007080 <abs>
 800679e:	e7f4      	b.n	800678a <__strftime+0x88e>
 80067a0:	6973      	ldr	r3, [r6, #20]
 80067a2:	4a4d      	ldr	r2, [pc, #308]	; (80068d8 <__strftime+0x9dc>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	da0c      	bge.n	80067c2 <__strftime+0x8c6>
 80067a8:	212d      	movs	r1, #45	; 0x2d
 80067aa:	eba2 0b03 	sub.w	fp, r2, r3
 80067ae:	f88d 1020 	strb.w	r1, [sp, #32]
 80067b2:	f1b8 0f00 	cmp.w	r8, #0
 80067b6:	d001      	beq.n	80067bc <__strftime+0x8c0>
 80067b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80067bc:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 80067c0:	e00c      	b.n	80067dc <__strftime+0x8e0>
 80067c2:	f1b9 0f2b 	cmp.w	r9, #43	; 0x2b
 80067c6:	f203 7b6c 	addw	fp, r3, #1900	; 0x76c
 80067ca:	d106      	bne.n	80067da <__strftime+0x8de>
 80067cc:	f242 730f 	movw	r3, #9999	; 0x270f
 80067d0:	459b      	cmp	fp, r3
 80067d2:	d902      	bls.n	80067da <__strftime+0x8de>
 80067d4:	f88d 9020 	strb.w	r9, [sp, #32]
 80067d8:	e7eb      	b.n	80067b2 <__strftime+0x8b6>
 80067da:	ab08      	add	r3, sp, #32
 80067dc:	2225      	movs	r2, #37	; 0x25
 80067de:	701a      	strb	r2, [r3, #0]
 80067e0:	f1b9 0f00 	cmp.w	r9, #0
 80067e4:	d106      	bne.n	80067f4 <__strftime+0x8f8>
 80067e6:	1c58      	adds	r0, r3, #1
 80067e8:	493c      	ldr	r1, [pc, #240]	; (80068dc <__strftime+0x9e0>)
 80067ea:	f000 fee7 	bl	80075bc <strcpy>
 80067ee:	f8cd b000 	str.w	fp, [sp]
 80067f2:	e665      	b.n	80064c0 <__strftime+0x5c4>
 80067f4:	2230      	movs	r2, #48	; 0x30
 80067f6:	1c98      	adds	r0, r3, #2
 80067f8:	705a      	strb	r2, [r3, #1]
 80067fa:	e7f5      	b.n	80067e8 <__strftime+0x8ec>
 80067fc:	6a33      	ldr	r3, [r6, #32]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f6ff ac80 	blt.w	8006104 <__strftime+0x208>
 8006804:	f000 f9d8 	bl	8006bb8 <__tz_lock>
 8006808:	9b04      	ldr	r3, [sp, #16]
 800680a:	b90b      	cbnz	r3, 8006810 <__strftime+0x914>
 800680c:	f000 f9e0 	bl	8006bd0 <_tzset_unlocked>
 8006810:	f000 fcbc 	bl	800718c <__gettzinfo>
 8006814:	6a33      	ldr	r3, [r6, #32]
 8006816:	eb07 0904 	add.w	r9, r7, r4
 800681a:	2b00      	cmp	r3, #0
 800681c:	bfcc      	ite	gt
 800681e:	2350      	movgt	r3, #80	; 0x50
 8006820:	2328      	movle	r3, #40	; 0x28
 8006822:	58c3      	ldr	r3, [r0, r3]
 8006824:	eba5 0b04 	sub.w	fp, r5, r4
 8006828:	f1c3 0800 	rsb	r8, r3, #0
 800682c:	f000 f9ca 	bl	8006bc4 <__tz_unlock>
 8006830:	233c      	movs	r3, #60	; 0x3c
 8006832:	fb98 f0f3 	sdiv	r0, r8, r3
 8006836:	f000 fd5d 	bl	80072f4 <labs>
 800683a:	233c      	movs	r3, #60	; 0x3c
 800683c:	fb90 f2f3 	sdiv	r2, r0, r3
 8006840:	fb02 0013 	mls	r0, r2, r3, r0
 8006844:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006848:	9000      	str	r0, [sp, #0]
 800684a:	fb98 f3f3 	sdiv	r3, r8, r3
 800684e:	4659      	mov	r1, fp
 8006850:	4648      	mov	r0, r9
 8006852:	4a23      	ldr	r2, [pc, #140]	; (80068e0 <__strftime+0x9e4>)
 8006854:	f000 fe54 	bl	8007500 <sniprintf>
 8006858:	2800      	cmp	r0, #0
 800685a:	f6ff ab81 	blt.w	8005f60 <__strftime+0x64>
 800685e:	4404      	add	r4, r0
 8006860:	42a5      	cmp	r5, r4
 8006862:	f67f ab7d 	bls.w	8005f60 <__strftime+0x64>
 8006866:	2301      	movs	r3, #1
 8006868:	9304      	str	r3, [sp, #16]
 800686a:	e44b      	b.n	8006104 <__strftime+0x208>
 800686c:	6a33      	ldr	r3, [r6, #32]
 800686e:	2b00      	cmp	r3, #0
 8006870:	f6ff ac48 	blt.w	8006104 <__strftime+0x208>
 8006874:	f000 f9a0 	bl	8006bb8 <__tz_lock>
 8006878:	9b04      	ldr	r3, [sp, #16]
 800687a:	b90b      	cbnz	r3, 8006880 <__strftime+0x984>
 800687c:	f000 f9a8 	bl	8006bd0 <_tzset_unlocked>
 8006880:	6a33      	ldr	r3, [r6, #32]
 8006882:	4a18      	ldr	r2, [pc, #96]	; (80068e4 <__strftime+0x9e8>)
 8006884:	2b00      	cmp	r3, #0
 8006886:	bfd4      	ite	le
 8006888:	2300      	movle	r3, #0
 800688a:	2301      	movgt	r3, #1
 800688c:	f852 8023 	ldr.w	r8, [r2, r3, lsl #2]
 8006890:	4640      	mov	r0, r8
 8006892:	f7f9 fcc7 	bl	8000224 <strlen>
 8006896:	f108 38ff 	add.w	r8, r8, #4294967295
 800689a:	4420      	add	r0, r4
 800689c:	1e6b      	subs	r3, r5, #1
 800689e:	42a0      	cmp	r0, r4
 80068a0:	d102      	bne.n	80068a8 <__strftime+0x9ac>
 80068a2:	f000 f98f 	bl	8006bc4 <__tz_unlock>
 80068a6:	e7de      	b.n	8006866 <__strftime+0x96a>
 80068a8:	42a3      	cmp	r3, r4
 80068aa:	d904      	bls.n	80068b6 <__strftime+0x9ba>
 80068ac:	f818 2f01 	ldrb.w	r2, [r8, #1]!
 80068b0:	553a      	strb	r2, [r7, r4]
 80068b2:	3401      	adds	r4, #1
 80068b4:	e7f3      	b.n	800689e <__strftime+0x9a2>
 80068b6:	f000 f985 	bl	8006bc4 <__tz_unlock>
 80068ba:	f7ff bb51 	b.w	8005f60 <__strftime+0x64>
 80068be:	1e6b      	subs	r3, r5, #1
 80068c0:	42a3      	cmp	r3, r4
 80068c2:	f67f ab4d 	bls.w	8005f60 <__strftime+0x64>
 80068c6:	2325      	movs	r3, #37	; 0x25
 80068c8:	e627      	b.n	800651a <__strftime+0x61e>
 80068ca:	b10d      	cbz	r5, 80068d0 <__strftime+0x9d4>
 80068cc:	2300      	movs	r3, #0
 80068ce:	553b      	strb	r3, [r7, r4]
 80068d0:	4620      	mov	r0, r4
 80068d2:	b011      	add	sp, #68	; 0x44
 80068d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068d8:	fffff894 	.word	0xfffff894
 80068dc:	0800869f 	.word	0x0800869f
 80068e0:	080086bc 	.word	0x080086bc
 80068e4:	200000a8 	.word	0x200000a8

080068e8 <strftime>:
 80068e8:	b513      	push	{r0, r1, r4, lr}
 80068ea:	4c03      	ldr	r4, [pc, #12]	; (80068f8 <strftime+0x10>)
 80068ec:	9400      	str	r4, [sp, #0]
 80068ee:	f7ff fb05 	bl	8005efc <__strftime>
 80068f2:	b002      	add	sp, #8
 80068f4:	bd10      	pop	{r4, pc}
 80068f6:	bf00      	nop
 80068f8:	20000108 	.word	0x20000108

080068fc <strncpy>:
 80068fc:	4603      	mov	r3, r0
 80068fe:	b510      	push	{r4, lr}
 8006900:	3901      	subs	r1, #1
 8006902:	b132      	cbz	r2, 8006912 <strncpy+0x16>
 8006904:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006908:	3a01      	subs	r2, #1
 800690a:	f803 4b01 	strb.w	r4, [r3], #1
 800690e:	2c00      	cmp	r4, #0
 8006910:	d1f7      	bne.n	8006902 <strncpy+0x6>
 8006912:	2100      	movs	r1, #0
 8006914:	441a      	add	r2, r3
 8006916:	4293      	cmp	r3, r2
 8006918:	d100      	bne.n	800691c <strncpy+0x20>
 800691a:	bd10      	pop	{r4, pc}
 800691c:	f803 1b01 	strb.w	r1, [r3], #1
 8006920:	e7f9      	b.n	8006916 <strncpy+0x1a>
	...

08006924 <_strtoul_l.isra.0>:
 8006924:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006928:	468c      	mov	ip, r1
 800692a:	4686      	mov	lr, r0
 800692c:	4e3a      	ldr	r6, [pc, #232]	; (8006a18 <_strtoul_l.isra.0+0xf4>)
 800692e:	4660      	mov	r0, ip
 8006930:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8006934:	5da5      	ldrb	r5, [r4, r6]
 8006936:	f015 0508 	ands.w	r5, r5, #8
 800693a:	d1f8      	bne.n	800692e <_strtoul_l.isra.0+0xa>
 800693c:	2c2d      	cmp	r4, #45	; 0x2d
 800693e:	d134      	bne.n	80069aa <_strtoul_l.isra.0+0x86>
 8006940:	f04f 0801 	mov.w	r8, #1
 8006944:	f89c 4000 	ldrb.w	r4, [ip]
 8006948:	f100 0c02 	add.w	ip, r0, #2
 800694c:	2b00      	cmp	r3, #0
 800694e:	d05e      	beq.n	8006a0e <_strtoul_l.isra.0+0xea>
 8006950:	2b10      	cmp	r3, #16
 8006952:	d10c      	bne.n	800696e <_strtoul_l.isra.0+0x4a>
 8006954:	2c30      	cmp	r4, #48	; 0x30
 8006956:	d10a      	bne.n	800696e <_strtoul_l.isra.0+0x4a>
 8006958:	f89c 0000 	ldrb.w	r0, [ip]
 800695c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006960:	2858      	cmp	r0, #88	; 0x58
 8006962:	d14f      	bne.n	8006a04 <_strtoul_l.isra.0+0xe0>
 8006964:	2310      	movs	r3, #16
 8006966:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800696a:	f10c 0c02 	add.w	ip, ip, #2
 800696e:	f04f 37ff 	mov.w	r7, #4294967295
 8006972:	fbb7 f7f3 	udiv	r7, r7, r3
 8006976:	2500      	movs	r5, #0
 8006978:	fb03 f907 	mul.w	r9, r3, r7
 800697c:	4628      	mov	r0, r5
 800697e:	ea6f 0909 	mvn.w	r9, r9
 8006982:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8006986:	2e09      	cmp	r6, #9
 8006988:	d818      	bhi.n	80069bc <_strtoul_l.isra.0+0x98>
 800698a:	4634      	mov	r4, r6
 800698c:	42a3      	cmp	r3, r4
 800698e:	dd24      	ble.n	80069da <_strtoul_l.isra.0+0xb6>
 8006990:	2d00      	cmp	r5, #0
 8006992:	db1f      	blt.n	80069d4 <_strtoul_l.isra.0+0xb0>
 8006994:	4287      	cmp	r7, r0
 8006996:	d31d      	bcc.n	80069d4 <_strtoul_l.isra.0+0xb0>
 8006998:	d101      	bne.n	800699e <_strtoul_l.isra.0+0x7a>
 800699a:	45a1      	cmp	r9, r4
 800699c:	db1a      	blt.n	80069d4 <_strtoul_l.isra.0+0xb0>
 800699e:	2501      	movs	r5, #1
 80069a0:	fb00 4003 	mla	r0, r0, r3, r4
 80069a4:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80069a8:	e7eb      	b.n	8006982 <_strtoul_l.isra.0+0x5e>
 80069aa:	2c2b      	cmp	r4, #43	; 0x2b
 80069ac:	bf08      	it	eq
 80069ae:	f89c 4000 	ldrbeq.w	r4, [ip]
 80069b2:	46a8      	mov	r8, r5
 80069b4:	bf08      	it	eq
 80069b6:	f100 0c02 	addeq.w	ip, r0, #2
 80069ba:	e7c7      	b.n	800694c <_strtoul_l.isra.0+0x28>
 80069bc:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80069c0:	2e19      	cmp	r6, #25
 80069c2:	d801      	bhi.n	80069c8 <_strtoul_l.isra.0+0xa4>
 80069c4:	3c37      	subs	r4, #55	; 0x37
 80069c6:	e7e1      	b.n	800698c <_strtoul_l.isra.0+0x68>
 80069c8:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80069cc:	2e19      	cmp	r6, #25
 80069ce:	d804      	bhi.n	80069da <_strtoul_l.isra.0+0xb6>
 80069d0:	3c57      	subs	r4, #87	; 0x57
 80069d2:	e7db      	b.n	800698c <_strtoul_l.isra.0+0x68>
 80069d4:	f04f 35ff 	mov.w	r5, #4294967295
 80069d8:	e7e4      	b.n	80069a4 <_strtoul_l.isra.0+0x80>
 80069da:	2d00      	cmp	r5, #0
 80069dc:	da07      	bge.n	80069ee <_strtoul_l.isra.0+0xca>
 80069de:	2322      	movs	r3, #34	; 0x22
 80069e0:	f04f 30ff 	mov.w	r0, #4294967295
 80069e4:	f8ce 3000 	str.w	r3, [lr]
 80069e8:	b942      	cbnz	r2, 80069fc <_strtoul_l.isra.0+0xd8>
 80069ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069ee:	f1b8 0f00 	cmp.w	r8, #0
 80069f2:	d000      	beq.n	80069f6 <_strtoul_l.isra.0+0xd2>
 80069f4:	4240      	negs	r0, r0
 80069f6:	2a00      	cmp	r2, #0
 80069f8:	d0f7      	beq.n	80069ea <_strtoul_l.isra.0+0xc6>
 80069fa:	b10d      	cbz	r5, 8006a00 <_strtoul_l.isra.0+0xdc>
 80069fc:	f10c 31ff 	add.w	r1, ip, #4294967295
 8006a00:	6011      	str	r1, [r2, #0]
 8006a02:	e7f2      	b.n	80069ea <_strtoul_l.isra.0+0xc6>
 8006a04:	2430      	movs	r4, #48	; 0x30
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1b1      	bne.n	800696e <_strtoul_l.isra.0+0x4a>
 8006a0a:	2308      	movs	r3, #8
 8006a0c:	e7af      	b.n	800696e <_strtoul_l.isra.0+0x4a>
 8006a0e:	2c30      	cmp	r4, #48	; 0x30
 8006a10:	d0a2      	beq.n	8006958 <_strtoul_l.isra.0+0x34>
 8006a12:	230a      	movs	r3, #10
 8006a14:	e7ab      	b.n	800696e <_strtoul_l.isra.0+0x4a>
 8006a16:	bf00      	nop
 8006a18:	08008969 	.word	0x08008969

08006a1c <_strtoul_r>:
 8006a1c:	f7ff bf82 	b.w	8006924 <_strtoul_l.isra.0>

08006a20 <strtoul>:
 8006a20:	4613      	mov	r3, r2
 8006a22:	460a      	mov	r2, r1
 8006a24:	4601      	mov	r1, r0
 8006a26:	4802      	ldr	r0, [pc, #8]	; (8006a30 <strtoul+0x10>)
 8006a28:	6800      	ldr	r0, [r0, #0]
 8006a2a:	f7ff bf7b 	b.w	8006924 <_strtoul_l.isra.0>
 8006a2e:	bf00      	nop
 8006a30:	20000044 	.word	0x20000044

08006a34 <time>:
 8006a34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a36:	4b0b      	ldr	r3, [pc, #44]	; (8006a64 <time+0x30>)
 8006a38:	4604      	mov	r4, r0
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	4669      	mov	r1, sp
 8006a3e:	6818      	ldr	r0, [r3, #0]
 8006a40:	f000 fb92 	bl	8007168 <_gettimeofday_r>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	da05      	bge.n	8006a54 <time+0x20>
 8006a48:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8006a50:	e9cd 2300 	strd	r2, r3, [sp]
 8006a54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a58:	b10c      	cbz	r4, 8006a5e <time+0x2a>
 8006a5a:	e9c4 0100 	strd	r0, r1, [r4]
 8006a5e:	b004      	add	sp, #16
 8006a60:	bd10      	pop	{r4, pc}
 8006a62:	bf00      	nop
 8006a64:	20000044 	.word	0x20000044

08006a68 <__tzcalc_limits>:
 8006a68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a6c:	4680      	mov	r8, r0
 8006a6e:	f000 fb8d 	bl	800718c <__gettzinfo>
 8006a72:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8006a76:	4598      	cmp	r8, r3
 8006a78:	f340 8097 	ble.w	8006baa <__tzcalc_limits+0x142>
 8006a7c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8006a80:	f240 126d 	movw	r2, #365	; 0x16d
 8006a84:	4443      	add	r3, r8
 8006a86:	109b      	asrs	r3, r3, #2
 8006a88:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8006a8c:	fb02 3505 	mla	r5, r2, r5, r3
 8006a90:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8006a94:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8006a98:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a9c:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8006aa0:	441d      	add	r5, r3
 8006aa2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006aa6:	4442      	add	r2, r8
 8006aa8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006aac:	fb98 f7f3 	sdiv	r7, r8, r3
 8006ab0:	4415      	add	r5, r2
 8006ab2:	2264      	movs	r2, #100	; 0x64
 8006ab4:	fb03 8717 	mls	r7, r3, r7, r8
 8006ab8:	fb98 f6f2 	sdiv	r6, r8, r2
 8006abc:	fab7 fc87 	clz	ip, r7
 8006ac0:	4604      	mov	r4, r0
 8006ac2:	f04f 0e07 	mov.w	lr, #7
 8006ac6:	fb02 8616 	mls	r6, r2, r6, r8
 8006aca:	f008 0303 	and.w	r3, r8, #3
 8006ace:	f8c0 8004 	str.w	r8, [r0, #4]
 8006ad2:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8006ad6:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8006ada:	9300      	str	r3, [sp, #0]
 8006adc:	7a22      	ldrb	r2, [r4, #8]
 8006ade:	6963      	ldr	r3, [r4, #20]
 8006ae0:	2a4a      	cmp	r2, #74	; 0x4a
 8006ae2:	d128      	bne.n	8006b36 <__tzcalc_limits+0xce>
 8006ae4:	9900      	ldr	r1, [sp, #0]
 8006ae6:	18ea      	adds	r2, r5, r3
 8006ae8:	b901      	cbnz	r1, 8006aec <__tzcalc_limits+0x84>
 8006aea:	b906      	cbnz	r6, 8006aee <__tzcalc_limits+0x86>
 8006aec:	bb0f      	cbnz	r7, 8006b32 <__tzcalc_limits+0xca>
 8006aee:	2b3b      	cmp	r3, #59	; 0x3b
 8006af0:	bfd4      	ite	le
 8006af2:	2300      	movle	r3, #0
 8006af4:	2301      	movgt	r3, #1
 8006af6:	4413      	add	r3, r2
 8006af8:	1e5a      	subs	r2, r3, #1
 8006afa:	69a3      	ldr	r3, [r4, #24]
 8006afc:	492c      	ldr	r1, [pc, #176]	; (8006bb0 <__tzcalc_limits+0x148>)
 8006afe:	3428      	adds	r4, #40	; 0x28
 8006b00:	fb01 3202 	mla	r2, r1, r2, r3
 8006b04:	6823      	ldr	r3, [r4, #0]
 8006b06:	4413      	add	r3, r2
 8006b08:	461a      	mov	r2, r3
 8006b0a:	17db      	asrs	r3, r3, #31
 8006b0c:	e944 2302 	strd	r2, r3, [r4, #-8]
 8006b10:	45a3      	cmp	fp, r4
 8006b12:	d1e3      	bne.n	8006adc <__tzcalc_limits+0x74>
 8006b14:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8006b18:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8006b1c:	4294      	cmp	r4, r2
 8006b1e:	eb75 0303 	sbcs.w	r3, r5, r3
 8006b22:	bfb4      	ite	lt
 8006b24:	2301      	movlt	r3, #1
 8006b26:	2300      	movge	r3, #0
 8006b28:	6003      	str	r3, [r0, #0]
 8006b2a:	2001      	movs	r0, #1
 8006b2c:	b003      	add	sp, #12
 8006b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b32:	2300      	movs	r3, #0
 8006b34:	e7df      	b.n	8006af6 <__tzcalc_limits+0x8e>
 8006b36:	2a44      	cmp	r2, #68	; 0x44
 8006b38:	d101      	bne.n	8006b3e <__tzcalc_limits+0xd6>
 8006b3a:	18ea      	adds	r2, r5, r3
 8006b3c:	e7dd      	b.n	8006afa <__tzcalc_limits+0x92>
 8006b3e:	9a00      	ldr	r2, [sp, #0]
 8006b40:	bb6a      	cbnz	r2, 8006b9e <__tzcalc_limits+0x136>
 8006b42:	2e00      	cmp	r6, #0
 8006b44:	bf0c      	ite	eq
 8006b46:	46e0      	moveq	r8, ip
 8006b48:	f04f 0801 	movne.w	r8, #1
 8006b4c:	f04f 0a30 	mov.w	sl, #48	; 0x30
 8006b50:	68e2      	ldr	r2, [r4, #12]
 8006b52:	f04f 0900 	mov.w	r9, #0
 8006b56:	9201      	str	r2, [sp, #4]
 8006b58:	462a      	mov	r2, r5
 8006b5a:	4916      	ldr	r1, [pc, #88]	; (8006bb4 <__tzcalc_limits+0x14c>)
 8006b5c:	fb0a 1808 	mla	r8, sl, r8, r1
 8006b60:	f1a8 0804 	sub.w	r8, r8, #4
 8006b64:	9901      	ldr	r1, [sp, #4]
 8006b66:	f109 0901 	add.w	r9, r9, #1
 8006b6a:	4549      	cmp	r1, r9
 8006b6c:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 8006b70:	dc17      	bgt.n	8006ba2 <__tzcalc_limits+0x13a>
 8006b72:	f102 0804 	add.w	r8, r2, #4
 8006b76:	fb98 f9fe 	sdiv	r9, r8, lr
 8006b7a:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8006b7e:	eba8 0909 	sub.w	r9, r8, r9
 8006b82:	ebb3 0909 	subs.w	r9, r3, r9
 8006b86:	6923      	ldr	r3, [r4, #16]
 8006b88:	bf48      	it	mi
 8006b8a:	f109 0907 	addmi.w	r9, r9, #7
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006b94:	444b      	add	r3, r9
 8006b96:	4553      	cmp	r3, sl
 8006b98:	da05      	bge.n	8006ba6 <__tzcalc_limits+0x13e>
 8006b9a:	441a      	add	r2, r3
 8006b9c:	e7ad      	b.n	8006afa <__tzcalc_limits+0x92>
 8006b9e:	46e0      	mov	r8, ip
 8006ba0:	e7d4      	b.n	8006b4c <__tzcalc_limits+0xe4>
 8006ba2:	4452      	add	r2, sl
 8006ba4:	e7de      	b.n	8006b64 <__tzcalc_limits+0xfc>
 8006ba6:	3b07      	subs	r3, #7
 8006ba8:	e7f5      	b.n	8006b96 <__tzcalc_limits+0x12e>
 8006baa:	2000      	movs	r0, #0
 8006bac:	e7be      	b.n	8006b2c <__tzcalc_limits+0xc4>
 8006bae:	bf00      	nop
 8006bb0:	00015180 	.word	0x00015180
 8006bb4:	080085dc 	.word	0x080085dc

08006bb8 <__tz_lock>:
 8006bb8:	4801      	ldr	r0, [pc, #4]	; (8006bc0 <__tz_lock+0x8>)
 8006bba:	f7fe bd2c 	b.w	8005616 <__retarget_lock_acquire>
 8006bbe:	bf00      	nop
 8006bc0:	200006e7 	.word	0x200006e7

08006bc4 <__tz_unlock>:
 8006bc4:	4801      	ldr	r0, [pc, #4]	; (8006bcc <__tz_unlock+0x8>)
 8006bc6:	f7fe bd28 	b.w	800561a <__retarget_lock_release>
 8006bca:	bf00      	nop
 8006bcc:	200006e7 	.word	0x200006e7

08006bd0 <_tzset_unlocked>:
 8006bd0:	4b01      	ldr	r3, [pc, #4]	; (8006bd8 <_tzset_unlocked+0x8>)
 8006bd2:	6818      	ldr	r0, [r3, #0]
 8006bd4:	f000 b802 	b.w	8006bdc <_tzset_unlocked_r>
 8006bd8:	20000044 	.word	0x20000044

08006bdc <_tzset_unlocked_r>:
 8006bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be0:	b08d      	sub	sp, #52	; 0x34
 8006be2:	4607      	mov	r7, r0
 8006be4:	f000 fad2 	bl	800718c <__gettzinfo>
 8006be8:	49b0      	ldr	r1, [pc, #704]	; (8006eac <_tzset_unlocked_r+0x2d0>)
 8006bea:	4605      	mov	r5, r0
 8006bec:	4638      	mov	r0, r7
 8006bee:	f000 fab3 	bl	8007158 <_getenv_r>
 8006bf2:	4eaf      	ldr	r6, [pc, #700]	; (8006eb0 <_tzset_unlocked_r+0x2d4>)
 8006bf4:	4604      	mov	r4, r0
 8006bf6:	b970      	cbnz	r0, 8006c16 <_tzset_unlocked_r+0x3a>
 8006bf8:	4bae      	ldr	r3, [pc, #696]	; (8006eb4 <_tzset_unlocked_r+0x2d8>)
 8006bfa:	4aaf      	ldr	r2, [pc, #700]	; (8006eb8 <_tzset_unlocked_r+0x2dc>)
 8006bfc:	6018      	str	r0, [r3, #0]
 8006bfe:	4baf      	ldr	r3, [pc, #700]	; (8006ebc <_tzset_unlocked_r+0x2e0>)
 8006c00:	6018      	str	r0, [r3, #0]
 8006c02:	4baf      	ldr	r3, [pc, #700]	; (8006ec0 <_tzset_unlocked_r+0x2e4>)
 8006c04:	6830      	ldr	r0, [r6, #0]
 8006c06:	e9c3 2200 	strd	r2, r2, [r3]
 8006c0a:	f7fe fd11 	bl	8005630 <free>
 8006c0e:	6034      	str	r4, [r6, #0]
 8006c10:	b00d      	add	sp, #52	; 0x34
 8006c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c16:	6831      	ldr	r1, [r6, #0]
 8006c18:	2900      	cmp	r1, #0
 8006c1a:	d15f      	bne.n	8006cdc <_tzset_unlocked_r+0x100>
 8006c1c:	6830      	ldr	r0, [r6, #0]
 8006c1e:	f7fe fd07 	bl	8005630 <free>
 8006c22:	4620      	mov	r0, r4
 8006c24:	f7f9 fafe 	bl	8000224 <strlen>
 8006c28:	1c41      	adds	r1, r0, #1
 8006c2a:	4638      	mov	r0, r7
 8006c2c:	f7fe fd5c 	bl	80056e8 <_malloc_r>
 8006c30:	6030      	str	r0, [r6, #0]
 8006c32:	2800      	cmp	r0, #0
 8006c34:	d157      	bne.n	8006ce6 <_tzset_unlocked_r+0x10a>
 8006c36:	7823      	ldrb	r3, [r4, #0]
 8006c38:	ae0a      	add	r6, sp, #40	; 0x28
 8006c3a:	2b3a      	cmp	r3, #58	; 0x3a
 8006c3c:	bf08      	it	eq
 8006c3e:	3401      	addeq	r4, #1
 8006c40:	4633      	mov	r3, r6
 8006c42:	4620      	mov	r0, r4
 8006c44:	4a9f      	ldr	r2, [pc, #636]	; (8006ec4 <_tzset_unlocked_r+0x2e8>)
 8006c46:	49a0      	ldr	r1, [pc, #640]	; (8006ec8 <_tzset_unlocked_r+0x2ec>)
 8006c48:	f000 fc8e 	bl	8007568 <siscanf>
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	dddf      	ble.n	8006c10 <_tzset_unlocked_r+0x34>
 8006c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c52:	18e7      	adds	r7, r4, r3
 8006c54:	5ce3      	ldrb	r3, [r4, r3]
 8006c56:	2b2d      	cmp	r3, #45	; 0x2d
 8006c58:	d149      	bne.n	8006cee <_tzset_unlocked_r+0x112>
 8006c5a:	f04f 34ff 	mov.w	r4, #4294967295
 8006c5e:	3701      	adds	r7, #1
 8006c60:	f04f 0800 	mov.w	r8, #0
 8006c64:	f10d 0a20 	add.w	sl, sp, #32
 8006c68:	f10d 0b1e 	add.w	fp, sp, #30
 8006c6c:	4633      	mov	r3, r6
 8006c6e:	4638      	mov	r0, r7
 8006c70:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8006c74:	4995      	ldr	r1, [pc, #596]	; (8006ecc <_tzset_unlocked_r+0x2f0>)
 8006c76:	9603      	str	r6, [sp, #12]
 8006c78:	f8cd b000 	str.w	fp, [sp]
 8006c7c:	aa07      	add	r2, sp, #28
 8006c7e:	f8ad 801e 	strh.w	r8, [sp, #30]
 8006c82:	f8ad 8020 	strh.w	r8, [sp, #32]
 8006c86:	f000 fc6f 	bl	8007568 <siscanf>
 8006c8a:	4540      	cmp	r0, r8
 8006c8c:	ddc0      	ble.n	8006c10 <_tzset_unlocked_r+0x34>
 8006c8e:	213c      	movs	r1, #60	; 0x3c
 8006c90:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8006c94:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8006c98:	f8df 923c 	ldr.w	r9, [pc, #572]	; 8006ed8 <_tzset_unlocked_r+0x2fc>
 8006c9c:	fb01 2203 	mla	r2, r1, r3, r2
 8006ca0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006ca4:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8006ca8:	fb01 2303 	mla	r3, r1, r3, r2
 8006cac:	435c      	muls	r4, r3
 8006cae:	4b85      	ldr	r3, [pc, #532]	; (8006ec4 <_tzset_unlocked_r+0x2e8>)
 8006cb0:	62ac      	str	r4, [r5, #40]	; 0x28
 8006cb2:	4c83      	ldr	r4, [pc, #524]	; (8006ec0 <_tzset_unlocked_r+0x2e4>)
 8006cb4:	464a      	mov	r2, r9
 8006cb6:	6023      	str	r3, [r4, #0]
 8006cb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cba:	4983      	ldr	r1, [pc, #524]	; (8006ec8 <_tzset_unlocked_r+0x2ec>)
 8006cbc:	441f      	add	r7, r3
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	4633      	mov	r3, r6
 8006cc2:	f000 fc51 	bl	8007568 <siscanf>
 8006cc6:	4540      	cmp	r0, r8
 8006cc8:	dc17      	bgt.n	8006cfa <_tzset_unlocked_r+0x11e>
 8006cca:	6823      	ldr	r3, [r4, #0]
 8006ccc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8006cce:	6063      	str	r3, [r4, #4]
 8006cd0:	4b78      	ldr	r3, [pc, #480]	; (8006eb4 <_tzset_unlocked_r+0x2d8>)
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	4b79      	ldr	r3, [pc, #484]	; (8006ebc <_tzset_unlocked_r+0x2e0>)
 8006cd6:	f8c3 8000 	str.w	r8, [r3]
 8006cda:	e799      	b.n	8006c10 <_tzset_unlocked_r+0x34>
 8006cdc:	f7f9 faaa 	bl	8000234 <strcmp>
 8006ce0:	2800      	cmp	r0, #0
 8006ce2:	d19b      	bne.n	8006c1c <_tzset_unlocked_r+0x40>
 8006ce4:	e794      	b.n	8006c10 <_tzset_unlocked_r+0x34>
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	f000 fc68 	bl	80075bc <strcpy>
 8006cec:	e7a3      	b.n	8006c36 <_tzset_unlocked_r+0x5a>
 8006cee:	2b2b      	cmp	r3, #43	; 0x2b
 8006cf0:	f04f 0401 	mov.w	r4, #1
 8006cf4:	bf08      	it	eq
 8006cf6:	3701      	addeq	r7, #1
 8006cf8:	e7b2      	b.n	8006c60 <_tzset_unlocked_r+0x84>
 8006cfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cfc:	f8c4 9004 	str.w	r9, [r4, #4]
 8006d00:	18fc      	adds	r4, r7, r3
 8006d02:	5cfb      	ldrb	r3, [r7, r3]
 8006d04:	2b2d      	cmp	r3, #45	; 0x2d
 8006d06:	f040 808c 	bne.w	8006e22 <_tzset_unlocked_r+0x246>
 8006d0a:	f04f 37ff 	mov.w	r7, #4294967295
 8006d0e:	3401      	adds	r4, #1
 8006d10:	2300      	movs	r3, #0
 8006d12:	4620      	mov	r0, r4
 8006d14:	f8ad 301c 	strh.w	r3, [sp, #28]
 8006d18:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006d1c:	f8ad 3020 	strh.w	r3, [sp, #32]
 8006d20:	930a      	str	r3, [sp, #40]	; 0x28
 8006d22:	e9cd a602 	strd	sl, r6, [sp, #8]
 8006d26:	4633      	mov	r3, r6
 8006d28:	e9cd b600 	strd	fp, r6, [sp]
 8006d2c:	4967      	ldr	r1, [pc, #412]	; (8006ecc <_tzset_unlocked_r+0x2f0>)
 8006d2e:	aa07      	add	r2, sp, #28
 8006d30:	f000 fc1a 	bl	8007568 <siscanf>
 8006d34:	2800      	cmp	r0, #0
 8006d36:	dc7a      	bgt.n	8006e2e <_tzset_unlocked_r+0x252>
 8006d38:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8006d3a:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 8006d3e:	652f      	str	r7, [r5, #80]	; 0x50
 8006d40:	f04f 0900 	mov.w	r9, #0
 8006d44:	462f      	mov	r7, r5
 8006d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d48:	441c      	add	r4, r3
 8006d4a:	7823      	ldrb	r3, [r4, #0]
 8006d4c:	2b2c      	cmp	r3, #44	; 0x2c
 8006d4e:	bf08      	it	eq
 8006d50:	3401      	addeq	r4, #1
 8006d52:	f894 8000 	ldrb.w	r8, [r4]
 8006d56:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8006d5a:	d17a      	bne.n	8006e52 <_tzset_unlocked_r+0x276>
 8006d5c:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8006d60:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8006d64:	ab09      	add	r3, sp, #36	; 0x24
 8006d66:	9300      	str	r3, [sp, #0]
 8006d68:	4620      	mov	r0, r4
 8006d6a:	4633      	mov	r3, r6
 8006d6c:	4958      	ldr	r1, [pc, #352]	; (8006ed0 <_tzset_unlocked_r+0x2f4>)
 8006d6e:	9603      	str	r6, [sp, #12]
 8006d70:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8006d74:	f000 fbf8 	bl	8007568 <siscanf>
 8006d78:	2803      	cmp	r0, #3
 8006d7a:	f47f af49 	bne.w	8006c10 <_tzset_unlocked_r+0x34>
 8006d7e:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8006d82:	1e4b      	subs	r3, r1, #1
 8006d84:	2b0b      	cmp	r3, #11
 8006d86:	f63f af43 	bhi.w	8006c10 <_tzset_unlocked_r+0x34>
 8006d8a:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8006d8e:	1e53      	subs	r3, r2, #1
 8006d90:	2b04      	cmp	r3, #4
 8006d92:	f63f af3d 	bhi.w	8006c10 <_tzset_unlocked_r+0x34>
 8006d96:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8006d9a:	2b06      	cmp	r3, #6
 8006d9c:	f63f af38 	bhi.w	8006c10 <_tzset_unlocked_r+0x34>
 8006da0:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8006da4:	f887 8008 	strb.w	r8, [r7, #8]
 8006da8:	617b      	str	r3, [r7, #20]
 8006daa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dac:	eb04 0803 	add.w	r8, r4, r3
 8006db0:	2302      	movs	r3, #2
 8006db2:	f8ad 301c 	strh.w	r3, [sp, #28]
 8006db6:	2300      	movs	r3, #0
 8006db8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006dbc:	f8ad 3020 	strh.w	r3, [sp, #32]
 8006dc0:	930a      	str	r3, [sp, #40]	; 0x28
 8006dc2:	f898 3000 	ldrb.w	r3, [r8]
 8006dc6:	2b2f      	cmp	r3, #47	; 0x2f
 8006dc8:	d109      	bne.n	8006dde <_tzset_unlocked_r+0x202>
 8006dca:	4633      	mov	r3, r6
 8006dcc:	4640      	mov	r0, r8
 8006dce:	e9cd a602 	strd	sl, r6, [sp, #8]
 8006dd2:	e9cd b600 	strd	fp, r6, [sp]
 8006dd6:	493f      	ldr	r1, [pc, #252]	; (8006ed4 <_tzset_unlocked_r+0x2f8>)
 8006dd8:	aa07      	add	r2, sp, #28
 8006dda:	f000 fbc5 	bl	8007568 <siscanf>
 8006dde:	213c      	movs	r1, #60	; 0x3c
 8006de0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8006de4:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8006de8:	3728      	adds	r7, #40	; 0x28
 8006dea:	fb01 2203 	mla	r2, r1, r3, r2
 8006dee:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006df2:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8006df6:	fb01 2303 	mla	r3, r1, r3, r2
 8006dfa:	f847 3c10 	str.w	r3, [r7, #-16]
 8006dfe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006e00:	4444      	add	r4, r8
 8006e02:	f1b9 0f00 	cmp.w	r9, #0
 8006e06:	d021      	beq.n	8006e4c <_tzset_unlocked_r+0x270>
 8006e08:	6868      	ldr	r0, [r5, #4]
 8006e0a:	f7ff fe2d 	bl	8006a68 <__tzcalc_limits>
 8006e0e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8006e10:	4b28      	ldr	r3, [pc, #160]	; (8006eb4 <_tzset_unlocked_r+0x2d8>)
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8006e16:	1a9b      	subs	r3, r3, r2
 8006e18:	bf18      	it	ne
 8006e1a:	2301      	movne	r3, #1
 8006e1c:	4a27      	ldr	r2, [pc, #156]	; (8006ebc <_tzset_unlocked_r+0x2e0>)
 8006e1e:	6013      	str	r3, [r2, #0]
 8006e20:	e6f6      	b.n	8006c10 <_tzset_unlocked_r+0x34>
 8006e22:	2b2b      	cmp	r3, #43	; 0x2b
 8006e24:	f04f 0701 	mov.w	r7, #1
 8006e28:	bf08      	it	eq
 8006e2a:	3401      	addeq	r4, #1
 8006e2c:	e770      	b.n	8006d10 <_tzset_unlocked_r+0x134>
 8006e2e:	213c      	movs	r1, #60	; 0x3c
 8006e30:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8006e34:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8006e38:	fb01 2203 	mla	r2, r1, r3, r2
 8006e3c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006e40:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8006e44:	fb01 2303 	mla	r3, r1, r3, r2
 8006e48:	435f      	muls	r7, r3
 8006e4a:	e778      	b.n	8006d3e <_tzset_unlocked_r+0x162>
 8006e4c:	f04f 0901 	mov.w	r9, #1
 8006e50:	e77b      	b.n	8006d4a <_tzset_unlocked_r+0x16e>
 8006e52:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8006e56:	bf0a      	itet	eq
 8006e58:	4643      	moveq	r3, r8
 8006e5a:	2344      	movne	r3, #68	; 0x44
 8006e5c:	3401      	addeq	r4, #1
 8006e5e:	220a      	movs	r2, #10
 8006e60:	4620      	mov	r0, r4
 8006e62:	a90b      	add	r1, sp, #44	; 0x2c
 8006e64:	9305      	str	r3, [sp, #20]
 8006e66:	f7ff fddb 	bl	8006a20 <strtoul>
 8006e6a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8006e6e:	9b05      	ldr	r3, [sp, #20]
 8006e70:	45a0      	cmp	r8, r4
 8006e72:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8006e76:	d114      	bne.n	8006ea2 <_tzset_unlocked_r+0x2c6>
 8006e78:	234d      	movs	r3, #77	; 0x4d
 8006e7a:	f1b9 0f00 	cmp.w	r9, #0
 8006e7e:	d107      	bne.n	8006e90 <_tzset_unlocked_r+0x2b4>
 8006e80:	2103      	movs	r1, #3
 8006e82:	722b      	strb	r3, [r5, #8]
 8006e84:	2302      	movs	r3, #2
 8006e86:	f8c5 9014 	str.w	r9, [r5, #20]
 8006e8a:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8006e8e:	e78f      	b.n	8006db0 <_tzset_unlocked_r+0x1d4>
 8006e90:	220b      	movs	r2, #11
 8006e92:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8006e96:	2301      	movs	r3, #1
 8006e98:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	63eb      	str	r3, [r5, #60]	; 0x3c
 8006ea0:	e786      	b.n	8006db0 <_tzset_unlocked_r+0x1d4>
 8006ea2:	b280      	uxth	r0, r0
 8006ea4:	723b      	strb	r3, [r7, #8]
 8006ea6:	6178      	str	r0, [r7, #20]
 8006ea8:	e782      	b.n	8006db0 <_tzset_unlocked_r+0x1d4>
 8006eaa:	bf00      	nop
 8006eac:	080088f0 	.word	0x080088f0
 8006eb0:	200002e0 	.word	0x200002e0
 8006eb4:	200002e8 	.word	0x200002e8
 8006eb8:	080088f3 	.word	0x080088f3
 8006ebc:	200002e4 	.word	0x200002e4
 8006ec0:	200000a8 	.word	0x200000a8
 8006ec4:	200002d3 	.word	0x200002d3
 8006ec8:	080088f7 	.word	0x080088f7
 8006ecc:	0800891a 	.word	0x0800891a
 8006ed0:	08008906 	.word	0x08008906
 8006ed4:	08008919 	.word	0x08008919
 8006ed8:	200002c8 	.word	0x200002c8

08006edc <__swbuf_r>:
 8006edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ede:	460e      	mov	r6, r1
 8006ee0:	4614      	mov	r4, r2
 8006ee2:	4605      	mov	r5, r0
 8006ee4:	b118      	cbz	r0, 8006eee <__swbuf_r+0x12>
 8006ee6:	6983      	ldr	r3, [r0, #24]
 8006ee8:	b90b      	cbnz	r3, 8006eee <__swbuf_r+0x12>
 8006eea:	f7fe f9ab 	bl	8005244 <__sinit>
 8006eee:	4b21      	ldr	r3, [pc, #132]	; (8006f74 <__swbuf_r+0x98>)
 8006ef0:	429c      	cmp	r4, r3
 8006ef2:	d12b      	bne.n	8006f4c <__swbuf_r+0x70>
 8006ef4:	686c      	ldr	r4, [r5, #4]
 8006ef6:	69a3      	ldr	r3, [r4, #24]
 8006ef8:	60a3      	str	r3, [r4, #8]
 8006efa:	89a3      	ldrh	r3, [r4, #12]
 8006efc:	071a      	lsls	r2, r3, #28
 8006efe:	d52f      	bpl.n	8006f60 <__swbuf_r+0x84>
 8006f00:	6923      	ldr	r3, [r4, #16]
 8006f02:	b36b      	cbz	r3, 8006f60 <__swbuf_r+0x84>
 8006f04:	6923      	ldr	r3, [r4, #16]
 8006f06:	6820      	ldr	r0, [r4, #0]
 8006f08:	b2f6      	uxtb	r6, r6
 8006f0a:	1ac0      	subs	r0, r0, r3
 8006f0c:	6963      	ldr	r3, [r4, #20]
 8006f0e:	4637      	mov	r7, r6
 8006f10:	4283      	cmp	r3, r0
 8006f12:	dc04      	bgt.n	8006f1e <__swbuf_r+0x42>
 8006f14:	4621      	mov	r1, r4
 8006f16:	4628      	mov	r0, r5
 8006f18:	f7fe f8ee 	bl	80050f8 <_fflush_r>
 8006f1c:	bb30      	cbnz	r0, 8006f6c <__swbuf_r+0x90>
 8006f1e:	68a3      	ldr	r3, [r4, #8]
 8006f20:	3001      	adds	r0, #1
 8006f22:	3b01      	subs	r3, #1
 8006f24:	60a3      	str	r3, [r4, #8]
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	1c5a      	adds	r2, r3, #1
 8006f2a:	6022      	str	r2, [r4, #0]
 8006f2c:	701e      	strb	r6, [r3, #0]
 8006f2e:	6963      	ldr	r3, [r4, #20]
 8006f30:	4283      	cmp	r3, r0
 8006f32:	d004      	beq.n	8006f3e <__swbuf_r+0x62>
 8006f34:	89a3      	ldrh	r3, [r4, #12]
 8006f36:	07db      	lsls	r3, r3, #31
 8006f38:	d506      	bpl.n	8006f48 <__swbuf_r+0x6c>
 8006f3a:	2e0a      	cmp	r6, #10
 8006f3c:	d104      	bne.n	8006f48 <__swbuf_r+0x6c>
 8006f3e:	4621      	mov	r1, r4
 8006f40:	4628      	mov	r0, r5
 8006f42:	f7fe f8d9 	bl	80050f8 <_fflush_r>
 8006f46:	b988      	cbnz	r0, 8006f6c <__swbuf_r+0x90>
 8006f48:	4638      	mov	r0, r7
 8006f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f4c:	4b0a      	ldr	r3, [pc, #40]	; (8006f78 <__swbuf_r+0x9c>)
 8006f4e:	429c      	cmp	r4, r3
 8006f50:	d101      	bne.n	8006f56 <__swbuf_r+0x7a>
 8006f52:	68ac      	ldr	r4, [r5, #8]
 8006f54:	e7cf      	b.n	8006ef6 <__swbuf_r+0x1a>
 8006f56:	4b09      	ldr	r3, [pc, #36]	; (8006f7c <__swbuf_r+0xa0>)
 8006f58:	429c      	cmp	r4, r3
 8006f5a:	bf08      	it	eq
 8006f5c:	68ec      	ldreq	r4, [r5, #12]
 8006f5e:	e7ca      	b.n	8006ef6 <__swbuf_r+0x1a>
 8006f60:	4621      	mov	r1, r4
 8006f62:	4628      	mov	r0, r5
 8006f64:	f000 f81e 	bl	8006fa4 <__swsetup_r>
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	d0cb      	beq.n	8006f04 <__swbuf_r+0x28>
 8006f6c:	f04f 37ff 	mov.w	r7, #4294967295
 8006f70:	e7ea      	b.n	8006f48 <__swbuf_r+0x6c>
 8006f72:	bf00      	nop
 8006f74:	08008520 	.word	0x08008520
 8006f78:	08008540 	.word	0x08008540
 8006f7c:	08008500 	.word	0x08008500

08006f80 <_write_r>:
 8006f80:	b538      	push	{r3, r4, r5, lr}
 8006f82:	4604      	mov	r4, r0
 8006f84:	4608      	mov	r0, r1
 8006f86:	4611      	mov	r1, r2
 8006f88:	2200      	movs	r2, #0
 8006f8a:	4d05      	ldr	r5, [pc, #20]	; (8006fa0 <_write_r+0x20>)
 8006f8c:	602a      	str	r2, [r5, #0]
 8006f8e:	461a      	mov	r2, r3
 8006f90:	f7fa f8de 	bl	8001150 <_write>
 8006f94:	1c43      	adds	r3, r0, #1
 8006f96:	d102      	bne.n	8006f9e <_write_r+0x1e>
 8006f98:	682b      	ldr	r3, [r5, #0]
 8006f9a:	b103      	cbz	r3, 8006f9e <_write_r+0x1e>
 8006f9c:	6023      	str	r3, [r4, #0]
 8006f9e:	bd38      	pop	{r3, r4, r5, pc}
 8006fa0:	200006ec 	.word	0x200006ec

08006fa4 <__swsetup_r>:
 8006fa4:	4b32      	ldr	r3, [pc, #200]	; (8007070 <__swsetup_r+0xcc>)
 8006fa6:	b570      	push	{r4, r5, r6, lr}
 8006fa8:	681d      	ldr	r5, [r3, #0]
 8006faa:	4606      	mov	r6, r0
 8006fac:	460c      	mov	r4, r1
 8006fae:	b125      	cbz	r5, 8006fba <__swsetup_r+0x16>
 8006fb0:	69ab      	ldr	r3, [r5, #24]
 8006fb2:	b913      	cbnz	r3, 8006fba <__swsetup_r+0x16>
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	f7fe f945 	bl	8005244 <__sinit>
 8006fba:	4b2e      	ldr	r3, [pc, #184]	; (8007074 <__swsetup_r+0xd0>)
 8006fbc:	429c      	cmp	r4, r3
 8006fbe:	d10f      	bne.n	8006fe0 <__swsetup_r+0x3c>
 8006fc0:	686c      	ldr	r4, [r5, #4]
 8006fc2:	89a3      	ldrh	r3, [r4, #12]
 8006fc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006fc8:	0719      	lsls	r1, r3, #28
 8006fca:	d42c      	bmi.n	8007026 <__swsetup_r+0x82>
 8006fcc:	06dd      	lsls	r5, r3, #27
 8006fce:	d411      	bmi.n	8006ff4 <__swsetup_r+0x50>
 8006fd0:	2309      	movs	r3, #9
 8006fd2:	6033      	str	r3, [r6, #0]
 8006fd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fdc:	81a3      	strh	r3, [r4, #12]
 8006fde:	e03e      	b.n	800705e <__swsetup_r+0xba>
 8006fe0:	4b25      	ldr	r3, [pc, #148]	; (8007078 <__swsetup_r+0xd4>)
 8006fe2:	429c      	cmp	r4, r3
 8006fe4:	d101      	bne.n	8006fea <__swsetup_r+0x46>
 8006fe6:	68ac      	ldr	r4, [r5, #8]
 8006fe8:	e7eb      	b.n	8006fc2 <__swsetup_r+0x1e>
 8006fea:	4b24      	ldr	r3, [pc, #144]	; (800707c <__swsetup_r+0xd8>)
 8006fec:	429c      	cmp	r4, r3
 8006fee:	bf08      	it	eq
 8006ff0:	68ec      	ldreq	r4, [r5, #12]
 8006ff2:	e7e6      	b.n	8006fc2 <__swsetup_r+0x1e>
 8006ff4:	0758      	lsls	r0, r3, #29
 8006ff6:	d512      	bpl.n	800701e <__swsetup_r+0x7a>
 8006ff8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ffa:	b141      	cbz	r1, 800700e <__swsetup_r+0x6a>
 8006ffc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007000:	4299      	cmp	r1, r3
 8007002:	d002      	beq.n	800700a <__swsetup_r+0x66>
 8007004:	4630      	mov	r0, r6
 8007006:	f7fe fb23 	bl	8005650 <_free_r>
 800700a:	2300      	movs	r3, #0
 800700c:	6363      	str	r3, [r4, #52]	; 0x34
 800700e:	89a3      	ldrh	r3, [r4, #12]
 8007010:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007014:	81a3      	strh	r3, [r4, #12]
 8007016:	2300      	movs	r3, #0
 8007018:	6063      	str	r3, [r4, #4]
 800701a:	6923      	ldr	r3, [r4, #16]
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	89a3      	ldrh	r3, [r4, #12]
 8007020:	f043 0308 	orr.w	r3, r3, #8
 8007024:	81a3      	strh	r3, [r4, #12]
 8007026:	6923      	ldr	r3, [r4, #16]
 8007028:	b94b      	cbnz	r3, 800703e <__swsetup_r+0x9a>
 800702a:	89a3      	ldrh	r3, [r4, #12]
 800702c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007034:	d003      	beq.n	800703e <__swsetup_r+0x9a>
 8007036:	4621      	mov	r1, r4
 8007038:	4630      	mov	r0, r6
 800703a:	f000 f995 	bl	8007368 <__smakebuf_r>
 800703e:	89a0      	ldrh	r0, [r4, #12]
 8007040:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007044:	f010 0301 	ands.w	r3, r0, #1
 8007048:	d00a      	beq.n	8007060 <__swsetup_r+0xbc>
 800704a:	2300      	movs	r3, #0
 800704c:	60a3      	str	r3, [r4, #8]
 800704e:	6963      	ldr	r3, [r4, #20]
 8007050:	425b      	negs	r3, r3
 8007052:	61a3      	str	r3, [r4, #24]
 8007054:	6923      	ldr	r3, [r4, #16]
 8007056:	b943      	cbnz	r3, 800706a <__swsetup_r+0xc6>
 8007058:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800705c:	d1ba      	bne.n	8006fd4 <__swsetup_r+0x30>
 800705e:	bd70      	pop	{r4, r5, r6, pc}
 8007060:	0781      	lsls	r1, r0, #30
 8007062:	bf58      	it	pl
 8007064:	6963      	ldrpl	r3, [r4, #20]
 8007066:	60a3      	str	r3, [r4, #8]
 8007068:	e7f4      	b.n	8007054 <__swsetup_r+0xb0>
 800706a:	2000      	movs	r0, #0
 800706c:	e7f7      	b.n	800705e <__swsetup_r+0xba>
 800706e:	bf00      	nop
 8007070:	20000044 	.word	0x20000044
 8007074:	08008520 	.word	0x08008520
 8007078:	08008540 	.word	0x08008540
 800707c:	08008500 	.word	0x08008500

08007080 <abs>:
 8007080:	2800      	cmp	r0, #0
 8007082:	bfb8      	it	lt
 8007084:	4240      	neglt	r0, r0
 8007086:	4770      	bx	lr

08007088 <__assert_func>:
 8007088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800708a:	4614      	mov	r4, r2
 800708c:	461a      	mov	r2, r3
 800708e:	4b09      	ldr	r3, [pc, #36]	; (80070b4 <__assert_func+0x2c>)
 8007090:	4605      	mov	r5, r0
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	68d8      	ldr	r0, [r3, #12]
 8007096:	b14c      	cbz	r4, 80070ac <__assert_func+0x24>
 8007098:	4b07      	ldr	r3, [pc, #28]	; (80070b8 <__assert_func+0x30>)
 800709a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800709e:	9100      	str	r1, [sp, #0]
 80070a0:	462b      	mov	r3, r5
 80070a2:	4906      	ldr	r1, [pc, #24]	; (80070bc <__assert_func+0x34>)
 80070a4:	f7fe f94c 	bl	8005340 <fiprintf>
 80070a8:	f000 faaf 	bl	800760a <abort>
 80070ac:	4b04      	ldr	r3, [pc, #16]	; (80070c0 <__assert_func+0x38>)
 80070ae:	461c      	mov	r4, r3
 80070b0:	e7f3      	b.n	800709a <__assert_func+0x12>
 80070b2:	bf00      	nop
 80070b4:	20000044 	.word	0x20000044
 80070b8:	0800892c 	.word	0x0800892c
 80070bc:	08008939 	.word	0x08008939
 80070c0:	08008967 	.word	0x08008967

080070c4 <_close_r>:
 80070c4:	b538      	push	{r3, r4, r5, lr}
 80070c6:	2300      	movs	r3, #0
 80070c8:	4d05      	ldr	r5, [pc, #20]	; (80070e0 <_close_r+0x1c>)
 80070ca:	4604      	mov	r4, r0
 80070cc:	4608      	mov	r0, r1
 80070ce:	602b      	str	r3, [r5, #0]
 80070d0:	f7fa f85a 	bl	8001188 <_close>
 80070d4:	1c43      	adds	r3, r0, #1
 80070d6:	d102      	bne.n	80070de <_close_r+0x1a>
 80070d8:	682b      	ldr	r3, [r5, #0]
 80070da:	b103      	cbz	r3, 80070de <_close_r+0x1a>
 80070dc:	6023      	str	r3, [r4, #0]
 80070de:	bd38      	pop	{r3, r4, r5, pc}
 80070e0:	200006ec 	.word	0x200006ec

080070e4 <_findenv_r>:
 80070e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e8:	4607      	mov	r7, r0
 80070ea:	4689      	mov	r9, r1
 80070ec:	4616      	mov	r6, r2
 80070ee:	f000 fa93 	bl	8007618 <__env_lock>
 80070f2:	4b18      	ldr	r3, [pc, #96]	; (8007154 <_findenv_r+0x70>)
 80070f4:	681c      	ldr	r4, [r3, #0]
 80070f6:	469a      	mov	sl, r3
 80070f8:	b134      	cbz	r4, 8007108 <_findenv_r+0x24>
 80070fa:	464b      	mov	r3, r9
 80070fc:	4698      	mov	r8, r3
 80070fe:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007102:	b139      	cbz	r1, 8007114 <_findenv_r+0x30>
 8007104:	293d      	cmp	r1, #61	; 0x3d
 8007106:	d1f9      	bne.n	80070fc <_findenv_r+0x18>
 8007108:	4638      	mov	r0, r7
 800710a:	f000 fa8b 	bl	8007624 <__env_unlock>
 800710e:	2000      	movs	r0, #0
 8007110:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007114:	eba8 0809 	sub.w	r8, r8, r9
 8007118:	46a3      	mov	fp, r4
 800711a:	f854 0b04 	ldr.w	r0, [r4], #4
 800711e:	2800      	cmp	r0, #0
 8007120:	d0f2      	beq.n	8007108 <_findenv_r+0x24>
 8007122:	4642      	mov	r2, r8
 8007124:	4649      	mov	r1, r9
 8007126:	f000 fa51 	bl	80075cc <strncmp>
 800712a:	2800      	cmp	r0, #0
 800712c:	d1f4      	bne.n	8007118 <_findenv_r+0x34>
 800712e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007132:	eb03 0508 	add.w	r5, r3, r8
 8007136:	f813 3008 	ldrb.w	r3, [r3, r8]
 800713a:	2b3d      	cmp	r3, #61	; 0x3d
 800713c:	d1ec      	bne.n	8007118 <_findenv_r+0x34>
 800713e:	f8da 3000 	ldr.w	r3, [sl]
 8007142:	4638      	mov	r0, r7
 8007144:	ebab 0303 	sub.w	r3, fp, r3
 8007148:	109b      	asrs	r3, r3, #2
 800714a:	6033      	str	r3, [r6, #0]
 800714c:	f000 fa6a 	bl	8007624 <__env_unlock>
 8007150:	1c68      	adds	r0, r5, #1
 8007152:	e7dd      	b.n	8007110 <_findenv_r+0x2c>
 8007154:	20000000 	.word	0x20000000

08007158 <_getenv_r>:
 8007158:	b507      	push	{r0, r1, r2, lr}
 800715a:	aa01      	add	r2, sp, #4
 800715c:	f7ff ffc2 	bl	80070e4 <_findenv_r>
 8007160:	b003      	add	sp, #12
 8007162:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08007168 <_gettimeofday_r>:
 8007168:	b538      	push	{r3, r4, r5, lr}
 800716a:	2300      	movs	r3, #0
 800716c:	4d06      	ldr	r5, [pc, #24]	; (8007188 <_gettimeofday_r+0x20>)
 800716e:	4604      	mov	r4, r0
 8007170:	4608      	mov	r0, r1
 8007172:	4611      	mov	r1, r2
 8007174:	602b      	str	r3, [r5, #0]
 8007176:	f001 f83d 	bl	80081f4 <_gettimeofday>
 800717a:	1c43      	adds	r3, r0, #1
 800717c:	d102      	bne.n	8007184 <_gettimeofday_r+0x1c>
 800717e:	682b      	ldr	r3, [r5, #0]
 8007180:	b103      	cbz	r3, 8007184 <_gettimeofday_r+0x1c>
 8007182:	6023      	str	r3, [r4, #0]
 8007184:	bd38      	pop	{r3, r4, r5, pc}
 8007186:	bf00      	nop
 8007188:	200006ec 	.word	0x200006ec

0800718c <__gettzinfo>:
 800718c:	4800      	ldr	r0, [pc, #0]	; (8007190 <__gettzinfo+0x4>)
 800718e:	4770      	bx	lr
 8007190:	200000b0 	.word	0x200000b0

08007194 <gmtime_r>:
 8007194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007198:	e9d0 6700 	ldrd	r6, r7, [r0]
 800719c:	460c      	mov	r4, r1
 800719e:	2300      	movs	r3, #0
 80071a0:	4630      	mov	r0, r6
 80071a2:	4639      	mov	r1, r7
 80071a4:	4a4f      	ldr	r2, [pc, #316]	; (80072e4 <gmtime_r+0x150>)
 80071a6:	f7f9 f84f 	bl	8000248 <__aeabi_ldivmod>
 80071aa:	4639      	mov	r1, r7
 80071ac:	4605      	mov	r5, r0
 80071ae:	2300      	movs	r3, #0
 80071b0:	4630      	mov	r0, r6
 80071b2:	4a4c      	ldr	r2, [pc, #304]	; (80072e4 <gmtime_r+0x150>)
 80071b4:	f7f9 f848 	bl	8000248 <__aeabi_ldivmod>
 80071b8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80071bc:	2a00      	cmp	r2, #0
 80071be:	bfbc      	itt	lt
 80071c0:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 80071c4:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 80071c8:	fbb2 f3f1 	udiv	r3, r2, r1
 80071cc:	fb01 2213 	mls	r2, r1, r3, r2
 80071d0:	f04f 013c 	mov.w	r1, #60	; 0x3c
 80071d4:	60a3      	str	r3, [r4, #8]
 80071d6:	fbb2 f3f1 	udiv	r3, r2, r1
 80071da:	fb01 2213 	mls	r2, r1, r3, r2
 80071de:	6022      	str	r2, [r4, #0]
 80071e0:	f04f 0207 	mov.w	r2, #7
 80071e4:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 80071e8:	bfac      	ite	ge
 80071ea:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 80071ee:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 80071f2:	6063      	str	r3, [r4, #4]
 80071f4:	1cc3      	adds	r3, r0, #3
 80071f6:	fb93 f2f2 	sdiv	r2, r3, r2
 80071fa:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80071fe:	1a9b      	subs	r3, r3, r2
 8007200:	bf48      	it	mi
 8007202:	3307      	addmi	r3, #7
 8007204:	2800      	cmp	r0, #0
 8007206:	4938      	ldr	r1, [pc, #224]	; (80072e8 <gmtime_r+0x154>)
 8007208:	61a3      	str	r3, [r4, #24]
 800720a:	bfbd      	ittte	lt
 800720c:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 8007210:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8007214:	fb93 f1f1 	sdivlt	r1, r3, r1
 8007218:	fb90 f1f1 	sdivge	r1, r0, r1
 800721c:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8007220:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 8007224:	4b31      	ldr	r3, [pc, #196]	; (80072ec <gmtime_r+0x158>)
 8007226:	f240 176d 	movw	r7, #365	; 0x16d
 800722a:	fb03 0001 	mla	r0, r3, r1, r0
 800722e:	fbb0 f2f2 	udiv	r2, r0, r2
 8007232:	fbb0 f3fc 	udiv	r3, r0, ip
 8007236:	4402      	add	r2, r0
 8007238:	1ad2      	subs	r2, r2, r3
 800723a:	4b2d      	ldr	r3, [pc, #180]	; (80072f0 <gmtime_r+0x15c>)
 800723c:	2664      	movs	r6, #100	; 0x64
 800723e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007242:	1ad3      	subs	r3, r2, r3
 8007244:	fbb3 f5f7 	udiv	r5, r3, r7
 8007248:	fbb3 f3fc 	udiv	r3, r3, ip
 800724c:	fbb5 f2f6 	udiv	r2, r5, r6
 8007250:	1ad3      	subs	r3, r2, r3
 8007252:	4403      	add	r3, r0
 8007254:	2099      	movs	r0, #153	; 0x99
 8007256:	fb07 3315 	mls	r3, r7, r5, r3
 800725a:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800725e:	f10c 0c02 	add.w	ip, ip, #2
 8007262:	fbbc f7f0 	udiv	r7, ip, r0
 8007266:	f04f 0805 	mov.w	r8, #5
 800726a:	4378      	muls	r0, r7
 800726c:	3002      	adds	r0, #2
 800726e:	fbb0 f0f8 	udiv	r0, r0, r8
 8007272:	f103 0e01 	add.w	lr, r3, #1
 8007276:	ebae 0000 	sub.w	r0, lr, r0
 800727a:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 800727e:	45f4      	cmp	ip, lr
 8007280:	bf94      	ite	ls
 8007282:	f04f 0c02 	movls.w	ip, #2
 8007286:	f06f 0c09 	mvnhi.w	ip, #9
 800728a:	4467      	add	r7, ip
 800728c:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 8007290:	fb0c 5101 	mla	r1, ip, r1, r5
 8007294:	2f01      	cmp	r7, #1
 8007296:	bf98      	it	ls
 8007298:	3101      	addls	r1, #1
 800729a:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800729e:	d30c      	bcc.n	80072ba <gmtime_r+0x126>
 80072a0:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80072a4:	61e3      	str	r3, [r4, #28]
 80072a6:	2300      	movs	r3, #0
 80072a8:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 80072ac:	60e0      	str	r0, [r4, #12]
 80072ae:	e9c4 7104 	strd	r7, r1, [r4, #16]
 80072b2:	4620      	mov	r0, r4
 80072b4:	6223      	str	r3, [r4, #32]
 80072b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072ba:	f015 0f03 	tst.w	r5, #3
 80072be:	d102      	bne.n	80072c6 <gmtime_r+0x132>
 80072c0:	fb06 5212 	mls	r2, r6, r2, r5
 80072c4:	b95a      	cbnz	r2, 80072de <gmtime_r+0x14a>
 80072c6:	f44f 76c8 	mov.w	r6, #400	; 0x190
 80072ca:	fbb5 f2f6 	udiv	r2, r5, r6
 80072ce:	fb06 5212 	mls	r2, r6, r2, r5
 80072d2:	fab2 f282 	clz	r2, r2
 80072d6:	0952      	lsrs	r2, r2, #5
 80072d8:	333b      	adds	r3, #59	; 0x3b
 80072da:	4413      	add	r3, r2
 80072dc:	e7e2      	b.n	80072a4 <gmtime_r+0x110>
 80072de:	2201      	movs	r2, #1
 80072e0:	e7fa      	b.n	80072d8 <gmtime_r+0x144>
 80072e2:	bf00      	nop
 80072e4:	00015180 	.word	0x00015180
 80072e8:	00023ab1 	.word	0x00023ab1
 80072ec:	fffdc54f 	.word	0xfffdc54f
 80072f0:	00023ab0 	.word	0x00023ab0

080072f4 <labs>:
 80072f4:	2800      	cmp	r0, #0
 80072f6:	bfb8      	it	lt
 80072f8:	4240      	neglt	r0, r0
 80072fa:	4770      	bx	lr

080072fc <_lseek_r>:
 80072fc:	b538      	push	{r3, r4, r5, lr}
 80072fe:	4604      	mov	r4, r0
 8007300:	4608      	mov	r0, r1
 8007302:	4611      	mov	r1, r2
 8007304:	2200      	movs	r2, #0
 8007306:	4d05      	ldr	r5, [pc, #20]	; (800731c <_lseek_r+0x20>)
 8007308:	602a      	str	r2, [r5, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	f7f9 ff60 	bl	80011d0 <_lseek>
 8007310:	1c43      	adds	r3, r0, #1
 8007312:	d102      	bne.n	800731a <_lseek_r+0x1e>
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	b103      	cbz	r3, 800731a <_lseek_r+0x1e>
 8007318:	6023      	str	r3, [r4, #0]
 800731a:	bd38      	pop	{r3, r4, r5, pc}
 800731c:	200006ec 	.word	0x200006ec

08007320 <__swhatbuf_r>:
 8007320:	b570      	push	{r4, r5, r6, lr}
 8007322:	460e      	mov	r6, r1
 8007324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007328:	4614      	mov	r4, r2
 800732a:	2900      	cmp	r1, #0
 800732c:	461d      	mov	r5, r3
 800732e:	b096      	sub	sp, #88	; 0x58
 8007330:	da07      	bge.n	8007342 <__swhatbuf_r+0x22>
 8007332:	2300      	movs	r3, #0
 8007334:	602b      	str	r3, [r5, #0]
 8007336:	89b3      	ldrh	r3, [r6, #12]
 8007338:	061a      	lsls	r2, r3, #24
 800733a:	d410      	bmi.n	800735e <__swhatbuf_r+0x3e>
 800733c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007340:	e00e      	b.n	8007360 <__swhatbuf_r+0x40>
 8007342:	466a      	mov	r2, sp
 8007344:	f000 f974 	bl	8007630 <_fstat_r>
 8007348:	2800      	cmp	r0, #0
 800734a:	dbf2      	blt.n	8007332 <__swhatbuf_r+0x12>
 800734c:	9a01      	ldr	r2, [sp, #4]
 800734e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007352:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007356:	425a      	negs	r2, r3
 8007358:	415a      	adcs	r2, r3
 800735a:	602a      	str	r2, [r5, #0]
 800735c:	e7ee      	b.n	800733c <__swhatbuf_r+0x1c>
 800735e:	2340      	movs	r3, #64	; 0x40
 8007360:	2000      	movs	r0, #0
 8007362:	6023      	str	r3, [r4, #0]
 8007364:	b016      	add	sp, #88	; 0x58
 8007366:	bd70      	pop	{r4, r5, r6, pc}

08007368 <__smakebuf_r>:
 8007368:	898b      	ldrh	r3, [r1, #12]
 800736a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800736c:	079d      	lsls	r5, r3, #30
 800736e:	4606      	mov	r6, r0
 8007370:	460c      	mov	r4, r1
 8007372:	d507      	bpl.n	8007384 <__smakebuf_r+0x1c>
 8007374:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007378:	6023      	str	r3, [r4, #0]
 800737a:	6123      	str	r3, [r4, #16]
 800737c:	2301      	movs	r3, #1
 800737e:	6163      	str	r3, [r4, #20]
 8007380:	b002      	add	sp, #8
 8007382:	bd70      	pop	{r4, r5, r6, pc}
 8007384:	466a      	mov	r2, sp
 8007386:	ab01      	add	r3, sp, #4
 8007388:	f7ff ffca 	bl	8007320 <__swhatbuf_r>
 800738c:	9900      	ldr	r1, [sp, #0]
 800738e:	4605      	mov	r5, r0
 8007390:	4630      	mov	r0, r6
 8007392:	f7fe f9a9 	bl	80056e8 <_malloc_r>
 8007396:	b948      	cbnz	r0, 80073ac <__smakebuf_r+0x44>
 8007398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800739c:	059a      	lsls	r2, r3, #22
 800739e:	d4ef      	bmi.n	8007380 <__smakebuf_r+0x18>
 80073a0:	f023 0303 	bic.w	r3, r3, #3
 80073a4:	f043 0302 	orr.w	r3, r3, #2
 80073a8:	81a3      	strh	r3, [r4, #12]
 80073aa:	e7e3      	b.n	8007374 <__smakebuf_r+0xc>
 80073ac:	4b0d      	ldr	r3, [pc, #52]	; (80073e4 <__smakebuf_r+0x7c>)
 80073ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80073b0:	89a3      	ldrh	r3, [r4, #12]
 80073b2:	6020      	str	r0, [r4, #0]
 80073b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073b8:	81a3      	strh	r3, [r4, #12]
 80073ba:	9b00      	ldr	r3, [sp, #0]
 80073bc:	6120      	str	r0, [r4, #16]
 80073be:	6163      	str	r3, [r4, #20]
 80073c0:	9b01      	ldr	r3, [sp, #4]
 80073c2:	b15b      	cbz	r3, 80073dc <__smakebuf_r+0x74>
 80073c4:	4630      	mov	r0, r6
 80073c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073ca:	f000 f943 	bl	8007654 <_isatty_r>
 80073ce:	b128      	cbz	r0, 80073dc <__smakebuf_r+0x74>
 80073d0:	89a3      	ldrh	r3, [r4, #12]
 80073d2:	f023 0303 	bic.w	r3, r3, #3
 80073d6:	f043 0301 	orr.w	r3, r3, #1
 80073da:	81a3      	strh	r3, [r4, #12]
 80073dc:	89a0      	ldrh	r0, [r4, #12]
 80073de:	4305      	orrs	r5, r0
 80073e0:	81a5      	strh	r5, [r4, #12]
 80073e2:	e7cd      	b.n	8007380 <__smakebuf_r+0x18>
 80073e4:	080051dd 	.word	0x080051dd

080073e8 <__ascii_mbtowc>:
 80073e8:	b082      	sub	sp, #8
 80073ea:	b901      	cbnz	r1, 80073ee <__ascii_mbtowc+0x6>
 80073ec:	a901      	add	r1, sp, #4
 80073ee:	b142      	cbz	r2, 8007402 <__ascii_mbtowc+0x1a>
 80073f0:	b14b      	cbz	r3, 8007406 <__ascii_mbtowc+0x1e>
 80073f2:	7813      	ldrb	r3, [r2, #0]
 80073f4:	600b      	str	r3, [r1, #0]
 80073f6:	7812      	ldrb	r2, [r2, #0]
 80073f8:	1e10      	subs	r0, r2, #0
 80073fa:	bf18      	it	ne
 80073fc:	2001      	movne	r0, #1
 80073fe:	b002      	add	sp, #8
 8007400:	4770      	bx	lr
 8007402:	4610      	mov	r0, r2
 8007404:	e7fb      	b.n	80073fe <__ascii_mbtowc+0x16>
 8007406:	f06f 0001 	mvn.w	r0, #1
 800740a:	e7f8      	b.n	80073fe <__ascii_mbtowc+0x16>

0800740c <memchr>:
 800740c:	4603      	mov	r3, r0
 800740e:	b510      	push	{r4, lr}
 8007410:	b2c9      	uxtb	r1, r1
 8007412:	4402      	add	r2, r0
 8007414:	4293      	cmp	r3, r2
 8007416:	4618      	mov	r0, r3
 8007418:	d101      	bne.n	800741e <memchr+0x12>
 800741a:	2000      	movs	r0, #0
 800741c:	e003      	b.n	8007426 <memchr+0x1a>
 800741e:	7804      	ldrb	r4, [r0, #0]
 8007420:	3301      	adds	r3, #1
 8007422:	428c      	cmp	r4, r1
 8007424:	d1f6      	bne.n	8007414 <memchr+0x8>
 8007426:	bd10      	pop	{r4, pc}

08007428 <memcpy>:
 8007428:	440a      	add	r2, r1
 800742a:	4291      	cmp	r1, r2
 800742c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007430:	d100      	bne.n	8007434 <memcpy+0xc>
 8007432:	4770      	bx	lr
 8007434:	b510      	push	{r4, lr}
 8007436:	f811 4b01 	ldrb.w	r4, [r1], #1
 800743a:	4291      	cmp	r1, r2
 800743c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007440:	d1f9      	bne.n	8007436 <memcpy+0xe>
 8007442:	bd10      	pop	{r4, pc}

08007444 <memmove>:
 8007444:	4288      	cmp	r0, r1
 8007446:	b510      	push	{r4, lr}
 8007448:	eb01 0402 	add.w	r4, r1, r2
 800744c:	d902      	bls.n	8007454 <memmove+0x10>
 800744e:	4284      	cmp	r4, r0
 8007450:	4623      	mov	r3, r4
 8007452:	d807      	bhi.n	8007464 <memmove+0x20>
 8007454:	1e43      	subs	r3, r0, #1
 8007456:	42a1      	cmp	r1, r4
 8007458:	d008      	beq.n	800746c <memmove+0x28>
 800745a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800745e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007462:	e7f8      	b.n	8007456 <memmove+0x12>
 8007464:	4601      	mov	r1, r0
 8007466:	4402      	add	r2, r0
 8007468:	428a      	cmp	r2, r1
 800746a:	d100      	bne.n	800746e <memmove+0x2a>
 800746c:	bd10      	pop	{r4, pc}
 800746e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007472:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007476:	e7f7      	b.n	8007468 <memmove+0x24>

08007478 <__malloc_lock>:
 8007478:	4801      	ldr	r0, [pc, #4]	; (8007480 <__malloc_lock+0x8>)
 800747a:	f7fe b8cd 	b.w	8005618 <__retarget_lock_acquire_recursive>
 800747e:	bf00      	nop
 8007480:	200006e4 	.word	0x200006e4

08007484 <__malloc_unlock>:
 8007484:	4801      	ldr	r0, [pc, #4]	; (800748c <__malloc_unlock+0x8>)
 8007486:	f7fe b8c9 	b.w	800561c <__retarget_lock_release_recursive>
 800748a:	bf00      	nop
 800748c:	200006e4 	.word	0x200006e4

08007490 <_realloc_r>:
 8007490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007492:	4607      	mov	r7, r0
 8007494:	4614      	mov	r4, r2
 8007496:	460e      	mov	r6, r1
 8007498:	b921      	cbnz	r1, 80074a4 <_realloc_r+0x14>
 800749a:	4611      	mov	r1, r2
 800749c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80074a0:	f7fe b922 	b.w	80056e8 <_malloc_r>
 80074a4:	b922      	cbnz	r2, 80074b0 <_realloc_r+0x20>
 80074a6:	f7fe f8d3 	bl	8005650 <_free_r>
 80074aa:	4625      	mov	r5, r4
 80074ac:	4628      	mov	r0, r5
 80074ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074b0:	f000 f8e0 	bl	8007674 <_malloc_usable_size_r>
 80074b4:	42a0      	cmp	r0, r4
 80074b6:	d20f      	bcs.n	80074d8 <_realloc_r+0x48>
 80074b8:	4621      	mov	r1, r4
 80074ba:	4638      	mov	r0, r7
 80074bc:	f7fe f914 	bl	80056e8 <_malloc_r>
 80074c0:	4605      	mov	r5, r0
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d0f2      	beq.n	80074ac <_realloc_r+0x1c>
 80074c6:	4631      	mov	r1, r6
 80074c8:	4622      	mov	r2, r4
 80074ca:	f7ff ffad 	bl	8007428 <memcpy>
 80074ce:	4631      	mov	r1, r6
 80074d0:	4638      	mov	r0, r7
 80074d2:	f7fe f8bd 	bl	8005650 <_free_r>
 80074d6:	e7e9      	b.n	80074ac <_realloc_r+0x1c>
 80074d8:	4635      	mov	r5, r6
 80074da:	e7e7      	b.n	80074ac <_realloc_r+0x1c>

080074dc <_read_r>:
 80074dc:	b538      	push	{r3, r4, r5, lr}
 80074de:	4604      	mov	r4, r0
 80074e0:	4608      	mov	r0, r1
 80074e2:	4611      	mov	r1, r2
 80074e4:	2200      	movs	r2, #0
 80074e6:	4d05      	ldr	r5, [pc, #20]	; (80074fc <_read_r+0x20>)
 80074e8:	602a      	str	r2, [r5, #0]
 80074ea:	461a      	mov	r2, r3
 80074ec:	f7f9 fe13 	bl	8001116 <_read>
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	d102      	bne.n	80074fa <_read_r+0x1e>
 80074f4:	682b      	ldr	r3, [r5, #0]
 80074f6:	b103      	cbz	r3, 80074fa <_read_r+0x1e>
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	bd38      	pop	{r3, r4, r5, pc}
 80074fc:	200006ec 	.word	0x200006ec

08007500 <sniprintf>:
 8007500:	b40c      	push	{r2, r3}
 8007502:	b530      	push	{r4, r5, lr}
 8007504:	4b17      	ldr	r3, [pc, #92]	; (8007564 <sniprintf+0x64>)
 8007506:	1e0c      	subs	r4, r1, #0
 8007508:	681d      	ldr	r5, [r3, #0]
 800750a:	b09d      	sub	sp, #116	; 0x74
 800750c:	da08      	bge.n	8007520 <sniprintf+0x20>
 800750e:	238b      	movs	r3, #139	; 0x8b
 8007510:	f04f 30ff 	mov.w	r0, #4294967295
 8007514:	602b      	str	r3, [r5, #0]
 8007516:	b01d      	add	sp, #116	; 0x74
 8007518:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800751c:	b002      	add	sp, #8
 800751e:	4770      	bx	lr
 8007520:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007524:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007528:	bf0c      	ite	eq
 800752a:	4623      	moveq	r3, r4
 800752c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007530:	9304      	str	r3, [sp, #16]
 8007532:	9307      	str	r3, [sp, #28]
 8007534:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007538:	9002      	str	r0, [sp, #8]
 800753a:	9006      	str	r0, [sp, #24]
 800753c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007540:	4628      	mov	r0, r5
 8007542:	ab21      	add	r3, sp, #132	; 0x84
 8007544:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007546:	a902      	add	r1, sp, #8
 8007548:	9301      	str	r3, [sp, #4]
 800754a:	f000 f8f7 	bl	800773c <_svfiprintf_r>
 800754e:	1c43      	adds	r3, r0, #1
 8007550:	bfbc      	itt	lt
 8007552:	238b      	movlt	r3, #139	; 0x8b
 8007554:	602b      	strlt	r3, [r5, #0]
 8007556:	2c00      	cmp	r4, #0
 8007558:	d0dd      	beq.n	8007516 <sniprintf+0x16>
 800755a:	2200      	movs	r2, #0
 800755c:	9b02      	ldr	r3, [sp, #8]
 800755e:	701a      	strb	r2, [r3, #0]
 8007560:	e7d9      	b.n	8007516 <sniprintf+0x16>
 8007562:	bf00      	nop
 8007564:	20000044 	.word	0x20000044

08007568 <siscanf>:
 8007568:	b40e      	push	{r1, r2, r3}
 800756a:	f44f 7201 	mov.w	r2, #516	; 0x204
 800756e:	b530      	push	{r4, r5, lr}
 8007570:	b09c      	sub	sp, #112	; 0x70
 8007572:	ac1f      	add	r4, sp, #124	; 0x7c
 8007574:	f854 5b04 	ldr.w	r5, [r4], #4
 8007578:	f8ad 2014 	strh.w	r2, [sp, #20]
 800757c:	9002      	str	r0, [sp, #8]
 800757e:	9006      	str	r0, [sp, #24]
 8007580:	f7f8 fe50 	bl	8000224 <strlen>
 8007584:	4b0b      	ldr	r3, [pc, #44]	; (80075b4 <siscanf+0x4c>)
 8007586:	9003      	str	r0, [sp, #12]
 8007588:	930b      	str	r3, [sp, #44]	; 0x2c
 800758a:	2300      	movs	r3, #0
 800758c:	930f      	str	r3, [sp, #60]	; 0x3c
 800758e:	9314      	str	r3, [sp, #80]	; 0x50
 8007590:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007594:	9007      	str	r0, [sp, #28]
 8007596:	4808      	ldr	r0, [pc, #32]	; (80075b8 <siscanf+0x50>)
 8007598:	f8ad 3016 	strh.w	r3, [sp, #22]
 800759c:	462a      	mov	r2, r5
 800759e:	4623      	mov	r3, r4
 80075a0:	a902      	add	r1, sp, #8
 80075a2:	6800      	ldr	r0, [r0, #0]
 80075a4:	9401      	str	r4, [sp, #4]
 80075a6:	f000 fa23 	bl	80079f0 <__ssvfiscanf_r>
 80075aa:	b01c      	add	sp, #112	; 0x70
 80075ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075b0:	b003      	add	sp, #12
 80075b2:	4770      	bx	lr
 80075b4:	08005dcf 	.word	0x08005dcf
 80075b8:	20000044 	.word	0x20000044

080075bc <strcpy>:
 80075bc:	4603      	mov	r3, r0
 80075be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075c2:	f803 2b01 	strb.w	r2, [r3], #1
 80075c6:	2a00      	cmp	r2, #0
 80075c8:	d1f9      	bne.n	80075be <strcpy+0x2>
 80075ca:	4770      	bx	lr

080075cc <strncmp>:
 80075cc:	b510      	push	{r4, lr}
 80075ce:	b16a      	cbz	r2, 80075ec <strncmp+0x20>
 80075d0:	3901      	subs	r1, #1
 80075d2:	1884      	adds	r4, r0, r2
 80075d4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80075d8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80075dc:	4293      	cmp	r3, r2
 80075de:	d103      	bne.n	80075e8 <strncmp+0x1c>
 80075e0:	42a0      	cmp	r0, r4
 80075e2:	d001      	beq.n	80075e8 <strncmp+0x1c>
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1f5      	bne.n	80075d4 <strncmp+0x8>
 80075e8:	1a98      	subs	r0, r3, r2
 80075ea:	bd10      	pop	{r4, pc}
 80075ec:	4610      	mov	r0, r2
 80075ee:	e7fc      	b.n	80075ea <strncmp+0x1e>

080075f0 <__ascii_wctomb>:
 80075f0:	4603      	mov	r3, r0
 80075f2:	4608      	mov	r0, r1
 80075f4:	b141      	cbz	r1, 8007608 <__ascii_wctomb+0x18>
 80075f6:	2aff      	cmp	r2, #255	; 0xff
 80075f8:	d904      	bls.n	8007604 <__ascii_wctomb+0x14>
 80075fa:	228a      	movs	r2, #138	; 0x8a
 80075fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007600:	601a      	str	r2, [r3, #0]
 8007602:	4770      	bx	lr
 8007604:	2001      	movs	r0, #1
 8007606:	700a      	strb	r2, [r1, #0]
 8007608:	4770      	bx	lr

0800760a <abort>:
 800760a:	2006      	movs	r0, #6
 800760c:	b508      	push	{r3, lr}
 800760e:	f000 fd15 	bl	800803c <raise>
 8007612:	2001      	movs	r0, #1
 8007614:	f7f9 fd75 	bl	8001102 <_exit>

08007618 <__env_lock>:
 8007618:	4801      	ldr	r0, [pc, #4]	; (8007620 <__env_lock+0x8>)
 800761a:	f7fd bffd 	b.w	8005618 <__retarget_lock_acquire_recursive>
 800761e:	bf00      	nop
 8007620:	200006e2 	.word	0x200006e2

08007624 <__env_unlock>:
 8007624:	4801      	ldr	r0, [pc, #4]	; (800762c <__env_unlock+0x8>)
 8007626:	f7fd bff9 	b.w	800561c <__retarget_lock_release_recursive>
 800762a:	bf00      	nop
 800762c:	200006e2 	.word	0x200006e2

08007630 <_fstat_r>:
 8007630:	b538      	push	{r3, r4, r5, lr}
 8007632:	2300      	movs	r3, #0
 8007634:	4d06      	ldr	r5, [pc, #24]	; (8007650 <_fstat_r+0x20>)
 8007636:	4604      	mov	r4, r0
 8007638:	4608      	mov	r0, r1
 800763a:	4611      	mov	r1, r2
 800763c:	602b      	str	r3, [r5, #0]
 800763e:	f7f9 fdae 	bl	800119e <_fstat>
 8007642:	1c43      	adds	r3, r0, #1
 8007644:	d102      	bne.n	800764c <_fstat_r+0x1c>
 8007646:	682b      	ldr	r3, [r5, #0]
 8007648:	b103      	cbz	r3, 800764c <_fstat_r+0x1c>
 800764a:	6023      	str	r3, [r4, #0]
 800764c:	bd38      	pop	{r3, r4, r5, pc}
 800764e:	bf00      	nop
 8007650:	200006ec 	.word	0x200006ec

08007654 <_isatty_r>:
 8007654:	b538      	push	{r3, r4, r5, lr}
 8007656:	2300      	movs	r3, #0
 8007658:	4d05      	ldr	r5, [pc, #20]	; (8007670 <_isatty_r+0x1c>)
 800765a:	4604      	mov	r4, r0
 800765c:	4608      	mov	r0, r1
 800765e:	602b      	str	r3, [r5, #0]
 8007660:	f7f9 fdac 	bl	80011bc <_isatty>
 8007664:	1c43      	adds	r3, r0, #1
 8007666:	d102      	bne.n	800766e <_isatty_r+0x1a>
 8007668:	682b      	ldr	r3, [r5, #0]
 800766a:	b103      	cbz	r3, 800766e <_isatty_r+0x1a>
 800766c:	6023      	str	r3, [r4, #0]
 800766e:	bd38      	pop	{r3, r4, r5, pc}
 8007670:	200006ec 	.word	0x200006ec

08007674 <_malloc_usable_size_r>:
 8007674:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007678:	1f18      	subs	r0, r3, #4
 800767a:	2b00      	cmp	r3, #0
 800767c:	bfbc      	itt	lt
 800767e:	580b      	ldrlt	r3, [r1, r0]
 8007680:	18c0      	addlt	r0, r0, r3
 8007682:	4770      	bx	lr

08007684 <__ssputs_r>:
 8007684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007688:	688e      	ldr	r6, [r1, #8]
 800768a:	4682      	mov	sl, r0
 800768c:	429e      	cmp	r6, r3
 800768e:	460c      	mov	r4, r1
 8007690:	4690      	mov	r8, r2
 8007692:	461f      	mov	r7, r3
 8007694:	d838      	bhi.n	8007708 <__ssputs_r+0x84>
 8007696:	898a      	ldrh	r2, [r1, #12]
 8007698:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800769c:	d032      	beq.n	8007704 <__ssputs_r+0x80>
 800769e:	6825      	ldr	r5, [r4, #0]
 80076a0:	6909      	ldr	r1, [r1, #16]
 80076a2:	3301      	adds	r3, #1
 80076a4:	eba5 0901 	sub.w	r9, r5, r1
 80076a8:	6965      	ldr	r5, [r4, #20]
 80076aa:	444b      	add	r3, r9
 80076ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076b4:	106d      	asrs	r5, r5, #1
 80076b6:	429d      	cmp	r5, r3
 80076b8:	bf38      	it	cc
 80076ba:	461d      	movcc	r5, r3
 80076bc:	0553      	lsls	r3, r2, #21
 80076be:	d531      	bpl.n	8007724 <__ssputs_r+0xa0>
 80076c0:	4629      	mov	r1, r5
 80076c2:	f7fe f811 	bl	80056e8 <_malloc_r>
 80076c6:	4606      	mov	r6, r0
 80076c8:	b950      	cbnz	r0, 80076e0 <__ssputs_r+0x5c>
 80076ca:	230c      	movs	r3, #12
 80076cc:	f04f 30ff 	mov.w	r0, #4294967295
 80076d0:	f8ca 3000 	str.w	r3, [sl]
 80076d4:	89a3      	ldrh	r3, [r4, #12]
 80076d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076da:	81a3      	strh	r3, [r4, #12]
 80076dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e0:	464a      	mov	r2, r9
 80076e2:	6921      	ldr	r1, [r4, #16]
 80076e4:	f7ff fea0 	bl	8007428 <memcpy>
 80076e8:	89a3      	ldrh	r3, [r4, #12]
 80076ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80076ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076f2:	81a3      	strh	r3, [r4, #12]
 80076f4:	6126      	str	r6, [r4, #16]
 80076f6:	444e      	add	r6, r9
 80076f8:	6026      	str	r6, [r4, #0]
 80076fa:	463e      	mov	r6, r7
 80076fc:	6165      	str	r5, [r4, #20]
 80076fe:	eba5 0509 	sub.w	r5, r5, r9
 8007702:	60a5      	str	r5, [r4, #8]
 8007704:	42be      	cmp	r6, r7
 8007706:	d900      	bls.n	800770a <__ssputs_r+0x86>
 8007708:	463e      	mov	r6, r7
 800770a:	4632      	mov	r2, r6
 800770c:	4641      	mov	r1, r8
 800770e:	6820      	ldr	r0, [r4, #0]
 8007710:	f7ff fe98 	bl	8007444 <memmove>
 8007714:	68a3      	ldr	r3, [r4, #8]
 8007716:	6822      	ldr	r2, [r4, #0]
 8007718:	1b9b      	subs	r3, r3, r6
 800771a:	4432      	add	r2, r6
 800771c:	2000      	movs	r0, #0
 800771e:	60a3      	str	r3, [r4, #8]
 8007720:	6022      	str	r2, [r4, #0]
 8007722:	e7db      	b.n	80076dc <__ssputs_r+0x58>
 8007724:	462a      	mov	r2, r5
 8007726:	f7ff feb3 	bl	8007490 <_realloc_r>
 800772a:	4606      	mov	r6, r0
 800772c:	2800      	cmp	r0, #0
 800772e:	d1e1      	bne.n	80076f4 <__ssputs_r+0x70>
 8007730:	4650      	mov	r0, sl
 8007732:	6921      	ldr	r1, [r4, #16]
 8007734:	f7fd ff8c 	bl	8005650 <_free_r>
 8007738:	e7c7      	b.n	80076ca <__ssputs_r+0x46>
	...

0800773c <_svfiprintf_r>:
 800773c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007740:	4698      	mov	r8, r3
 8007742:	898b      	ldrh	r3, [r1, #12]
 8007744:	4607      	mov	r7, r0
 8007746:	061b      	lsls	r3, r3, #24
 8007748:	460d      	mov	r5, r1
 800774a:	4614      	mov	r4, r2
 800774c:	b09d      	sub	sp, #116	; 0x74
 800774e:	d50e      	bpl.n	800776e <_svfiprintf_r+0x32>
 8007750:	690b      	ldr	r3, [r1, #16]
 8007752:	b963      	cbnz	r3, 800776e <_svfiprintf_r+0x32>
 8007754:	2140      	movs	r1, #64	; 0x40
 8007756:	f7fd ffc7 	bl	80056e8 <_malloc_r>
 800775a:	6028      	str	r0, [r5, #0]
 800775c:	6128      	str	r0, [r5, #16]
 800775e:	b920      	cbnz	r0, 800776a <_svfiprintf_r+0x2e>
 8007760:	230c      	movs	r3, #12
 8007762:	603b      	str	r3, [r7, #0]
 8007764:	f04f 30ff 	mov.w	r0, #4294967295
 8007768:	e0d1      	b.n	800790e <_svfiprintf_r+0x1d2>
 800776a:	2340      	movs	r3, #64	; 0x40
 800776c:	616b      	str	r3, [r5, #20]
 800776e:	2300      	movs	r3, #0
 8007770:	9309      	str	r3, [sp, #36]	; 0x24
 8007772:	2320      	movs	r3, #32
 8007774:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007778:	2330      	movs	r3, #48	; 0x30
 800777a:	f04f 0901 	mov.w	r9, #1
 800777e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007782:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007928 <_svfiprintf_r+0x1ec>
 8007786:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800778a:	4623      	mov	r3, r4
 800778c:	469a      	mov	sl, r3
 800778e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007792:	b10a      	cbz	r2, 8007798 <_svfiprintf_r+0x5c>
 8007794:	2a25      	cmp	r2, #37	; 0x25
 8007796:	d1f9      	bne.n	800778c <_svfiprintf_r+0x50>
 8007798:	ebba 0b04 	subs.w	fp, sl, r4
 800779c:	d00b      	beq.n	80077b6 <_svfiprintf_r+0x7a>
 800779e:	465b      	mov	r3, fp
 80077a0:	4622      	mov	r2, r4
 80077a2:	4629      	mov	r1, r5
 80077a4:	4638      	mov	r0, r7
 80077a6:	f7ff ff6d 	bl	8007684 <__ssputs_r>
 80077aa:	3001      	adds	r0, #1
 80077ac:	f000 80aa 	beq.w	8007904 <_svfiprintf_r+0x1c8>
 80077b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077b2:	445a      	add	r2, fp
 80077b4:	9209      	str	r2, [sp, #36]	; 0x24
 80077b6:	f89a 3000 	ldrb.w	r3, [sl]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	f000 80a2 	beq.w	8007904 <_svfiprintf_r+0x1c8>
 80077c0:	2300      	movs	r3, #0
 80077c2:	f04f 32ff 	mov.w	r2, #4294967295
 80077c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077ca:	f10a 0a01 	add.w	sl, sl, #1
 80077ce:	9304      	str	r3, [sp, #16]
 80077d0:	9307      	str	r3, [sp, #28]
 80077d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80077d6:	931a      	str	r3, [sp, #104]	; 0x68
 80077d8:	4654      	mov	r4, sl
 80077da:	2205      	movs	r2, #5
 80077dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e0:	4851      	ldr	r0, [pc, #324]	; (8007928 <_svfiprintf_r+0x1ec>)
 80077e2:	f7ff fe13 	bl	800740c <memchr>
 80077e6:	9a04      	ldr	r2, [sp, #16]
 80077e8:	b9d8      	cbnz	r0, 8007822 <_svfiprintf_r+0xe6>
 80077ea:	06d0      	lsls	r0, r2, #27
 80077ec:	bf44      	itt	mi
 80077ee:	2320      	movmi	r3, #32
 80077f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077f4:	0711      	lsls	r1, r2, #28
 80077f6:	bf44      	itt	mi
 80077f8:	232b      	movmi	r3, #43	; 0x2b
 80077fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077fe:	f89a 3000 	ldrb.w	r3, [sl]
 8007802:	2b2a      	cmp	r3, #42	; 0x2a
 8007804:	d015      	beq.n	8007832 <_svfiprintf_r+0xf6>
 8007806:	4654      	mov	r4, sl
 8007808:	2000      	movs	r0, #0
 800780a:	f04f 0c0a 	mov.w	ip, #10
 800780e:	9a07      	ldr	r2, [sp, #28]
 8007810:	4621      	mov	r1, r4
 8007812:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007816:	3b30      	subs	r3, #48	; 0x30
 8007818:	2b09      	cmp	r3, #9
 800781a:	d94e      	bls.n	80078ba <_svfiprintf_r+0x17e>
 800781c:	b1b0      	cbz	r0, 800784c <_svfiprintf_r+0x110>
 800781e:	9207      	str	r2, [sp, #28]
 8007820:	e014      	b.n	800784c <_svfiprintf_r+0x110>
 8007822:	eba0 0308 	sub.w	r3, r0, r8
 8007826:	fa09 f303 	lsl.w	r3, r9, r3
 800782a:	4313      	orrs	r3, r2
 800782c:	46a2      	mov	sl, r4
 800782e:	9304      	str	r3, [sp, #16]
 8007830:	e7d2      	b.n	80077d8 <_svfiprintf_r+0x9c>
 8007832:	9b03      	ldr	r3, [sp, #12]
 8007834:	1d19      	adds	r1, r3, #4
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	9103      	str	r1, [sp, #12]
 800783a:	2b00      	cmp	r3, #0
 800783c:	bfbb      	ittet	lt
 800783e:	425b      	neglt	r3, r3
 8007840:	f042 0202 	orrlt.w	r2, r2, #2
 8007844:	9307      	strge	r3, [sp, #28]
 8007846:	9307      	strlt	r3, [sp, #28]
 8007848:	bfb8      	it	lt
 800784a:	9204      	strlt	r2, [sp, #16]
 800784c:	7823      	ldrb	r3, [r4, #0]
 800784e:	2b2e      	cmp	r3, #46	; 0x2e
 8007850:	d10c      	bne.n	800786c <_svfiprintf_r+0x130>
 8007852:	7863      	ldrb	r3, [r4, #1]
 8007854:	2b2a      	cmp	r3, #42	; 0x2a
 8007856:	d135      	bne.n	80078c4 <_svfiprintf_r+0x188>
 8007858:	9b03      	ldr	r3, [sp, #12]
 800785a:	3402      	adds	r4, #2
 800785c:	1d1a      	adds	r2, r3, #4
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	9203      	str	r2, [sp, #12]
 8007862:	2b00      	cmp	r3, #0
 8007864:	bfb8      	it	lt
 8007866:	f04f 33ff 	movlt.w	r3, #4294967295
 800786a:	9305      	str	r3, [sp, #20]
 800786c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007938 <_svfiprintf_r+0x1fc>
 8007870:	2203      	movs	r2, #3
 8007872:	4650      	mov	r0, sl
 8007874:	7821      	ldrb	r1, [r4, #0]
 8007876:	f7ff fdc9 	bl	800740c <memchr>
 800787a:	b140      	cbz	r0, 800788e <_svfiprintf_r+0x152>
 800787c:	2340      	movs	r3, #64	; 0x40
 800787e:	eba0 000a 	sub.w	r0, r0, sl
 8007882:	fa03 f000 	lsl.w	r0, r3, r0
 8007886:	9b04      	ldr	r3, [sp, #16]
 8007888:	3401      	adds	r4, #1
 800788a:	4303      	orrs	r3, r0
 800788c:	9304      	str	r3, [sp, #16]
 800788e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007892:	2206      	movs	r2, #6
 8007894:	4825      	ldr	r0, [pc, #148]	; (800792c <_svfiprintf_r+0x1f0>)
 8007896:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800789a:	f7ff fdb7 	bl	800740c <memchr>
 800789e:	2800      	cmp	r0, #0
 80078a0:	d038      	beq.n	8007914 <_svfiprintf_r+0x1d8>
 80078a2:	4b23      	ldr	r3, [pc, #140]	; (8007930 <_svfiprintf_r+0x1f4>)
 80078a4:	bb1b      	cbnz	r3, 80078ee <_svfiprintf_r+0x1b2>
 80078a6:	9b03      	ldr	r3, [sp, #12]
 80078a8:	3307      	adds	r3, #7
 80078aa:	f023 0307 	bic.w	r3, r3, #7
 80078ae:	3308      	adds	r3, #8
 80078b0:	9303      	str	r3, [sp, #12]
 80078b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b4:	4433      	add	r3, r6
 80078b6:	9309      	str	r3, [sp, #36]	; 0x24
 80078b8:	e767      	b.n	800778a <_svfiprintf_r+0x4e>
 80078ba:	460c      	mov	r4, r1
 80078bc:	2001      	movs	r0, #1
 80078be:	fb0c 3202 	mla	r2, ip, r2, r3
 80078c2:	e7a5      	b.n	8007810 <_svfiprintf_r+0xd4>
 80078c4:	2300      	movs	r3, #0
 80078c6:	f04f 0c0a 	mov.w	ip, #10
 80078ca:	4619      	mov	r1, r3
 80078cc:	3401      	adds	r4, #1
 80078ce:	9305      	str	r3, [sp, #20]
 80078d0:	4620      	mov	r0, r4
 80078d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078d6:	3a30      	subs	r2, #48	; 0x30
 80078d8:	2a09      	cmp	r2, #9
 80078da:	d903      	bls.n	80078e4 <_svfiprintf_r+0x1a8>
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d0c5      	beq.n	800786c <_svfiprintf_r+0x130>
 80078e0:	9105      	str	r1, [sp, #20]
 80078e2:	e7c3      	b.n	800786c <_svfiprintf_r+0x130>
 80078e4:	4604      	mov	r4, r0
 80078e6:	2301      	movs	r3, #1
 80078e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80078ec:	e7f0      	b.n	80078d0 <_svfiprintf_r+0x194>
 80078ee:	ab03      	add	r3, sp, #12
 80078f0:	9300      	str	r3, [sp, #0]
 80078f2:	462a      	mov	r2, r5
 80078f4:	4638      	mov	r0, r7
 80078f6:	4b0f      	ldr	r3, [pc, #60]	; (8007934 <_svfiprintf_r+0x1f8>)
 80078f8:	a904      	add	r1, sp, #16
 80078fa:	f3af 8000 	nop.w
 80078fe:	1c42      	adds	r2, r0, #1
 8007900:	4606      	mov	r6, r0
 8007902:	d1d6      	bne.n	80078b2 <_svfiprintf_r+0x176>
 8007904:	89ab      	ldrh	r3, [r5, #12]
 8007906:	065b      	lsls	r3, r3, #25
 8007908:	f53f af2c 	bmi.w	8007764 <_svfiprintf_r+0x28>
 800790c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800790e:	b01d      	add	sp, #116	; 0x74
 8007910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007914:	ab03      	add	r3, sp, #12
 8007916:	9300      	str	r3, [sp, #0]
 8007918:	462a      	mov	r2, r5
 800791a:	4638      	mov	r0, r7
 800791c:	4b05      	ldr	r3, [pc, #20]	; (8007934 <_svfiprintf_r+0x1f8>)
 800791e:	a904      	add	r1, sp, #16
 8007920:	f7fe f90e 	bl	8005b40 <_printf_i>
 8007924:	e7eb      	b.n	80078fe <_svfiprintf_r+0x1c2>
 8007926:	bf00      	nop
 8007928:	0800863c 	.word	0x0800863c
 800792c:	08008646 	.word	0x08008646
 8007930:	00000000 	.word	0x00000000
 8007934:	08007685 	.word	0x08007685
 8007938:	08008642 	.word	0x08008642

0800793c <_sungetc_r>:
 800793c:	b538      	push	{r3, r4, r5, lr}
 800793e:	1c4b      	adds	r3, r1, #1
 8007940:	4614      	mov	r4, r2
 8007942:	d103      	bne.n	800794c <_sungetc_r+0x10>
 8007944:	f04f 35ff 	mov.w	r5, #4294967295
 8007948:	4628      	mov	r0, r5
 800794a:	bd38      	pop	{r3, r4, r5, pc}
 800794c:	8993      	ldrh	r3, [r2, #12]
 800794e:	b2cd      	uxtb	r5, r1
 8007950:	f023 0320 	bic.w	r3, r3, #32
 8007954:	8193      	strh	r3, [r2, #12]
 8007956:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007958:	6852      	ldr	r2, [r2, #4]
 800795a:	b18b      	cbz	r3, 8007980 <_sungetc_r+0x44>
 800795c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800795e:	4293      	cmp	r3, r2
 8007960:	dd08      	ble.n	8007974 <_sungetc_r+0x38>
 8007962:	6823      	ldr	r3, [r4, #0]
 8007964:	1e5a      	subs	r2, r3, #1
 8007966:	6022      	str	r2, [r4, #0]
 8007968:	f803 5c01 	strb.w	r5, [r3, #-1]
 800796c:	6863      	ldr	r3, [r4, #4]
 800796e:	3301      	adds	r3, #1
 8007970:	6063      	str	r3, [r4, #4]
 8007972:	e7e9      	b.n	8007948 <_sungetc_r+0xc>
 8007974:	4621      	mov	r1, r4
 8007976:	f000 fc05 	bl	8008184 <__submore>
 800797a:	2800      	cmp	r0, #0
 800797c:	d0f1      	beq.n	8007962 <_sungetc_r+0x26>
 800797e:	e7e1      	b.n	8007944 <_sungetc_r+0x8>
 8007980:	6921      	ldr	r1, [r4, #16]
 8007982:	6823      	ldr	r3, [r4, #0]
 8007984:	b151      	cbz	r1, 800799c <_sungetc_r+0x60>
 8007986:	4299      	cmp	r1, r3
 8007988:	d208      	bcs.n	800799c <_sungetc_r+0x60>
 800798a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800798e:	42a9      	cmp	r1, r5
 8007990:	d104      	bne.n	800799c <_sungetc_r+0x60>
 8007992:	3b01      	subs	r3, #1
 8007994:	3201      	adds	r2, #1
 8007996:	6023      	str	r3, [r4, #0]
 8007998:	6062      	str	r2, [r4, #4]
 800799a:	e7d5      	b.n	8007948 <_sungetc_r+0xc>
 800799c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80079a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079a4:	6363      	str	r3, [r4, #52]	; 0x34
 80079a6:	2303      	movs	r3, #3
 80079a8:	63a3      	str	r3, [r4, #56]	; 0x38
 80079aa:	4623      	mov	r3, r4
 80079ac:	f803 5f46 	strb.w	r5, [r3, #70]!
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	2301      	movs	r3, #1
 80079b4:	e7dc      	b.n	8007970 <_sungetc_r+0x34>

080079b6 <__ssrefill_r>:
 80079b6:	b510      	push	{r4, lr}
 80079b8:	460c      	mov	r4, r1
 80079ba:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80079bc:	b169      	cbz	r1, 80079da <__ssrefill_r+0x24>
 80079be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079c2:	4299      	cmp	r1, r3
 80079c4:	d001      	beq.n	80079ca <__ssrefill_r+0x14>
 80079c6:	f7fd fe43 	bl	8005650 <_free_r>
 80079ca:	2000      	movs	r0, #0
 80079cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80079ce:	6360      	str	r0, [r4, #52]	; 0x34
 80079d0:	6063      	str	r3, [r4, #4]
 80079d2:	b113      	cbz	r3, 80079da <__ssrefill_r+0x24>
 80079d4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80079d6:	6023      	str	r3, [r4, #0]
 80079d8:	bd10      	pop	{r4, pc}
 80079da:	6923      	ldr	r3, [r4, #16]
 80079dc:	f04f 30ff 	mov.w	r0, #4294967295
 80079e0:	6023      	str	r3, [r4, #0]
 80079e2:	2300      	movs	r3, #0
 80079e4:	6063      	str	r3, [r4, #4]
 80079e6:	89a3      	ldrh	r3, [r4, #12]
 80079e8:	f043 0320 	orr.w	r3, r3, #32
 80079ec:	81a3      	strh	r3, [r4, #12]
 80079ee:	e7f3      	b.n	80079d8 <__ssrefill_r+0x22>

080079f0 <__ssvfiscanf_r>:
 80079f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f4:	460c      	mov	r4, r1
 80079f6:	2100      	movs	r1, #0
 80079f8:	4606      	mov	r6, r0
 80079fa:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80079fe:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8007a02:	49b3      	ldr	r1, [pc, #716]	; (8007cd0 <__ssvfiscanf_r+0x2e0>)
 8007a04:	f10d 0804 	add.w	r8, sp, #4
 8007a08:	91a0      	str	r1, [sp, #640]	; 0x280
 8007a0a:	49b2      	ldr	r1, [pc, #712]	; (8007cd4 <__ssvfiscanf_r+0x2e4>)
 8007a0c:	4fb2      	ldr	r7, [pc, #712]	; (8007cd8 <__ssvfiscanf_r+0x2e8>)
 8007a0e:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 8007cdc <__ssvfiscanf_r+0x2ec>
 8007a12:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007a16:	91a1      	str	r1, [sp, #644]	; 0x284
 8007a18:	9300      	str	r3, [sp, #0]
 8007a1a:	f892 a000 	ldrb.w	sl, [r2]
 8007a1e:	f1ba 0f00 	cmp.w	sl, #0
 8007a22:	f000 8153 	beq.w	8007ccc <__ssvfiscanf_r+0x2dc>
 8007a26:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8007a2a:	1c55      	adds	r5, r2, #1
 8007a2c:	f013 0308 	ands.w	r3, r3, #8
 8007a30:	d019      	beq.n	8007a66 <__ssvfiscanf_r+0x76>
 8007a32:	6863      	ldr	r3, [r4, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	dd0f      	ble.n	8007a58 <__ssvfiscanf_r+0x68>
 8007a38:	6823      	ldr	r3, [r4, #0]
 8007a3a:	781a      	ldrb	r2, [r3, #0]
 8007a3c:	5cba      	ldrb	r2, [r7, r2]
 8007a3e:	0712      	lsls	r2, r2, #28
 8007a40:	d401      	bmi.n	8007a46 <__ssvfiscanf_r+0x56>
 8007a42:	462a      	mov	r2, r5
 8007a44:	e7e9      	b.n	8007a1a <__ssvfiscanf_r+0x2a>
 8007a46:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007a48:	3301      	adds	r3, #1
 8007a4a:	3201      	adds	r2, #1
 8007a4c:	9245      	str	r2, [sp, #276]	; 0x114
 8007a4e:	6862      	ldr	r2, [r4, #4]
 8007a50:	6023      	str	r3, [r4, #0]
 8007a52:	3a01      	subs	r2, #1
 8007a54:	6062      	str	r2, [r4, #4]
 8007a56:	e7ec      	b.n	8007a32 <__ssvfiscanf_r+0x42>
 8007a58:	4621      	mov	r1, r4
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007a5e:	4798      	blx	r3
 8007a60:	2800      	cmp	r0, #0
 8007a62:	d0e9      	beq.n	8007a38 <__ssvfiscanf_r+0x48>
 8007a64:	e7ed      	b.n	8007a42 <__ssvfiscanf_r+0x52>
 8007a66:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8007a6a:	f040 8086 	bne.w	8007b7a <__ssvfiscanf_r+0x18a>
 8007a6e:	9341      	str	r3, [sp, #260]	; 0x104
 8007a70:	9343      	str	r3, [sp, #268]	; 0x10c
 8007a72:	7853      	ldrb	r3, [r2, #1]
 8007a74:	2b2a      	cmp	r3, #42	; 0x2a
 8007a76:	bf04      	itt	eq
 8007a78:	2310      	moveq	r3, #16
 8007a7a:	1c95      	addeq	r5, r2, #2
 8007a7c:	f04f 020a 	mov.w	r2, #10
 8007a80:	bf08      	it	eq
 8007a82:	9341      	streq	r3, [sp, #260]	; 0x104
 8007a84:	46ab      	mov	fp, r5
 8007a86:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8007a8a:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007a8e:	2b09      	cmp	r3, #9
 8007a90:	d91d      	bls.n	8007ace <__ssvfiscanf_r+0xde>
 8007a92:	2203      	movs	r2, #3
 8007a94:	4891      	ldr	r0, [pc, #580]	; (8007cdc <__ssvfiscanf_r+0x2ec>)
 8007a96:	f7ff fcb9 	bl	800740c <memchr>
 8007a9a:	b140      	cbz	r0, 8007aae <__ssvfiscanf_r+0xbe>
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	465d      	mov	r5, fp
 8007aa0:	eba0 0009 	sub.w	r0, r0, r9
 8007aa4:	fa03 f000 	lsl.w	r0, r3, r0
 8007aa8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007aaa:	4318      	orrs	r0, r3
 8007aac:	9041      	str	r0, [sp, #260]	; 0x104
 8007aae:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007ab2:	2b78      	cmp	r3, #120	; 0x78
 8007ab4:	d806      	bhi.n	8007ac4 <__ssvfiscanf_r+0xd4>
 8007ab6:	2b57      	cmp	r3, #87	; 0x57
 8007ab8:	d810      	bhi.n	8007adc <__ssvfiscanf_r+0xec>
 8007aba:	2b25      	cmp	r3, #37	; 0x25
 8007abc:	d05d      	beq.n	8007b7a <__ssvfiscanf_r+0x18a>
 8007abe:	d857      	bhi.n	8007b70 <__ssvfiscanf_r+0x180>
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d075      	beq.n	8007bb0 <__ssvfiscanf_r+0x1c0>
 8007ac4:	2303      	movs	r3, #3
 8007ac6:	9347      	str	r3, [sp, #284]	; 0x11c
 8007ac8:	230a      	movs	r3, #10
 8007aca:	9342      	str	r3, [sp, #264]	; 0x108
 8007acc:	e082      	b.n	8007bd4 <__ssvfiscanf_r+0x1e4>
 8007ace:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007ad0:	465d      	mov	r5, fp
 8007ad2:	fb02 1303 	mla	r3, r2, r3, r1
 8007ad6:	3b30      	subs	r3, #48	; 0x30
 8007ad8:	9343      	str	r3, [sp, #268]	; 0x10c
 8007ada:	e7d3      	b.n	8007a84 <__ssvfiscanf_r+0x94>
 8007adc:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007ae0:	2a20      	cmp	r2, #32
 8007ae2:	d8ef      	bhi.n	8007ac4 <__ssvfiscanf_r+0xd4>
 8007ae4:	a101      	add	r1, pc, #4	; (adr r1, 8007aec <__ssvfiscanf_r+0xfc>)
 8007ae6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007aea:	bf00      	nop
 8007aec:	08007bbf 	.word	0x08007bbf
 8007af0:	08007ac5 	.word	0x08007ac5
 8007af4:	08007ac5 	.word	0x08007ac5
 8007af8:	08007c1d 	.word	0x08007c1d
 8007afc:	08007ac5 	.word	0x08007ac5
 8007b00:	08007ac5 	.word	0x08007ac5
 8007b04:	08007ac5 	.word	0x08007ac5
 8007b08:	08007ac5 	.word	0x08007ac5
 8007b0c:	08007ac5 	.word	0x08007ac5
 8007b10:	08007ac5 	.word	0x08007ac5
 8007b14:	08007ac5 	.word	0x08007ac5
 8007b18:	08007c33 	.word	0x08007c33
 8007b1c:	08007c09 	.word	0x08007c09
 8007b20:	08007b77 	.word	0x08007b77
 8007b24:	08007b77 	.word	0x08007b77
 8007b28:	08007b77 	.word	0x08007b77
 8007b2c:	08007ac5 	.word	0x08007ac5
 8007b30:	08007c0d 	.word	0x08007c0d
 8007b34:	08007ac5 	.word	0x08007ac5
 8007b38:	08007ac5 	.word	0x08007ac5
 8007b3c:	08007ac5 	.word	0x08007ac5
 8007b40:	08007ac5 	.word	0x08007ac5
 8007b44:	08007c43 	.word	0x08007c43
 8007b48:	08007c15 	.word	0x08007c15
 8007b4c:	08007bb7 	.word	0x08007bb7
 8007b50:	08007ac5 	.word	0x08007ac5
 8007b54:	08007ac5 	.word	0x08007ac5
 8007b58:	08007c3f 	.word	0x08007c3f
 8007b5c:	08007ac5 	.word	0x08007ac5
 8007b60:	08007c09 	.word	0x08007c09
 8007b64:	08007ac5 	.word	0x08007ac5
 8007b68:	08007ac5 	.word	0x08007ac5
 8007b6c:	08007bbf 	.word	0x08007bbf
 8007b70:	3b45      	subs	r3, #69	; 0x45
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d8a6      	bhi.n	8007ac4 <__ssvfiscanf_r+0xd4>
 8007b76:	2305      	movs	r3, #5
 8007b78:	e02b      	b.n	8007bd2 <__ssvfiscanf_r+0x1e2>
 8007b7a:	6863      	ldr	r3, [r4, #4]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	dd0d      	ble.n	8007b9c <__ssvfiscanf_r+0x1ac>
 8007b80:	6823      	ldr	r3, [r4, #0]
 8007b82:	781a      	ldrb	r2, [r3, #0]
 8007b84:	4552      	cmp	r2, sl
 8007b86:	f040 80a1 	bne.w	8007ccc <__ssvfiscanf_r+0x2dc>
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	6862      	ldr	r2, [r4, #4]
 8007b8e:	6023      	str	r3, [r4, #0]
 8007b90:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8007b92:	3a01      	subs	r2, #1
 8007b94:	3301      	adds	r3, #1
 8007b96:	6062      	str	r2, [r4, #4]
 8007b98:	9345      	str	r3, [sp, #276]	; 0x114
 8007b9a:	e752      	b.n	8007a42 <__ssvfiscanf_r+0x52>
 8007b9c:	4621      	mov	r1, r4
 8007b9e:	4630      	mov	r0, r6
 8007ba0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007ba2:	4798      	blx	r3
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	d0eb      	beq.n	8007b80 <__ssvfiscanf_r+0x190>
 8007ba8:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007baa:	2800      	cmp	r0, #0
 8007bac:	f040 8084 	bne.w	8007cb8 <__ssvfiscanf_r+0x2c8>
 8007bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb4:	e086      	b.n	8007cc4 <__ssvfiscanf_r+0x2d4>
 8007bb6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007bb8:	f042 0220 	orr.w	r2, r2, #32
 8007bbc:	9241      	str	r2, [sp, #260]	; 0x104
 8007bbe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007bc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bc4:	9241      	str	r2, [sp, #260]	; 0x104
 8007bc6:	2210      	movs	r2, #16
 8007bc8:	2b6f      	cmp	r3, #111	; 0x6f
 8007bca:	bf34      	ite	cc
 8007bcc:	2303      	movcc	r3, #3
 8007bce:	2304      	movcs	r3, #4
 8007bd0:	9242      	str	r2, [sp, #264]	; 0x108
 8007bd2:	9347      	str	r3, [sp, #284]	; 0x11c
 8007bd4:	6863      	ldr	r3, [r4, #4]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	dd41      	ble.n	8007c5e <__ssvfiscanf_r+0x26e>
 8007bda:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007bdc:	0659      	lsls	r1, r3, #25
 8007bde:	d404      	bmi.n	8007bea <__ssvfiscanf_r+0x1fa>
 8007be0:	6823      	ldr	r3, [r4, #0]
 8007be2:	781a      	ldrb	r2, [r3, #0]
 8007be4:	5cba      	ldrb	r2, [r7, r2]
 8007be6:	0712      	lsls	r2, r2, #28
 8007be8:	d440      	bmi.n	8007c6c <__ssvfiscanf_r+0x27c>
 8007bea:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007bec:	2b02      	cmp	r3, #2
 8007bee:	dc4f      	bgt.n	8007c90 <__ssvfiscanf_r+0x2a0>
 8007bf0:	466b      	mov	r3, sp
 8007bf2:	4622      	mov	r2, r4
 8007bf4:	4630      	mov	r0, r6
 8007bf6:	a941      	add	r1, sp, #260	; 0x104
 8007bf8:	f000 f874 	bl	8007ce4 <_scanf_chars>
 8007bfc:	2801      	cmp	r0, #1
 8007bfe:	d065      	beq.n	8007ccc <__ssvfiscanf_r+0x2dc>
 8007c00:	2802      	cmp	r0, #2
 8007c02:	f47f af1e 	bne.w	8007a42 <__ssvfiscanf_r+0x52>
 8007c06:	e7cf      	b.n	8007ba8 <__ssvfiscanf_r+0x1b8>
 8007c08:	220a      	movs	r2, #10
 8007c0a:	e7dd      	b.n	8007bc8 <__ssvfiscanf_r+0x1d8>
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	9342      	str	r3, [sp, #264]	; 0x108
 8007c10:	2303      	movs	r3, #3
 8007c12:	e7de      	b.n	8007bd2 <__ssvfiscanf_r+0x1e2>
 8007c14:	2308      	movs	r3, #8
 8007c16:	9342      	str	r3, [sp, #264]	; 0x108
 8007c18:	2304      	movs	r3, #4
 8007c1a:	e7da      	b.n	8007bd2 <__ssvfiscanf_r+0x1e2>
 8007c1c:	4629      	mov	r1, r5
 8007c1e:	4640      	mov	r0, r8
 8007c20:	f000 f9aa 	bl	8007f78 <__sccl>
 8007c24:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007c26:	4605      	mov	r5, r0
 8007c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c2c:	9341      	str	r3, [sp, #260]	; 0x104
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e7cf      	b.n	8007bd2 <__ssvfiscanf_r+0x1e2>
 8007c32:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c38:	9341      	str	r3, [sp, #260]	; 0x104
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	e7c9      	b.n	8007bd2 <__ssvfiscanf_r+0x1e2>
 8007c3e:	2302      	movs	r3, #2
 8007c40:	e7c7      	b.n	8007bd2 <__ssvfiscanf_r+0x1e2>
 8007c42:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007c44:	06c3      	lsls	r3, r0, #27
 8007c46:	f53f aefc 	bmi.w	8007a42 <__ssvfiscanf_r+0x52>
 8007c4a:	9b00      	ldr	r3, [sp, #0]
 8007c4c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007c4e:	1d19      	adds	r1, r3, #4
 8007c50:	9100      	str	r1, [sp, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	07c0      	lsls	r0, r0, #31
 8007c56:	bf4c      	ite	mi
 8007c58:	801a      	strhmi	r2, [r3, #0]
 8007c5a:	601a      	strpl	r2, [r3, #0]
 8007c5c:	e6f1      	b.n	8007a42 <__ssvfiscanf_r+0x52>
 8007c5e:	4621      	mov	r1, r4
 8007c60:	4630      	mov	r0, r6
 8007c62:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007c64:	4798      	blx	r3
 8007c66:	2800      	cmp	r0, #0
 8007c68:	d0b7      	beq.n	8007bda <__ssvfiscanf_r+0x1ea>
 8007c6a:	e79d      	b.n	8007ba8 <__ssvfiscanf_r+0x1b8>
 8007c6c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007c6e:	3201      	adds	r2, #1
 8007c70:	9245      	str	r2, [sp, #276]	; 0x114
 8007c72:	6862      	ldr	r2, [r4, #4]
 8007c74:	3a01      	subs	r2, #1
 8007c76:	2a00      	cmp	r2, #0
 8007c78:	6062      	str	r2, [r4, #4]
 8007c7a:	dd02      	ble.n	8007c82 <__ssvfiscanf_r+0x292>
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	6023      	str	r3, [r4, #0]
 8007c80:	e7ae      	b.n	8007be0 <__ssvfiscanf_r+0x1f0>
 8007c82:	4621      	mov	r1, r4
 8007c84:	4630      	mov	r0, r6
 8007c86:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007c88:	4798      	blx	r3
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	d0a8      	beq.n	8007be0 <__ssvfiscanf_r+0x1f0>
 8007c8e:	e78b      	b.n	8007ba8 <__ssvfiscanf_r+0x1b8>
 8007c90:	2b04      	cmp	r3, #4
 8007c92:	dc06      	bgt.n	8007ca2 <__ssvfiscanf_r+0x2b2>
 8007c94:	466b      	mov	r3, sp
 8007c96:	4622      	mov	r2, r4
 8007c98:	4630      	mov	r0, r6
 8007c9a:	a941      	add	r1, sp, #260	; 0x104
 8007c9c:	f000 f87a 	bl	8007d94 <_scanf_i>
 8007ca0:	e7ac      	b.n	8007bfc <__ssvfiscanf_r+0x20c>
 8007ca2:	4b0f      	ldr	r3, [pc, #60]	; (8007ce0 <__ssvfiscanf_r+0x2f0>)
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f43f aecc 	beq.w	8007a42 <__ssvfiscanf_r+0x52>
 8007caa:	466b      	mov	r3, sp
 8007cac:	4622      	mov	r2, r4
 8007cae:	4630      	mov	r0, r6
 8007cb0:	a941      	add	r1, sp, #260	; 0x104
 8007cb2:	f3af 8000 	nop.w
 8007cb6:	e7a1      	b.n	8007bfc <__ssvfiscanf_r+0x20c>
 8007cb8:	89a3      	ldrh	r3, [r4, #12]
 8007cba:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007cbe:	bf18      	it	ne
 8007cc0:	f04f 30ff 	movne.w	r0, #4294967295
 8007cc4:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8007cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ccc:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007cce:	e7f9      	b.n	8007cc4 <__ssvfiscanf_r+0x2d4>
 8007cd0:	0800793d 	.word	0x0800793d
 8007cd4:	080079b7 	.word	0x080079b7
 8007cd8:	08008969 	.word	0x08008969
 8007cdc:	08008642 	.word	0x08008642
 8007ce0:	00000000 	.word	0x00000000

08007ce4 <_scanf_chars>:
 8007ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ce8:	4615      	mov	r5, r2
 8007cea:	688a      	ldr	r2, [r1, #8]
 8007cec:	4680      	mov	r8, r0
 8007cee:	460c      	mov	r4, r1
 8007cf0:	b932      	cbnz	r2, 8007d00 <_scanf_chars+0x1c>
 8007cf2:	698a      	ldr	r2, [r1, #24]
 8007cf4:	2a00      	cmp	r2, #0
 8007cf6:	bf0c      	ite	eq
 8007cf8:	2201      	moveq	r2, #1
 8007cfa:	f04f 32ff 	movne.w	r2, #4294967295
 8007cfe:	608a      	str	r2, [r1, #8]
 8007d00:	2700      	movs	r7, #0
 8007d02:	6822      	ldr	r2, [r4, #0]
 8007d04:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8007d90 <_scanf_chars+0xac>
 8007d08:	06d1      	lsls	r1, r2, #27
 8007d0a:	bf5f      	itttt	pl
 8007d0c:	681a      	ldrpl	r2, [r3, #0]
 8007d0e:	1d11      	addpl	r1, r2, #4
 8007d10:	6019      	strpl	r1, [r3, #0]
 8007d12:	6816      	ldrpl	r6, [r2, #0]
 8007d14:	69a0      	ldr	r0, [r4, #24]
 8007d16:	b188      	cbz	r0, 8007d3c <_scanf_chars+0x58>
 8007d18:	2801      	cmp	r0, #1
 8007d1a:	d107      	bne.n	8007d2c <_scanf_chars+0x48>
 8007d1c:	682b      	ldr	r3, [r5, #0]
 8007d1e:	781a      	ldrb	r2, [r3, #0]
 8007d20:	6963      	ldr	r3, [r4, #20]
 8007d22:	5c9b      	ldrb	r3, [r3, r2]
 8007d24:	b953      	cbnz	r3, 8007d3c <_scanf_chars+0x58>
 8007d26:	bb27      	cbnz	r7, 8007d72 <_scanf_chars+0x8e>
 8007d28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d2c:	2802      	cmp	r0, #2
 8007d2e:	d120      	bne.n	8007d72 <_scanf_chars+0x8e>
 8007d30:	682b      	ldr	r3, [r5, #0]
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	f813 3009 	ldrb.w	r3, [r3, r9]
 8007d38:	071b      	lsls	r3, r3, #28
 8007d3a:	d41a      	bmi.n	8007d72 <_scanf_chars+0x8e>
 8007d3c:	6823      	ldr	r3, [r4, #0]
 8007d3e:	3701      	adds	r7, #1
 8007d40:	06da      	lsls	r2, r3, #27
 8007d42:	bf5e      	ittt	pl
 8007d44:	682b      	ldrpl	r3, [r5, #0]
 8007d46:	781b      	ldrbpl	r3, [r3, #0]
 8007d48:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007d4c:	682a      	ldr	r2, [r5, #0]
 8007d4e:	686b      	ldr	r3, [r5, #4]
 8007d50:	3201      	adds	r2, #1
 8007d52:	602a      	str	r2, [r5, #0]
 8007d54:	68a2      	ldr	r2, [r4, #8]
 8007d56:	3b01      	subs	r3, #1
 8007d58:	3a01      	subs	r2, #1
 8007d5a:	606b      	str	r3, [r5, #4]
 8007d5c:	60a2      	str	r2, [r4, #8]
 8007d5e:	b142      	cbz	r2, 8007d72 <_scanf_chars+0x8e>
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	dcd7      	bgt.n	8007d14 <_scanf_chars+0x30>
 8007d64:	4629      	mov	r1, r5
 8007d66:	4640      	mov	r0, r8
 8007d68:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007d6c:	4798      	blx	r3
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	d0d0      	beq.n	8007d14 <_scanf_chars+0x30>
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	f013 0310 	ands.w	r3, r3, #16
 8007d78:	d105      	bne.n	8007d86 <_scanf_chars+0xa2>
 8007d7a:	68e2      	ldr	r2, [r4, #12]
 8007d7c:	3201      	adds	r2, #1
 8007d7e:	60e2      	str	r2, [r4, #12]
 8007d80:	69a2      	ldr	r2, [r4, #24]
 8007d82:	b102      	cbz	r2, 8007d86 <_scanf_chars+0xa2>
 8007d84:	7033      	strb	r3, [r6, #0]
 8007d86:	6923      	ldr	r3, [r4, #16]
 8007d88:	2000      	movs	r0, #0
 8007d8a:	441f      	add	r7, r3
 8007d8c:	6127      	str	r7, [r4, #16]
 8007d8e:	e7cb      	b.n	8007d28 <_scanf_chars+0x44>
 8007d90:	08008969 	.word	0x08008969

08007d94 <_scanf_i>:
 8007d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d98:	460c      	mov	r4, r1
 8007d9a:	4698      	mov	r8, r3
 8007d9c:	4b72      	ldr	r3, [pc, #456]	; (8007f68 <_scanf_i+0x1d4>)
 8007d9e:	b087      	sub	sp, #28
 8007da0:	4682      	mov	sl, r0
 8007da2:	4616      	mov	r6, r2
 8007da4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007da8:	ab03      	add	r3, sp, #12
 8007daa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007dae:	4b6f      	ldr	r3, [pc, #444]	; (8007f6c <_scanf_i+0x1d8>)
 8007db0:	69a1      	ldr	r1, [r4, #24]
 8007db2:	4a6f      	ldr	r2, [pc, #444]	; (8007f70 <_scanf_i+0x1dc>)
 8007db4:	4627      	mov	r7, r4
 8007db6:	2903      	cmp	r1, #3
 8007db8:	bf18      	it	ne
 8007dba:	461a      	movne	r2, r3
 8007dbc:	68a3      	ldr	r3, [r4, #8]
 8007dbe:	9201      	str	r2, [sp, #4]
 8007dc0:	1e5a      	subs	r2, r3, #1
 8007dc2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007dc6:	bf81      	itttt	hi
 8007dc8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007dcc:	eb03 0905 	addhi.w	r9, r3, r5
 8007dd0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007dd4:	60a3      	strhi	r3, [r4, #8]
 8007dd6:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007dda:	bf98      	it	ls
 8007ddc:	f04f 0900 	movls.w	r9, #0
 8007de0:	463d      	mov	r5, r7
 8007de2:	f04f 0b00 	mov.w	fp, #0
 8007de6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8007dea:	6023      	str	r3, [r4, #0]
 8007dec:	6831      	ldr	r1, [r6, #0]
 8007dee:	ab03      	add	r3, sp, #12
 8007df0:	2202      	movs	r2, #2
 8007df2:	7809      	ldrb	r1, [r1, #0]
 8007df4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007df8:	f7ff fb08 	bl	800740c <memchr>
 8007dfc:	b328      	cbz	r0, 8007e4a <_scanf_i+0xb6>
 8007dfe:	f1bb 0f01 	cmp.w	fp, #1
 8007e02:	d159      	bne.n	8007eb8 <_scanf_i+0x124>
 8007e04:	6862      	ldr	r2, [r4, #4]
 8007e06:	b92a      	cbnz	r2, 8007e14 <_scanf_i+0x80>
 8007e08:	2308      	movs	r3, #8
 8007e0a:	6822      	ldr	r2, [r4, #0]
 8007e0c:	6063      	str	r3, [r4, #4]
 8007e0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e12:	6022      	str	r2, [r4, #0]
 8007e14:	6822      	ldr	r2, [r4, #0]
 8007e16:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8007e1a:	6022      	str	r2, [r4, #0]
 8007e1c:	68a2      	ldr	r2, [r4, #8]
 8007e1e:	1e51      	subs	r1, r2, #1
 8007e20:	60a1      	str	r1, [r4, #8]
 8007e22:	b192      	cbz	r2, 8007e4a <_scanf_i+0xb6>
 8007e24:	6832      	ldr	r2, [r6, #0]
 8007e26:	1c51      	adds	r1, r2, #1
 8007e28:	6031      	str	r1, [r6, #0]
 8007e2a:	7812      	ldrb	r2, [r2, #0]
 8007e2c:	f805 2b01 	strb.w	r2, [r5], #1
 8007e30:	6872      	ldr	r2, [r6, #4]
 8007e32:	3a01      	subs	r2, #1
 8007e34:	2a00      	cmp	r2, #0
 8007e36:	6072      	str	r2, [r6, #4]
 8007e38:	dc07      	bgt.n	8007e4a <_scanf_i+0xb6>
 8007e3a:	4631      	mov	r1, r6
 8007e3c:	4650      	mov	r0, sl
 8007e3e:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8007e42:	4790      	blx	r2
 8007e44:	2800      	cmp	r0, #0
 8007e46:	f040 8085 	bne.w	8007f54 <_scanf_i+0x1c0>
 8007e4a:	f10b 0b01 	add.w	fp, fp, #1
 8007e4e:	f1bb 0f03 	cmp.w	fp, #3
 8007e52:	d1cb      	bne.n	8007dec <_scanf_i+0x58>
 8007e54:	6863      	ldr	r3, [r4, #4]
 8007e56:	b90b      	cbnz	r3, 8007e5c <_scanf_i+0xc8>
 8007e58:	230a      	movs	r3, #10
 8007e5a:	6063      	str	r3, [r4, #4]
 8007e5c:	6863      	ldr	r3, [r4, #4]
 8007e5e:	4945      	ldr	r1, [pc, #276]	; (8007f74 <_scanf_i+0x1e0>)
 8007e60:	6960      	ldr	r0, [r4, #20]
 8007e62:	1ac9      	subs	r1, r1, r3
 8007e64:	f000 f888 	bl	8007f78 <__sccl>
 8007e68:	f04f 0b00 	mov.w	fp, #0
 8007e6c:	68a3      	ldr	r3, [r4, #8]
 8007e6e:	6822      	ldr	r2, [r4, #0]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d03d      	beq.n	8007ef0 <_scanf_i+0x15c>
 8007e74:	6831      	ldr	r1, [r6, #0]
 8007e76:	6960      	ldr	r0, [r4, #20]
 8007e78:	f891 c000 	ldrb.w	ip, [r1]
 8007e7c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d035      	beq.n	8007ef0 <_scanf_i+0x15c>
 8007e84:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8007e88:	d124      	bne.n	8007ed4 <_scanf_i+0x140>
 8007e8a:	0510      	lsls	r0, r2, #20
 8007e8c:	d522      	bpl.n	8007ed4 <_scanf_i+0x140>
 8007e8e:	f10b 0b01 	add.w	fp, fp, #1
 8007e92:	f1b9 0f00 	cmp.w	r9, #0
 8007e96:	d003      	beq.n	8007ea0 <_scanf_i+0x10c>
 8007e98:	3301      	adds	r3, #1
 8007e9a:	f109 39ff 	add.w	r9, r9, #4294967295
 8007e9e:	60a3      	str	r3, [r4, #8]
 8007ea0:	6873      	ldr	r3, [r6, #4]
 8007ea2:	3b01      	subs	r3, #1
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	6073      	str	r3, [r6, #4]
 8007ea8:	dd1b      	ble.n	8007ee2 <_scanf_i+0x14e>
 8007eaa:	6833      	ldr	r3, [r6, #0]
 8007eac:	3301      	adds	r3, #1
 8007eae:	6033      	str	r3, [r6, #0]
 8007eb0:	68a3      	ldr	r3, [r4, #8]
 8007eb2:	3b01      	subs	r3, #1
 8007eb4:	60a3      	str	r3, [r4, #8]
 8007eb6:	e7d9      	b.n	8007e6c <_scanf_i+0xd8>
 8007eb8:	f1bb 0f02 	cmp.w	fp, #2
 8007ebc:	d1ae      	bne.n	8007e1c <_scanf_i+0x88>
 8007ebe:	6822      	ldr	r2, [r4, #0]
 8007ec0:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8007ec4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007ec8:	d1bf      	bne.n	8007e4a <_scanf_i+0xb6>
 8007eca:	2310      	movs	r3, #16
 8007ecc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ed0:	6063      	str	r3, [r4, #4]
 8007ed2:	e7a2      	b.n	8007e1a <_scanf_i+0x86>
 8007ed4:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8007ed8:	6022      	str	r2, [r4, #0]
 8007eda:	780b      	ldrb	r3, [r1, #0]
 8007edc:	f805 3b01 	strb.w	r3, [r5], #1
 8007ee0:	e7de      	b.n	8007ea0 <_scanf_i+0x10c>
 8007ee2:	4631      	mov	r1, r6
 8007ee4:	4650      	mov	r0, sl
 8007ee6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007eea:	4798      	blx	r3
 8007eec:	2800      	cmp	r0, #0
 8007eee:	d0df      	beq.n	8007eb0 <_scanf_i+0x11c>
 8007ef0:	6823      	ldr	r3, [r4, #0]
 8007ef2:	05d9      	lsls	r1, r3, #23
 8007ef4:	d50d      	bpl.n	8007f12 <_scanf_i+0x17e>
 8007ef6:	42bd      	cmp	r5, r7
 8007ef8:	d909      	bls.n	8007f0e <_scanf_i+0x17a>
 8007efa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007efe:	4632      	mov	r2, r6
 8007f00:	4650      	mov	r0, sl
 8007f02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f06:	f105 39ff 	add.w	r9, r5, #4294967295
 8007f0a:	4798      	blx	r3
 8007f0c:	464d      	mov	r5, r9
 8007f0e:	42bd      	cmp	r5, r7
 8007f10:	d028      	beq.n	8007f64 <_scanf_i+0x1d0>
 8007f12:	6822      	ldr	r2, [r4, #0]
 8007f14:	f012 0210 	ands.w	r2, r2, #16
 8007f18:	d113      	bne.n	8007f42 <_scanf_i+0x1ae>
 8007f1a:	702a      	strb	r2, [r5, #0]
 8007f1c:	4639      	mov	r1, r7
 8007f1e:	6863      	ldr	r3, [r4, #4]
 8007f20:	4650      	mov	r0, sl
 8007f22:	9e01      	ldr	r6, [sp, #4]
 8007f24:	47b0      	blx	r6
 8007f26:	f8d8 3000 	ldr.w	r3, [r8]
 8007f2a:	6821      	ldr	r1, [r4, #0]
 8007f2c:	1d1a      	adds	r2, r3, #4
 8007f2e:	f8c8 2000 	str.w	r2, [r8]
 8007f32:	f011 0f20 	tst.w	r1, #32
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	d00f      	beq.n	8007f5a <_scanf_i+0x1c6>
 8007f3a:	6018      	str	r0, [r3, #0]
 8007f3c:	68e3      	ldr	r3, [r4, #12]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	60e3      	str	r3, [r4, #12]
 8007f42:	2000      	movs	r0, #0
 8007f44:	1bed      	subs	r5, r5, r7
 8007f46:	44ab      	add	fp, r5
 8007f48:	6925      	ldr	r5, [r4, #16]
 8007f4a:	445d      	add	r5, fp
 8007f4c:	6125      	str	r5, [r4, #16]
 8007f4e:	b007      	add	sp, #28
 8007f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f54:	f04f 0b00 	mov.w	fp, #0
 8007f58:	e7ca      	b.n	8007ef0 <_scanf_i+0x15c>
 8007f5a:	07ca      	lsls	r2, r1, #31
 8007f5c:	bf4c      	ite	mi
 8007f5e:	8018      	strhmi	r0, [r3, #0]
 8007f60:	6018      	strpl	r0, [r3, #0]
 8007f62:	e7eb      	b.n	8007f3c <_scanf_i+0x1a8>
 8007f64:	2001      	movs	r0, #1
 8007f66:	e7f2      	b.n	8007f4e <_scanf_i+0x1ba>
 8007f68:	080084dc 	.word	0x080084dc
 8007f6c:	08006a1d 	.word	0x08006a1d
 8007f70:	08008181 	.word	0x08008181
 8007f74:	08008a8c 	.word	0x08008a8c

08007f78 <__sccl>:
 8007f78:	b570      	push	{r4, r5, r6, lr}
 8007f7a:	780b      	ldrb	r3, [r1, #0]
 8007f7c:	4604      	mov	r4, r0
 8007f7e:	2b5e      	cmp	r3, #94	; 0x5e
 8007f80:	bf13      	iteet	ne
 8007f82:	2200      	movne	r2, #0
 8007f84:	2201      	moveq	r2, #1
 8007f86:	784b      	ldrbeq	r3, [r1, #1]
 8007f88:	1c48      	addne	r0, r1, #1
 8007f8a:	bf08      	it	eq
 8007f8c:	1c88      	addeq	r0, r1, #2
 8007f8e:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8007f92:	1e61      	subs	r1, r4, #1
 8007f94:	f801 2f01 	strb.w	r2, [r1, #1]!
 8007f98:	42a9      	cmp	r1, r5
 8007f9a:	d1fb      	bne.n	8007f94 <__sccl+0x1c>
 8007f9c:	b90b      	cbnz	r3, 8007fa2 <__sccl+0x2a>
 8007f9e:	3801      	subs	r0, #1
 8007fa0:	bd70      	pop	{r4, r5, r6, pc}
 8007fa2:	f082 0101 	eor.w	r1, r2, #1
 8007fa6:	54e1      	strb	r1, [r4, r3]
 8007fa8:	1c42      	adds	r2, r0, #1
 8007faa:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8007fae:	4610      	mov	r0, r2
 8007fb0:	2d2d      	cmp	r5, #45	; 0x2d
 8007fb2:	f102 36ff 	add.w	r6, r2, #4294967295
 8007fb6:	d006      	beq.n	8007fc6 <__sccl+0x4e>
 8007fb8:	2d5d      	cmp	r5, #93	; 0x5d
 8007fba:	d0f1      	beq.n	8007fa0 <__sccl+0x28>
 8007fbc:	b90d      	cbnz	r5, 8007fc2 <__sccl+0x4a>
 8007fbe:	4630      	mov	r0, r6
 8007fc0:	e7ee      	b.n	8007fa0 <__sccl+0x28>
 8007fc2:	462b      	mov	r3, r5
 8007fc4:	e7ef      	b.n	8007fa6 <__sccl+0x2e>
 8007fc6:	7816      	ldrb	r6, [r2, #0]
 8007fc8:	2e5d      	cmp	r6, #93	; 0x5d
 8007fca:	d0fa      	beq.n	8007fc2 <__sccl+0x4a>
 8007fcc:	42b3      	cmp	r3, r6
 8007fce:	dcf8      	bgt.n	8007fc2 <__sccl+0x4a>
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3001      	adds	r0, #1
 8007fd4:	4286      	cmp	r6, r0
 8007fd6:	5421      	strb	r1, [r4, r0]
 8007fd8:	dcfb      	bgt.n	8007fd2 <__sccl+0x5a>
 8007fda:	43d8      	mvns	r0, r3
 8007fdc:	4430      	add	r0, r6
 8007fde:	42b3      	cmp	r3, r6
 8007fe0:	bfa8      	it	ge
 8007fe2:	2000      	movge	r0, #0
 8007fe4:	1c5d      	adds	r5, r3, #1
 8007fe6:	182b      	adds	r3, r5, r0
 8007fe8:	3202      	adds	r2, #2
 8007fea:	e7de      	b.n	8007faa <__sccl+0x32>

08007fec <_raise_r>:
 8007fec:	291f      	cmp	r1, #31
 8007fee:	b538      	push	{r3, r4, r5, lr}
 8007ff0:	4604      	mov	r4, r0
 8007ff2:	460d      	mov	r5, r1
 8007ff4:	d904      	bls.n	8008000 <_raise_r+0x14>
 8007ff6:	2316      	movs	r3, #22
 8007ff8:	6003      	str	r3, [r0, #0]
 8007ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8007ffe:	bd38      	pop	{r3, r4, r5, pc}
 8008000:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008002:	b112      	cbz	r2, 800800a <_raise_r+0x1e>
 8008004:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008008:	b94b      	cbnz	r3, 800801e <_raise_r+0x32>
 800800a:	4620      	mov	r0, r4
 800800c:	f000 f830 	bl	8008070 <_getpid_r>
 8008010:	462a      	mov	r2, r5
 8008012:	4601      	mov	r1, r0
 8008014:	4620      	mov	r0, r4
 8008016:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800801a:	f000 b817 	b.w	800804c <_kill_r>
 800801e:	2b01      	cmp	r3, #1
 8008020:	d00a      	beq.n	8008038 <_raise_r+0x4c>
 8008022:	1c59      	adds	r1, r3, #1
 8008024:	d103      	bne.n	800802e <_raise_r+0x42>
 8008026:	2316      	movs	r3, #22
 8008028:	6003      	str	r3, [r0, #0]
 800802a:	2001      	movs	r0, #1
 800802c:	e7e7      	b.n	8007ffe <_raise_r+0x12>
 800802e:	2400      	movs	r4, #0
 8008030:	4628      	mov	r0, r5
 8008032:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008036:	4798      	blx	r3
 8008038:	2000      	movs	r0, #0
 800803a:	e7e0      	b.n	8007ffe <_raise_r+0x12>

0800803c <raise>:
 800803c:	4b02      	ldr	r3, [pc, #8]	; (8008048 <raise+0xc>)
 800803e:	4601      	mov	r1, r0
 8008040:	6818      	ldr	r0, [r3, #0]
 8008042:	f7ff bfd3 	b.w	8007fec <_raise_r>
 8008046:	bf00      	nop
 8008048:	20000044 	.word	0x20000044

0800804c <_kill_r>:
 800804c:	b538      	push	{r3, r4, r5, lr}
 800804e:	2300      	movs	r3, #0
 8008050:	4d06      	ldr	r5, [pc, #24]	; (800806c <_kill_r+0x20>)
 8008052:	4604      	mov	r4, r0
 8008054:	4608      	mov	r0, r1
 8008056:	4611      	mov	r1, r2
 8008058:	602b      	str	r3, [r5, #0]
 800805a:	f7f9 f842 	bl	80010e2 <_kill>
 800805e:	1c43      	adds	r3, r0, #1
 8008060:	d102      	bne.n	8008068 <_kill_r+0x1c>
 8008062:	682b      	ldr	r3, [r5, #0]
 8008064:	b103      	cbz	r3, 8008068 <_kill_r+0x1c>
 8008066:	6023      	str	r3, [r4, #0]
 8008068:	bd38      	pop	{r3, r4, r5, pc}
 800806a:	bf00      	nop
 800806c:	200006ec 	.word	0x200006ec

08008070 <_getpid_r>:
 8008070:	f7f9 b830 	b.w	80010d4 <_getpid>

08008074 <_strtol_l.isra.0>:
 8008074:	2b01      	cmp	r3, #1
 8008076:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800807a:	4686      	mov	lr, r0
 800807c:	d001      	beq.n	8008082 <_strtol_l.isra.0+0xe>
 800807e:	2b24      	cmp	r3, #36	; 0x24
 8008080:	d906      	bls.n	8008090 <_strtol_l.isra.0+0x1c>
 8008082:	f7fc ffad 	bl	8004fe0 <__errno>
 8008086:	2316      	movs	r3, #22
 8008088:	6003      	str	r3, [r0, #0]
 800808a:	2000      	movs	r0, #0
 800808c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008090:	468c      	mov	ip, r1
 8008092:	4e3a      	ldr	r6, [pc, #232]	; (800817c <_strtol_l.isra.0+0x108>)
 8008094:	4660      	mov	r0, ip
 8008096:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800809a:	5da5      	ldrb	r5, [r4, r6]
 800809c:	f015 0508 	ands.w	r5, r5, #8
 80080a0:	d1f8      	bne.n	8008094 <_strtol_l.isra.0+0x20>
 80080a2:	2c2d      	cmp	r4, #45	; 0x2d
 80080a4:	d133      	bne.n	800810e <_strtol_l.isra.0+0x9a>
 80080a6:	f04f 0801 	mov.w	r8, #1
 80080aa:	f89c 4000 	ldrb.w	r4, [ip]
 80080ae:	f100 0c02 	add.w	ip, r0, #2
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d05d      	beq.n	8008172 <_strtol_l.isra.0+0xfe>
 80080b6:	2b10      	cmp	r3, #16
 80080b8:	d10c      	bne.n	80080d4 <_strtol_l.isra.0+0x60>
 80080ba:	2c30      	cmp	r4, #48	; 0x30
 80080bc:	d10a      	bne.n	80080d4 <_strtol_l.isra.0+0x60>
 80080be:	f89c 0000 	ldrb.w	r0, [ip]
 80080c2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80080c6:	2858      	cmp	r0, #88	; 0x58
 80080c8:	d14e      	bne.n	8008168 <_strtol_l.isra.0+0xf4>
 80080ca:	2310      	movs	r3, #16
 80080cc:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80080d0:	f10c 0c02 	add.w	ip, ip, #2
 80080d4:	2500      	movs	r5, #0
 80080d6:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 80080da:	3f01      	subs	r7, #1
 80080dc:	fbb7 f9f3 	udiv	r9, r7, r3
 80080e0:	4628      	mov	r0, r5
 80080e2:	fb03 7a19 	mls	sl, r3, r9, r7
 80080e6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80080ea:	2e09      	cmp	r6, #9
 80080ec:	d818      	bhi.n	8008120 <_strtol_l.isra.0+0xac>
 80080ee:	4634      	mov	r4, r6
 80080f0:	42a3      	cmp	r3, r4
 80080f2:	dd24      	ble.n	800813e <_strtol_l.isra.0+0xca>
 80080f4:	2d00      	cmp	r5, #0
 80080f6:	db1f      	blt.n	8008138 <_strtol_l.isra.0+0xc4>
 80080f8:	4581      	cmp	r9, r0
 80080fa:	d31d      	bcc.n	8008138 <_strtol_l.isra.0+0xc4>
 80080fc:	d101      	bne.n	8008102 <_strtol_l.isra.0+0x8e>
 80080fe:	45a2      	cmp	sl, r4
 8008100:	db1a      	blt.n	8008138 <_strtol_l.isra.0+0xc4>
 8008102:	2501      	movs	r5, #1
 8008104:	fb00 4003 	mla	r0, r0, r3, r4
 8008108:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800810c:	e7eb      	b.n	80080e6 <_strtol_l.isra.0+0x72>
 800810e:	2c2b      	cmp	r4, #43	; 0x2b
 8008110:	bf08      	it	eq
 8008112:	f89c 4000 	ldrbeq.w	r4, [ip]
 8008116:	46a8      	mov	r8, r5
 8008118:	bf08      	it	eq
 800811a:	f100 0c02 	addeq.w	ip, r0, #2
 800811e:	e7c8      	b.n	80080b2 <_strtol_l.isra.0+0x3e>
 8008120:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8008124:	2e19      	cmp	r6, #25
 8008126:	d801      	bhi.n	800812c <_strtol_l.isra.0+0xb8>
 8008128:	3c37      	subs	r4, #55	; 0x37
 800812a:	e7e1      	b.n	80080f0 <_strtol_l.isra.0+0x7c>
 800812c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8008130:	2e19      	cmp	r6, #25
 8008132:	d804      	bhi.n	800813e <_strtol_l.isra.0+0xca>
 8008134:	3c57      	subs	r4, #87	; 0x57
 8008136:	e7db      	b.n	80080f0 <_strtol_l.isra.0+0x7c>
 8008138:	f04f 35ff 	mov.w	r5, #4294967295
 800813c:	e7e4      	b.n	8008108 <_strtol_l.isra.0+0x94>
 800813e:	2d00      	cmp	r5, #0
 8008140:	da08      	bge.n	8008154 <_strtol_l.isra.0+0xe0>
 8008142:	2322      	movs	r3, #34	; 0x22
 8008144:	4638      	mov	r0, r7
 8008146:	f8ce 3000 	str.w	r3, [lr]
 800814a:	2a00      	cmp	r2, #0
 800814c:	d09e      	beq.n	800808c <_strtol_l.isra.0+0x18>
 800814e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8008152:	e007      	b.n	8008164 <_strtol_l.isra.0+0xf0>
 8008154:	f1b8 0f00 	cmp.w	r8, #0
 8008158:	d000      	beq.n	800815c <_strtol_l.isra.0+0xe8>
 800815a:	4240      	negs	r0, r0
 800815c:	2a00      	cmp	r2, #0
 800815e:	d095      	beq.n	800808c <_strtol_l.isra.0+0x18>
 8008160:	2d00      	cmp	r5, #0
 8008162:	d1f4      	bne.n	800814e <_strtol_l.isra.0+0xda>
 8008164:	6011      	str	r1, [r2, #0]
 8008166:	e791      	b.n	800808c <_strtol_l.isra.0+0x18>
 8008168:	2430      	movs	r4, #48	; 0x30
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1b2      	bne.n	80080d4 <_strtol_l.isra.0+0x60>
 800816e:	2308      	movs	r3, #8
 8008170:	e7b0      	b.n	80080d4 <_strtol_l.isra.0+0x60>
 8008172:	2c30      	cmp	r4, #48	; 0x30
 8008174:	d0a3      	beq.n	80080be <_strtol_l.isra.0+0x4a>
 8008176:	230a      	movs	r3, #10
 8008178:	e7ac      	b.n	80080d4 <_strtol_l.isra.0+0x60>
 800817a:	bf00      	nop
 800817c:	08008969 	.word	0x08008969

08008180 <_strtol_r>:
 8008180:	f7ff bf78 	b.w	8008074 <_strtol_l.isra.0>

08008184 <__submore>:
 8008184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008188:	460c      	mov	r4, r1
 800818a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800818c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008190:	4299      	cmp	r1, r3
 8008192:	d11b      	bne.n	80081cc <__submore+0x48>
 8008194:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008198:	f7fd faa6 	bl	80056e8 <_malloc_r>
 800819c:	b918      	cbnz	r0, 80081a6 <__submore+0x22>
 800819e:	f04f 30ff 	mov.w	r0, #4294967295
 80081a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081aa:	63a3      	str	r3, [r4, #56]	; 0x38
 80081ac:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80081b0:	6360      	str	r0, [r4, #52]	; 0x34
 80081b2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80081b6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80081ba:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80081be:	7043      	strb	r3, [r0, #1]
 80081c0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80081c4:	7003      	strb	r3, [r0, #0]
 80081c6:	6020      	str	r0, [r4, #0]
 80081c8:	2000      	movs	r0, #0
 80081ca:	e7ea      	b.n	80081a2 <__submore+0x1e>
 80081cc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80081ce:	0077      	lsls	r7, r6, #1
 80081d0:	463a      	mov	r2, r7
 80081d2:	f7ff f95d 	bl	8007490 <_realloc_r>
 80081d6:	4605      	mov	r5, r0
 80081d8:	2800      	cmp	r0, #0
 80081da:	d0e0      	beq.n	800819e <__submore+0x1a>
 80081dc:	eb00 0806 	add.w	r8, r0, r6
 80081e0:	4601      	mov	r1, r0
 80081e2:	4632      	mov	r2, r6
 80081e4:	4640      	mov	r0, r8
 80081e6:	f7ff f91f 	bl	8007428 <memcpy>
 80081ea:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80081ee:	f8c4 8000 	str.w	r8, [r4]
 80081f2:	e7e9      	b.n	80081c8 <__submore+0x44>

080081f4 <_gettimeofday>:
 80081f4:	2258      	movs	r2, #88	; 0x58
 80081f6:	4b02      	ldr	r3, [pc, #8]	; (8008200 <_gettimeofday+0xc>)
 80081f8:	f04f 30ff 	mov.w	r0, #4294967295
 80081fc:	601a      	str	r2, [r3, #0]
 80081fe:	4770      	bx	lr
 8008200:	200006ec 	.word	0x200006ec

08008204 <_init>:
 8008204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008206:	bf00      	nop
 8008208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800820a:	bc08      	pop	{r3}
 800820c:	469e      	mov	lr, r3
 800820e:	4770      	bx	lr

08008210 <_fini>:
 8008210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008212:	bf00      	nop
 8008214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008216:	bc08      	pop	{r3}
 8008218:	469e      	mov	lr, r3
 800821a:	4770      	bx	lr
