Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/hendri/Documents/workspaceXilinx/simpleAndGate/andTestbench_isim_beh.exe -prj /home/hendri/Documents/workspaceXilinx/simpleAndGate/andTestbench_beh.prj work.andTestbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/hendri/Documents/workspaceXilinx/simpleAndGate/andvhdl.vhd" into library work
Parsing VHDL file "/home/hendri/Documents/workspaceXilinx/simpleAndGate/andTestbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37100 KB
Fuse CPU Usage: 2400 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity andvhdl [andvhdl_default]
Compiling architecture behavior of entity andtestbench
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/hendri/Documents/workspaceXilinx/simpleAndGate/andTestbench_isim_beh.exe
Fuse Memory Usage: 44664 KB
Fuse CPU Usage: 2450 ms
GCC CPU Usage: 1310 ms
