<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Design Assistant Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus II 64-Bit Design Assistant<ul><li class="info_message">Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition</li><li class="info_message">Info: Processing started: Sun Feb 19 19:15:52 2023</li></ul></li><li class="info_message">Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC</li><li class="warning_message">Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.</li><li class="info_message">Info (332104): Reading SDC File: &apos;RESDMAC.sdc&apos;</li><li class="info_message">Info (332110): Deriving PLL clocks<ul><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 22.50 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[0]} {u_PLL|APLL_inst|altpll_component|pll|clk[0]}</li><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[1]} {u_PLL|APLL_inst|altpll_component|pll|clk[1]}</li><li class="info_message">Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[2]} {u_PLL|APLL_inst|altpll_component|pll|clk[2]}</li></ul></li><li class="warning_message">Warning (332125): Found combinational loop of 4 nodes<ul><li class="warning_message">Warning (332126): Node &quot;int_fifo|u_full_empty_ctr|FIFOEMPTY~2|combout&quot;</li><li class="warning_message">Warning (332126): Node &quot;int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|datac&quot;</li><li class="warning_message">Warning (332126): Node &quot;int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|combout&quot;</li><li class="warning_message">Warning (332126): Node &quot;int_fifo|u_full_empty_ctr|FIFOEMPTY~2|dataa&quot;</li></ul></li><li class="warning_message">Warning (332060): Node: registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|STATE[0] was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|DECFIFO was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|INCFIFO was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|RDFIFO_d was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|INCBO_o was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: ADDR[2] was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|RIFIFO_d was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|PAS was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|INCNO was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: LLW was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: CPU_SM:u_CPU_SM|INCNI was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: LHW was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|S2CPU_o was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: SCSI_SM:u_SCSI_SM|nLS2CPU was determined to be a clock but was found without an associated clock assignment.</li><li class="warning_message">Warning (332060): Node: DS_O_ was determined to be a clock but was found without an associated clock assignment.</li><li class="critical_warning_message">Critical Warning (308033): (Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 3 combinational loops related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL&quot;</li></ul></li><li class="critical_warning_message">Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 14 node(s) related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;rtl~0&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;INCNO&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;INCNI&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK&quot;</li></ul></li><li class="critical_warning_message">Critical Warning (308055): (High) Rule A108: Design should not contain latches. Found 9 latch(es) related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~9&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~17&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~1&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~13&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~21&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~25&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~29&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~5&quot;</li></ul></li><li class="critical_warning_message">Critical Warning (308042): (High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|S2CPU_o&quot;</li></ul></li><li class="critical_warning_message">Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 9 node(s) related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_term:u_registers_term|CYCLE_END~0&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|RDRST_~0&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|RIRST_~0&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|CLR_FLUSHFIFO~0&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_cntr:u_registers_cntr|CLR_DMAENA~0&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_istr:u_registers_istr|CLR_INT_~0&quot;</li></ul></li><li class="critical_warning_message">Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 19 node(s) related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_istr:u_registers_istr|FE&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated&quot;</li></ul></li><li class="critical_warning_message">Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 4 node(s) related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_istr:u_registers_istr|INT_P&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_istr:u_registers_istr|INT_F&quot;</li></ul></li><li class="critical_warning_message">Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 37 asynchronous clock domain interface structure(s) related to this rule.<ul><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|CCPUREQ&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|PAS&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|nLS2CPU&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|CDSACK_&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|BGRANT_&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|nCYCLEDONE&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|A1&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|INCFIFO&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|FLUSHFIFO&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|FLUSHFIFO&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|DMAENA&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|PLHW&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;SCSI_SM:u_SCSI_SM|CDREQ_&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|PDS&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;CPU_SM:u_CPU_SM|PLLW&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]&quot;</li><li class="critical_warning_message">Critical Warning (308012): Node  &quot;datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]&quot;</li><li class="info_message">Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.</li></ul></li><li class="warning_message">Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 10 node(s) related to this rule.<ul><li class="warning_message">Warning (308010): Node  &quot;rtl~0&quot;</li><li class="warning_message">Warning (308010): Node  &quot;SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK&quot;</li><li class="warning_message">Warning (308010): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR&quot;</li><li class="warning_message">Warning (308010): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA&quot;</li><li class="warning_message">Warning (308010): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_&quot;</li><li class="warning_message">Warning (308010): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_&quot;</li><li class="warning_message">Warning (308010): Node  &quot;INCNO&quot;</li><li class="warning_message">Warning (308010): Node  &quot;INCNI&quot;</li><li class="warning_message">Warning (308010): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR&quot;</li><li class="warning_message">Warning (308010): Node  &quot;fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK&quot;</li></ul></li><li class="warning_message">Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 7 nodes related to this rule.<ul><li class="warning_message">Warning (308010): Node  &quot;SCSI_SM:u_SCSI_SM|INCBO_o&quot;</li><li class="warning_message">Warning (308010): Node  &quot;CPU_SM:u_CPU_SM|PAS&quot;</li><li class="warning_message">Warning (308010): Node  &quot;CPU_SM:u_CPU_SM|DECFIFO&quot;</li><li class="warning_message">Warning (308010): Node  &quot;SCSI_SM:u_SCSI_SM|S2CPU_o&quot;</li><li class="warning_message">Warning (308010): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR&quot;</li><li class="warning_message">Warning (308010): Node  &quot;CPU_SM:u_CPU_SM|INCFIFO&quot;</li><li class="warning_message">Warning (308010): Node  &quot;registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_&quot;</li></ul></li><li class="warning_message">Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.<ul><li class="warning_message">Warning (308010): Node  &quot;_RST&quot;</li></ul></li><li class="warning_message">Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule.<ul><li class="warning_message">Warning (308010): Node  &quot;SCSI_SM:u_SCSI_SM|CRESET_&quot;</li></ul></li><li class="info_message">Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 28 node(s) with highest fan-out.<ul><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[0]&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[4]&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[1]&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|STATE[3]&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|CRESET_&quot;</li><li class="info_message">Info (308011): Node  &quot;_RST&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|S2CPU_o&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[2]&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[3]&quot;</li><li class="info_message">Info (308011): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~4&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|S2F_o&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~7&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~5&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~6&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~0&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~3&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~1&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~2&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|PAS~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl&quot;</li></ul></li><li class="info_message">Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.<ul><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|S2CPU_o&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[3]&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|S2F_o&quot;</li><li class="info_message">Info (308011): Node  &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[1]&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[4]&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|CRESET_&quot;</li><li class="info_message">Info (308011): Node  &quot;_RST&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~2&quot;</li><li class="info_message">Info (308011): Node  &quot;datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[0]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~1&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|STATE[2]&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~3&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~4&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~7&quot;</li><li class="info_message">Info (308011): Node  &quot;CPU_SM:u_CPU_SM|PAS~clkctrl&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~0&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~5&quot;</li><li class="info_message">Info (308011): Node  &quot;fifo:int_fifo|Decoder0~6&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|STATE[3]&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|STATE[1]&quot;</li><li class="info_message">Info (308011): Node  &quot;SCSI_SM:u_SCSI_SM|STATE[4]&quot;</li><li class="info_message">Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.</li></ul></li><li class="info_message">Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 78 information messages and 115 warning messages</li><li class="info_message">Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 142 warnings<ul><li class="info_message">Info: Peak virtual memory: 4546 megabytes</li><li class="info_message">Info: Processing ended: Sun Feb 19 19:15:53 2023</li><li class="info_message">Info: Elapsed time: 00:00:01</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:00</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
