// NVDLA TRACE config: cdp_passthrough_8x8x32_pack_inc
//---------- Layer:CDP_0, scenario:CDP----------
//----------## Layer:CDP_0: memory preparation, begin----------
mem_load(pri_mem, 0x80080000, "CDP_0_output.dat");
mem_load(pri_mem, 0x80000000, "CDP_0_input.dat");
//----------## Layer:CDP_0: memory preparation, end----------
//----------## Layer:CDP_0: cross layer dependency, begin----------
//----------## Layer:CDP_0: cross layer dependency, end----------
//----------## Layer:CDP_0: set producer pointer, begin----------
reg_write(NVDLA_CDP.S_POINTER_0, 0);
reg_write(NVDLA_CDP_RDMA.S_POINTER_0, 0);
//----------## Layer:CDP_0: set producer pointer, end----------
//----------## Layer:CDP_0: LUT programming, begin----------
reg_write(NVDLA_CDP.S_LUT_ACCESS_CFG_0, 0x30000);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x4);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x5);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x6);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x7);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x8);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x9);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x10);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x11);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x12);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x13);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x14);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x15);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x16);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x17);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x18);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x19);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x20);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x21);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x22);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x23);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x24);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x25);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x26);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x27);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x28);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x29);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x30);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x31);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x32);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x33);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x34);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x35);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x36);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x37);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x38);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x39);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x40);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x41);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x42);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x43);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x44);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x45);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x46);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x47);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x48);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x49);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x4a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x4b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x4c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x4d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x4e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x4f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x50);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x51);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x52);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x53);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x54);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x55);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x56);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x57);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x58);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x59);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x5a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x5b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x5c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x5d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x5e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x5f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x60);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x61);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x62);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x63);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x64);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x65);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x66);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x67);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x68);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x69);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x6a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x6b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x6c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x6d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x6e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x6f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x70);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x71);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x72);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x73);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x74);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x75);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x76);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x77);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x78);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x79);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x7a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x7b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x7c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x7d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x7e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x7f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x80);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x81);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x82);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x83);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x84);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x85);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x86);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x87);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x88);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x89);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x8a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x8b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x8c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x8d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x8e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x8f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x90);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x91);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x92);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x93);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x94);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x95);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x96);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x97);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x98);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x99);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x9a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x9b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x9c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x9d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x9e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x9f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa1);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa2);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa3);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa4);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa5);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa6);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa7);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa8);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa9);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xaa);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xab);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xac);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xad);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xae);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xaf);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb1);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb2);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb3);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb4);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb5);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb6);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb7);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb8);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb9);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xba);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xbb);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xbc);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xbd);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xbe);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xbf);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc1);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc2);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc3);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc4);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc5);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc6);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc7);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc8);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc9);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xca);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xcb);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xcc);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xcd);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xce);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xcf);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd1);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd2);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd3);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd4);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd5);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd6);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd7);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd8);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd9);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xda);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xdb);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xdc);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xdd);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xde);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xdf);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe1);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe2);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe3);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe4);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe5);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe6);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe7);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe8);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe9);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xea);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xeb);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xec);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xed);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xee);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xef);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf1);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf2);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf3);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf4);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf5);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf6);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf7);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf8);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf9);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xfa);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xfb);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xfc);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xfd);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xfe);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xff);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x100);
reg_write(NVDLA_CDP.S_LUT_ACCESS_CFG_0, 0x20000);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x4);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x5);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x6);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x7);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x8);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x9);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xa);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xb);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xc);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xd);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xe);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0xf);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x10);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x11);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x12);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x13);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x14);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x15);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x16);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x17);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x18);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x19);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x1f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x20);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x21);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x22);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x23);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x24);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x25);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x26);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x27);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x28);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x29);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x2f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x30);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x31);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x32);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x33);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x34);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x35);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x36);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x37);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x38);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x39);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3a);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3b);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3c);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3d);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3e);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x3f);
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x40);
reg_write(NVDLA_CDP.S_LUT_LE_START_LOW_0, 0x0);
// NVDLA_CDP.S_LUT_LE_START_LOW_0.LUT_LE_START_LOW:0x0
reg_write(NVDLA_CDP.S_LUT_LO_END_LOW_0, 0x100);
// NVDLA_CDP.S_LUT_LO_END_LOW_0.LUT_LO_END_LOW:0x100
reg_write(NVDLA_CDP.S_LUT_ACCESS_CFG_0, 0x0);
// NVDLA_CDP.S_LUT_ACCESS_CFG_0.LUT_ACCESS_TYPE:READ : 0x0
// NVDLA_CDP.S_LUT_ACCESS_CFG_0.LUT_TABLE_ID:LE : 0x0
// NVDLA_CDP.S_LUT_ACCESS_CFG_0.LUT_ADDR:0x0
reg_write(NVDLA_CDP.S_LUT_ACCESS_DATA_0, 0x0);
// NVDLA_CDP.S_LUT_ACCESS_DATA_0.LUT_DATA:0x0
reg_write(NVDLA_CDP.S_LUT_LE_START_HIGH_0, 0x0);
// NVDLA_CDP.S_LUT_LE_START_HIGH_0.LUT_LE_START_HIGH:0x0
reg_write(NVDLA_CDP.S_LUT_LO_END_HIGH_0, 0x0);
// NVDLA_CDP.S_LUT_LO_END_HIGH_0.LUT_LO_END_HIGH:0x0
reg_write(NVDLA_CDP.S_LUT_CFG_0, 0x1);
// NVDLA_CDP.S_LUT_CFG_0.LUT_UFLOW_PRIORITY:LE : 0x0
// NVDLA_CDP.S_LUT_CFG_0.LUT_OFLOW_PRIORITY:LE : 0x0
// NVDLA_CDP.S_LUT_CFG_0.LUT_HYBRID_PRIORITY:LE : 0x0
// NVDLA_CDP.S_LUT_CFG_0.LUT_LE_FUNCTION:LINEAR : 0x1
reg_write(NVDLA_CDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
// NVDLA_CDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_OFLOW_SHIFT:0x0
// NVDLA_CDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_UFLOW_SHIFT:0x0
reg_write(NVDLA_CDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
// NVDLA_CDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_UFLOW_SCALE:0x0
// NVDLA_CDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_OFLOW_SCALE:0x0
reg_write(NVDLA_CDP.S_LUT_INFO_0, 0x0);
// NVDLA_CDP.S_LUT_INFO_0.LUT_LE_INDEX_SELECT:0x0
// NVDLA_CDP.S_LUT_INFO_0.LUT_LE_INDEX_OFFSET:0x0
// NVDLA_CDP.S_LUT_INFO_0.LUT_LO_INDEX_SELECT:0x0
reg_write(NVDLA_CDP.S_LUT_LE_END_LOW_0, 0x40);
// NVDLA_CDP.S_LUT_LE_END_LOW_0.LUT_LE_END_LOW:0x40
reg_write(NVDLA_CDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
// NVDLA_CDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_OFLOW_SCALE:0x0
// NVDLA_CDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_UFLOW_SCALE:0x0
reg_write(NVDLA_CDP.S_LUT_LE_END_HIGH_0, 0x0);
// NVDLA_CDP.S_LUT_LE_END_HIGH_0.LUT_LE_END_HIGH:0x0
reg_write(NVDLA_CDP.S_LUT_LO_START_HIGH_0, 0x0);
// NVDLA_CDP.S_LUT_LO_START_HIGH_0.LUT_LO_START_HIGH:0x0
reg_write(NVDLA_CDP.S_LUT_LO_START_LOW_0, 0x0);
// NVDLA_CDP.S_LUT_LO_START_LOW_0.LUT_LO_START_LOW:0x0
reg_write(NVDLA_CDP.S_LUT_LO_SLOPE_SHIFT_0, 0x0);
// NVDLA_CDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_UFLOW_SHIFT:0x0
// NVDLA_CDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_OFLOW_SHIFT:0x0
//----------## Layer:CDP_0: LUT programming, end----------
//----------## Layer:CDP_0: configuraion, begin----------
reg_write(NVDLA_CDP.D_DATOUT_OFFSET_0, 0x80);
// NVDLA_CDP.D_DATOUT_OFFSET_0.DATOUT_OFFSET:0x80
reg_write(NVDLA_CDP.D_DST_SURFACE_STRIDE_0, 0x200);
// NVDLA_CDP.D_DST_SURFACE_STRIDE_0.DST_SURFACE_STRIDE:0x40
reg_write(NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80000000);
// NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_LOW_0.SRC_BASE_ADDR_LOW:0x4000000
reg_write(NVDLA_CDP.D_DST_DMA_CFG_0, 0x1);
// NVDLA_CDP.D_DST_DMA_CFG_0.DST_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x7);
// NVDLA_CDP_RDMA.D_DATA_CUBE_WIDTH_0.WIDTH:0x7
reg_write(NVDLA_CDP_RDMA.D_DATA_FORMAT_0, 0x0);
// NVDLA_CDP_RDMA.D_DATA_FORMAT_0.INPUT_DATA:INT8 : 0x0
reg_write(NVDLA_CDP.D_DATIN_SCALE_0, 0x1);
// NVDLA_CDP.D_DATIN_SCALE_0.DATIN_SCALE:0x1
reg_write(NVDLA_CDP.D_DATOUT_SHIFTER_0, 0x0);
// NVDLA_CDP.D_DATOUT_SHIFTER_0.DATOUT_SHIFTER:0x0
reg_write(NVDLA_CDP.D_CYA_0, 0x0);
// NVDLA_CDP.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDP_RDMA.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDP_RDMA.D_PERF_ENABLE_0.DMA_EN:DISABLE : 0x0
reg_write(NVDLA_CDP.D_LRN_CFG_0, 0x0);
// NVDLA_CDP.D_LRN_CFG_0.NORMALZ_LEN:LEN3 : 0x0
reg_write(NVDLA_CDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x1f);
// NVDLA_CDP_RDMA.D_DATA_CUBE_CHANNEL_0.CHANNEL:0x1f
reg_write(NVDLA_CDP.D_DATA_FORMAT_0, 0x0);
// NVDLA_CDP.D_DATA_FORMAT_0.INPUT_DATA_TYPE:INT8 : 0x0
reg_write(NVDLA_CDP.D_DATIN_SHIFTER_0, 0x0);
// NVDLA_CDP.D_DATIN_SHIFTER_0.DATIN_SHIFTER:0x0
reg_write(NVDLA_CDP.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDP.D_PERF_ENABLE_0.LUT_EN:DISABLE : 0x0
// NVDLA_CDP.D_PERF_ENABLE_0.DMA_EN:DISABLE : 0x0
reg_write(NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_CDP_RDMA.D_SRC_BASE_ADDR_HIGH_0.SRC_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_CDP.D_DST_BASE_ADDR_HIGH_0.DST_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
// NVDLA_CDP_RDMA.D_SRC_DMA_CFG_0.SRC_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDP.D_DATOUT_SCALE_0, 0x1);
// NVDLA_CDP.D_DATOUT_SCALE_0.DATOUT_SCALE:0x1
reg_write(NVDLA_CDP.D_DATIN_OFFSET_0, 0x80);
// NVDLA_CDP.D_DATIN_OFFSET_0.DATIN_OFFSET:0x80
reg_write(NVDLA_CDP.D_NAN_FLUSH_TO_ZERO_0, 0x0);
// NVDLA_CDP.D_NAN_FLUSH_TO_ZERO_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDP.D_FUNC_BYPASS_0, 0x3);
// NVDLA_CDP.D_FUNC_BYPASS_0.SQSUM_BYPASS:ENABLE : 0x1
// NVDLA_CDP.D_FUNC_BYPASS_0.MUL_BYPASS:ENABLE : 0x1
reg_write(NVDLA_CDP.D_DST_BASE_ADDR_LOW_0, 0x80080000);
// NVDLA_CDP.D_DST_BASE_ADDR_LOW_0.DST_BASE_ADDR_LOW:0x4004000
reg_write(NVDLA_CDP_RDMA.D_CYA_0, 0x0);
// NVDLA_CDP_RDMA.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x200);
// NVDLA_CDP_RDMA.D_SRC_SURFACE_STRIDE_0.SRC_SURFACE_STRIDE:0x40
reg_write(NVDLA_CDP.D_DST_LINE_STRIDE_0, 0x40);
// NVDLA_CDP.D_DST_LINE_STRIDE_0.DST_LINE_STRIDE:0x8
reg_write(NVDLA_CDP_RDMA.D_SRC_LINE_STRIDE_0, 0x40);
// NVDLA_CDP_RDMA.D_SRC_LINE_STRIDE_0.SRC_LINE_STRIDE:0x8
reg_write(NVDLA_CDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x7);
// NVDLA_CDP_RDMA.D_DATA_CUBE_HEIGHT_0.HEIGHT:0x7
//----------## Layer:CDP_0: configuraion, end----------
//----------## Layer:CDP_0: operation enable, begin----------
//----------#### Layer:CDP_0: operation enable, block:NVDLA_CDP_RDMA, begin --
reg_write(NVDLA_CDP_RDMA.D_OP_ENABLE_0,0x1);
//----------#### Layer:CDP_0: operation enable, block:NVDLA_CDP_RDMA, end   --
//----------#### Layer:CDP_0: operation enable, block:NVDLA_CDP, begin --
reg_write(NVDLA_CDP.D_OP_ENABLE_0,0x1);
//----------#### Layer:CDP_0: operation enable, block:NVDLA_CDP, end   --
//----------## Layer:CDP_0: operation enable, end----------
//----------## Layer:CDP_0: interrupt handling, begin----------
intr_notify(CDP_0, CDP_0_CDP_0_interrupt);
//----------## Layer:CDP_0: interrupt handling, end----------
//----------## Layer:CDP_0: result checker, begin----------
check_crc(CDP_0_CDP_0_interrupt, pri_mem, 0x80080000, 0x800, 0xf1e8ba9e);
//----------## Layer:CDP_0: result checker, end----------
