Analysis & Synthesis report for lab2
Mon Feb 01 14:30:35 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Feb 01 14:30:35 2016          ;
; Quartus II 64-Bit Version   ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name               ; lab2                                       ;
; Top-level Entity Name       ; lab2                                       ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab2               ; lab2               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                         ; 15.0    ; N/A          ; N/A          ; |lab2|mysystem:u0                                                   ; mysystem.qsys   ;
; Altera ; altera_hps                   ; 15.0    ; N/A          ; N/A          ; |lab2|mysystem:u0|mysystem_hps_0:hps_0                              ; mysystem.qsys   ;
; Altera ; altera_hps_io                ; 15.0    ; N/A          ; N/A          ; |lab2|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io ; mysystem.qsys   ;
; Altera ; altera_avalon_jtag_uart      ; 15.0    ; N/A          ; N/A          ; |lab2|mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0                  ; mysystem.qsys   ;
; Altera ; altera_avalon_onchip_memory2 ; 15.0    ; N/A          ; N/A          ; |lab2|mysystem:u0|mysystem_onchip_memory2_0:onchip_memory2_0        ; mysystem.qsys   ;
; Altera ; altera_avalon_pio            ; 15.0    ; N/A          ; N/A          ; |lab2|mysystem:u0|mysystem_pushbutton:pushbutton                    ; mysystem.qsys   ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------------------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Feb 01 14:29:55 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file display_hex.v
    Info (12023): Found entity 1: display_hex
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/mysystem.v
    Info (12023): Found entity 1: mysystem
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv
    Info (12023): Found entity 1: mysystem_irq_mapper_001
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper.sv
    Info (12023): Found entity 1: mysystem_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v
    Info (12023): Found entity 1: mysystem_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_1_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_1_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_1_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_1_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_1_router_002_default_decode
    Info (12023): Found entity 2: mysystem_mm_interconnect_1_router_002
Info (12021): Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_1_router_default_decode
    Info (12023): Found entity 2: mysystem_mm_interconnect_1_router
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v
    Info (12023): Found entity 1: mysystem_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: mysystem_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: mysystem_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: mysystem_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: mysystem_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: mysystem_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v
    Info (12023): Found entity 1: mysystem_sys_sdram_pll_0
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v
    Info (12023): Found entity 1: mysystem_sys_sdram_pll_0_sys_pll
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/reg32_master_avalon_interface.v
    Info (12023): Found entity 1: reg32_master_avalon_interface
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/reg32.v
    Info (12023): Found entity 1: reg32
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/reg32_avalon_interface.v
    Info (12023): Found entity 1: reg32_avalon_interface
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_pushbutton.v
    Info (12023): Found entity 1: mysystem_pushbutton
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v
    Info (12023): Found entity 1: mysystem_onchip_memory2_0
Info (12021): Found 5 design units, including 5 entities, in source file mysystem/synthesis/submodules/mysystem_jtag_uart_0.v
    Info (12023): Found entity 1: mysystem_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: mysystem_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: mysystem_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: mysystem_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: mysystem_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0.v
    Info (12023): Found entity 1: mysystem_hps_0
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v
    Info (12023): Found entity 1: mysystem_hps_0_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: mysystem_hps_0_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: mysystem_hps_0_fpga_interfaces
Info (12021): Found 1 design units, including 1 entities, in source file lab2.v
    Info (12023): Found entity 1: lab2
Warning (12019): Can't analyze file -- file ../lab1.181A/mysystem/synthesis/display_hex.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file reg32_master_avalon_interface.v
    Info (12023): Found entity 1: reg32_master_avalon_interface
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Info (12127): Elaborating entity "lab2" for the top level hierarchy
Info (12128): Elaborating entity "display_hex" for hierarchy "display_hex:h0"
Info (12128): Elaborating entity "mysystem" for hierarchy "mysystem:u0"
Info (12128): Elaborating entity "mysystem_hps_0" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0"
Info (12128): Elaborating entity "mysystem_hps_0_fpga_interfaces" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "mysystem_hps_0_hps_io" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io"
Info (12128): Elaborating entity "mysystem_hps_0_hps_io_border" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "mysystem_jtag_uart_0" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "mysystem_jtag_uart_0_scfifo_w" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf
    Info (12023): Found entity 1: a_dpfifo_a891
Info (12128): Elaborating entity "a_dpfifo_a891" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf
    Info (12023): Found entity 1: dpram_7s81
Info (12128): Elaborating entity "dpram_7s81" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf
    Info (12023): Found entity 1: altsyncram_b8s1
Info (12128): Elaborating entity "altsyncram_b8s1" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count"
Info (12128): Elaborating entity "mysystem_jtag_uart_0_scfifo_r" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|mysystem_jtag_uart_0_scfifo_r:the_mysystem_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "mysystem:u0|mysystem_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "mysystem_onchip_memory2_0" for hierarchy "mysystem:u0|mysystem_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mysystem:u0|mysystem_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mysystem:u0|mysystem_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mysystem:u0|mysystem_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "mysystem_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lej1.tdf
    Info (12023): Found entity 1: altsyncram_lej1
Info (12128): Elaborating entity "altsyncram_lej1" for hierarchy "mysystem:u0|mysystem_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lej1:auto_generated"
Info (12128): Elaborating entity "mysystem_pushbutton" for hierarchy "mysystem:u0|mysystem_pushbutton:pushbutton"
Info (12128): Elaborating entity "reg32_avalon_interface" for hierarchy "mysystem:u0|reg32_avalon_interface:reg32_avalon_interface_0"
Info (12128): Elaborating entity "reg32" for hierarchy "mysystem:u0|reg32_avalon_interface:reg32_avalon_interface_0|reg32:U1"
Info (12128): Elaborating entity "reg32_master_avalon_interface" for hierarchy "mysystem:u0|reg32_master_avalon_interface:reg32_master_avalon_interface_0"
Warning (10240): Verilog HDL Always Construct warning at reg32_master_avalon_interface.v(28): inferring latch(es) for variable "counter", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at reg32_master_avalon_interface.v(62): truncated value with size 32 to match size of target (26)
Info (10041): Inferred latch for "counter[0]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[1]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[2]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[3]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[4]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[5]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[6]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[7]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[8]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[9]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[10]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[11]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[12]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[13]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[14]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[15]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[16]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[17]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[18]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[19]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[20]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[21]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[22]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[23]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[24]" at reg32_master_avalon_interface.v(28)
Info (10041): Inferred latch for "counter[25]" at reg32_master_avalon_interface.v(28)
Error (10028): Can't resolve multiple constant drivers for net "counter[25]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10029): Constant driver at reg32_master_avalon_interface.v(28) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 28
Error (10028): Can't resolve multiple constant drivers for net "counter[24]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[23]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[22]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[21]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[20]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[19]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[18]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[17]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[16]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[15]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[14]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[13]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[12]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[11]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[10]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[9]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (10028): Can't resolve multiple constant drivers for net "counter[8]" at reg32_master_avalon_interface.v(51) File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/submodules/reg32_master_avalon_interface.v Line: 51
Error (12152): Can't elaborate user hierarchy "mysystem:u0|reg32_master_avalon_interface:reg32_master_avalon_interface_0" File: C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/mysystem/synthesis/mysystem.v Line: 341
Info (144001): Generated suppressed messages file C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/output_files/lab2.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 19 warnings
    Error: Peak virtual memory: 894 megabytes
    Error: Processing ended: Mon Feb 01 14:34:40 2016
    Error: Elapsed time: 00:04:45
    Error: Total CPU time (on all processors): 00:05:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Samin/Desktop/trialpart1/lab3.181Apart1/output_files/lab2.map.smsg.


