#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 11 00:46:11 2025
# Process ID: 11572
# Current directory: C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9148 C:\HamzaMateen\Architecture\_21_lab_RISC_V_Pipelining\_18_lab.xpr
# Log file: C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/vivado.log
# Journal file: C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: processor
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1186.703 ; gain = 173.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:8]
INFO: [Synth 8-3876] $readmem data file 'memory.mem' is read successfully [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (2#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:8]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Stage' (3#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_control' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (4#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv:7]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (7#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:3]
	Parameter TYPE_LS bound to: 2'b00 
	Parameter TYPE_B bound to: 2'b01 
	Parameter TYPE_RI bound to: 2'b10 
	Parameter TYPE_J bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:45]
INFO: [Synth 8-226] default block is never used [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:60]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (8#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Stage' (9#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:3]
WARNING: [Synth 8-7023] instance 'STAGE_2' of module 'ID_EX_Stage' has 38 connections declared, but only 37 given [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:176]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:4]
WARNING: [Synth 8-87] always_comb on 'Zero_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Stage' (11#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:5]
WARNING: [Synth 8-7023] instance 'STAGE_3' of module 'EX_MEM_Stage' has 20 connections declared, but only 19 given [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:298]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:3]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:51]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (12#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Stage' (13#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'processor' (14#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:3]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[6]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[4]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[3]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[2]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[1]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[0]
WARNING: [Synth 8-3331] design register_file has unconnected port rst
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1412.758 ; gain = 399.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.758 ; gain = 399.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.758 ; gain = 399.746
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1619.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1713.703 ; gain = 700.691
35 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1713.703 ; gain = 948.965
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1713.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:8]
INFO: [Synth 8-3876] $readmem data file 'memory.mem' is read successfully [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (2#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:8]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Stage' (3#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_control' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (4#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv:7]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (7#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:3]
	Parameter TYPE_LS bound to: 2'b00 
	Parameter TYPE_B bound to: 2'b01 
	Parameter TYPE_RI bound to: 2'b10 
	Parameter TYPE_J bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:45]
INFO: [Synth 8-226] default block is never used [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:60]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (8#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Stage' (9#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:3]
WARNING: [Synth 8-7023] instance 'STAGE_2' of module 'ID_EX_Stage' has 38 connections declared, but only 37 given [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:176]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:4]
WARNING: [Synth 8-87] always_comb on 'Zero_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Stage' (11#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:5]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:3]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:51]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (12#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Stage' (13#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'processor' (14#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:3]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[6]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[4]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[3]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[2]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[1]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[0]
WARNING: [Synth 8-3331] design register_file has unconnected port rst
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1780.660 ; gain = 66.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.992 ; gain = 88.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1801.992 ; gain = 88.289
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.992 ; gain = 88.289
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1801.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:8]
INFO: [Synth 8-3876] $readmem data file 'memory.mem' is read successfully [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (2#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:8]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Stage' (3#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_control' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (4#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv:7]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (7#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:3]
	Parameter TYPE_LS bound to: 2'b00 
	Parameter TYPE_B bound to: 2'b01 
	Parameter TYPE_RI bound to: 2'b10 
	Parameter TYPE_J bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:45]
INFO: [Synth 8-226] default block is never used [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:60]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (8#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Stage' (9#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:3]
WARNING: [Synth 8-7023] instance 'STAGE_2' of module 'ID_EX_Stage' has 38 connections declared, but only 37 given [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:176]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:4]
WARNING: [Synth 8-87] always_comb on 'Zero_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Stage' (11#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:5]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:3]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:51]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (12#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Stage' (13#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'processor' (14#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:3]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[6]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[4]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[3]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[2]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[1]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[0]
WARNING: [Synth 8-3331] design register_file has unconnected port rst
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1891.883 ; gain = 89.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1913.070 ; gain = 111.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1913.070 ; gain = 111.078
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.293 ; gain = 204.301
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'RegWrite' might have multiple concurrent drivers [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:360]
ERROR: [VRFC 10-3823] variable 'addr_rd' might have multiple concurrent drivers [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:363]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'addr_rd' might have multiple concurrent drivers [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:368]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-976] W_addr_rd has already been declared [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:352]
WARNING: [Synth 8-2654] second declaration of W_addr_rd ignored [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:352]
INFO: [Synth 8-994] W_addr_rd is declared here [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:117]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2006.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:8]
INFO: [Synth 8-3876] $readmem data file 'memory.mem' is read successfully [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (2#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv:8]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Stage' (3#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_control' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (4#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv:7]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (7#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:3]
	Parameter TYPE_LS bound to: 2'b00 
	Parameter TYPE_B bound to: 2'b01 
	Parameter TYPE_RI bound to: 2'b10 
	Parameter TYPE_J bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:45]
INFO: [Synth 8-226] default block is never used [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:60]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (8#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Stage' (9#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv:3]
WARNING: [Synth 8-7023] instance 'STAGE_2' of module 'ID_EX_Stage' has 38 connections declared, but only 37 given [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:180]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:4]
WARNING: [Synth 8-87] always_comb on 'Zero_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Stage' (11#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv:5]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:3]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:51]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (12#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Stage' (13#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'W_dataR' does not match port width (32) of module 'MEM_WB_Stage' [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:368]
INFO: [Synth 8-6155] done synthesizing module 'processor' (14#1) [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:3]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[6]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[4]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[3]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[2]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[1]
WARNING: [Synth 8-3331] design alu_control has unconnected port funct7[0]
WARNING: [Synth 8-3331] design register_file has unconnected port rst
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2006.293 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.051 ; gain = 30.758
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
WARNING: [VRFC 10-3248] data object 'W_addr_rd' is already declared [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:352]
ERROR: [VRFC 10-3703] second declaration of 'W_addr_rd' ignored [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:352]
INFO: [VRFC 10-2458] undeclared symbol W_dataR, assumed default net type wire [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:368]
ERROR: [VRFC 10-2865] module 'processor' ignored due to previous errors [C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF_ID_Stage
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ID_EX_Stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM_Stage
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB_Stage
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/xsim.dir/tb_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 11 11:23:42 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_processor_behav -key {Behavioral:sim_1:Functional:tb_processor} -tclbatch {tb_processor.tcl} -view {C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/tb_register_file_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/tb_register_file_behav.wcfg
source tb_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.051 ; gain = 0.000
