

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_59_3'
================================================================
* Date:           Tue Feb  6 21:42:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.387 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       30|       30|  99.990 ns|  99.990 ns|    3|    3|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |              |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |   Instance   |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |myproject_U0  |myproject  |       30|       30|  99.990 ns|  99.990 ns|    3|    3|      yes|
        +--------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|    38|    12858|    42396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|    38|    12858|    42396|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|        1|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------+-----------+---------+----+-------+-------+-----+
    |   Instance   |   Module  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------+-----------+---------+----+-------+-------+-----+
    |myproject_U0  |myproject  |        8|  38|  12858|  42396|    0|
    +--------------+-----------+---------+----+-------+-------+-----+
    |Total         |           |        8|  38|  12858|  42396|    0|
    +--------------+-----------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|in_buf_V_address0     |  out|   13|   ap_memory|                          in_buf_V|         array|
|in_buf_V_ce0          |  out|    1|   ap_memory|                          in_buf_V|         array|
|in_buf_V_d0           |  out|  256|   ap_memory|                          in_buf_V|         array|
|in_buf_V_q0           |   in|  256|   ap_memory|                          in_buf_V|         array|
|in_buf_V_we0          |  out|    1|   ap_memory|                          in_buf_V|         array|
|in_buf_V_address1     |  out|   13|   ap_memory|                          in_buf_V|         array|
|in_buf_V_ce1          |  out|    1|   ap_memory|                          in_buf_V|         array|
|in_buf_V_d1           |  out|  256|   ap_memory|                          in_buf_V|         array|
|in_buf_V_q1           |   in|  256|   ap_memory|                          in_buf_V|         array|
|in_buf_V_we1          |  out|    1|   ap_memory|                          in_buf_V|         array|
|i_1                   |   in|   14|     ap_none|                               i_1|        scalar|
|i_1_ap_vld            |   in|    1|     ap_none|                               i_1|        scalar|
|out_buf_V_address0    |  out|   13|   ap_memory|                         out_buf_V|         array|
|out_buf_V_ce0         |  out|    1|   ap_memory|                         out_buf_V|         array|
|out_buf_V_d0          |  out|   16|   ap_memory|                         out_buf_V|         array|
|out_buf_V_q0          |   in|   16|   ap_memory|                         out_buf_V|         array|
|out_buf_V_we0         |  out|    1|   ap_memory|                         out_buf_V|         array|
|out_buf_V_address1    |  out|   13|   ap_memory|                         out_buf_V|         array|
|out_buf_V_ce1         |  out|    1|   ap_memory|                         out_buf_V|         array|
|out_buf_V_d1          |  out|   16|   ap_memory|                         out_buf_V|         array|
|out_buf_V_q1          |   in|   16|   ap_memory|                         out_buf_V|         array|
|out_buf_V_we1         |  out|    1|   ap_memory|                         out_buf_V|         array|
|out_buf_V_1_address0  |  out|   13|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_1_ce0       |  out|    1|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_1_d0        |  out|   16|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_1_q0        |   in|   16|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_1_we0       |  out|    1|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_1_address1  |  out|   13|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_1_ce1       |  out|    1|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_1_d1        |  out|   16|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_1_q1        |   in|   16|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_1_we1       |  out|    1|   ap_memory|                       out_buf_V_1|         array|
|out_buf_V_2_address0  |  out|   13|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_2_ce0       |  out|    1|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_2_d0        |  out|   16|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_2_q0        |   in|   16|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_2_we0       |  out|    1|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_2_address1  |  out|   13|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_2_ce1       |  out|    1|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_2_d1        |  out|   16|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_2_q1        |   in|   16|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_2_we1       |  out|    1|   ap_memory|                       out_buf_V_2|         array|
|out_buf_V_3_address0  |  out|   13|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_3_ce0       |  out|    1|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_3_d0        |  out|   16|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_3_q0        |   in|   16|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_3_we0       |  out|    1|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_3_address1  |  out|   13|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_3_ce1       |  out|    1|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_3_d1        |  out|   16|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_3_q1        |   in|   16|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_3_we1       |  out|    1|   ap_memory|                       out_buf_V_3|         array|
|out_buf_V_4_address0  |  out|   13|   ap_memory|                       out_buf_V_4|         array|
|out_buf_V_4_ce0       |  out|    1|   ap_memory|                       out_buf_V_4|         array|
|out_buf_V_4_d0        |  out|   16|   ap_memory|                       out_buf_V_4|         array|
|out_buf_V_4_q0        |   in|   16|   ap_memory|                       out_buf_V_4|         array|
|out_buf_V_4_we0       |  out|    1|   ap_memory|                       out_buf_V_4|         array|
|out_buf_V_4_address1  |  out|   13|   ap_memory|                       out_buf_V_4|         array|
|out_buf_V_4_ce1       |  out|    1|   ap_memory|                       out_buf_V_4|         array|
|out_buf_V_4_d1        |  out|   16|   ap_memory|                       out_buf_V_4|         array|
|out_buf_V_4_q1        |   in|   16|   ap_memory|                       out_buf_V_4|         array|
|out_buf_V_4_we1       |  out|    1|   ap_memory|                       out_buf_V_4|         array|
|ap_clk                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|in_buf_V_empty_n      |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|in_buf_V_read         |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_full_n      |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_write       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_1_full_n    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_1_write     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_2_full_n    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_2_write     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_3_full_n    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_3_write     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_4_full_n    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|out_buf_V_4_write     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_59_3|  return value|
+----------------------+-----+-----+------------+----------------------------------+--------------+

