library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity comp2 is
Port ( reloj: in std_logic;
sel: in std_logic;
display1, display2, display3, display4, display5, display6,
display7, display8 : buffer std_logic_vector (6 downto 0));
end comp2;

architecture Behavioral of comp2 is
signal segundo  : std_logic;
signal Q, Q1, Q2 : std_logic_vector(3 downto 0):="0000";

begin

divisor : process (reloj)
variable CUENTA: std_logic_vector(27 downto 0) := X"0000000";
begin
if rising_edge (reloj) then
if CUENTA =X"48009E0" then
cuenta := X"0000000";
else
cuenta := cuenta+1;
end if;
end if;
segundo <=CUENTA(22);
end process;
contador : process (segundo)
begin
if rising_edge (segundo) then
Q <= Q +1;
end if;
end process;

with Q1 select
display1 <= "0000110" when "0000", -- E
"0101011" when "0001", -- n
"1111111" when "0010", -- espacio
"1000111" when "0011", -- L
"0001000" when "0100", -- A
"1111111" when "0101", -- espacio
"1000000" when "0110", -- O
"1000111" when "0111", -- L
"0001000" when "1000", -- A
"1111111" when others; -- espacios

with Q2 select
display1 <= "0001001" when "0000", -- H
"1000000" when "0001", -- O
"1000111" when "0010", -- L
"0001000" when "0011", -- A
"1111111" when others; -- espacios

with sel select
Q<= Q1 when '0',
	 Q2 when '1',
	others=> '0' when others; 

FF1 : process (segundo)
begin
if rising_edge (segundo) then
display2 <= display1 ;
end if;
end process;
FF2 : process (segundo)
begin
if rising_edge (segundo) then
display3 <= display2;
end if;
end process;
FF3 : process (segundo)
begin
if rising_edge (segundo) then
display4 <= display3;
end if;
end process;
FF4 : process (segundo)
begin
if rising_edge (segundo) then
display5 <= display4;
end if;
end process;
FF5 : process (segundo)
begin
if rising_edge (segundo) then
display6 <= display5;
end if;
end process;
end Behavioral;