INFO:sim:172 - Generating IP...
Resolving generics for 'road'...
Applying external generics to 'road'...
Delivering associated files for 'road'...
Delivering EJava files for 'road'...
Generating implementation netlist for 'road'...
INFO:sim - Pre-processing HDL files for 'road'...
Running synthesis for 'road'
Running ngcbuild...
Writing VEO instantiation template for 'road'...
Writing Verilog behavioral simulation model for 'road'...
WARNING:sim - Overwriting existing file C:/Users/fairy/Documents/Computer
   Science/Digital Logic
   Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road/doc/blk_me
   m_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory C:/Users/fairy/Documents/Computer
Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'road'...
Generating metadata file...
Regenerating ISE project file for 'road'...
Generating ISE project...
XCO file found: road.xco
XMDF file found: road_xmdf.tcl
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road.asy -view all
-origin_type imported
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road.ngc -view all
-origin_type created
Checking file "C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road.ngc" for
project device match ...
File "C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road.ngc" device
information matches project device.
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road.sym -view all
-origin_type imported
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/fairy/Documents/Computer Science/Digital Logic
   Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/road.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/road"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'road'.
