=====
SETUP
0.022
17.686
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.747
8.118
u_v9958/u_timing_control/u_ssg/n323_s1
8.118
8.588
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.758
9.328
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.328
9.798
u_v9958/u_timing_control/u_screen_mode/n316_s
10.820
11.390
u_v9958/u_timing_control/u_screen_mode/n315_s
11.390
11.860
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.257
12.628
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.628
12.663
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.663
13.133
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.696
14.067
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
14.067
14.537
u_v9958/u_timing_control/u_screen_mode/n696_s8
14.541
15.096
u_v9958/u_timing_control/u_screen_mode/n696_s9
15.493
15.864
u_v9958/u_timing_control/u_screen_mode/n696_s5
15.868
16.417
u_v9958/u_timing_control/u_screen_mode/n696_s2
16.590
17.052
u_v9958/u_timing_control/u_screen_mode/n696_s1
17.224
17.686
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0
17.686
=====
SETUP
0.498
17.211
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.747
8.118
u_v9958/u_timing_control/u_ssg/n323_s1
8.118
8.588
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.758
9.328
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.328
9.798
u_v9958/u_timing_control/u_screen_mode/n316_s
10.820
11.390
u_v9958/u_timing_control/u_screen_mode/n315_s
11.390
11.860
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.257
12.628
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.628
12.663
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.663
13.133
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.696
14.067
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
14.067
14.102
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
14.102
14.572
u_v9958/u_timing_control/u_screen_mode/n695_s7
14.969
15.486
u_v9958/u_timing_control/u_screen_mode/n695_s2
16.049
16.502
u_v9958/u_timing_control/u_screen_mode/n695_s1
16.749
17.211
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
17.211
=====
SETUP
0.533
17.175
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.747
8.118
u_v9958/u_timing_control/u_ssg/n323_s1
8.118
8.588
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.758
9.328
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.328
9.798
u_v9958/u_timing_control/u_screen_mode/n316_s
10.820
11.390
u_v9958/u_timing_control/u_screen_mode/n315_s
11.390
11.860
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.257
12.628
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.628
12.663
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.663
13.133
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.696
14.067
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
14.067
14.102
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
14.102
14.137
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.137
14.172
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
14.172
14.208
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
14.208
14.678
u_v9958/u_timing_control/u_screen_mode/n692_s6
15.333
15.903
u_v9958/u_timing_control/u_screen_mode/n692_s3
15.905
16.454
u_v9958/u_timing_control/u_screen_mode/n692_s1
16.626
17.175
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
17.175
=====
SETUP
0.583
17.125
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.747
8.118
u_v9958/u_timing_control/u_ssg/n323_s1
8.118
8.588
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.758
9.328
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.328
9.798
u_v9958/u_timing_control/u_screen_mode/n316_s
10.820
11.390
u_v9958/u_timing_control/u_screen_mode/n315_s
11.390
11.860
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.257
12.628
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.628
12.663
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.663
13.133
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.696
14.067
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
14.067
14.102
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
14.102
14.137
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.137
14.172
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
14.172
14.208
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
14.208
14.243
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
14.243
14.278
u_v9958/u_timing_control/u_screen_mode/n690_s6
15.145
15.694
u_v9958/u_timing_control/u_screen_mode/n690_s2
15.695
16.250
u_v9958/u_timing_control/u_screen_mode/n690_s1
16.663
17.125
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
17.125
=====
SETUP
0.651
17.058
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.747
8.118
u_v9958/u_timing_control/u_ssg/n323_s1
8.118
8.588
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.758
9.328
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.328
9.798
u_v9958/u_timing_control/u_screen_mode/n316_s
10.820
11.390
u_v9958/u_timing_control/u_screen_mode/n315_s
11.390
11.860
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.257
12.628
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.628
12.663
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.663
13.133
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.696
14.067
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
14.067
14.102
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
14.102
14.137
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.137
14.172
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
14.172
14.642
u_v9958/u_timing_control/u_screen_mode/n693_s8
15.282
15.852
u_v9958/u_timing_control/u_screen_mode/n693_s4
15.853
16.423
u_v9958/u_timing_control/u_screen_mode/n693_s1
16.596
17.058
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
17.058
=====
SETUP
0.895
16.814
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.747
8.118
u_v9958/u_timing_control/u_ssg/n323_s1
8.118
8.588
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.758
9.328
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.328
9.798
u_v9958/u_timing_control/u_screen_mode/n316_s
10.820
11.390
u_v9958/u_timing_control/u_screen_mode/n315_s
11.390
11.860
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.257
12.628
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.628
12.663
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.663
13.133
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
13.696
14.067
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
14.067
14.102
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
14.102
14.137
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
14.137
14.172
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
14.172
14.208
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_14_s
14.208
14.678
u_v9958/u_timing_control/u_screen_mode/n691_s6
15.091
15.640
u_v9958/u_timing_control/u_screen_mode/n691_s2
15.641
16.196
u_v9958/u_timing_control/u_screen_mode/n691_s1
16.443
16.814
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
16.814
=====
SETUP
0.969
16.740
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.747
8.118
u_v9958/u_timing_control/u_ssg/n323_s1
8.118
8.588
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.758
9.328
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.328
9.798
u_v9958/u_timing_control/u_screen_mode/n316_s
10.820
11.390
u_v9958/u_timing_control/u_screen_mode/n315_s
11.390
11.860
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.257
12.628
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.628
12.663
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.663
13.133
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.696
14.067
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
14.067
14.102
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
14.102
14.137
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
14.137
14.607
u_v9958/u_timing_control/u_screen_mode/n694_s7
15.097
15.646
u_v9958/u_timing_control/u_screen_mode/n694_s3
15.647
16.196
u_v9958/u_timing_control/u_screen_mode/n694_s1
16.369
16.740
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
16.740
=====
SETUP
1.423
16.286
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_12_s0
16.286
=====
SETUP
1.440
16.269
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_5_s0
16.269
=====
SETUP
1.440
16.269
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_13_s0
16.269
=====
SETUP
1.440
16.269
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_15_s0
16.269
=====
SETUP
1.442
16.267
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_14_s0
16.267
=====
SETUP
1.455
16.254
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
16.254
=====
SETUP
1.547
16.162
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_6_s0
16.162
=====
SETUP
1.547
16.162
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_10_s0
16.162
=====
SETUP
1.584
16.125
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.747
8.118
u_v9958/u_timing_control/u_ssg/n323_s1
8.118
8.588
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.758
9.328
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.328
9.798
u_v9958/u_timing_control/u_screen_mode/n316_s
10.820
11.390
u_v9958/u_timing_control/u_screen_mode/n315_s
11.390
11.860
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
12.257
12.628
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.628
13.098
u_v9958/u_timing_control/u_screen_mode/n698_s8
13.272
13.734
u_v9958/u_timing_control/u_screen_mode/n698_s9
13.907
14.369
u_v9958/u_timing_control/u_screen_mode/n698_s5
14.541
15.111
u_v9958/u_timing_control/u_screen_mode/n698_s2
15.113
15.575
u_v9958/u_timing_control/u_screen_mode/n698_s1
15.576
16.125
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_7_s0
16.125
=====
SETUP
1.585
16.124
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_3_s0
16.124
=====
SETUP
1.588
16.121
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_8_s0
16.121
=====
SETUP
1.607
16.102
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache2_address_16_s6
12.826
13.396
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s9
13.399
13.916
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s7
14.681
15.143
u_v9958/u_command/u_cache/ff_cache2_data_mask_3_s0
16.102
=====
SETUP
1.625
16.083
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_16_s0
16.083
=====
SETUP
1.684
16.025
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s9
13.076
13.529
u_v9958/u_command/u_cache/ff_cache0_data_mask_3_s6
14.201
14.771
u_v9958/u_command/u_cache/ff_cache0_data_mask_3_s5
14.772
15.342
u_v9958/u_command/u_cache/ff_cache0_data_mask_3_s0
16.025
=====
SETUP
1.734
15.974
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_11_s0
15.974
=====
SETUP
1.751
15.958
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s9
13.076
13.529
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s7
14.201
14.771
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s6
14.772
15.234
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s0
15.958
=====
SETUP
1.768
15.941
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.668
13.185
u_v9958/u_command/u_cache/ff_cache1_address_16_s6
14.165
14.714
u_v9958/u_command/u_cache/ff_cache1_address_16_s5
14.886
15.348
u_v9958/u_command/u_cache/ff_cache1_address_7_s0
15.941
=====
SETUP
1.775
15.934
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n38_s0
7.800
8.370
u_v9958/u_command/u_cache/n39_s0
8.370
8.405
u_v9958/u_command/u_cache/n40_s0
8.405
8.440
u_v9958/u_command/u_cache/n41_s0
8.440
8.475
u_v9958/u_command/u_cache/n42_s0
8.475
8.511
u_v9958/u_command/u_cache/n43_s0
8.511
8.546
u_v9958/u_command/u_cache/n44_s0
8.546
8.581
u_v9958/u_command/u_cache/n45_s0
8.581
8.616
u_v9958/u_command/u_cache/n46_s0
8.616
8.651
u_v9958/u_command/u_cache/n47_s0
8.651
8.687
u_v9958/u_command/u_cache/n48_s0
8.687
8.722
u_v9958/u_command/u_cache/n49_s0
8.722
8.757
u_v9958/u_command/u_cache/n50_s0
8.757
8.792
u_v9958/u_command/u_cache/n51_s0
8.792
8.827
u_v9958/u_command/u_cache/n52_s0
8.827
8.863
u_v9958/u_command/u_cache/ff_cache1_already_read_s8
10.277
10.832
u_v9958/u_command/u_cache/n1505_s12
11.757
12.128
u_v9958/u_command/u_cache/ff_cache0_data_mask_2_s9
13.076
13.529
u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s6
14.023
14.485
u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s5
14.487
15.036
u_v9958/u_command/u_cache/ff_cache0_data_mask_0_s0
15.934
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_13_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.332
5.793
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.793
=====
HOLD
0.332
5.686
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.686
=====
HOLD
0.332
5.686
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.686
=====
HOLD
0.332
5.686
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.686
=====
HOLD
0.336
5.797
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.797
=====
HOLD
0.340
5.693
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.545
u_v9958/u_video_out/ff_tap1_r_0_s4
5.693
=====
HOLD
0.344
5.806
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.806
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.349
5.941
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_15_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.941
=====
HOLD
0.350
5.942
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_20_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.942
=====
HOLD
0.350
5.942
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_16_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.942
=====
HOLD
0.350
5.942
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.942
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.364
5.956
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.956
=====
HOLD
0.364
5.956
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.956
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.957
=====
HOLD
0.376
5.968
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.968
=====
HOLD
0.376
5.968
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_21_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.968
