# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../tb_intc_benes_prj.srcs/sources_1/imports/step1" --include "../../../../../../" \
"../../../../tb_intc_benes_prj.srcs/sources_1/imports/step1/FHE_ALU_PKG.sv" \
"../../../../tb_intc_benes_prj.srcs/sources_1/imports/step1/USER_PKG.sv" \
"../../../../tb_intc_benes_prj.srcs/sources_1/imports/step1/intc_benes.sv" \
"../../../../tb_intc_benes_prj.srcs/sources_1/imports/step1/network_module.sv" \
"../../../../tb_intc_benes_prj.srcs/sources_1/imports/step1/stage_module.sv" \
"../../../../tb_intc_benes_prj.srcs/sources_1/imports/step1/switch_module.sv" \
"../../../../tb_intc_benes_prj.srcs/sim_1/imports/step1/tb_intc_benes.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
