// Seed: 3545619417
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  tri   id_2;
  logic id_3;
  always @(negedge id_2) begin
    id_2[1] = id_2;
  end
endmodule
