Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon May 25 01:51:11 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/LocalFilter/ErosionDilationBin/DocGen/timing_report.txt
| Design            : ErosionDilationBin
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)

con_enable_reg[0]/C
con_enable_reg[1]/C
pipe[0].genblk1[0].res_reg[0]/C
pipe[0].genblk1[1].res_reg[1]/C
pipe[0].genblk1[2].res_reg[2]/C
pipe[0].genblk1[3].res_reg[3]/C
pipe[1].genblk1[0].res_reg[0]/C
pipe[1].genblk1[1].res_reg[1]/C
pipe[2].genblk1[0].res_reg[0]/C

 There are 9 register/latch pins with no clock driven by root clock pin: in_enable (HIGH)

genblk1[0].reg_in_data_reg[0]/C
genblk1[1].reg_in_data_reg[1]/C
genblk1[2].reg_in_data_reg[2]/C
genblk1[3].reg_in_data_reg[3]/C
genblk1[4].reg_in_data_reg[4]/C
genblk1[5].reg_in_data_reg[5]/C
genblk1[6].reg_in_data_reg[6]/C
genblk1[7].reg_in_data_reg[7]/C
genblk1[8].reg_in_data_reg[8]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

con_enable_reg[0]/CLR
con_enable_reg[0]/D
con_enable_reg[1]/CLR
con_enable_reg[1]/D
genblk1[0].reg_in_data_reg[0]/D
genblk1[1].reg_in_data_reg[1]/D
genblk1[2].reg_in_data_reg[2]/D
genblk1[3].reg_in_data_reg[3]/D
genblk1[4].reg_in_data_reg[4]/D
genblk1[5].reg_in_data_reg[5]/D
genblk1[6].reg_in_data_reg[6]/D
genblk1[7].reg_in_data_reg[7]/D
genblk1[8].reg_in_data_reg[8]/D
pipe[0].genblk1[0].res_reg[0]/D
pipe[0].genblk1[1].res_reg[1]/D
pipe[0].genblk1[2].res_reg[2]/D
pipe[0].genblk1[3].res_reg[3]/D
pipe[1].genblk1[0].res_reg[0]/D
pipe[1].genblk1[1].res_reg[1]/D
pipe[2].genblk1[0].res_reg[0]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

clk
in_data[0]
in_data[1]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_data[8]
in_enable
mode
rst_n
template[0]
template[1]
template[2]
template[3]
template[4]
template[5]
template[6]
template[7]
template[8]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

out_data
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 0.791ns (31.277%)  route 1.738ns (68.723%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  con_enable_reg[1]/Q
                         net (fo=4, unplaced)         0.765     1.261    con_enable[1]
                                                                      r  out_data_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     1.556 r  out_data_INST_0/O
                         net (fo=0)                   0.973     2.529    out_data
                                                                      r  out_data
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.258ns  (logic 0.791ns (35.031%)  route 1.467ns (64.969%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  con_enable_reg[1]/Q
                         net (fo=4, unplaced)         0.494     0.990    con_enable[1]
                                                                      r  out_ready_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.285 r  out_ready_INST_0/O
                         net (fo=0)                   0.973     2.258    out_ready
                                                                      r  out_ready
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            con_enable_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.885ns  (logic 0.124ns (6.578%)  route 1.761ns (93.422%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  con_enable[1]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[1]_i_2/O
                         net (fo=2, unplaced)         0.788     1.885    con_enable0
                         FDCE                                         f  con_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            con_enable_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.885ns  (logic 0.124ns (6.578%)  route 1.761ns (93.422%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  con_enable[1]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[1]_i_2/O
                         net (fo=2, unplaced)         0.788     1.885    con_enable0
                         FDCE                                         f  con_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].reg_in_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].genblk1[0].res_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.675ns  (logic 0.915ns (54.627%)  route 0.760ns (45.373%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk1[1].reg_in_data_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  genblk1[1].reg_in_data_reg[1]/Q
                         net (fo=1, unplaced)         0.311     0.807    pix11_in
                                                                      r  pipe[0].genblk1[0].res[0]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.295     1.102 f  pipe[0].genblk1[0].res[0]_i_2/O
                         net (fo=1, unplaced)         0.449     1.551    n_0_pipe[0].genblk1[0].res[0]_i_2
                                                                      f  pipe[0].genblk1[0].res[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.675 r  pipe[0].genblk1[0].res[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.675    p_11_out
                         FDRE                                         r  pipe[0].genblk1[0].res_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            con_enable_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.582ns  (logic 0.817ns (51.643%)  route 0.765ns (48.357%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  con_enable_reg[1]/Q
                         net (fo=4, unplaced)         0.765     1.261    con_enable[1]
                                                                      r  con_enable[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     1.582 r  con_enable[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.582    n_0_con_enable[1]_i_1
                         FDCE                                         r  con_enable_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            con_enable_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.285ns  (logic 0.791ns (61.556%)  route 0.494ns (38.444%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 r  con_enable_reg[1]/Q
                         net (fo=4, unplaced)         0.494     0.990    con_enable[1]
                                                                      r  con_enable[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.285 r  con_enable[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.285    n_0_con_enable[0]_i_1
                         FDCE                                         r  con_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].genblk1[0].res_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].genblk1[0].res_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.791ns (62.728%)  route 0.470ns (37.272%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].genblk1[0].res_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[0].genblk1[0].res_reg[0]/Q
                         net (fo=1, unplaced)         0.470     0.966    n_0_pipe[0].genblk1[0].res_reg[0]
                                                                      r  pipe[1].genblk1[0].res[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.261 r  pipe[1].genblk1[0].res[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.261    n_0_pipe[1].genblk1[0].res[0]_i_1
                         FDRE                                         r  pipe[1].genblk1[0].res_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].genblk1[3].res_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].genblk1[1].res_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.791ns (62.728%)  route 0.470ns (37.272%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].genblk1[3].res_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[0].genblk1[3].res_reg[3]/Q
                         net (fo=1, unplaced)         0.470     0.966    p_0_in2_in
                                                                      r  pipe[1].genblk1[1].res[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.261 r  pipe[1].genblk1[1].res[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.261    p_4_out
                         FDRE                                         r  pipe[1].genblk1[1].res_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].genblk1[0].res_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[2].genblk1[0].res_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.791ns (62.728%)  route 0.470ns (37.272%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].genblk1[0].res_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[1].genblk1[0].res_reg[0]/Q
                         net (fo=1, unplaced)         0.470     0.966    pipe[1].genblk1[0].res_reg
                                                                      r  pipe[2].genblk1[0].res[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.261 r  pipe[2].genblk1[0].res[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.261    n_0_pipe[2].genblk1[0].res[0]_i_1
                         FDRE                                         r  pipe[2].genblk1[0].res_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[2].reg_in_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].genblk1[1].res_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.256ns (66.134%)  route 0.131ns (33.866%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk1[2].reg_in_data_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  genblk1[2].reg_in_data_reg[2]/Q
                         net (fo=1, unplaced)         0.131     0.289    n_0_genblk1[2].reg_in_data_reg[2]
                                                                      r  pipe[0].genblk1[1].res[1]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     0.387 r  pipe[0].genblk1[1].res[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.387    p_10_out
                         FDRE                                         r  pipe[0].genblk1[1].res_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].reg_in_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].genblk1[2].res_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.256ns (66.134%)  route 0.131ns (33.866%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk1[4].reg_in_data_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  genblk1[4].reg_in_data_reg[4]/Q
                         net (fo=1, unplaced)         0.131     0.289    n_0_genblk1[4].reg_in_data_reg[4]
                                                                      r  pipe[0].genblk1[2].res[2]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     0.387 r  pipe[0].genblk1[2].res[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.387    p_9_out
                         FDRE                                         r  pipe[0].genblk1[2].res_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].reg_in_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].genblk1[3].res_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.256ns (66.134%)  route 0.131ns (33.866%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk1[6].reg_in_data_reg[6]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  genblk1[6].reg_in_data_reg[6]/Q
                         net (fo=1, unplaced)         0.131     0.289    n_0_genblk1[6].reg_in_data_reg[6]
                                                                      r  pipe[0].genblk1[3].res[3]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     0.387 r  pipe[0].genblk1[3].res[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.387    p_8_out
                         FDRE                                         r  pipe[0].genblk1[3].res_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].genblk1[1].res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].genblk1[0].res_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.256ns (66.134%)  route 0.131ns (33.866%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].genblk1[1].res_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  pipe[0].genblk1[1].res_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.289    n_0_pipe[0].genblk1[1].res_reg[1]
                                                                      r  pipe[1].genblk1[0].res[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.387 r  pipe[1].genblk1[0].res[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.387    n_0_pipe[1].genblk1[0].res[0]_i_1
                         FDRE                                         r  pipe[1].genblk1[0].res_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].genblk1[2].res_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].genblk1[1].res_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.256ns (66.134%)  route 0.131ns (33.866%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].genblk1[2].res_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  pipe[0].genblk1[2].res_reg[2]/Q
                         net (fo=1, unplaced)         0.131     0.289    n_0_pipe[0].genblk1[2].res_reg[2]
                                                                      r  pipe[1].genblk1[1].res[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.387 r  pipe[1].genblk1[1].res[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.387    p_4_out
                         FDRE                                         r  pipe[1].genblk1[1].res_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].genblk1[1].res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[2].genblk1[0].res_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.256ns (66.134%)  route 0.131ns (33.866%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].genblk1[1].res_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  pipe[1].genblk1[1].res_reg[1]/Q
                         net (fo=1, unplaced)         0.131     0.289    pipe[1].genblk1[1].res_reg
                                                                      r  pipe[2].genblk1[0].res[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.387 r  pipe[2].genblk1[0].res[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.387    n_0_pipe[2].genblk1[0].res[0]_i_1
                         FDRE                                         r  pipe[2].genblk1[0].res_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            con_enable_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.256ns (64.450%)  route 0.141ns (35.550%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 f  con_enable_reg[0]/Q
                         net (fo=4, unplaced)         0.141     0.299    con_enable[0]
                                                                      f  con_enable[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.397 r  con_enable[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.397    n_0_con_enable[0]_i_1
                         FDCE                                         r  con_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[0]
                            (input port)
  Destination:            genblk1[0].reg_in_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[0]
                         net (fo=0)                   0.410     0.410    in_data[0]
                         FDRE                                         r  genblk1[0].reg_in_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[1]
                            (input port)
  Destination:            genblk1[1].reg_in_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[1]
                         net (fo=0)                   0.410     0.410    in_data[1]
                         FDRE                                         r  genblk1[1].reg_in_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[2]
                            (input port)
  Destination:            genblk1[2].reg_in_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[2]
                         net (fo=0)                   0.410     0.410    in_data[2]
                         FDRE                                         r  genblk1[2].reg_in_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





