# Reading C:/intelFPGA_pro/19.3/modelsim_ase/tcl/vsim/pref.tcl
# do mux4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/19.3/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux {C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:39:31 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux" C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 13:39:31 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux {C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:39:33 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux" C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 13:39:34 on Mar 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench {C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench/mux4_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:39:34 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench" C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench/mux4_tb.sv 
# -- Compiling module mux4_tb
# 
# Top level modules:
# 	mux4_tb
# End time: 13:39:34 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc" mux4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" mux4_tb 
# Start time: 13:39:34 on Mar 12,2020
# Loading sv_std.std
# Loading work.mux4_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.mux4
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.mux2
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando o TestBench
# ---------------------
# |Linha|  D0  |  D1  |  D2  |  D3  |  S0  |  S1  |  Y  |
# |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  | OK
# |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  | OK
# |  1  |  1  |  0  |  0  |  0  |  0  |  0  |  1  | OK
# |  1  |  1  |  0  |  0  |  0  |  0  |  0  |  1  | OK
# |  2  |  0  |  1  |  0  |  0  |  0  |  0  |  0  | OK
# |  2  |  0  |  1  |  0  |  0  |  0  |  0  |  0  | OK
# |  3  |  1  |  1  |  0  |  0  |  0  |  0  |  1  | OK
# |  3  |  1  |  1  |  0  |  0  |  0  |  0  |  1  | OK
# |  4  |  0  |  0  |  1  |  0  |  0  |  0  |  0  | OK
# |  4  |  0  |  0  |  1  |  0  |  0  |  0  |  0  | OK
# |  5  |  1  |  0  |  1  |  0  |  0  |  0  |  1  | OK
# |  5  |  1  |  0  |  1  |  0  |  0  |  0  |  1  | OK
# |  6  |  0  |  1  |  1  |  0  |  0  |  0  |  0  | OK
# |  6  |  0  |  1  |  1  |  0  |  0  |  0  |  0  | OK
# |  7  |  1  |  1  |  1  |  0  |  0  |  0  |  1  | OK
# |  7  |  1  |  1  |  1  |  0  |  0  |  0  |  1  | OK
# |  8  |  0  |  0  |  0  |  1  |  0  |  0  |  0  | OK
# |  8  |  0  |  0  |  0  |  1  |  0  |  0  |  0  | OK
# |  9  |  1  |  0  |  0  |  1  |  0  |  0  |  1  | OK
# |  9  |  1  |  0  |  0  |  1  |  0  |  0  |  1  | OK
# |  10  |  0  |  1  |  0  |  1  |  0  |  0  |  0  | OK
# |  10  |  0  |  1  |  0  |  1  |  0  |  0  |  0  | OK
# |  11  |  1  |  1  |  0  |  1  |  0  |  0  |  1  | OK
# |  11  |  1  |  1  |  0  |  1  |  0  |  0  |  1  | OK
# |  12  |  0  |  0  |  1  |  1  |  0  |  0  |  0  | OK
# |  12  |  0  |  0  |  1  |  1  |  0  |  0  |  0  | OK
# |  13  |  1  |  0  |  1  |  1  |  0  |  0  |  1  | OK
# |  13  |  1  |  0  |  1  |  1  |  0  |  0  |  1  | OK
# |  14  |  0  |  1  |  1  |  1  |  0  |  0  |  0  | OK
# |  14  |  0  |  1  |  1  |  1  |  0  |  0  |  0  | OK
# |  15  |  1  |  1  |  1  |  1  |  0  |  0  |  1  | OK
# |  15  |  1  |  1  |  1  |  1  |  0  |  0  |  1  | OK
# |  16  |  0  |  0  |  0  |  0  |  1  |  0  |  0  | OK
# |  16  |  0  |  0  |  0  |  0  |  1  |  0  |  0  | OK
# |  17  |  1  |  0  |  0  |  0  |  1  |  0  |  0  | OK
# |  17  |  1  |  0  |  0  |  0  |  1  |  0  |  0  | OK
# |  18  |  0  |  1  |  0  |  0  |  1  |  0  |  1  | OK
# |  18  |  0  |  1  |  0  |  0  |  1  |  0  |  1  | OK
# |  19  |  1  |  1  |  0  |  0  |  1  |  0  |  1  | OK
# |  19  |  1  |  1  |  0  |  0  |  1  |  0  |  1  | OK
# |  20  |  0  |  0  |  1  |  0  |  1  |  0  |  0  | OK
# |  20  |  0  |  0  |  1  |  0  |  1  |  0  |  0  | OK
# |  21  |  1  |  0  |  1  |  0  |  1  |  0  |  0  | OK
# |  21  |  1  |  0  |  1  |  0  |  1  |  0  |  0  | OK
# |  22  |  0  |  1  |  1  |  0  |  1  |  0  |  1  | OK
# |  22  |  0  |  1  |  1  |  0  |  1  |  0  |  1  | OK
# |  23  |  1  |  1  |  1  |  0  |  1  |  0  |  1  | OK
# |  23  |  1  |  1  |  1  |  0  |  1  |  0  |  1  | OK
# |  24  |  0  |  0  |  0  |  1  |  1  |  0  |  0  | OK
# |  24  |  0  |  0  |  0  |  1  |  1  |  0  |  0  | OK
# |  25  |  1  |  0  |  0  |  1  |  1  |  0  |  0  | OK
# |  25  |  1  |  0  |  0  |  1  |  1  |  0  |  0  | OK
# |  26  |  0  |  1  |  0  |  1  |  1  |  0  |  1  | OK
# |  26  |  0  |  1  |  0  |  1  |  1  |  0  |  1  | OK
# |  27  |  1  |  1  |  0  |  1  |  1  |  0  |  1  | OK
# |  27  |  1  |  1  |  0  |  1  |  1  |  0  |  1  | OK
# |  28  |  0  |  0  |  1  |  1  |  1  |  0  |  0  | OK
# |  28  |  0  |  0  |  1  |  1  |  1  |  0  |  0  | OK
# |  29  |  1  |  0  |  1  |  1  |  1  |  0  |  0  | OK
# |  29  |  1  |  0  |  1  |  1  |  1  |  0  |  0  | OK
# |  30  |  0  |  1  |  1  |  1  |  1  |  0  |  1  | OK
# |  30  |  0  |  1  |  1  |  1  |  1  |  0  |  1  | OK
# |  31  |  1  |  1  |  1  |  1  |  1  |  0  |  1  | OK
# |  31  |  1  |  1  |  1  |  1  |  1  |  0  |  1  | OK
# |  32  |  0  |  0  |  0  |  0  |  0  |  1  |  0  | OK
# |  32  |  0  |  0  |  0  |  0  |  0  |  1  |  0  | OK
# |  33  |  1  |  0  |  0  |  0  |  0  |  1  |  0  | OK
# |  33  |  1  |  0  |  0  |  0  |  0  |  1  |  0  | OK
# |  34  |  0  |  1  |  0  |  0  |  0  |  1  |  0  | OK
# |  34  |  0  |  1  |  0  |  0  |  0  |  1  |  0  | OK
# |  35  |  1  |  1  |  0  |  0  |  0  |  1  |  0  | OK
# |  35  |  1  |  1  |  0  |  0  |  0  |  1  |  0  | OK
# |  36  |  0  |  0  |  1  |  0  |  0  |  1  |  1  | OK
# |  36  |  0  |  0  |  1  |  0  |  0  |  1  |  1  | OK
# |  37  |  1  |  0  |  1  |  0  |  0  |  1  |  1  | OK
# |  37  |  1  |  0  |  1  |  0  |  0  |  1  |  1  | OK
# |  38  |  0  |  1  |  1  |  0  |  0  |  1  |  1  | OK
# |  38  |  0  |  1  |  1  |  0  |  0  |  1  |  1  | OK
# |  39  |  1  |  1  |  1  |  0  |  0  |  1  |  1  | OK
# |  39  |  1  |  1  |  1  |  0  |  0  |  1  |  1  | OK
# |  40  |  0  |  0  |  0  |  1  |  0  |  1  |  0  | OK
# |  40  |  0  |  0  |  0  |  1  |  0  |  1  |  0  | OK
# |  41  |  1  |  0  |  0  |  1  |  0  |  1  |  0  | OK
# |  41  |  1  |  0  |  0  |  1  |  0  |  1  |  0  | OK
# |  42  |  0  |  1  |  0  |  1  |  0  |  1  |  0  | OK
# |  42  |  0  |  1  |  0  |  1  |  0  |  1  |  0  | OK
# |  43  |  1  |  1  |  0  |  1  |  0  |  1  |  0  | OK
# |  43  |  1  |  1  |  0  |  1  |  0  |  1  |  0  | OK
# |  44  |  0  |  0  |  1  |  1  |  0  |  1  |  1  | OK
# |  44  |  0  |  0  |  1  |  1  |  0  |  1  |  1  | OK
# |  45  |  1  |  0  |  1  |  1  |  0  |  1  |  1  | OK
# |  45  |  1  |  0  |  1  |  1  |  0  |  1  |  1  | OK
# |  46  |  0  |  1  |  1  |  1  |  0  |  1  |  1  | OK
# |  46  |  0  |  1  |  1  |  1  |  0  |  1  |  1  | OK
# |  47  |  1  |  1  |  1  |  1  |  0  |  1  |  1  | OK
# |  47  |  1  |  1  |  1  |  1  |  0  |  1  |  1  | OK
# |  48  |  0  |  0  |  0  |  0  |  1  |  1  |  0  | OK
# |  48  |  0  |  0  |  0  |  0  |  1  |  1  |  0  | OK
# |  49  |  1  |  0  |  0  |  0  |  1  |  1  |  0  | OK
# |  49  |  1  |  0  |  0  |  0  |  1  |  1  |  0  | OK
# |  50  |  0  |  1  |  0  |  0  |  1  |  1  |  0  | OK
# |  50  |  0  |  1  |  0  |  0  |  1  |  1  |  0  | OK
# |  51  |  1  |  1  |  0  |  0  |  1  |  1  |  0  | OK
# |  51  |  1  |  1  |  0  |  0  |  1  |  1  |  0  | OK
# |  52  |  0  |  0  |  1  |  0  |  1  |  1  |  0  | OK
# |  52  |  0  |  0  |  1  |  0  |  1  |  1  |  0  | OK
# |  53  |  1  |  0  |  1  |  0  |  1  |  1  |  0  | OK
# |  53  |  1  |  0  |  1  |  0  |  1  |  1  |  0  | OK
# |  54  |  0  |  1  |  1  |  0  |  1  |  1  |  0  | OK
# |  54  |  0  |  1  |  1  |  0  |  1  |  1  |  0  | OK
# |  55  |  1  |  1  |  1  |  0  |  1  |  1  |  0  | OK
# |  55  |  1  |  1  |  1  |  0  |  1  |  1  |  0  | OK
# |  56  |  0  |  0  |  0  |  1  |  1  |  1  |  1  | OK
# |  56  |  0  |  0  |  0  |  1  |  1  |  1  |  1  | OK
# |  57  |  1  |  0  |  0  |  1  |  1  |  1  |  1  | OK
# |  57  |  1  |  0  |  0  |  1  |  1  |  1  |  1  | OK
# |  58  |  0  |  1  |  0  |  1  |  1  |  1  |  1  | OK
# |  58  |  0  |  1  |  0  |  1  |  1  |  1  |  1  | OK
# |  59  |  1  |  1  |  0  |  1  |  1  |  1  |  1  | OK
# |  59  |  1  |  1  |  0  |  1  |  1  |  1  |  1  | OK
# |  60  |  0  |  0  |  1  |  1  |  1  |  1  |  1  | OK
# |  60  |  0  |  0  |  1  |  1  |  1  |  1  |  1  | OK
# |  61  |  1  |  0  |  1  |  1  |  1  |  1  |  1  | OK
# |  61  |  1  |  0  |  1  |  1  |  1  |  1  |  1  | OK
# |  62  |  0  |  1  |  1  |  1  |  1  |  1  |  1  | OK
# |  62  |  0  |  1  |  1  |  1  |  1  |  1  |  1  | OK
# |  63  |  1  |  1  |  1  |  1  |  1  |  1  |  1  | OK
# |  63  |  1  |  1  |  1  |  1  |  1  |  1  |  1  | OK
# Testes Efetuados = 64
# Errors Encontrados = 0
# |  64  |  x  |  x  |  x  |  x  |  x  |  x  |  x  | OK
# ** Note: $stop    : C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench/mux4_tb.sv(63)
#    Time: 965 ns  Iteration: 0  Instance: /mux4_tb
# Break in Module mux4_tb at C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench/mux4_tb.sv line 63
do mux4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/julio/Programacao/Concepcao/MIPS/mux41/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/julio/Programacao/Concepcao/MIPS/mux41/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux {C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:41:06 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux" C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 13:41:07 on Mar 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux {C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:41:07 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux" C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 13:41:07 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench {C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench/mux4_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:41:07 on Mar 12,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench" C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench/mux4_tb.sv 
# -- Compiling module mux4_tb
# 
# Top level modules:
# 	mux4_tb
# End time: 13:41:07 on Mar 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc" mux4_tb
# End time: 13:41:18 on Mar 12,2020, Elapsed time: 0:01:44
# Errors: 5, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" mux4_tb 
# Start time: 13:41:18 on Mar 12,2020
# Loading sv_std.std
# Loading work.mux4_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.mux4
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.mux2
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando o TestBench
# ---------------------
# |Linha|  D0  |  D1  |  D2  |  D3  |  S0  |  S1  |  Y  |
# |  0  |  0  |  0  |  0  |  0  |  0  |  0  |  0  | OK
# |  1  |  1  |  0  |  0  |  0  |  0  |  0  |  1  | OK
# |  2  |  0  |  1  |  0  |  0  |  0  |  0  |  0  | OK
# |  3  |  1  |  1  |  0  |  0  |  0  |  0  |  1  | OK
# |  4  |  0  |  0  |  1  |  0  |  0  |  0  |  0  | OK
# |  5  |  1  |  0  |  1  |  0  |  0  |  0  |  1  | OK
# |  6  |  0  |  1  |  1  |  0  |  0  |  0  |  0  | OK
# |  7  |  1  |  1  |  1  |  0  |  0  |  0  |  1  | OK
# |  8  |  0  |  0  |  0  |  1  |  0  |  0  |  0  | OK
# |  9  |  1  |  0  |  0  |  1  |  0  |  0  |  1  | OK
# |  10  |  0  |  1  |  0  |  1  |  0  |  0  |  0  | OK
# |  11  |  1  |  1  |  0  |  1  |  0  |  0  |  1  | OK
# |  12  |  0  |  0  |  1  |  1  |  0  |  0  |  0  | OK
# |  13  |  1  |  0  |  1  |  1  |  0  |  0  |  1  | OK
# |  14  |  0  |  1  |  1  |  1  |  0  |  0  |  0  | OK
# |  15  |  1  |  1  |  1  |  1  |  0  |  0  |  1  | OK
# |  16  |  0  |  0  |  0  |  0  |  1  |  0  |  0  | OK
# |  17  |  1  |  0  |  0  |  0  |  1  |  0  |  0  | OK
# |  18  |  0  |  1  |  0  |  0  |  1  |  0  |  1  | OK
# |  19  |  1  |  1  |  0  |  0  |  1  |  0  |  1  | OK
# |  20  |  0  |  0  |  1  |  0  |  1  |  0  |  0  | OK
# |  21  |  1  |  0  |  1  |  0  |  1  |  0  |  0  | OK
# |  22  |  0  |  1  |  1  |  0  |  1  |  0  |  1  | OK
# |  23  |  1  |  1  |  1  |  0  |  1  |  0  |  1  | OK
# |  24  |  0  |  0  |  0  |  1  |  1  |  0  |  0  | OK
# |  25  |  1  |  0  |  0  |  1  |  1  |  0  |  0  | OK
# |  26  |  0  |  1  |  0  |  1  |  1  |  0  |  1  | OK
# |  27  |  1  |  1  |  0  |  1  |  1  |  0  |  1  | OK
# |  28  |  0  |  0  |  1  |  1  |  1  |  0  |  0  | OK
# |  29  |  1  |  0  |  1  |  1  |  1  |  0  |  0  | OK
# |  30  |  0  |  1  |  1  |  1  |  1  |  0  |  1  | OK
# |  31  |  1  |  1  |  1  |  1  |  1  |  0  |  1  | OK
# |  32  |  0  |  0  |  0  |  0  |  0  |  1  |  0  | OK
# |  33  |  1  |  0  |  0  |  0  |  0  |  1  |  0  | OK
# |  34  |  0  |  1  |  0  |  0  |  0  |  1  |  0  | OK
# |  35  |  1  |  1  |  0  |  0  |  0  |  1  |  0  | OK
# |  36  |  0  |  0  |  1  |  0  |  0  |  1  |  1  | OK
# |  37  |  1  |  0  |  1  |  0  |  0  |  1  |  1  | OK
# |  38  |  0  |  1  |  1  |  0  |  0  |  1  |  1  | OK
# |  39  |  1  |  1  |  1  |  0  |  0  |  1  |  1  | OK
# |  40  |  0  |  0  |  0  |  1  |  0  |  1  |  0  | OK
# |  41  |  1  |  0  |  0  |  1  |  0  |  1  |  0  | OK
# |  42  |  0  |  1  |  0  |  1  |  0  |  1  |  0  | OK
# |  43  |  1  |  1  |  0  |  1  |  0  |  1  |  0  | OK
# |  44  |  0  |  0  |  1  |  1  |  0  |  1  |  1  | OK
# |  45  |  1  |  0  |  1  |  1  |  0  |  1  |  1  | OK
# |  46  |  0  |  1  |  1  |  1  |  0  |  1  |  1  | OK
# |  47  |  1  |  1  |  1  |  1  |  0  |  1  |  1  | OK
# |  48  |  0  |  0  |  0  |  0  |  1  |  1  |  0  | OK
# |  49  |  1  |  0  |  0  |  0  |  1  |  1  |  0  | OK
# |  50  |  0  |  1  |  0  |  0  |  1  |  1  |  0  | OK
# |  51  |  1  |  1  |  0  |  0  |  1  |  1  |  0  | OK
# |  52  |  0  |  0  |  1  |  0  |  1  |  1  |  0  | OK
# |  53  |  1  |  0  |  1  |  0  |  1  |  1  |  0  | OK
# |  54  |  0  |  1  |  1  |  0  |  1  |  1  |  0  | OK
# |  55  |  1  |  1  |  1  |  0  |  1  |  1  |  0  | OK
# |  56  |  0  |  0  |  0  |  1  |  1  |  1  |  1  | OK
# |  57  |  1  |  0  |  0  |  1  |  1  |  1  |  1  | OK
# |  58  |  0  |  1  |  0  |  1  |  1  |  1  |  1  | OK
# |  59  |  1  |  1  |  0  |  1  |  1  |  1  |  1  | OK
# |  60  |  0  |  0  |  1  |  1  |  1  |  1  |  1  | OK
# |  61  |  1  |  0  |  1  |  1  |  1  |  1  |  1  | OK
# |  62  |  0  |  1  |  1  |  1  |  1  |  1  |  1  | OK
# |  63  |  1  |  1  |  1  |  1  |  1  |  1  |  1  | OK
# Testes Efetuados = 64
# Errors Encontrados = 0
# ** Note: $stop    : C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench/mux4_tb.sv(62)
#    Time: 965 ns  Iteration: 0  Instance: /mux4_tb
# Break in Module mux4_tb at C:/Users/julio/Programacao/Concepcao/MIPS/mux41/Testbench/mux4_tb.sv line 62
# End time: 13:43:36 on Mar 12,2020, Elapsed time: 0:02:18
# Errors: 6, Warnings: 0
