// Seed: 1081052542
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri1 id_3 = (1'd0 <= 1);
  always force id_1 = 1;
  assign module_1.id_0 = 0;
  wire id_4;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output tri   id_2,
    output tri1  id_3
);
  wire id_5, id_6;
  wire id_8;
  always @(posedge id_5) id_5 = id_5;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  wire id_9;
  wire id_10 = id_6, id_11;
  nor primCall (id_2, id_5, id_8);
endmodule
