{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-318,-154",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/clk_in1_0_1:true|/system_reset_interconnect_aresetn:true|/ext_reset_in_0_1:true|/axi_uart_interrupt:true|/proc_sys_reset_0_peripheral_aresetn:true|/system_clock_clk_100mhz:true|/axi_uart_bridge/axi_uart_interrupt:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GPIO_LED -pg 1 -lvl 6 -x 1330 -y 530 -defaultsOSRD
preplace port GPIO_SW -pg 1 -lvl 6 -x 1330 -y 70 -defaultsOSRD
preplace port UART -pg 1 -lvl 6 -x 1330 -y 220 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 70 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_10mhz right -pinY clk_10mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 410 -y 130 -swap {0 2 1 3 4 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 400R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 460R
preplace inst axi_interconnect -pg 1 -lvl 3 -x 720 -y 70 -swap {40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 80 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 20 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 140R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 460R -pinDir M02_AXI right -pinY M02_AXI 270R -pinDir M03_AXI right -pinY M03_AXI 20R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 460L
preplace inst axi_gpio_inputs -pg 1 -lvl 4 -x 990 -y 70 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_gpio_outputs -pg 1 -lvl 4 -x 990 -y 530 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_uart_bridge -pg 1 -lvl 4 -x 990 -y 210 -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir UART right -pinY UART 10R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst cabletest -pg 1 -lvl 4 -x 990 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 32 21 22 23 24 25 38 27 28 29 30 31 26 33 34 35 36 37 20 39 40 41 42 43 44 45} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXIS_OUT1 right -pinY AXIS_OUT1 40R -pinDir AXIS_IN1 right -pinY AXIS_IN1 60R -pinDir AXIS_IN2 right -pinY AXIS_IN2 20R -pinDir AXIS_OUT2 right -pinY AXIS_OUT2 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst ethernet_1 -pg 1 -lvl 5 -x 1230 -y 590 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS left -pinY M_AXIS 20L -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst ethernet_2 -pg 1 -lvl 5 -x 1230 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS left -pinY M_AXIS 20L -pinDir aclk left -pinY aclk 130L -pinDir aresetn left -pinY aresetn 110L
preplace netloc clk_in1_0_1 1 0 1 NJ 70
preplace netloc ext_reset_in_0_1 1 0 2 NJ 170 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 N 590 870 450 N
preplace netloc system_clock_clk_100mhz 1 1 4 220 70 590 10 850 470 1130
preplace netloc system_reset_interconnect_aresetn 1 2 3 590 650 NJ 650 NJ
preplace netloc AXIS_IN2_1 1 4 1 N 360
preplace netloc AXIS_IN_1 1 4 1 1110 400n
preplace netloc axi_gpio_inputs_GPIO 1 4 2 NJ 70 NJ
preplace netloc axi_gpio_outputs_GPIO 1 4 2 NJ 530 NJ
preplace netloc axi_interconnect_M00_AXI 1 3 1 N 70
preplace netloc axi_interconnect_M01_AXI 1 3 1 N 530
preplace netloc axi_interconnect_M02_AXI 1 3 1 N 340
preplace netloc cabletest_AXIS_OUT1 1 4 1 1150 380n
preplace netloc cabletest_AXIS_OUT2 1 4 1 N 340
preplace netloc hier_0_M_AXI 1 3 1 N 210
preplace netloc hier_0_UART 1 4 2 NJ 220 NJ
levelinfo -pg 1 0 120 410 720 990 1230 1330
pagesize -pg 1 -db -bbox -sgen -150 0 1450 700
",
   "No Loops_ScaleFactor":"0.923319",
   "No Loops_TopLeft":"-142,-67",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 430 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 240J
preplace netloc system_clock_clk_100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 130 430 620
pagesize -pg 1 -db -bbox -sgen -140 0 620 200
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"4"
}
