Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 292506f06d084e47827ea0552c625422 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.delays
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.APU [apu_default]
Compiling architecture design_1_apu_0_0_arch of entity xil_defaultlib.design_1_APU_0_0 [design_1_apu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.c_gate [c_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX1 [mux1_default]
Compiling architecture behavioral of entity xil_defaultlib.CROSS2X2 [cross2x2_default]
Compiling architecture design_1_cross2x2_0_1_arch of entity xil_defaultlib.design_1_CROSS2X2_0_1 [design_1_cross2x2_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.SignalGenerator [signalgenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.AsyncConverter [asyncconverter_default]
Compiling architecture behavioral of entity xil_defaultlib.InputToDualRail [inputtodualrail_default]
Compiling architecture sim of entity xil_defaultlib.ClockGenerator [clockgenerator_default]
Compiling architecture design_1_clockgenerator_0_0_arch of entity xil_defaultlib.design_1_ClockGenerator_0_0 [design_1_clockgenerator_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.Sink [sink_default]
Compiling architecture design_1_sink_0_1_arch of entity xil_defaultlib.design_1_Sink_0_1 [design_1_sink_0_1_default]
Compiling architecture design_1_sink_0_2_arch of entity xil_defaultlib.design_1_Sink_0_2 [design_1_sink_0_2_default]
Compiling architecture behavioral of entity xil_defaultlib.address_selection [address_selection_default]
Compiling architecture design_1_address_selection_0_0_arch of entity xil_defaultlib.design_1_address_selection_0_0 [design_1_address_selection_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.latch [latch_default]
Compiling architecture design_1_latch_0_0_arch of entity xil_defaultlib.design_1_latch_0_0 [design_1_latch_0_0_default]
Compiling architecture design_1_latch_0_1_arch of entity xil_defaultlib.design_1_latch_0_1 [design_1_latch_0_1_default]
Compiling architecture design_1_latch_0_3_arch of entity xil_defaultlib.design_1_latch_0_3 [design_1_latch_0_3_default]
Compiling architecture design_1_latch_10_0_arch of entity xil_defaultlib.design_1_latch_10_0 [design_1_latch_10_0_default]
Compiling architecture design_1_latch_1_0_arch of entity xil_defaultlib.design_1_latch_1_0 [design_1_latch_1_0_default]
Compiling architecture design_1_latch_1_1_arch of entity xil_defaultlib.design_1_latch_1_1 [design_1_latch_1_1_default]
Compiling architecture design_1_latch_1_2_arch of entity xil_defaultlib.design_1_latch_1_2 [design_1_latch_1_2_default]
Compiling architecture design_1_latch_1_3_arch of entity xil_defaultlib.design_1_latch_1_3 [design_1_latch_1_3_default]
Compiling architecture design_1_latch_1_4_arch of entity xil_defaultlib.design_1_latch_1_4 [design_1_latch_1_4_default]
Compiling architecture design_1_latch_1_5_arch of entity xil_defaultlib.design_1_latch_1_5 [design_1_latch_1_5_default]
Compiling architecture design_1_latch_0_2_arch of entity xil_defaultlib.design_1_latch_0_2 [design_1_latch_0_2_default]
Compiling architecture design_1_latch_2_0_arch of entity xil_defaultlib.design_1_latch_2_0 [design_1_latch_2_0_default]
Compiling architecture design_1_latch_2_1_arch of entity xil_defaultlib.design_1_latch_2_1 [design_1_latch_2_1_default]
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
