ARM GAS  /tmp/cctmfixI.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_ltdc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LTDC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	LTDC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	LTDC_DeInit:
  27              	.LFB123:
  28              		.file 1 "FWLIB/src/stm32f4xx_ltdc.c"
   1:FWLIB/src/stm32f4xx_ltdc.c **** /**
   2:FWLIB/src/stm32f4xx_ltdc.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_ltdc.c ****   * @file    stm32f4xx_ltdc.c
   4:FWLIB/src/stm32f4xx_ltdc.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_ltdc.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_ltdc.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:FWLIB/src/stm32f4xx_ltdc.c ****   *          functionalities of the LTDC controller (LTDC) peripheral:
   9:FWLIB/src/stm32f4xx_ltdc.c ****   *           + Initialization and configuration
  10:FWLIB/src/stm32f4xx_ltdc.c ****   *           + Interrupts and flags management
  11:FWLIB/src/stm32f4xx_ltdc.c ****   *           
  12:FWLIB/src/stm32f4xx_ltdc.c ****   *  @verbatim
  13:FWLIB/src/stm32f4xx_ltdc.c ****   
  14:FWLIB/src/stm32f4xx_ltdc.c ****  ===============================================================================
  15:FWLIB/src/stm32f4xx_ltdc.c ****                       ##### How to use this driver #####
  16:FWLIB/src/stm32f4xx_ltdc.c ****  ===============================================================================
  17:FWLIB/src/stm32f4xx_ltdc.c ****     [..]
  18:FWLIB/src/stm32f4xx_ltdc.c ****         (#) Enable LTDC clock using 
  19:FWLIB/src/stm32f4xx_ltdc.c ****             RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, ENABLE) function.
  20:FWLIB/src/stm32f4xx_ltdc.c ****         (#) Configures LTDC
  21:FWLIB/src/stm32f4xx_ltdc.c ****           (++) Configure the required Pixel clock following the panel datasheet
  22:FWLIB/src/stm32f4xx_ltdc.c ****           (++) Configure the Synchronous timings: VSYNC, HSYNC, Vertical and 
  23:FWLIB/src/stm32f4xx_ltdc.c ****               Horizontal back proch, active data area and the front proch 
  24:FWLIB/src/stm32f4xx_ltdc.c ****               timings 
  25:FWLIB/src/stm32f4xx_ltdc.c ****           (++) Configure the synchronous signals and clock polarity in the 
  26:FWLIB/src/stm32f4xx_ltdc.c ****               LTDC_GCR register
  27:FWLIB/src/stm32f4xx_ltdc.c ****         (#) Configures Layer1/2 parameters
  28:FWLIB/src/stm32f4xx_ltdc.c ****           (++) The Layer window horizontal and vertical position in the LTDC_LxWHPCR and 
  29:FWLIB/src/stm32f4xx_ltdc.c ****                LTDC_WVPCR registers. The layer window must be in the active data area.
  30:FWLIB/src/stm32f4xx_ltdc.c ****           (++) The pixel input format in the LTDC_LxPFCR register
ARM GAS  /tmp/cctmfixI.s 			page 2


  31:FWLIB/src/stm32f4xx_ltdc.c ****           (++) The color frame buffer start address in the LTDC_LxCFBAR register
  32:FWLIB/src/stm32f4xx_ltdc.c ****           (++) The line length and pitch of the color frame buffer in the 
  33:FWLIB/src/stm32f4xx_ltdc.c ****                LTDC_LxCFBLR register
  34:FWLIB/src/stm32f4xx_ltdc.c ****           (++) The number of lines of the color frame buffer in 
  35:FWLIB/src/stm32f4xx_ltdc.c ****                the LTDC_LxCFBLNR register
  36:FWLIB/src/stm32f4xx_ltdc.c ****           (++) if needed, load the CLUT with the RGB values and the address 
  37:FWLIB/src/stm32f4xx_ltdc.c ****                in the LTDC_LxCLUTWR register
  38:FWLIB/src/stm32f4xx_ltdc.c ****           (++) If needed, configure the default color and the blending factors 
  39:FWLIB/src/stm32f4xx_ltdc.c ****                respectively in the LTDC_LxDCCR and LTDC_LxBFCR registers 
  40:FWLIB/src/stm32f4xx_ltdc.c **** 
  41:FWLIB/src/stm32f4xx_ltdc.c ****           (++) If needed, Dithering and color keying can be enabled respectively 
  42:FWLIB/src/stm32f4xx_ltdc.c ****                in the LTDC_GCR and LTDC_LxCKCR registers. It can be also enabled 
  43:FWLIB/src/stm32f4xx_ltdc.c ****                on the fly.    
  44:FWLIB/src/stm32f4xx_ltdc.c ****         (#) Enable Layer1/2 and if needed the CLUT in the LTDC_LxCR register 
  45:FWLIB/src/stm32f4xx_ltdc.c ****   
  46:FWLIB/src/stm32f4xx_ltdc.c ****         (#) Reload the shadow registers to active register through 
  47:FWLIB/src/stm32f4xx_ltdc.c ****             the LTDC_SRCR register.
  48:FWLIB/src/stm32f4xx_ltdc.c ****           -@- All layer parameters can be modified on the fly except the CLUT. 
  49:FWLIB/src/stm32f4xx_ltdc.c ****               The new configuration has to be either reloaded immediately 
  50:FWLIB/src/stm32f4xx_ltdc.c ****               or during vertical blanking period by configuring the LTDC_SRCR register.
  51:FWLIB/src/stm32f4xx_ltdc.c ****         (#) Call the LTDC_Cmd() to enable the LTDC controller.
  52:FWLIB/src/stm32f4xx_ltdc.c **** 
  53:FWLIB/src/stm32f4xx_ltdc.c ****     @endverbatim
  54:FWLIB/src/stm32f4xx_ltdc.c ****   
  55:FWLIB/src/stm32f4xx_ltdc.c ****   ******************************************************************************
  56:FWLIB/src/stm32f4xx_ltdc.c ****   * @attention
  57:FWLIB/src/stm32f4xx_ltdc.c ****   *
  58:FWLIB/src/stm32f4xx_ltdc.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  59:FWLIB/src/stm32f4xx_ltdc.c ****   *
  60:FWLIB/src/stm32f4xx_ltdc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  61:FWLIB/src/stm32f4xx_ltdc.c ****   * You may not use this file except in compliance with the License.
  62:FWLIB/src/stm32f4xx_ltdc.c ****   * You may obtain a copy of the License at:
  63:FWLIB/src/stm32f4xx_ltdc.c ****   *
  64:FWLIB/src/stm32f4xx_ltdc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  65:FWLIB/src/stm32f4xx_ltdc.c ****   *
  66:FWLIB/src/stm32f4xx_ltdc.c ****   * Unless required by applicable law or agreed to in writing, software 
  67:FWLIB/src/stm32f4xx_ltdc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  68:FWLIB/src/stm32f4xx_ltdc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  69:FWLIB/src/stm32f4xx_ltdc.c ****   * See the License for the specific language governing permissions and
  70:FWLIB/src/stm32f4xx_ltdc.c ****   * limitations under the License.
  71:FWLIB/src/stm32f4xx_ltdc.c ****   *
  72:FWLIB/src/stm32f4xx_ltdc.c ****   ******************************************************************************
  73:FWLIB/src/stm32f4xx_ltdc.c ****   */
  74:FWLIB/src/stm32f4xx_ltdc.c **** 
  75:FWLIB/src/stm32f4xx_ltdc.c **** /* Includes ------------------------------------------------------------------*/
  76:FWLIB/src/stm32f4xx_ltdc.c **** #include "stm32f4xx_ltdc.h"
  77:FWLIB/src/stm32f4xx_ltdc.c **** #include "stm32f4xx_rcc.h"
  78:FWLIB/src/stm32f4xx_ltdc.c **** 
  79:FWLIB/src/stm32f4xx_ltdc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  80:FWLIB/src/stm32f4xx_ltdc.c ****   * @{
  81:FWLIB/src/stm32f4xx_ltdc.c ****   */
  82:FWLIB/src/stm32f4xx_ltdc.c **** 
  83:FWLIB/src/stm32f4xx_ltdc.c **** /** @defgroup LTDC 
  84:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief LTDC driver modules
  85:FWLIB/src/stm32f4xx_ltdc.c ****   * @{
  86:FWLIB/src/stm32f4xx_ltdc.c ****   */
  87:FWLIB/src/stm32f4xx_ltdc.c **** 
ARM GAS  /tmp/cctmfixI.s 			page 3


  88:FWLIB/src/stm32f4xx_ltdc.c **** /* Private typedef -----------------------------------------------------------*/
  89:FWLIB/src/stm32f4xx_ltdc.c **** /* Private define ------------------------------------------------------------*/
  90:FWLIB/src/stm32f4xx_ltdc.c **** /* Private macro -------------------------------------------------------------*/
  91:FWLIB/src/stm32f4xx_ltdc.c **** /* Private variables ---------------------------------------------------------*/
  92:FWLIB/src/stm32f4xx_ltdc.c **** /* Private function prototypes -----------------------------------------------*/
  93:FWLIB/src/stm32f4xx_ltdc.c **** /* Private functions ---------------------------------------------------------*/
  94:FWLIB/src/stm32f4xx_ltdc.c **** 
  95:FWLIB/src/stm32f4xx_ltdc.c **** #define GCR_MASK                     ((uint32_t)0x0FFE888F)  /* LTDC GCR Mask */
  96:FWLIB/src/stm32f4xx_ltdc.c **** 
  97:FWLIB/src/stm32f4xx_ltdc.c **** 
  98:FWLIB/src/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Private_Functions
  99:FWLIB/src/stm32f4xx_ltdc.c ****   * @{
 100:FWLIB/src/stm32f4xx_ltdc.c ****   */
 101:FWLIB/src/stm32f4xx_ltdc.c **** 
 102:FWLIB/src/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Group1 Initialization and Configuration functions
 103:FWLIB/src/stm32f4xx_ltdc.c ****  *  @brief   Initialization and Configuration functions 
 104:FWLIB/src/stm32f4xx_ltdc.c ****  *
 105:FWLIB/src/stm32f4xx_ltdc.c **** @verbatim
 106:FWLIB/src/stm32f4xx_ltdc.c ****  ===============================================================================
 107:FWLIB/src/stm32f4xx_ltdc.c ****             ##### Initialization and Configuration functions #####
 108:FWLIB/src/stm32f4xx_ltdc.c ****  ===============================================================================
 109:FWLIB/src/stm32f4xx_ltdc.c ****     [..]  This section provides functions allowing to:
 110:FWLIB/src/stm32f4xx_ltdc.c ****       (+) Initialize and configure the LTDC
 111:FWLIB/src/stm32f4xx_ltdc.c ****       (+) Enable or Disable Dither
 112:FWLIB/src/stm32f4xx_ltdc.c ****       (+) Define the position of the line interrupt
 113:FWLIB/src/stm32f4xx_ltdc.c ****       (+) reload layers registers with new parameters
 114:FWLIB/src/stm32f4xx_ltdc.c ****       (+) Initialize and configure layer1 and layer2
 115:FWLIB/src/stm32f4xx_ltdc.c ****       (+) Set and configure the color keying functionality
 116:FWLIB/src/stm32f4xx_ltdc.c ****       (+) Configure and Enables or disables CLUT 
 117:FWLIB/src/stm32f4xx_ltdc.c ****       
 118:FWLIB/src/stm32f4xx_ltdc.c **** @endverbatim
 119:FWLIB/src/stm32f4xx_ltdc.c ****   * @{
 120:FWLIB/src/stm32f4xx_ltdc.c ****   */
 121:FWLIB/src/stm32f4xx_ltdc.c **** 
 122:FWLIB/src/stm32f4xx_ltdc.c **** /**
 123:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Deinitializes the LTDC peripheral registers to their default reset
 124:FWLIB/src/stm32f4xx_ltdc.c ****   *         values.
 125:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  None
 126:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 127:FWLIB/src/stm32f4xx_ltdc.c ****   */
 128:FWLIB/src/stm32f4xx_ltdc.c **** 
 129:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_DeInit(void)
 130:FWLIB/src/stm32f4xx_ltdc.c **** {
  29              		.loc 1 130 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 131:FWLIB/src/stm32f4xx_ltdc.c ****   /* Enable LTDC reset state */
 132:FWLIB/src/stm32f4xx_ltdc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, ENABLE);
  38              		.loc 1 132 3 view .LVU1
  39 0002 0121     		movs	r1, #1
  40 0004 4FF08060 		mov	r0, #67108864
ARM GAS  /tmp/cctmfixI.s 			page 4


  41 0008 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  42              	.LVL0:
 133:FWLIB/src/stm32f4xx_ltdc.c ****   /* Release LTDC from reset state */
 134:FWLIB/src/stm32f4xx_ltdc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, DISABLE);
  43              		.loc 1 134 3 view .LVU2
  44 000c 0021     		movs	r1, #0
  45 000e 4FF08060 		mov	r0, #67108864
  46 0012 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  47              	.LVL1:
 135:FWLIB/src/stm32f4xx_ltdc.c **** }
  48              		.loc 1 135 1 is_stmt 0 view .LVU3
  49 0016 08BD     		pop	{r3, pc}
  50              		.cfi_endproc
  51              	.LFE123:
  53              		.section	.text.LTDC_Init,"ax",%progbits
  54              		.align	1
  55              		.global	LTDC_Init
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  59              		.fpu fpv4-sp-d16
  61              	LTDC_Init:
  62              	.LVL2:
  63              	.LFB124:
 136:FWLIB/src/stm32f4xx_ltdc.c **** 
 137:FWLIB/src/stm32f4xx_ltdc.c **** /**
 138:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Initializes the LTDC peripheral according to the specified parameters
 139:FWLIB/src/stm32f4xx_ltdc.c ****   *         in the LTDC_InitStruct.
 140:FWLIB/src/stm32f4xx_ltdc.c ****   * @note   This function can be used only when the LTDC is disabled.
 141:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_InitStruct: pointer to a LTDC_InitTypeDef structure that contains
 142:FWLIB/src/stm32f4xx_ltdc.c ****   *         the configuration information for the specified LTDC peripheral.
 143:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 144:FWLIB/src/stm32f4xx_ltdc.c ****   */
 145:FWLIB/src/stm32f4xx_ltdc.c **** 
 146:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_Init(LTDC_InitTypeDef* LTDC_InitStruct)
 147:FWLIB/src/stm32f4xx_ltdc.c **** {
  64              		.loc 1 147 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		@ link register save eliminated.
  69              		.loc 1 147 1 is_stmt 0 view .LVU5
  70 0000 30B4     		push	{r4, r5}
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 8
  73              		.cfi_offset 4, -8
  74              		.cfi_offset 5, -4
 148:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t horizontalsync = 0;
  75              		.loc 1 148 3 is_stmt 1 view .LVU6
  76              	.LVL3:
 149:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t accumulatedHBP = 0;
  77              		.loc 1 149 3 view .LVU7
 150:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t accumulatedactiveW = 0;
  78              		.loc 1 150 3 view .LVU8
 151:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t totalwidth = 0;
  79              		.loc 1 151 3 view .LVU9
 152:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t backgreen = 0;
ARM GAS  /tmp/cctmfixI.s 			page 5


  80              		.loc 1 152 3 view .LVU10
 153:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t backred = 0;
  81              		.loc 1 153 3 view .LVU11
 154:FWLIB/src/stm32f4xx_ltdc.c **** 
 155:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check function parameters */
 156:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HSYNC(LTDC_InitStruct->LTDC_HorizontalSync));
  82              		.loc 1 156 3 view .LVU12
 157:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VSYNC(LTDC_InitStruct->LTDC_VerticalSync));
  83              		.loc 1 157 3 view .LVU13
 158:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AHBP(LTDC_InitStruct->LTDC_AccumulatedHBP));
  84              		.loc 1 158 3 view .LVU14
 159:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AVBP(LTDC_InitStruct->LTDC_AccumulatedVBP));
  85              		.loc 1 159 3 view .LVU15
 160:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AAH(LTDC_InitStruct->LTDC_AccumulatedActiveH));
  86              		.loc 1 160 3 view .LVU16
 161:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AAW(LTDC_InitStruct->LTDC_AccumulatedActiveW));
  87              		.loc 1 161 3 view .LVU17
 162:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_TOTALH(LTDC_InitStruct->LTDC_TotalHeigh));
  88              		.loc 1 162 3 view .LVU18
 163:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_TOTALW(LTDC_InitStruct->LTDC_TotalWidth));
  89              		.loc 1 163 3 view .LVU19
 164:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HSPOL(LTDC_InitStruct->LTDC_HSPolarity));
  90              		.loc 1 164 3 view .LVU20
 165:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VSPOL(LTDC_InitStruct->LTDC_VSPolarity));
  91              		.loc 1 165 3 view .LVU21
 166:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEPOL(LTDC_InitStruct->LTDC_DEPolarity));
  92              		.loc 1 166 3 view .LVU22
 167:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_PCPOL(LTDC_InitStruct->LTDC_PCPolarity));
  93              		.loc 1 167 3 view .LVU23
 168:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackBlueValue(LTDC_InitStruct->LTDC_BackgroundBlueValue));
  94              		.loc 1 168 3 view .LVU24
 169:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackGreenValue(LTDC_InitStruct->LTDC_BackgroundGreenValue));
  95              		.loc 1 169 3 view .LVU25
 170:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackRedValue(LTDC_InitStruct->LTDC_BackgroundRedValue));
  96              		.loc 1 170 3 view .LVU26
 171:FWLIB/src/stm32f4xx_ltdc.c **** 
 172:FWLIB/src/stm32f4xx_ltdc.c ****   /* Sets Synchronization size */
 173:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
  97              		.loc 1 173 3 view .LVU27
  98              		.loc 1 173 14 is_stmt 0 view .LVU28
  99 0002 244B     		ldr	r3, .L5
 100 0004 9968     		ldr	r1, [r3, #8]
 101 0006 244A     		ldr	r2, .L5+4
 102 0008 1140     		ands	r1, r1, r2
 103 000a 9960     		str	r1, [r3, #8]
 174:FWLIB/src/stm32f4xx_ltdc.c ****   horizontalsync = (LTDC_InitStruct->LTDC_HorizontalSync << 16);
 104              		.loc 1 174 3 is_stmt 1 view .LVU29
 105              		.loc 1 174 36 is_stmt 0 view .LVU30
 106 000c 0569     		ldr	r5, [r0, #16]
 107              	.LVL4:
 175:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->SSCR |= (horizontalsync | LTDC_InitStruct->LTDC_VerticalSync);
 108              		.loc 1 175 3 is_stmt 1 view .LVU31
 109              		.loc 1 175 14 is_stmt 0 view .LVU32
 110 000e 9968     		ldr	r1, [r3, #8]
 111              		.loc 1 175 50 view .LVU33
 112 0010 4469     		ldr	r4, [r0, #20]
 113              		.loc 1 175 33 view .LVU34
ARM GAS  /tmp/cctmfixI.s 			page 6


 114 0012 44EA0544 		orr	r4, r4, r5, lsl #16
 115              		.loc 1 175 14 view .LVU35
 116 0016 2143     		orrs	r1, r1, r4
 117 0018 9960     		str	r1, [r3, #8]
 176:FWLIB/src/stm32f4xx_ltdc.c **** 
 177:FWLIB/src/stm32f4xx_ltdc.c ****   /* Sets Accumulated Back porch */
 178:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 118              		.loc 1 178 3 is_stmt 1 view .LVU36
 119              		.loc 1 178 14 is_stmt 0 view .LVU37
 120 001a D968     		ldr	r1, [r3, #12]
 121 001c 1140     		ands	r1, r1, r2
 122 001e D960     		str	r1, [r3, #12]
 179:FWLIB/src/stm32f4xx_ltdc.c ****   accumulatedHBP = (LTDC_InitStruct->LTDC_AccumulatedHBP << 16);
 123              		.loc 1 179 3 is_stmt 1 view .LVU38
 124              		.loc 1 179 36 is_stmt 0 view .LVU39
 125 0020 8569     		ldr	r5, [r0, #24]
 126              	.LVL5:
 180:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->BPCR |= (accumulatedHBP | LTDC_InitStruct->LTDC_AccumulatedVBP);
 127              		.loc 1 180 3 is_stmt 1 view .LVU40
 128              		.loc 1 180 14 is_stmt 0 view .LVU41
 129 0022 D968     		ldr	r1, [r3, #12]
 130              		.loc 1 180 50 view .LVU42
 131 0024 C469     		ldr	r4, [r0, #28]
 132              		.loc 1 180 33 view .LVU43
 133 0026 44EA0544 		orr	r4, r4, r5, lsl #16
 134              		.loc 1 180 14 view .LVU44
 135 002a 2143     		orrs	r1, r1, r4
 136 002c D960     		str	r1, [r3, #12]
 181:FWLIB/src/stm32f4xx_ltdc.c **** 
 182:FWLIB/src/stm32f4xx_ltdc.c ****   /* Sets Accumulated Active Width */
 183:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 137              		.loc 1 183 3 is_stmt 1 view .LVU45
 138              		.loc 1 183 14 is_stmt 0 view .LVU46
 139 002e 1969     		ldr	r1, [r3, #16]
 140 0030 1140     		ands	r1, r1, r2
 141 0032 1961     		str	r1, [r3, #16]
 184:FWLIB/src/stm32f4xx_ltdc.c ****   accumulatedactiveW = (LTDC_InitStruct->LTDC_AccumulatedActiveW << 16);
 142              		.loc 1 184 3 is_stmt 1 view .LVU47
 143              		.loc 1 184 40 is_stmt 0 view .LVU48
 144 0034 056A     		ldr	r5, [r0, #32]
 145              	.LVL6:
 185:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->AWCR |= (accumulatedactiveW | LTDC_InitStruct->LTDC_AccumulatedActiveH);
 146              		.loc 1 185 3 is_stmt 1 view .LVU49
 147              		.loc 1 185 14 is_stmt 0 view .LVU50
 148 0036 1969     		ldr	r1, [r3, #16]
 149              		.loc 1 185 54 view .LVU51
 150 0038 446A     		ldr	r4, [r0, #36]
 151              		.loc 1 185 37 view .LVU52
 152 003a 44EA0544 		orr	r4, r4, r5, lsl #16
 153              		.loc 1 185 14 view .LVU53
 154 003e 2143     		orrs	r1, r1, r4
 155 0040 1961     		str	r1, [r3, #16]
 186:FWLIB/src/stm32f4xx_ltdc.c **** 
 187:FWLIB/src/stm32f4xx_ltdc.c ****   /* Sets Total Width */
 188:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 156              		.loc 1 188 3 is_stmt 1 view .LVU54
 157              		.loc 1 188 14 is_stmt 0 view .LVU55
ARM GAS  /tmp/cctmfixI.s 			page 7


 158 0042 5969     		ldr	r1, [r3, #20]
 159 0044 0A40     		ands	r2, r2, r1
 160 0046 5A61     		str	r2, [r3, #20]
 189:FWLIB/src/stm32f4xx_ltdc.c ****   totalwidth = (LTDC_InitStruct->LTDC_TotalWidth << 16);
 161              		.loc 1 189 3 is_stmt 1 view .LVU56
 162              		.loc 1 189 32 is_stmt 0 view .LVU57
 163 0048 846A     		ldr	r4, [r0, #40]
 164              	.LVL7:
 190:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->TWCR |= (totalwidth | LTDC_InitStruct->LTDC_TotalHeigh);
 165              		.loc 1 190 3 is_stmt 1 view .LVU58
 166              		.loc 1 190 14 is_stmt 0 view .LVU59
 167 004a 5A69     		ldr	r2, [r3, #20]
 168              		.loc 1 190 46 view .LVU60
 169 004c C16A     		ldr	r1, [r0, #44]
 170              		.loc 1 190 29 view .LVU61
 171 004e 41EA0441 		orr	r1, r1, r4, lsl #16
 172              		.loc 1 190 14 view .LVU62
 173 0052 0A43     		orrs	r2, r2, r1
 174 0054 5A61     		str	r2, [r3, #20]
 191:FWLIB/src/stm32f4xx_ltdc.c **** 
 192:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->GCR &= (uint32_t)GCR_MASK;
 175              		.loc 1 192 3 is_stmt 1 view .LVU63
 176              		.loc 1 192 13 is_stmt 0 view .LVU64
 177 0056 9969     		ldr	r1, [r3, #24]
 178 0058 104A     		ldr	r2, .L5+8
 179 005a 0A40     		ands	r2, r2, r1
 180 005c 9A61     		str	r2, [r3, #24]
 193:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 181              		.loc 1 193 3 is_stmt 1 view .LVU65
 182              		.loc 1 193 13 is_stmt 0 view .LVU66
 183 005e 9969     		ldr	r1, [r3, #24]
 184              		.loc 1 193 43 view .LVU67
 185 0060 0268     		ldr	r2, [r0]
 186              		.loc 1 193 78 view .LVU68
 187 0062 4468     		ldr	r4, [r0, #4]
 188              	.LVL8:
 189              		.loc 1 193 61 view .LVU69
 190 0064 2243     		orrs	r2, r2, r4
 194:FWLIB/src/stm32f4xx_ltdc.c ****                            LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 191              		.loc 1 194 43 view .LVU70
 192 0066 8468     		ldr	r4, [r0, #8]
 193:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 193              		.loc 1 193 96 view .LVU71
 194 0068 2243     		orrs	r2, r2, r4
 195              		.loc 1 194 78 view .LVU72
 196 006a C468     		ldr	r4, [r0, #12]
 197              		.loc 1 194 61 view .LVU73
 198 006c 2243     		orrs	r2, r2, r4
 193:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 199              		.loc 1 193 13 view .LVU74
 200 006e 0A43     		orrs	r2, r2, r1
 201 0070 9A61     		str	r2, [r3, #24]
 195:FWLIB/src/stm32f4xx_ltdc.c **** 
 196:FWLIB/src/stm32f4xx_ltdc.c ****   /* sets the background color value */
 197:FWLIB/src/stm32f4xx_ltdc.c ****   backgreen = (LTDC_InitStruct->LTDC_BackgroundGreenValue << 8);
 202              		.loc 1 197 3 is_stmt 1 view .LVU75
 203              		.loc 1 197 31 is_stmt 0 view .LVU76
ARM GAS  /tmp/cctmfixI.s 			page 8


 204 0072 446B     		ldr	r4, [r0, #52]
 205              	.LVL9:
 198:FWLIB/src/stm32f4xx_ltdc.c ****   backred = (LTDC_InitStruct->LTDC_BackgroundRedValue << 16);
 206              		.loc 1 198 3 is_stmt 1 view .LVU77
 207              		.loc 1 198 29 is_stmt 0 view .LVU78
 208 0074 026B     		ldr	r2, [r0, #48]
 209              		.loc 1 198 11 view .LVU79
 210 0076 1204     		lsls	r2, r2, #16
 211              	.LVL10:
 199:FWLIB/src/stm32f4xx_ltdc.c **** 
 200:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 212              		.loc 1 200 3 is_stmt 1 view .LVU80
 213              		.loc 1 200 14 is_stmt 0 view .LVU81
 214 0078 D96A     		ldr	r1, [r3, #44]
 215 007a 01F07F41 		and	r1, r1, #-16777216
 216 007e D962     		str	r1, [r3, #44]
 201:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->BCCR |= (backred | backgreen | LTDC_InitStruct->LTDC_BackgroundBlueValue);
 217              		.loc 1 201 3 is_stmt 1 view .LVU82
 218              		.loc 1 201 14 is_stmt 0 view .LVU83
 219 0080 D96A     		ldr	r1, [r3, #44]
 220              		.loc 1 201 26 view .LVU84
 221 0082 42EA0422 		orr	r2, r2, r4, lsl #8
 222              	.LVL11:
 223              		.loc 1 201 55 view .LVU85
 224 0086 806B     		ldr	r0, [r0, #56]
 225              	.LVL12:
 226              		.loc 1 201 38 view .LVU86
 227 0088 0243     		orrs	r2, r2, r0
 228              		.loc 1 201 14 view .LVU87
 229 008a 0A43     		orrs	r2, r2, r1
 230 008c DA62     		str	r2, [r3, #44]
 202:FWLIB/src/stm32f4xx_ltdc.c **** }
 231              		.loc 1 202 1 view .LVU88
 232 008e 30BC     		pop	{r4, r5}
 233              	.LCFI2:
 234              		.cfi_restore 5
 235              		.cfi_restore 4
 236              		.cfi_def_cfa_offset 0
 237              	.LVL13:
 238              		.loc 1 202 1 view .LVU89
 239 0090 7047     		bx	lr
 240              	.L6:
 241 0092 00BF     		.align	2
 242              	.L5:
 243 0094 00680140 		.word	1073833984
 244 0098 00F800F0 		.word	-268371968
 245 009c 8F88FE0F 		.word	268339343
 246              		.cfi_endproc
 247              	.LFE124:
 249              		.section	.text.LTDC_StructInit,"ax",%progbits
 250              		.align	1
 251              		.global	LTDC_StructInit
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	LTDC_StructInit:
ARM GAS  /tmp/cctmfixI.s 			page 9


 258              	.LVL14:
 259              	.LFB125:
 203:FWLIB/src/stm32f4xx_ltdc.c **** 
 204:FWLIB/src/stm32f4xx_ltdc.c **** /**
 205:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_InitStruct member with its default value.
 206:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_InitStruct: pointer to a LTDC_InitTypeDef structure which will
 207:FWLIB/src/stm32f4xx_ltdc.c ****   *         be initialized.
 208:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 209:FWLIB/src/stm32f4xx_ltdc.c ****   */
 210:FWLIB/src/stm32f4xx_ltdc.c **** 
 211:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_StructInit(LTDC_InitTypeDef* LTDC_InitStruct)
 212:FWLIB/src/stm32f4xx_ltdc.c **** {
 260              		.loc 1 212 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		@ link register save eliminated.
 213:FWLIB/src/stm32f4xx_ltdc.c ****   /*--------------- Reset LTDC init structure parameters values ----------------*/
 214:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_HSPolarity = LTDC_HSPolarity_AL;      /*!< Initialize the LTDC_HSPolarity m
 265              		.loc 1 214 3 view .LVU91
 266              		.loc 1 214 36 is_stmt 0 view .LVU92
 267 0000 0023     		movs	r3, #0
 268 0002 0360     		str	r3, [r0]
 215:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_VSPolarity = LTDC_VSPolarity_AL;      /*!< Initialize the LTDC_VSPolarity m
 269              		.loc 1 215 3 is_stmt 1 view .LVU93
 270              		.loc 1 215 36 is_stmt 0 view .LVU94
 271 0004 4360     		str	r3, [r0, #4]
 216:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_DEPolarity = LTDC_DEPolarity_AL;      /*!< Initialize the LTDC_DEPolarity m
 272              		.loc 1 216 3 is_stmt 1 view .LVU95
 273              		.loc 1 216 36 is_stmt 0 view .LVU96
 274 0006 8360     		str	r3, [r0, #8]
 217:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_PCPolarity = LTDC_PCPolarity_IPC;     /*!< Initialize the LTDC_PCPolarity m
 275              		.loc 1 217 3 is_stmt 1 view .LVU97
 276              		.loc 1 217 36 is_stmt 0 view .LVU98
 277 0008 C360     		str	r3, [r0, #12]
 218:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_HorizontalSync = 0x00;                /*!< Initialize the LTDC_HorizontalSy
 278              		.loc 1 218 3 is_stmt 1 view .LVU99
 279              		.loc 1 218 40 is_stmt 0 view .LVU100
 280 000a 0361     		str	r3, [r0, #16]
 219:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_VerticalSync = 0x00;                  /*!< Initialize the LTDC_VerticalSync
 281              		.loc 1 219 3 is_stmt 1 view .LVU101
 282              		.loc 1 219 38 is_stmt 0 view .LVU102
 283 000c 4361     		str	r3, [r0, #20]
 220:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedHBP = 0x00;                /*!< Initialize the LTDC_AccumulatedH
 284              		.loc 1 220 3 is_stmt 1 view .LVU103
 285              		.loc 1 220 40 is_stmt 0 view .LVU104
 286 000e 8361     		str	r3, [r0, #24]
 221:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedVBP = 0x00;                /*!< Initialize the LTDC_AccumulatedV
 287              		.loc 1 221 3 is_stmt 1 view .LVU105
 288              		.loc 1 221 40 is_stmt 0 view .LVU106
 289 0010 C361     		str	r3, [r0, #28]
 222:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedActiveW = 0x00;            /*!< Initialize the LTDC_AccumulatedA
 290              		.loc 1 222 3 is_stmt 1 view .LVU107
 291              		.loc 1 222 44 is_stmt 0 view .LVU108
 292 0012 0362     		str	r3, [r0, #32]
 223:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedActiveH = 0x00;            /*!< Initialize the LTDC_AccumulatedA
 293              		.loc 1 223 3 is_stmt 1 view .LVU109
ARM GAS  /tmp/cctmfixI.s 			page 10


 294              		.loc 1 223 44 is_stmt 0 view .LVU110
 295 0014 4362     		str	r3, [r0, #36]
 224:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_TotalWidth = 0x00;                    /*!< Initialize the LTDC_TotalWidth m
 296              		.loc 1 224 3 is_stmt 1 view .LVU111
 297              		.loc 1 224 36 is_stmt 0 view .LVU112
 298 0016 8362     		str	r3, [r0, #40]
 225:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_TotalHeigh = 0x00;                    /*!< Initialize the LTDC_TotalHeigh m
 299              		.loc 1 225 3 is_stmt 1 view .LVU113
 300              		.loc 1 225 36 is_stmt 0 view .LVU114
 301 0018 C362     		str	r3, [r0, #44]
 226:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundRedValue = 0x00;            /*!< Initialize the LTDC_BackgroundRe
 302              		.loc 1 226 3 is_stmt 1 view .LVU115
 303              		.loc 1 226 44 is_stmt 0 view .LVU116
 304 001a 0363     		str	r3, [r0, #48]
 227:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundGreenValue = 0x00;          /*!< Initialize the LTDC_BackgroundGr
 305              		.loc 1 227 3 is_stmt 1 view .LVU117
 306              		.loc 1 227 46 is_stmt 0 view .LVU118
 307 001c 4363     		str	r3, [r0, #52]
 228:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundBlueValue = 0x00;           /*!< Initialize the LTDC_BackgroundBl
 308              		.loc 1 228 3 is_stmt 1 view .LVU119
 309              		.loc 1 228 45 is_stmt 0 view .LVU120
 310 001e 8363     		str	r3, [r0, #56]
 229:FWLIB/src/stm32f4xx_ltdc.c **** }
 311              		.loc 1 229 1 view .LVU121
 312 0020 7047     		bx	lr
 313              		.cfi_endproc
 314              	.LFE125:
 316              		.section	.text.LTDC_Cmd,"ax",%progbits
 317              		.align	1
 318              		.global	LTDC_Cmd
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 322              		.fpu fpv4-sp-d16
 324              	LTDC_Cmd:
 325              	.LVL15:
 326              	.LFB126:
 230:FWLIB/src/stm32f4xx_ltdc.c **** 
 231:FWLIB/src/stm32f4xx_ltdc.c **** /**
 232:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the LTDC Controller.
 233:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the LTDC peripheral.
 234:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 235:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 236:FWLIB/src/stm32f4xx_ltdc.c ****   */
 237:FWLIB/src/stm32f4xx_ltdc.c **** 
 238:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_Cmd(FunctionalState NewState)
 239:FWLIB/src/stm32f4xx_ltdc.c **** {
 327              		.loc 1 239 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		@ link register save eliminated.
 240:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 241:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 332              		.loc 1 241 3 view .LVU123
 242:FWLIB/src/stm32f4xx_ltdc.c **** 
 243:FWLIB/src/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
ARM GAS  /tmp/cctmfixI.s 			page 11


 333              		.loc 1 243 3 view .LVU124
 334              		.loc 1 243 6 is_stmt 0 view .LVU125
 335 0000 28B1     		cbz	r0, .L9
 244:FWLIB/src/stm32f4xx_ltdc.c ****   {
 245:FWLIB/src/stm32f4xx_ltdc.c ****     /* Enable LTDC by setting LTDCEN bit */
 246:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC->GCR |= (uint32_t)LTDC_GCR_LTDCEN;
 336              		.loc 1 246 5 is_stmt 1 view .LVU126
 337              		.loc 1 246 15 is_stmt 0 view .LVU127
 338 0002 064A     		ldr	r2, .L11
 339 0004 9369     		ldr	r3, [r2, #24]
 340 0006 43F00103 		orr	r3, r3, #1
 341 000a 9361     		str	r3, [r2, #24]
 342 000c 7047     		bx	lr
 343              	.L9:
 247:FWLIB/src/stm32f4xx_ltdc.c ****   }
 248:FWLIB/src/stm32f4xx_ltdc.c ****   else
 249:FWLIB/src/stm32f4xx_ltdc.c ****   {
 250:FWLIB/src/stm32f4xx_ltdc.c ****     /* Disable LTDC by clearing LTDCEN bit */
 251:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
 344              		.loc 1 251 5 is_stmt 1 view .LVU128
 345              		.loc 1 251 15 is_stmt 0 view .LVU129
 346 000e 034A     		ldr	r2, .L11
 347 0010 9369     		ldr	r3, [r2, #24]
 348 0012 23F00103 		bic	r3, r3, #1
 349 0016 9361     		str	r3, [r2, #24]
 252:FWLIB/src/stm32f4xx_ltdc.c ****   }
 253:FWLIB/src/stm32f4xx_ltdc.c **** }
 350              		.loc 1 253 1 view .LVU130
 351 0018 7047     		bx	lr
 352              	.L12:
 353 001a 00BF     		.align	2
 354              	.L11:
 355 001c 00680140 		.word	1073833984
 356              		.cfi_endproc
 357              	.LFE126:
 359              		.section	.text.LTDC_DitherCmd,"ax",%progbits
 360              		.align	1
 361              		.global	LTDC_DitherCmd
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 365              		.fpu fpv4-sp-d16
 367              	LTDC_DitherCmd:
 368              	.LVL16:
 369              	.LFB127:
 254:FWLIB/src/stm32f4xx_ltdc.c **** 
 255:FWLIB/src/stm32f4xx_ltdc.c **** /**
 256:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Enables or disables Dither.
 257:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the Dither.
 258:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 259:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 260:FWLIB/src/stm32f4xx_ltdc.c ****   */
 261:FWLIB/src/stm32f4xx_ltdc.c **** 
 262:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_DitherCmd(FunctionalState NewState)
 263:FWLIB/src/stm32f4xx_ltdc.c **** {
 370              		.loc 1 263 1 is_stmt 1 view -0
 371              		.cfi_startproc
ARM GAS  /tmp/cctmfixI.s 			page 12


 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 264:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 265:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 375              		.loc 1 265 3 view .LVU132
 266:FWLIB/src/stm32f4xx_ltdc.c **** 
 267:FWLIB/src/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 376              		.loc 1 267 3 view .LVU133
 377              		.loc 1 267 6 is_stmt 0 view .LVU134
 378 0000 28B1     		cbz	r0, .L14
 268:FWLIB/src/stm32f4xx_ltdc.c ****   {
 269:FWLIB/src/stm32f4xx_ltdc.c ****     /* Enable Dither by setting DTEN bit */
 270:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
 379              		.loc 1 270 5 is_stmt 1 view .LVU135
 380              		.loc 1 270 15 is_stmt 0 view .LVU136
 381 0002 064A     		ldr	r2, .L16
 382 0004 9369     		ldr	r3, [r2, #24]
 383 0006 43F48033 		orr	r3, r3, #65536
 384 000a 9361     		str	r3, [r2, #24]
 385 000c 7047     		bx	lr
 386              	.L14:
 271:FWLIB/src/stm32f4xx_ltdc.c ****   }
 272:FWLIB/src/stm32f4xx_ltdc.c ****   else
 273:FWLIB/src/stm32f4xx_ltdc.c ****   {
 274:FWLIB/src/stm32f4xx_ltdc.c ****     /* Disable Dither by clearing DTEN bit */
 275:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 387              		.loc 1 275 5 is_stmt 1 view .LVU137
 388              		.loc 1 275 15 is_stmt 0 view .LVU138
 389 000e 034A     		ldr	r2, .L16
 390 0010 9369     		ldr	r3, [r2, #24]
 391 0012 23F48033 		bic	r3, r3, #65536
 392 0016 9361     		str	r3, [r2, #24]
 276:FWLIB/src/stm32f4xx_ltdc.c ****   }
 277:FWLIB/src/stm32f4xx_ltdc.c **** }
 393              		.loc 1 277 1 view .LVU139
 394 0018 7047     		bx	lr
 395              	.L17:
 396 001a 00BF     		.align	2
 397              	.L16:
 398 001c 00680140 		.word	1073833984
 399              		.cfi_endproc
 400              	.LFE127:
 402              		.section	.text.LTDC_GetRGBWidth,"ax",%progbits
 403              		.align	1
 404              		.global	LTDC_GetRGBWidth
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu fpv4-sp-d16
 410              	LTDC_GetRGBWidth:
 411              	.LVL17:
 412              	.LFB128:
 278:FWLIB/src/stm32f4xx_ltdc.c **** 
 279:FWLIB/src/stm32f4xx_ltdc.c **** /**
 280:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Get the dither RGB width.
 281:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_RGB_InitStruct: pointer to a LTDC_RGBTypeDef structure that contains
ARM GAS  /tmp/cctmfixI.s 			page 13


 282:FWLIB/src/stm32f4xx_ltdc.c ****   *         the Dither RGB width.
 283:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 284:FWLIB/src/stm32f4xx_ltdc.c ****   */
 285:FWLIB/src/stm32f4xx_ltdc.c **** 
 286:FWLIB/src/stm32f4xx_ltdc.c **** LTDC_RGBTypeDef LTDC_GetRGBWidth(void)
 287:FWLIB/src/stm32f4xx_ltdc.c **** {
 413              		.loc 1 287 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417              		@ link register save eliminated.
 418              		.loc 1 287 1 is_stmt 0 view .LVU141
 419 0000 10B4     		push	{r4}
 420              	.LCFI3:
 421              		.cfi_def_cfa_offset 4
 422              		.cfi_offset 4, -4
 288:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_RGBTypeDef LTDC_RGB_InitStruct;
 423              		.loc 1 288 3 is_stmt 1 view .LVU142
 289:FWLIB/src/stm32f4xx_ltdc.c **** 
 290:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->GCR &= (uint32_t)GCR_MASK;
 424              		.loc 1 290 3 view .LVU143
 425              		.loc 1 290 13 is_stmt 0 view .LVU144
 426 0002 0A4B     		ldr	r3, .L20
 427 0004 9C69     		ldr	r4, [r3, #24]
 428 0006 0A49     		ldr	r1, .L20+4
 429 0008 2140     		ands	r1, r1, r4
 430 000a 9961     		str	r1, [r3, #24]
 291:FWLIB/src/stm32f4xx_ltdc.c **** 
 292:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_BlueWidth = (uint32_t)((LTDC->GCR >> 4) & 0x7);
 431              		.loc 1 292 3 is_stmt 1 view .LVU145
 432              		.loc 1 292 56 is_stmt 0 view .LVU146
 433 000c 9969     		ldr	r1, [r3, #24]
 434              		.loc 1 292 40 view .LVU147
 435 000e C1F30211 		ubfx	r1, r1, #4, #3
 436              		.loc 1 292 38 view .LVU148
 437 0012 0160     		str	r1, [r0]
 293:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_GreenWidth = (uint32_t)((LTDC->GCR >> 8) & 0x7);
 438              		.loc 1 293 3 is_stmt 1 view .LVU149
 439              		.loc 1 293 57 is_stmt 0 view .LVU150
 440 0014 9969     		ldr	r1, [r3, #24]
 441              		.loc 1 293 41 view .LVU151
 442 0016 C1F30221 		ubfx	r1, r1, #8, #3
 443              		.loc 1 293 39 view .LVU152
 444 001a 4160     		str	r1, [r0, #4]
 294:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_RedWidth = (uint32_t)((LTDC->GCR >> 12) & 0x7);
 445              		.loc 1 294 3 is_stmt 1 view .LVU153
 446              		.loc 1 294 55 is_stmt 0 view .LVU154
 447 001c 9B69     		ldr	r3, [r3, #24]
 448              		.loc 1 294 39 view .LVU155
 449 001e C3F30233 		ubfx	r3, r3, #12, #3
 450              		.loc 1 294 37 view .LVU156
 451 0022 8360     		str	r3, [r0, #8]
 295:FWLIB/src/stm32f4xx_ltdc.c **** 
 296:FWLIB/src/stm32f4xx_ltdc.c ****   return LTDC_RGB_InitStruct;
 452              		.loc 1 296 3 is_stmt 1 view .LVU157
 297:FWLIB/src/stm32f4xx_ltdc.c **** }
 453              		.loc 1 297 1 is_stmt 0 view .LVU158
ARM GAS  /tmp/cctmfixI.s 			page 14


 454 0024 5DF8044B 		ldr	r4, [sp], #4
 455              	.LCFI4:
 456              		.cfi_restore 4
 457              		.cfi_def_cfa_offset 0
 458 0028 7047     		bx	lr
 459              	.L21:
 460 002a 00BF     		.align	2
 461              	.L20:
 462 002c 00680140 		.word	1073833984
 463 0030 8F88FE0F 		.word	268339343
 464              		.cfi_endproc
 465              	.LFE128:
 467              		.section	.text.LTDC_RGBStructInit,"ax",%progbits
 468              		.align	1
 469              		.global	LTDC_RGBStructInit
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu fpv4-sp-d16
 475              	LTDC_RGBStructInit:
 476              	.LVL18:
 477              	.LFB129:
 298:FWLIB/src/stm32f4xx_ltdc.c **** 
 299:FWLIB/src/stm32f4xx_ltdc.c **** /**
 300:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_RGBStruct member with its default value.
 301:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_RGB_InitStruct: pointer to a LTDC_RGBTypeDef structure which will
 302:FWLIB/src/stm32f4xx_ltdc.c ****   *         be initialized.
 303:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 304:FWLIB/src/stm32f4xx_ltdc.c ****   */
 305:FWLIB/src/stm32f4xx_ltdc.c **** 
 306:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_RGBStructInit(LTDC_RGBTypeDef* LTDC_RGB_InitStruct)
 307:FWLIB/src/stm32f4xx_ltdc.c **** {
 478              		.loc 1 307 1 is_stmt 1 view -0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 0
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 482              		@ link register save eliminated.
 308:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_BlueWidth = 0x02;
 483              		.loc 1 308 3 view .LVU160
 484              		.loc 1 308 39 is_stmt 0 view .LVU161
 485 0000 0223     		movs	r3, #2
 486 0002 0360     		str	r3, [r0]
 309:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_GreenWidth = 0x02;
 487              		.loc 1 309 3 is_stmt 1 view .LVU162
 488              		.loc 1 309 40 is_stmt 0 view .LVU163
 489 0004 4360     		str	r3, [r0, #4]
 310:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_RedWidth = 0x02;
 490              		.loc 1 310 3 is_stmt 1 view .LVU164
 491              		.loc 1 310 38 is_stmt 0 view .LVU165
 492 0006 8360     		str	r3, [r0, #8]
 311:FWLIB/src/stm32f4xx_ltdc.c **** }
 493              		.loc 1 311 1 view .LVU166
 494 0008 7047     		bx	lr
 495              		.cfi_endproc
 496              	.LFE129:
 498              		.section	.text.LTDC_LIPConfig,"ax",%progbits
 499              		.align	1
ARM GAS  /tmp/cctmfixI.s 			page 15


 500              		.global	LTDC_LIPConfig
 501              		.syntax unified
 502              		.thumb
 503              		.thumb_func
 504              		.fpu fpv4-sp-d16
 506              	LTDC_LIPConfig:
 507              	.LVL19:
 508              	.LFB130:
 312:FWLIB/src/stm32f4xx_ltdc.c **** 
 313:FWLIB/src/stm32f4xx_ltdc.c **** 
 314:FWLIB/src/stm32f4xx_ltdc.c **** /**
 315:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Define the position of the line interrupt .
 316:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_LIPositionConfig: Line Interrupt Position.
 317:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 318:FWLIB/src/stm32f4xx_ltdc.c ****   */
 319:FWLIB/src/stm32f4xx_ltdc.c **** 
 320:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_LIPConfig(uint32_t LTDC_LIPositionConfig)
 321:FWLIB/src/stm32f4xx_ltdc.c **** {
 509              		.loc 1 321 1 is_stmt 1 view -0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 322:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 323:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_LIPOS(LTDC_LIPositionConfig));
 514              		.loc 1 323 3 view .LVU168
 324:FWLIB/src/stm32f4xx_ltdc.c **** 
 325:FWLIB/src/stm32f4xx_ltdc.c ****   /* Sets the Line Interrupt position */
 326:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->LIPCR = (uint32_t)LTDC_LIPositionConfig;
 515              		.loc 1 326 3 view .LVU169
 516              		.loc 1 326 15 is_stmt 0 view .LVU170
 517 0000 014B     		ldr	r3, .L24
 518 0002 1864     		str	r0, [r3, #64]
 327:FWLIB/src/stm32f4xx_ltdc.c **** }
 519              		.loc 1 327 1 view .LVU171
 520 0004 7047     		bx	lr
 521              	.L25:
 522 0006 00BF     		.align	2
 523              	.L24:
 524 0008 00680140 		.word	1073833984
 525              		.cfi_endproc
 526              	.LFE130:
 528              		.section	.text.LTDC_ReloadConfig,"ax",%progbits
 529              		.align	1
 530              		.global	LTDC_ReloadConfig
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 534              		.fpu fpv4-sp-d16
 536              	LTDC_ReloadConfig:
 537              	.LVL20:
 538              	.LFB131:
 328:FWLIB/src/stm32f4xx_ltdc.c **** 
 329:FWLIB/src/stm32f4xx_ltdc.c **** /**
 330:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  reload layers registers with new parameters 
 331:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_Reload: specifies the type of reload.
 332:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
ARM GAS  /tmp/cctmfixI.s 			page 16


 333:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IMReload: Vertical blanking reload.
 334:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_VBReload: Immediate reload.  
 335:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 336:FWLIB/src/stm32f4xx_ltdc.c ****   */
 337:FWLIB/src/stm32f4xx_ltdc.c **** 
 338:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_ReloadConfig(uint32_t LTDC_Reload)
 339:FWLIB/src/stm32f4xx_ltdc.c **** {
 539              		.loc 1 339 1 is_stmt 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 340:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 341:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_RELOAD(LTDC_Reload));
 544              		.loc 1 341 3 view .LVU173
 342:FWLIB/src/stm32f4xx_ltdc.c **** 
 343:FWLIB/src/stm32f4xx_ltdc.c ****   /* Sets the Reload type */
 344:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->SRCR = (uint32_t)LTDC_Reload;
 545              		.loc 1 344 3 view .LVU174
 546              		.loc 1 344 14 is_stmt 0 view .LVU175
 547 0000 014B     		ldr	r3, .L27
 548 0002 5862     		str	r0, [r3, #36]
 345:FWLIB/src/stm32f4xx_ltdc.c **** }
 549              		.loc 1 345 1 view .LVU176
 550 0004 7047     		bx	lr
 551              	.L28:
 552 0006 00BF     		.align	2
 553              	.L27:
 554 0008 00680140 		.word	1073833984
 555              		.cfi_endproc
 556              	.LFE131:
 558              		.section	.text.LTDC_LayerInit,"ax",%progbits
 559              		.align	1
 560              		.global	LTDC_LayerInit
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 564              		.fpu fpv4-sp-d16
 566              	LTDC_LayerInit:
 567              	.LVL21:
 568              	.LFB132:
 346:FWLIB/src/stm32f4xx_ltdc.c **** 
 347:FWLIB/src/stm32f4xx_ltdc.c **** 
 348:FWLIB/src/stm32f4xx_ltdc.c **** /**
 349:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Initializes the LTDC Layer according to the specified parameters
 350:FWLIB/src/stm32f4xx_ltdc.c ****   *         in the LTDC_LayerStruct.
 351:FWLIB/src/stm32f4xx_ltdc.c ****   * @note   This function can be used only when the LTDC is disabled.
 352:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 353:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2    
 354:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_LayerStruct: pointer to a LTDC_LayerTypeDef structure that contains
 355:FWLIB/src/stm32f4xx_ltdc.c ****   *         the configuration information for the specified LTDC peripheral.
 356:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 357:FWLIB/src/stm32f4xx_ltdc.c ****   */
 358:FWLIB/src/stm32f4xx_ltdc.c **** 
 359:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_LayerInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_Layer_InitTypeDef* LTDC_Layer_InitStruct)
 360:FWLIB/src/stm32f4xx_ltdc.c **** {
 569              		.loc 1 360 1 is_stmt 1 view -0
ARM GAS  /tmp/cctmfixI.s 			page 17


 570              		.cfi_startproc
 571              		@ args = 0, pretend = 0, frame = 0
 572              		@ frame_needed = 0, uses_anonymous_args = 0
 573              		@ link register save eliminated.
 574              		.loc 1 360 1 is_stmt 0 view .LVU178
 575 0000 70B4     		push	{r4, r5, r6}
 576              	.LCFI5:
 577              		.cfi_def_cfa_offset 12
 578              		.cfi_offset 4, -12
 579              		.cfi_offset 5, -8
 580              		.cfi_offset 6, -4
 361:FWLIB/src/stm32f4xx_ltdc.c **** 
 362:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t whsppos = 0;
 581              		.loc 1 362 3 is_stmt 1 view .LVU179
 582              	.LVL22:
 363:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t wvsppos = 0;
 583              		.loc 1 363 3 view .LVU180
 364:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t dcgreen = 0;
 584              		.loc 1 364 3 view .LVU181
 365:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t dcred = 0;
 585              		.loc 1 365 3 view .LVU182
 366:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t dcalpha = 0;
 586              		.loc 1 366 3 view .LVU183
 367:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t cfbp = 0;
 587              		.loc 1 367 3 view .LVU184
 368:FWLIB/src/stm32f4xx_ltdc.c **** 
 369:FWLIB/src/stm32f4xx_ltdc.c **** /* Check the parameters */
 370:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_Pixelformat(LTDC_Layer_InitStruct->LTDC_PixelFormat));
 588              		.loc 1 370 3 view .LVU185
 371:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BlendingFactor1(LTDC_Layer_InitStruct->LTDC_BlendingFactor_1));
 589              		.loc 1 371 3 view .LVU186
 372:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BlendingFactor2(LTDC_Layer_InitStruct->LTDC_BlendingFactor_2));
 590              		.loc 1 372 3 view .LVU187
 373:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HCONFIGST(LTDC_Layer_InitStruct->LTDC_HorizontalStart));
 591              		.loc 1 373 3 view .LVU188
 374:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HCONFIGSP(LTDC_Layer_InitStruct->LTDC_HorizontalStop));
 592              		.loc 1 374 3 view .LVU189
 375:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VCONFIGST(LTDC_Layer_InitStruct->LTDC_VerticalStart));
 593              		.loc 1 375 3 view .LVU190
 376:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VCONFIGSP(LTDC_Layer_InitStruct->LTDC_VerticalStop));  
 594              		.loc 1 376 3 view .LVU191
 377:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorBlue));
 595              		.loc 1 377 3 view .LVU192
 378:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorGreen));
 596              		.loc 1 378 3 view .LVU193
 379:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorRed));
 597              		.loc 1 379 3 view .LVU194
 380:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha));
 598              		.loc 1 380 3 view .LVU195
 381:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBP(LTDC_Layer_InitStruct->LTDC_CFBPitch));
 599              		.loc 1 381 3 view .LVU196
 382:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBLL(LTDC_Layer_InitStruct->LTDC_CFBLineLength));
 600              		.loc 1 382 3 view .LVU197
 383:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBLNBR(LTDC_Layer_InitStruct->LTDC_CFBLineNumber));
 601              		.loc 1 383 3 view .LVU198
 384:FWLIB/src/stm32f4xx_ltdc.c **** 
 385:FWLIB/src/stm32f4xx_ltdc.c ****   /* Configures the horizontal start and stop position */
ARM GAS  /tmp/cctmfixI.s 			page 18


 386:FWLIB/src/stm32f4xx_ltdc.c ****   whsppos = LTDC_Layer_InitStruct->LTDC_HorizontalStop << 16;
 602              		.loc 1 386 3 view .LVU199
 603              		.loc 1 386 34 is_stmt 0 view .LVU200
 604 0002 4C68     		ldr	r4, [r1, #4]
 605              	.LVL23:
 387:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 606              		.loc 1 387 3 is_stmt 1 view .LVU201
 607              		.loc 1 387 22 is_stmt 0 view .LVU202
 608 0004 4268     		ldr	r2, [r0, #4]
 609 0006 02F47042 		and	r2, r2, #61440
 610 000a 4260     		str	r2, [r0, #4]
 388:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = (LTDC_Layer_InitStruct->LTDC_HorizontalStart | whsppos);
 611              		.loc 1 388 3 is_stmt 1 view .LVU203
 612              		.loc 1 388 46 is_stmt 0 view .LVU204
 613 000c 0B68     		ldr	r3, [r1]
 614              		.loc 1 388 69 view .LVU205
 615 000e 43EA0443 		orr	r3, r3, r4, lsl #16
 616              		.loc 1 388 22 view .LVU206
 617 0012 4360     		str	r3, [r0, #4]
 389:FWLIB/src/stm32f4xx_ltdc.c **** 
 390:FWLIB/src/stm32f4xx_ltdc.c ****   /* Configures the vertical start and stop position */
 391:FWLIB/src/stm32f4xx_ltdc.c ****   wvsppos = LTDC_Layer_InitStruct->LTDC_VerticalStop << 16;
 618              		.loc 1 391 3 is_stmt 1 view .LVU207
 619              		.loc 1 391 34 is_stmt 0 view .LVU208
 620 0014 CC68     		ldr	r4, [r1, #12]
 621              	.LVL24:
 392:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 622              		.loc 1 392 3 is_stmt 1 view .LVU209
 623              		.loc 1 392 22 is_stmt 0 view .LVU210
 624 0016 8268     		ldr	r2, [r0, #8]
 625 0018 02F47042 		and	r2, r2, #61440
 626 001c 8260     		str	r2, [r0, #8]
 393:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR  = (LTDC_Layer_InitStruct->LTDC_VerticalStart | wvsppos);
 627              		.loc 1 393 3 is_stmt 1 view .LVU211
 628              		.loc 1 393 47 is_stmt 0 view .LVU212
 629 001e 8B68     		ldr	r3, [r1, #8]
 630              		.loc 1 393 68 view .LVU213
 631 0020 43EA0443 		orr	r3, r3, r4, lsl #16
 632              		.loc 1 393 23 view .LVU214
 633 0024 8360     		str	r3, [r0, #8]
 394:FWLIB/src/stm32f4xx_ltdc.c **** 
 395:FWLIB/src/stm32f4xx_ltdc.c ****   /* Specifies the pixel format */
 396:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR &= ~(LTDC_LxPFCR_PF);
 634              		.loc 1 396 3 is_stmt 1 view .LVU215
 635              		.loc 1 396 21 is_stmt 0 view .LVU216
 636 0026 0369     		ldr	r3, [r0, #16]
 637 0028 23F00703 		bic	r3, r3, #7
 638 002c 0361     		str	r3, [r0, #16]
 397:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR = (LTDC_Layer_InitStruct->LTDC_PixelFormat);
 639              		.loc 1 397 3 is_stmt 1 view .LVU217
 640              		.loc 1 397 45 is_stmt 0 view .LVU218
 641 002e 0B69     		ldr	r3, [r1, #16]
 642              		.loc 1 397 21 view .LVU219
 643 0030 0361     		str	r3, [r0, #16]
 398:FWLIB/src/stm32f4xx_ltdc.c **** 
 399:FWLIB/src/stm32f4xx_ltdc.c ****   /* Configures the default color values */
 400:FWLIB/src/stm32f4xx_ltdc.c ****   dcgreen = (LTDC_Layer_InitStruct->LTDC_DefaultColorGreen << 8);
ARM GAS  /tmp/cctmfixI.s 			page 19


 644              		.loc 1 400 3 is_stmt 1 view .LVU220
 645              		.loc 1 400 35 is_stmt 0 view .LVU221
 646 0032 CE69     		ldr	r6, [r1, #28]
 647              	.LVL25:
 401:FWLIB/src/stm32f4xx_ltdc.c ****   dcred = (LTDC_Layer_InitStruct->LTDC_DefaultColorRed << 16);
 648              		.loc 1 401 3 is_stmt 1 view .LVU222
 649              		.loc 1 401 33 is_stmt 0 view .LVU223
 650 0034 0D6A     		ldr	r5, [r1, #32]
 651              	.LVL26:
 402:FWLIB/src/stm32f4xx_ltdc.c ****   dcalpha = (LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha << 24);
 652              		.loc 1 402 3 is_stmt 1 view .LVU224
 653              		.loc 1 402 35 is_stmt 0 view .LVU225
 654 0036 4C6A     		ldr	r4, [r1, #36]
 655              	.LVL27:
 403:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR &=  ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCC
 656              		.loc 1 403 3 is_stmt 1 view .LVU226
 657              		.loc 1 403 21 is_stmt 0 view .LVU227
 658 0038 8369     		ldr	r3, [r0, #24]
 659 003a 0022     		movs	r2, #0
 660 003c 8261     		str	r2, [r0, #24]
 404:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 661              		.loc 1 404 3 is_stmt 1 view .LVU228
 662              		.loc 1 404 45 is_stmt 0 view .LVU229
 663 003e 8B69     		ldr	r3, [r1, #24]
 664              		.loc 1 404 69 view .LVU230
 665 0040 43EA0623 		orr	r3, r3, r6, lsl #8
 666              		.loc 1 404 79 view .LVU231
 667 0044 43EA0543 		orr	r3, r3, r5, lsl #16
 405:FWLIB/src/stm32f4xx_ltdc.c ****                         dcred | dcalpha);
 668              		.loc 1 405 31 view .LVU232
 669 0048 43EA0463 		orr	r3, r3, r4, lsl #24
 404:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 670              		.loc 1 404 21 view .LVU233
 671 004c 8361     		str	r3, [r0, #24]
 406:FWLIB/src/stm32f4xx_ltdc.c **** 
 407:FWLIB/src/stm32f4xx_ltdc.c ****   /* Specifies the constant alpha value */      
 408:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR &= ~(LTDC_LxCACR_CONSTA);
 672              		.loc 1 408 3 is_stmt 1 view .LVU234
 673              		.loc 1 408 21 is_stmt 0 view .LVU235
 674 004e 4369     		ldr	r3, [r0, #20]
 675 0050 23F0FF03 		bic	r3, r3, #255
 676 0054 4361     		str	r3, [r0, #20]
 409:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR = (LTDC_Layer_InitStruct->LTDC_ConstantAlpha);
 677              		.loc 1 409 3 is_stmt 1 view .LVU236
 678              		.loc 1 409 45 is_stmt 0 view .LVU237
 679 0056 4B69     		ldr	r3, [r1, #20]
 680              		.loc 1 409 21 view .LVU238
 681 0058 4361     		str	r3, [r0, #20]
 410:FWLIB/src/stm32f4xx_ltdc.c **** 
 411:FWLIB/src/stm32f4xx_ltdc.c ****   /* Specifies the blending factors */
 412:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 682              		.loc 1 412 3 is_stmt 1 view .LVU239
 683              		.loc 1 412 21 is_stmt 0 view .LVU240
 684 005a C369     		ldr	r3, [r0, #28]
 685 005c 23F4E063 		bic	r3, r3, #1792
 686 0060 23F00703 		bic	r3, r3, #7
 687 0064 C361     		str	r3, [r0, #28]
ARM GAS  /tmp/cctmfixI.s 			page 20


 413:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->BFCR = (LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 | LTDC_Layer_InitStruct->LTDC_B
 688              		.loc 1 413 3 is_stmt 1 view .LVU241
 689              		.loc 1 413 45 is_stmt 0 view .LVU242
 690 0066 8B6A     		ldr	r3, [r1, #40]
 691              		.loc 1 413 92 view .LVU243
 692 0068 CC6A     		ldr	r4, [r1, #44]
 693              	.LVL28:
 694              		.loc 1 413 69 view .LVU244
 695 006a 2343     		orrs	r3, r3, r4
 696              		.loc 1 413 21 view .LVU245
 697 006c C361     		str	r3, [r0, #28]
 414:FWLIB/src/stm32f4xx_ltdc.c **** 
 415:FWLIB/src/stm32f4xx_ltdc.c ****   /* Configures the color frame buffer start address */
 416:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 698              		.loc 1 416 3 is_stmt 1 view .LVU246
 699              		.loc 1 416 22 is_stmt 0 view .LVU247
 700 006e 836A     		ldr	r3, [r0, #40]
 701 0070 8262     		str	r2, [r0, #40]
 417:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR = (LTDC_Layer_InitStruct->LTDC_CFBStartAdress);
 702              		.loc 1 417 3 is_stmt 1 view .LVU248
 703              		.loc 1 417 46 is_stmt 0 view .LVU249
 704 0072 0B6B     		ldr	r3, [r1, #48]
 705              		.loc 1 417 22 view .LVU250
 706 0074 8362     		str	r3, [r0, #40]
 418:FWLIB/src/stm32f4xx_ltdc.c **** 
 419:FWLIB/src/stm32f4xx_ltdc.c ****   /* Configures the color frame buffer pitch in byte */
 420:FWLIB/src/stm32f4xx_ltdc.c ****   cfbp = (LTDC_Layer_InitStruct->LTDC_CFBPitch << 16);
 707              		.loc 1 420 3 is_stmt 1 view .LVU251
 708              		.loc 1 420 32 is_stmt 0 view .LVU252
 709 0076 8C6B     		ldr	r4, [r1, #56]
 710              	.LVL29:
 421:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 711              		.loc 1 421 3 is_stmt 1 view .LVU253
 712              		.loc 1 421 23 is_stmt 0 view .LVU254
 713 0078 C26A     		ldr	r2, [r0, #44]
 714 007a 02F0E022 		and	r2, r2, #-536813568
 715 007e C262     		str	r2, [r0, #44]
 422:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = (LTDC_Layer_InitStruct->LTDC_CFBLineLength | cfbp);
 716              		.loc 1 422 3 is_stmt 1 view .LVU255
 717              		.loc 1 422 47 is_stmt 0 view .LVU256
 718 0080 4B6B     		ldr	r3, [r1, #52]
 719              		.loc 1 422 68 view .LVU257
 720 0082 43EA0443 		orr	r3, r3, r4, lsl #16
 721              		.loc 1 422 23 view .LVU258
 722 0086 C362     		str	r3, [r0, #44]
 423:FWLIB/src/stm32f4xx_ltdc.c **** 
 424:FWLIB/src/stm32f4xx_ltdc.c ****   /* Configures the frame buffer line number */
 425:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 723              		.loc 1 425 3 is_stmt 1 view .LVU259
 724              		.loc 1 425 24 is_stmt 0 view .LVU260
 725 0088 036B     		ldr	r3, [r0, #48]
 726 008a 23F4FF63 		bic	r3, r3, #2040
 727 008e 23F00703 		bic	r3, r3, #7
 728 0092 0363     		str	r3, [r0, #48]
 426:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  = (LTDC_Layer_InitStruct->LTDC_CFBLineNumber);
 729              		.loc 1 426 3 is_stmt 1 view .LVU261
 730              		.loc 1 426 48 is_stmt 0 view .LVU262
ARM GAS  /tmp/cctmfixI.s 			page 21


 731 0094 CB6B     		ldr	r3, [r1, #60]
 732              		.loc 1 426 24 view .LVU263
 733 0096 0363     		str	r3, [r0, #48]
 427:FWLIB/src/stm32f4xx_ltdc.c **** 
 428:FWLIB/src/stm32f4xx_ltdc.c **** }
 734              		.loc 1 428 1 view .LVU264
 735 0098 70BC     		pop	{r4, r5, r6}
 736              	.LCFI6:
 737              		.cfi_restore 6
 738              		.cfi_restore 5
 739              		.cfi_restore 4
 740              		.cfi_def_cfa_offset 0
 741              	.LVL30:
 742              		.loc 1 428 1 view .LVU265
 743 009a 7047     		bx	lr
 744              		.cfi_endproc
 745              	.LFE132:
 747              		.section	.text.LTDC_LayerStructInit,"ax",%progbits
 748              		.align	1
 749              		.global	LTDC_LayerStructInit
 750              		.syntax unified
 751              		.thumb
 752              		.thumb_func
 753              		.fpu fpv4-sp-d16
 755              	LTDC_LayerStructInit:
 756              	.LVL31:
 757              	.LFB133:
 429:FWLIB/src/stm32f4xx_ltdc.c **** 
 430:FWLIB/src/stm32f4xx_ltdc.c **** /**
 431:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_Layer_InitStruct member with its default value.
 432:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_Layer_InitStruct: pointer to a LTDC_LayerTypeDef structure which will
 433:FWLIB/src/stm32f4xx_ltdc.c ****   *         be initialized.
 434:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 435:FWLIB/src/stm32f4xx_ltdc.c ****   */
 436:FWLIB/src/stm32f4xx_ltdc.c **** 
 437:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_LayerStructInit(LTDC_Layer_InitTypeDef * LTDC_Layer_InitStruct)
 438:FWLIB/src/stm32f4xx_ltdc.c **** {
 758              		.loc 1 438 1 is_stmt 1 view -0
 759              		.cfi_startproc
 760              		@ args = 0, pretend = 0, frame = 0
 761              		@ frame_needed = 0, uses_anonymous_args = 0
 762              		@ link register save eliminated.
 439:FWLIB/src/stm32f4xx_ltdc.c ****   /*--------------- Reset Layer structure parameters values -------------------*/
 440:FWLIB/src/stm32f4xx_ltdc.c **** 
 441:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the horizontal limit member */
 442:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_HorizontalStart = 0x00;
 763              		.loc 1 442 3 view .LVU267
 764              		.loc 1 442 47 is_stmt 0 view .LVU268
 765 0000 0023     		movs	r3, #0
 766 0002 0360     		str	r3, [r0]
 443:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_HorizontalStop = 0x00;
 767              		.loc 1 443 3 is_stmt 1 view .LVU269
 768              		.loc 1 443 46 is_stmt 0 view .LVU270
 769 0004 4360     		str	r3, [r0, #4]
 444:FWLIB/src/stm32f4xx_ltdc.c **** 
 445:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the vertical limit member */
 446:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_VerticalStart = 0x00;
ARM GAS  /tmp/cctmfixI.s 			page 22


 770              		.loc 1 446 3 is_stmt 1 view .LVU271
 771              		.loc 1 446 45 is_stmt 0 view .LVU272
 772 0006 8360     		str	r3, [r0, #8]
 447:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_VerticalStop = 0x00;
 773              		.loc 1 447 3 is_stmt 1 view .LVU273
 774              		.loc 1 447 44 is_stmt 0 view .LVU274
 775 0008 C360     		str	r3, [r0, #12]
 448:FWLIB/src/stm32f4xx_ltdc.c **** 
 449:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the pixel format member */
 450:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_PixelFormat = LTDC_Pixelformat_ARGB8888;
 776              		.loc 1 450 3 is_stmt 1 view .LVU275
 777              		.loc 1 450 43 is_stmt 0 view .LVU276
 778 000a 0361     		str	r3, [r0, #16]
 451:FWLIB/src/stm32f4xx_ltdc.c **** 
 452:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the constant alpha value */
 453:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_ConstantAlpha = 0xFF;
 779              		.loc 1 453 3 is_stmt 1 view .LVU277
 780              		.loc 1 453 45 is_stmt 0 view .LVU278
 781 000c FF22     		movs	r2, #255
 782 000e 4261     		str	r2, [r0, #20]
 454:FWLIB/src/stm32f4xx_ltdc.c **** 
 455:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the default color values */
 456:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorBlue = 0x00;
 783              		.loc 1 456 3 is_stmt 1 view .LVU279
 784              		.loc 1 456 48 is_stmt 0 view .LVU280
 785 0010 8361     		str	r3, [r0, #24]
 457:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorGreen = 0x00;
 786              		.loc 1 457 3 is_stmt 1 view .LVU281
 787              		.loc 1 457 49 is_stmt 0 view .LVU282
 788 0012 C361     		str	r3, [r0, #28]
 458:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorRed = 0x00;
 789              		.loc 1 458 3 is_stmt 1 view .LVU283
 790              		.loc 1 458 47 is_stmt 0 view .LVU284
 791 0014 0362     		str	r3, [r0, #32]
 459:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha = 0x00;
 792              		.loc 1 459 3 is_stmt 1 view .LVU285
 793              		.loc 1 459 49 is_stmt 0 view .LVU286
 794 0016 4362     		str	r3, [r0, #36]
 460:FWLIB/src/stm32f4xx_ltdc.c **** 
 461:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the blending factors */
 462:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 = LTDC_BlendingFactor1_PAxCA;
 795              		.loc 1 462 3 is_stmt 1 view .LVU287
 796              		.loc 1 462 48 is_stmt 0 view .LVU288
 797 0018 4FF4C062 		mov	r2, #1536
 798 001c 8262     		str	r2, [r0, #40]
 463:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_BlendingFactor_2 = LTDC_BlendingFactor2_PAxCA;
 799              		.loc 1 463 3 is_stmt 1 view .LVU289
 800              		.loc 1 463 48 is_stmt 0 view .LVU290
 801 001e 0722     		movs	r2, #7
 802 0020 C262     		str	r2, [r0, #44]
 464:FWLIB/src/stm32f4xx_ltdc.c **** 
 465:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer start address */
 466:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBStartAdress = 0x00;
 803              		.loc 1 466 3 is_stmt 1 view .LVU291
 804              		.loc 1 466 46 is_stmt 0 view .LVU292
 805 0022 0363     		str	r3, [r0, #48]
 467:FWLIB/src/stm32f4xx_ltdc.c **** 
ARM GAS  /tmp/cctmfixI.s 			page 23


 468:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer pitch and line length */
 469:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBLineLength = 0x00;
 806              		.loc 1 469 3 is_stmt 1 view .LVU293
 807              		.loc 1 469 45 is_stmt 0 view .LVU294
 808 0024 4363     		str	r3, [r0, #52]
 470:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBPitch = 0x00;
 809              		.loc 1 470 3 is_stmt 1 view .LVU295
 810              		.loc 1 470 40 is_stmt 0 view .LVU296
 811 0026 8363     		str	r3, [r0, #56]
 471:FWLIB/src/stm32f4xx_ltdc.c **** 
 472:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer line number */
 473:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBLineNumber = 0x00;
 812              		.loc 1 473 3 is_stmt 1 view .LVU297
 813              		.loc 1 473 45 is_stmt 0 view .LVU298
 814 0028 C363     		str	r3, [r0, #60]
 474:FWLIB/src/stm32f4xx_ltdc.c **** }
 815              		.loc 1 474 1 view .LVU299
 816 002a 7047     		bx	lr
 817              		.cfi_endproc
 818              	.LFE133:
 820              		.section	.text.LTDC_LayerCmd,"ax",%progbits
 821              		.align	1
 822              		.global	LTDC_LayerCmd
 823              		.syntax unified
 824              		.thumb
 825              		.thumb_func
 826              		.fpu fpv4-sp-d16
 828              	LTDC_LayerCmd:
 829              	.LVL32:
 830              	.LFB134:
 475:FWLIB/src/stm32f4xx_ltdc.c **** 
 476:FWLIB/src/stm32f4xx_ltdc.c **** 
 477:FWLIB/src/stm32f4xx_ltdc.c **** /**
 478:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the LTDC_Layer Controller.
 479:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 480:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2
 481:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the LTDC_Layer peripheral.
 482:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 483:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 484:FWLIB/src/stm32f4xx_ltdc.c ****   */
 485:FWLIB/src/stm32f4xx_ltdc.c **** 
 486:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_LayerCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
 487:FWLIB/src/stm32f4xx_ltdc.c **** {
 831              		.loc 1 487 1 is_stmt 1 view -0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835              		@ link register save eliminated.
 488:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 489:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 836              		.loc 1 489 3 view .LVU301
 490:FWLIB/src/stm32f4xx_ltdc.c **** 
 491:FWLIB/src/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 837              		.loc 1 491 3 view .LVU302
 838              		.loc 1 491 6 is_stmt 0 view .LVU303
 839 0000 21B1     		cbz	r1, .L33
 492:FWLIB/src/stm32f4xx_ltdc.c ****   {
ARM GAS  /tmp/cctmfixI.s 			page 24


 493:FWLIB/src/stm32f4xx_ltdc.c ****     /* Enable LTDC_Layer by setting LEN bit */
 494:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_LEN;
 840              		.loc 1 494 5 is_stmt 1 view .LVU304
 841              		.loc 1 494 21 is_stmt 0 view .LVU305
 842 0002 0368     		ldr	r3, [r0]
 843 0004 43F00103 		orr	r3, r3, #1
 844 0008 0360     		str	r3, [r0]
 845 000a 7047     		bx	lr
 846              	.L33:
 495:FWLIB/src/stm32f4xx_ltdc.c ****   }
 496:FWLIB/src/stm32f4xx_ltdc.c ****   else
 497:FWLIB/src/stm32f4xx_ltdc.c ****   {
 498:FWLIB/src/stm32f4xx_ltdc.c ****     /* Disable LTDC_Layer by clearing LEN bit */
 499:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
 847              		.loc 1 499 5 is_stmt 1 view .LVU306
 848              		.loc 1 499 21 is_stmt 0 view .LVU307
 849 000c 0368     		ldr	r3, [r0]
 850 000e 23F00103 		bic	r3, r3, #1
 851 0012 0360     		str	r3, [r0]
 500:FWLIB/src/stm32f4xx_ltdc.c ****   }
 501:FWLIB/src/stm32f4xx_ltdc.c **** }
 852              		.loc 1 501 1 view .LVU308
 853 0014 7047     		bx	lr
 854              		.cfi_endproc
 855              	.LFE134:
 857              		.section	.text.LTDC_GetPosStatus,"ax",%progbits
 858              		.align	1
 859              		.global	LTDC_GetPosStatus
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 863              		.fpu fpv4-sp-d16
 865              	LTDC_GetPosStatus:
 866              	.LVL33:
 867              	.LFB135:
 502:FWLIB/src/stm32f4xx_ltdc.c **** 
 503:FWLIB/src/stm32f4xx_ltdc.c **** 
 504:FWLIB/src/stm32f4xx_ltdc.c **** /**
 505:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Get the current position.
 506:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_Pos_InitStruct: pointer to a LTDC_PosTypeDef structure that contains
 507:FWLIB/src/stm32f4xx_ltdc.c ****   *         the current position.
 508:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 509:FWLIB/src/stm32f4xx_ltdc.c ****   */
 510:FWLIB/src/stm32f4xx_ltdc.c **** 
 511:FWLIB/src/stm32f4xx_ltdc.c **** LTDC_PosTypeDef LTDC_GetPosStatus(void)
 512:FWLIB/src/stm32f4xx_ltdc.c **** {
 868              		.loc 1 512 1 is_stmt 1 view -0
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 0
 871              		@ frame_needed = 0, uses_anonymous_args = 0
 872              		@ link register save eliminated.
 513:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_PosTypeDef LTDC_Pos_InitStruct;
 873              		.loc 1 513 3 view .LVU310
 514:FWLIB/src/stm32f4xx_ltdc.c **** 
 515:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->CPSR &= ~(LTDC_CPSR_CYPOS | LTDC_CPSR_CXPOS);
 874              		.loc 1 515 3 view .LVU311
 875              		.loc 1 515 14 is_stmt 0 view .LVU312
ARM GAS  /tmp/cctmfixI.s 			page 25


 876 0000 054B     		ldr	r3, .L36
 877 0002 5A6C     		ldr	r2, [r3, #68]
 878 0004 0022     		movs	r2, #0
 879 0006 5A64     		str	r2, [r3, #68]
 516:FWLIB/src/stm32f4xx_ltdc.c **** 
 517:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct.LTDC_POSX = (uint32_t)(LTDC->CPSR >> 16);
 880              		.loc 1 517 3 is_stmt 1 view .LVU313
 881              		.loc 1 517 50 is_stmt 0 view .LVU314
 882 0008 5A6C     		ldr	r2, [r3, #68]
 883              		.loc 1 517 57 view .LVU315
 884 000a 120C     		lsrs	r2, r2, #16
 885              		.loc 1 517 33 view .LVU316
 886 000c 0260     		str	r2, [r0]
 518:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct.LTDC_POSY = (uint32_t)(LTDC->CPSR & 0xFFFF);
 887              		.loc 1 518 3 is_stmt 1 view .LVU317
 888              		.loc 1 518 50 is_stmt 0 view .LVU318
 889 000e 5B6C     		ldr	r3, [r3, #68]
 890              		.loc 1 518 35 view .LVU319
 891 0010 9BB2     		uxth	r3, r3
 892              		.loc 1 518 33 view .LVU320
 893 0012 4360     		str	r3, [r0, #4]
 519:FWLIB/src/stm32f4xx_ltdc.c **** 
 520:FWLIB/src/stm32f4xx_ltdc.c ****   return LTDC_Pos_InitStruct;
 894              		.loc 1 520 3 is_stmt 1 view .LVU321
 521:FWLIB/src/stm32f4xx_ltdc.c **** }
 895              		.loc 1 521 1 is_stmt 0 view .LVU322
 896 0014 7047     		bx	lr
 897              	.L37:
 898 0016 00BF     		.align	2
 899              	.L36:
 900 0018 00680140 		.word	1073833984
 901              		.cfi_endproc
 902              	.LFE135:
 904              		.section	.text.LTDC_PosStructInit,"ax",%progbits
 905              		.align	1
 906              		.global	LTDC_PosStructInit
 907              		.syntax unified
 908              		.thumb
 909              		.thumb_func
 910              		.fpu fpv4-sp-d16
 912              	LTDC_PosStructInit:
 913              	.LVL34:
 914              	.LFB136:
 522:FWLIB/src/stm32f4xx_ltdc.c **** 
 523:FWLIB/src/stm32f4xx_ltdc.c **** /**
 524:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_Pos_InitStruct member with its default value.
 525:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_Pos_InitStruct: pointer to a LTDC_PosTypeDef structure which will
 526:FWLIB/src/stm32f4xx_ltdc.c ****   *         be initialized.
 527:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 528:FWLIB/src/stm32f4xx_ltdc.c ****   */
 529:FWLIB/src/stm32f4xx_ltdc.c **** 
 530:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_PosStructInit(LTDC_PosTypeDef* LTDC_Pos_InitStruct)
 531:FWLIB/src/stm32f4xx_ltdc.c **** {
 915              		.loc 1 531 1 is_stmt 1 view -0
 916              		.cfi_startproc
 917              		@ args = 0, pretend = 0, frame = 0
 918              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cctmfixI.s 			page 26


 919              		@ link register save eliminated.
 532:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct->LTDC_POSX = 0x00;
 920              		.loc 1 532 3 view .LVU324
 921              		.loc 1 532 34 is_stmt 0 view .LVU325
 922 0000 0023     		movs	r3, #0
 923 0002 0360     		str	r3, [r0]
 533:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct->LTDC_POSY = 0x00;
 924              		.loc 1 533 3 is_stmt 1 view .LVU326
 925              		.loc 1 533 34 is_stmt 0 view .LVU327
 926 0004 4360     		str	r3, [r0, #4]
 534:FWLIB/src/stm32f4xx_ltdc.c **** }
 927              		.loc 1 534 1 view .LVU328
 928 0006 7047     		bx	lr
 929              		.cfi_endproc
 930              	.LFE136:
 932              		.section	.text.LTDC_GetCDStatus,"ax",%progbits
 933              		.align	1
 934              		.global	LTDC_GetCDStatus
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 938              		.fpu fpv4-sp-d16
 940              	LTDC_GetCDStatus:
 941              	.LVL35:
 942              	.LFB137:
 535:FWLIB/src/stm32f4xx_ltdc.c **** 
 536:FWLIB/src/stm32f4xx_ltdc.c **** /**
 537:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's flag is set or not.
 538:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_CD: specifies the flag to check.
 539:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 540:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_VDES: vertical data enable current status.
 541:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_HDES: horizontal data enable current status.
 542:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_VSYNC:  Vertical Synchronization current status.
 543:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_HSYNC:  Horizontal Synchronization current status.
 544:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval The new state of LTDC_CD (SET or RESET).
 545:FWLIB/src/stm32f4xx_ltdc.c ****   */
 546:FWLIB/src/stm32f4xx_ltdc.c **** 
 547:FWLIB/src/stm32f4xx_ltdc.c **** FlagStatus LTDC_GetCDStatus(uint32_t LTDC_CD)
 548:FWLIB/src/stm32f4xx_ltdc.c **** {
 943              		.loc 1 548 1 is_stmt 1 view -0
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 0
 946              		@ frame_needed = 0, uses_anonymous_args = 0
 947              		@ link register save eliminated.
 549:FWLIB/src/stm32f4xx_ltdc.c ****   FlagStatus bitstatus;
 948              		.loc 1 549 3 view .LVU330
 550:FWLIB/src/stm32f4xx_ltdc.c **** 
 551:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 552:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_GET_CD(LTDC_CD));
 949              		.loc 1 552 3 view .LVU331
 553:FWLIB/src/stm32f4xx_ltdc.c **** 
 554:FWLIB/src/stm32f4xx_ltdc.c ****   if ((LTDC->CDSR & LTDC_CD) != (uint32_t)RESET)
 950              		.loc 1 554 3 view .LVU332
 951              		.loc 1 554 12 is_stmt 0 view .LVU333
 952 0000 034B     		ldr	r3, .L42
 953 0002 9B6C     		ldr	r3, [r3, #72]
 954              		.loc 1 554 6 view .LVU334
ARM GAS  /tmp/cctmfixI.s 			page 27


 955 0004 0342     		tst	r3, r0
 956 0006 01D0     		beq	.L41
 555:FWLIB/src/stm32f4xx_ltdc.c ****   {
 556:FWLIB/src/stm32f4xx_ltdc.c ****     bitstatus = SET;
 957              		.loc 1 556 15 view .LVU335
 958 0008 0120     		movs	r0, #1
 959              	.LVL36:
 960              		.loc 1 556 15 view .LVU336
 961 000a 7047     		bx	lr
 962              	.LVL37:
 963              	.L41:
 557:FWLIB/src/stm32f4xx_ltdc.c ****   }
 558:FWLIB/src/stm32f4xx_ltdc.c ****   else
 559:FWLIB/src/stm32f4xx_ltdc.c ****   {
 560:FWLIB/src/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 964              		.loc 1 560 15 view .LVU337
 965 000c 0020     		movs	r0, #0
 966              	.LVL38:
 561:FWLIB/src/stm32f4xx_ltdc.c ****   }
 562:FWLIB/src/stm32f4xx_ltdc.c ****   return bitstatus;
 967              		.loc 1 562 3 is_stmt 1 view .LVU338
 563:FWLIB/src/stm32f4xx_ltdc.c **** }
 968              		.loc 1 563 1 is_stmt 0 view .LVU339
 969 000e 7047     		bx	lr
 970              	.L43:
 971              		.align	2
 972              	.L42:
 973 0010 00680140 		.word	1073833984
 974              		.cfi_endproc
 975              	.LFE137:
 977              		.section	.text.LTDC_ColorKeyingConfig,"ax",%progbits
 978              		.align	1
 979              		.global	LTDC_ColorKeyingConfig
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 983              		.fpu fpv4-sp-d16
 985              	LTDC_ColorKeyingConfig:
 986              	.LVL39:
 987              	.LFB138:
 564:FWLIB/src/stm32f4xx_ltdc.c **** 
 565:FWLIB/src/stm32f4xx_ltdc.c **** /**
 566:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Set and configure the color keying.
 567:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_colorkeying_InitStruct: pointer to a LTDC_ColorKeying_InitTypeDef 
 568:FWLIB/src/stm32f4xx_ltdc.c ****   *         structure that contains the color keying configuration.
 569:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 570:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 571:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 572:FWLIB/src/stm32f4xx_ltdc.c ****   */
 573:FWLIB/src/stm32f4xx_ltdc.c **** 
 574:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_ColorKeyingConfig(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_ColorKeying_InitTypeDef* LTDC_col
 575:FWLIB/src/stm32f4xx_ltdc.c **** { 
 988              		.loc 1 575 1 is_stmt 1 view -0
 989              		.cfi_startproc
 990              		@ args = 0, pretend = 0, frame = 0
 991              		@ frame_needed = 0, uses_anonymous_args = 0
 992              		@ link register save eliminated.
ARM GAS  /tmp/cctmfixI.s 			page 28


 576:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t ckgreen = 0;
 993              		.loc 1 576 3 view .LVU341
 577:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t ckred = 0;
 994              		.loc 1 577 3 view .LVU342
 578:FWLIB/src/stm32f4xx_ltdc.c **** 
 579:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 580:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 995              		.loc 1 580 3 view .LVU343
 581:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue));
 996              		.loc 1 581 3 view .LVU344
 582:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen));
 997              		.loc 1 582 3 view .LVU345
 583:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed));
 998              		.loc 1 583 3 view .LVU346
 584:FWLIB/src/stm32f4xx_ltdc.c ****   
 585:FWLIB/src/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 999              		.loc 1 585 3 view .LVU347
 1000              		.loc 1 585 6 is_stmt 0 view .LVU348
 1001 0000 BAB1     		cbz	r2, .L45
 575:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t ckgreen = 0;
 1002              		.loc 1 575 1 view .LVU349
 1003 0002 30B4     		push	{r4, r5}
 1004              	.LCFI7:
 1005              		.cfi_def_cfa_offset 8
 1006              		.cfi_offset 4, -8
 1007              		.cfi_offset 5, -4
 586:FWLIB/src/stm32f4xx_ltdc.c ****   {
 587:FWLIB/src/stm32f4xx_ltdc.c ****     /* Enable LTDC color keying by setting COLKEN bit */
 588:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 1008              		.loc 1 588 5 is_stmt 1 view .LVU350
 1009              		.loc 1 588 21 is_stmt 0 view .LVU351
 1010 0004 0368     		ldr	r3, [r0]
 1011 0006 43F00203 		orr	r3, r3, #2
 1012 000a 0360     		str	r3, [r0]
 589:FWLIB/src/stm32f4xx_ltdc.c ****     
 590:FWLIB/src/stm32f4xx_ltdc.c ****     /* Sets the color keying values */
 591:FWLIB/src/stm32f4xx_ltdc.c ****     ckgreen = (LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen << 8);
 1013              		.loc 1 591 5 is_stmt 1 view .LVU352
 1014              		.loc 1 591 43 is_stmt 0 view .LVU353
 1015 000c 4D68     		ldr	r5, [r1, #4]
 1016              	.LVL40:
 592:FWLIB/src/stm32f4xx_ltdc.c ****     ckred = (LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed << 16);
 1017              		.loc 1 592 5 is_stmt 1 view .LVU354
 1018              		.loc 1 592 41 is_stmt 0 view .LVU355
 1019 000e 8C68     		ldr	r4, [r1, #8]
 1020              	.LVL41:
 593:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC_Layerx->CKCR  &= ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 1021              		.loc 1 593 5 is_stmt 1 view .LVU356
 1022              		.loc 1 593 24 is_stmt 0 view .LVU357
 1023 0010 C268     		ldr	r2, [r0, #12]
 1024              	.LVL42:
 1025              		.loc 1 593 24 view .LVU358
 1026 0012 02F07F42 		and	r2, r2, #-16777216
 1027 0016 C260     		str	r2, [r0, #12]
 594:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC_Layerx->CKCR |= (LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue | ckgreen | ckred);
 1028              		.loc 1 594 5 is_stmt 1 view .LVU359
 1029              		.loc 1 594 23 is_stmt 0 view .LVU360
ARM GAS  /tmp/cctmfixI.s 			page 29


 1030 0018 C268     		ldr	r2, [r0, #12]
 1031              		.loc 1 594 54 view .LVU361
 1032 001a 0B68     		ldr	r3, [r1]
 1033              		.loc 1 594 74 view .LVU362
 1034 001c 43EA0523 		orr	r3, r3, r5, lsl #8
 1035              		.loc 1 594 84 view .LVU363
 1036 0020 43EA0443 		orr	r3, r3, r4, lsl #16
 1037              		.loc 1 594 23 view .LVU364
 1038 0024 1343     		orrs	r3, r3, r2
 1039 0026 C360     		str	r3, [r0, #12]
 595:FWLIB/src/stm32f4xx_ltdc.c ****   }
 596:FWLIB/src/stm32f4xx_ltdc.c ****   else
 597:FWLIB/src/stm32f4xx_ltdc.c ****   {
 598:FWLIB/src/stm32f4xx_ltdc.c ****     /* Disable LTDC color keying by clearing COLKEN bit */
 599:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 600:FWLIB/src/stm32f4xx_ltdc.c ****   }
 601:FWLIB/src/stm32f4xx_ltdc.c ****   
 602:FWLIB/src/stm32f4xx_ltdc.c ****   /* Reload shadow register */
 603:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->SRCR = LTDC_IMReload;
 1040              		.loc 1 603 3 is_stmt 1 view .LVU365
 1041              		.loc 1 603 14 is_stmt 0 view .LVU366
 1042 0028 064B     		ldr	r3, .L51
 1043 002a 0122     		movs	r2, #1
 1044 002c 5A62     		str	r2, [r3, #36]
 604:FWLIB/src/stm32f4xx_ltdc.c **** }
 1045              		.loc 1 604 1 view .LVU367
 1046 002e 30BC     		pop	{r4, r5}
 1047              	.LCFI8:
 1048              		.cfi_restore 5
 1049              		.cfi_restore 4
 1050              		.cfi_def_cfa_offset 0
 1051              	.LVL43:
 1052              		.loc 1 604 1 view .LVU368
 1053 0030 7047     		bx	lr
 1054              	.LVL44:
 1055              	.L45:
 599:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1056              		.loc 1 599 5 is_stmt 1 view .LVU369
 599:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1057              		.loc 1 599 21 is_stmt 0 view .LVU370
 1058 0032 0368     		ldr	r3, [r0]
 1059 0034 23F00203 		bic	r3, r3, #2
 1060 0038 0360     		str	r3, [r0]
 603:FWLIB/src/stm32f4xx_ltdc.c **** }
 1061              		.loc 1 603 3 is_stmt 1 view .LVU371
 603:FWLIB/src/stm32f4xx_ltdc.c **** }
 1062              		.loc 1 603 14 is_stmt 0 view .LVU372
 1063 003a 024B     		ldr	r3, .L51
 1064 003c 0122     		movs	r2, #1
 1065              	.LVL45:
 603:FWLIB/src/stm32f4xx_ltdc.c **** }
 1066              		.loc 1 603 14 view .LVU373
 1067 003e 5A62     		str	r2, [r3, #36]
 1068 0040 7047     		bx	lr
 1069              	.L52:
 1070 0042 00BF     		.align	2
 1071              	.L51:
ARM GAS  /tmp/cctmfixI.s 			page 30


 1072 0044 00680140 		.word	1073833984
 1073              		.cfi_endproc
 1074              	.LFE138:
 1076              		.section	.text.LTDC_ColorKeyingStructInit,"ax",%progbits
 1077              		.align	1
 1078              		.global	LTDC_ColorKeyingStructInit
 1079              		.syntax unified
 1080              		.thumb
 1081              		.thumb_func
 1082              		.fpu fpv4-sp-d16
 1084              	LTDC_ColorKeyingStructInit:
 1085              	.LVL46:
 1086              	.LFB139:
 605:FWLIB/src/stm32f4xx_ltdc.c **** 
 606:FWLIB/src/stm32f4xx_ltdc.c **** /**
 607:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_colorkeying_InitStruct member with its default value.
 608:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_colorkeying_InitStruct: pointer to a LTDC_ColorKeying_InitTypeDef structure which 
 609:FWLIB/src/stm32f4xx_ltdc.c ****   *         be initialized.
 610:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 611:FWLIB/src/stm32f4xx_ltdc.c ****   */
 612:FWLIB/src/stm32f4xx_ltdc.c **** 
 613:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_ColorKeyingStructInit(LTDC_ColorKeying_InitTypeDef* LTDC_colorkeying_InitStruct)
 614:FWLIB/src/stm32f4xx_ltdc.c **** {
 1087              		.loc 1 614 1 is_stmt 1 view -0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 615:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the color keying values */
 616:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue = 0x00;
 1092              		.loc 1 616 3 view .LVU375
 1093              		.loc 1 616 50 is_stmt 0 view .LVU376
 1094 0000 0023     		movs	r3, #0
 1095 0002 0360     		str	r3, [r0]
 617:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen = 0x00;
 1096              		.loc 1 617 3 is_stmt 1 view .LVU377
 1097              		.loc 1 617 51 is_stmt 0 view .LVU378
 1098 0004 4360     		str	r3, [r0, #4]
 618:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed = 0x00;
 1099              		.loc 1 618 3 is_stmt 1 view .LVU379
 1100              		.loc 1 618 49 is_stmt 0 view .LVU380
 1101 0006 8360     		str	r3, [r0, #8]
 619:FWLIB/src/stm32f4xx_ltdc.c **** }
 1102              		.loc 1 619 1 view .LVU381
 1103 0008 7047     		bx	lr
 1104              		.cfi_endproc
 1105              	.LFE139:
 1107              		.section	.text.LTDC_CLUTCmd,"ax",%progbits
 1108              		.align	1
 1109              		.global	LTDC_CLUTCmd
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1113              		.fpu fpv4-sp-d16
 1115              	LTDC_CLUTCmd:
 1116              	.LVL47:
 1117              	.LFB140:
ARM GAS  /tmp/cctmfixI.s 			page 31


 620:FWLIB/src/stm32f4xx_ltdc.c **** 
 621:FWLIB/src/stm32f4xx_ltdc.c **** 
 622:FWLIB/src/stm32f4xx_ltdc.c **** /**
 623:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Enables or disables CLUT.
 624:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  NewState: new state of CLUT.
 625:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 626:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2  
 627:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 628:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 629:FWLIB/src/stm32f4xx_ltdc.c ****   */
 630:FWLIB/src/stm32f4xx_ltdc.c **** 
 631:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_CLUTCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
 632:FWLIB/src/stm32f4xx_ltdc.c **** {
 1118              		.loc 1 632 1 is_stmt 1 view -0
 1119              		.cfi_startproc
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122              		@ link register save eliminated.
 633:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 634:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1123              		.loc 1 634 3 view .LVU383
 635:FWLIB/src/stm32f4xx_ltdc.c **** 
 636:FWLIB/src/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1124              		.loc 1 636 3 view .LVU384
 1125              		.loc 1 636 6 is_stmt 0 view .LVU385
 1126 0000 39B1     		cbz	r1, .L55
 637:FWLIB/src/stm32f4xx_ltdc.c ****   {
 638:FWLIB/src/stm32f4xx_ltdc.c ****     /* Enable CLUT by setting CLUTEN bit */
 639:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 1127              		.loc 1 639 5 is_stmt 1 view .LVU386
 1128              		.loc 1 639 21 is_stmt 0 view .LVU387
 1129 0002 0368     		ldr	r3, [r0]
 1130 0004 43F01003 		orr	r3, r3, #16
 1131 0008 0360     		str	r3, [r0]
 1132              	.L56:
 640:FWLIB/src/stm32f4xx_ltdc.c ****   }
 641:FWLIB/src/stm32f4xx_ltdc.c ****   else
 642:FWLIB/src/stm32f4xx_ltdc.c ****   {
 643:FWLIB/src/stm32f4xx_ltdc.c ****     /* Disable CLUT by clearing CLUTEN bit */
 644:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 645:FWLIB/src/stm32f4xx_ltdc.c ****   }
 646:FWLIB/src/stm32f4xx_ltdc.c ****   
 647:FWLIB/src/stm32f4xx_ltdc.c ****   /* Reload shadow register */
 648:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->SRCR = LTDC_IMReload;
 1133              		.loc 1 648 3 is_stmt 1 view .LVU388
 1134              		.loc 1 648 14 is_stmt 0 view .LVU389
 1135 000a 044B     		ldr	r3, .L57
 1136 000c 0122     		movs	r2, #1
 1137 000e 5A62     		str	r2, [r3, #36]
 649:FWLIB/src/stm32f4xx_ltdc.c **** }
 1138              		.loc 1 649 1 view .LVU390
 1139 0010 7047     		bx	lr
 1140              	.L55:
 644:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1141              		.loc 1 644 5 is_stmt 1 view .LVU391
 644:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1142              		.loc 1 644 21 is_stmt 0 view .LVU392
ARM GAS  /tmp/cctmfixI.s 			page 32


 1143 0012 0368     		ldr	r3, [r0]
 1144 0014 23F01003 		bic	r3, r3, #16
 1145 0018 0360     		str	r3, [r0]
 1146 001a F6E7     		b	.L56
 1147              	.L58:
 1148              		.align	2
 1149              	.L57:
 1150 001c 00680140 		.word	1073833984
 1151              		.cfi_endproc
 1152              	.LFE140:
 1154              		.section	.text.LTDC_CLUTInit,"ax",%progbits
 1155              		.align	1
 1156              		.global	LTDC_CLUTInit
 1157              		.syntax unified
 1158              		.thumb
 1159              		.thumb_func
 1160              		.fpu fpv4-sp-d16
 1162              	LTDC_CLUTInit:
 1163              	.LVL48:
 1164              	.LFB141:
 650:FWLIB/src/stm32f4xx_ltdc.c **** 
 651:FWLIB/src/stm32f4xx_ltdc.c **** /**
 652:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  configure the CLUT.
 653:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_CLUT_InitStruct: pointer to a LTDC_CLUT_InitTypeDef structure that contains
 654:FWLIB/src/stm32f4xx_ltdc.c ****   *         the CLUT configuration.
 655:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 656:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 657:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 658:FWLIB/src/stm32f4xx_ltdc.c ****   */
 659:FWLIB/src/stm32f4xx_ltdc.c **** 
 660:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_CLUTInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)
 661:FWLIB/src/stm32f4xx_ltdc.c **** {  
 1165              		.loc 1 661 1 is_stmt 1 view -0
 1166              		.cfi_startproc
 1167              		@ args = 0, pretend = 0, frame = 0
 1168              		@ frame_needed = 0, uses_anonymous_args = 0
 1169              		@ link register save eliminated.
 1170              		.loc 1 661 1 is_stmt 0 view .LVU394
 1171 0000 30B4     		push	{r4, r5}
 1172              	.LCFI9:
 1173              		.cfi_def_cfa_offset 8
 1174              		.cfi_offset 4, -8
 1175              		.cfi_offset 5, -4
 662:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t green = 0;
 1176              		.loc 1 662 3 is_stmt 1 view .LVU395
 1177              	.LVL49:
 663:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t red = 0;
 1178              		.loc 1 663 3 view .LVU396
 664:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t clutadd = 0;
 1179              		.loc 1 664 3 view .LVU397
 665:FWLIB/src/stm32f4xx_ltdc.c **** 
 666:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 667:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_CLUTAdress));
 1180              		.loc 1 667 3 view .LVU398
 668:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_RedValue));
 1181              		.loc 1 668 3 view .LVU399
 669:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_GreenValue));
ARM GAS  /tmp/cctmfixI.s 			page 33


 1182              		.loc 1 669 3 view .LVU400
 670:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_BlueValue));
 1183              		.loc 1 670 3 view .LVU401
 671:FWLIB/src/stm32f4xx_ltdc.c ****     
 672:FWLIB/src/stm32f4xx_ltdc.c ****   /* Specifies the CLUT address and RGB value */
 673:FWLIB/src/stm32f4xx_ltdc.c ****   green = (LTDC_CLUT_InitStruct->LTDC_GreenValue << 8);
 1184              		.loc 1 673 3 view .LVU402
 1185              		.loc 1 673 32 is_stmt 0 view .LVU403
 1186 0002 8C68     		ldr	r4, [r1, #8]
 1187              	.LVL50:
 674:FWLIB/src/stm32f4xx_ltdc.c ****   red = (LTDC_CLUT_InitStruct->LTDC_RedValue << 16);
 1188              		.loc 1 674 3 is_stmt 1 view .LVU404
 1189              		.loc 1 674 30 is_stmt 0 view .LVU405
 1190 0004 CA68     		ldr	r2, [r1, #12]
 1191              	.LVL51:
 675:FWLIB/src/stm32f4xx_ltdc.c ****   clutadd = (LTDC_CLUT_InitStruct->LTDC_CLUTAdress << 24);
 1192              		.loc 1 675 3 is_stmt 1 view .LVU406
 1193              		.loc 1 675 34 is_stmt 0 view .LVU407
 1194 0006 0D68     		ldr	r5, [r1]
 1195              	.LVL52:
 676:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CLUTWR  = (clutadd | LTDC_CLUT_InitStruct->LTDC_BlueValue | \
 1196              		.loc 1 676 3 is_stmt 1 view .LVU408
 1197              		.loc 1 676 57 is_stmt 0 view .LVU409
 1198 0008 4B68     		ldr	r3, [r1, #4]
 1199              		.loc 1 676 35 view .LVU410
 1200 000a 43EA0563 		orr	r3, r3, r5, lsl #24
 1201              		.loc 1 676 74 view .LVU411
 1202 000e 43EA0423 		orr	r3, r3, r4, lsl #8
 677:FWLIB/src/stm32f4xx_ltdc.c ****                               green | red);
 1203              		.loc 1 677 37 view .LVU412
 1204 0012 43EA0243 		orr	r3, r3, r2, lsl #16
 676:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CLUTWR  = (clutadd | LTDC_CLUT_InitStruct->LTDC_BlueValue | \
 1205              		.loc 1 676 24 view .LVU413
 1206 0016 0364     		str	r3, [r0, #64]
 678:FWLIB/src/stm32f4xx_ltdc.c **** }
 1207              		.loc 1 678 1 view .LVU414
 1208 0018 30BC     		pop	{r4, r5}
 1209              	.LCFI10:
 1210              		.cfi_restore 5
 1211              		.cfi_restore 4
 1212              		.cfi_def_cfa_offset 0
 1213              	.LVL53:
 1214              		.loc 1 678 1 view .LVU415
 1215 001a 7047     		bx	lr
 1216              		.cfi_endproc
 1217              	.LFE141:
 1219              		.section	.text.LTDC_CLUTStructInit,"ax",%progbits
 1220              		.align	1
 1221              		.global	LTDC_CLUTStructInit
 1222              		.syntax unified
 1223              		.thumb
 1224              		.thumb_func
 1225              		.fpu fpv4-sp-d16
 1227              	LTDC_CLUTStructInit:
 1228              	.LVL54:
 1229              	.LFB142:
 679:FWLIB/src/stm32f4xx_ltdc.c **** 
ARM GAS  /tmp/cctmfixI.s 			page 34


 680:FWLIB/src/stm32f4xx_ltdc.c **** /**
 681:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_CLUT_InitStruct member with its default value.
 682:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_CLUT_InitStruct: pointer to a LTDC_CLUT_InitTypeDef structure which will
 683:FWLIB/src/stm32f4xx_ltdc.c ****   *         be initialized.
 684:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 685:FWLIB/src/stm32f4xx_ltdc.c ****   */
 686:FWLIB/src/stm32f4xx_ltdc.c **** 
 687:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_CLUTStructInit(LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)
 688:FWLIB/src/stm32f4xx_ltdc.c **** {
 1230              		.loc 1 688 1 is_stmt 1 view -0
 1231              		.cfi_startproc
 1232              		@ args = 0, pretend = 0, frame = 0
 1233              		@ frame_needed = 0, uses_anonymous_args = 0
 1234              		@ link register save eliminated.
 689:FWLIB/src/stm32f4xx_ltdc.c ****   /*!< Initialize the CLUT address and RGB values */
 690:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_CLUTAdress = 0x00;
 1235              		.loc 1 690 3 view .LVU417
 1236              		.loc 1 690 41 is_stmt 0 view .LVU418
 1237 0000 0023     		movs	r3, #0
 1238 0002 0360     		str	r3, [r0]
 691:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_BlueValue = 0x00;
 1239              		.loc 1 691 3 is_stmt 1 view .LVU419
 1240              		.loc 1 691 40 is_stmt 0 view .LVU420
 1241 0004 4360     		str	r3, [r0, #4]
 692:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_GreenValue = 0x00;
 1242              		.loc 1 692 3 is_stmt 1 view .LVU421
 1243              		.loc 1 692 41 is_stmt 0 view .LVU422
 1244 0006 8360     		str	r3, [r0, #8]
 693:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_RedValue = 0x00;
 1245              		.loc 1 693 3 is_stmt 1 view .LVU423
 1246              		.loc 1 693 39 is_stmt 0 view .LVU424
 1247 0008 C360     		str	r3, [r0, #12]
 694:FWLIB/src/stm32f4xx_ltdc.c **** }
 1248              		.loc 1 694 1 view .LVU425
 1249 000a 7047     		bx	lr
 1250              		.cfi_endproc
 1251              	.LFE142:
 1253              		.section	.text.LTDC_LayerPosition,"ax",%progbits
 1254              		.align	1
 1255              		.global	LTDC_LayerPosition
 1256              		.syntax unified
 1257              		.thumb
 1258              		.thumb_func
 1259              		.fpu fpv4-sp-d16
 1261              	LTDC_LayerPosition:
 1262              	.LVL55:
 1263              	.LFB143:
 695:FWLIB/src/stm32f4xx_ltdc.c **** 
 696:FWLIB/src/stm32f4xx_ltdc.c **** 
 697:FWLIB/src/stm32f4xx_ltdc.c **** /**
 698:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  reconfigure the layer position.
 699:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  OffsetX: horizontal offset from start active width .
 700:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  OffsetY: vertical offset from start active height.   
 701:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 702:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 703:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 704:FWLIB/src/stm32f4xx_ltdc.c ****   *         position reconfiguration.
ARM GAS  /tmp/cctmfixI.s 			page 35


 705:FWLIB/src/stm32f4xx_ltdc.c ****   */
 706:FWLIB/src/stm32f4xx_ltdc.c **** 
 707:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_LayerPosition(LTDC_Layer_TypeDef* LTDC_Layerx, uint16_t OffsetX, uint16_t OffsetY)
 708:FWLIB/src/stm32f4xx_ltdc.c **** {
 1264              		.loc 1 708 1 is_stmt 1 view -0
 1265              		.cfi_startproc
 1266              		@ args = 0, pretend = 0, frame = 0
 1267              		@ frame_needed = 0, uses_anonymous_args = 0
 1268              		@ link register save eliminated.
 1269              		.loc 1 708 1 is_stmt 0 view .LVU427
 1270 0000 10B4     		push	{r4}
 1271              	.LCFI11:
 1272              		.cfi_def_cfa_offset 4
 1273              		.cfi_offset 4, -4
 709:FWLIB/src/stm32f4xx_ltdc.c ****   
 710:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t tempreg, temp;
 1274              		.loc 1 710 3 is_stmt 1 view .LVU428
 711:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t horizontal_start;
 1275              		.loc 1 711 3 view .LVU429
 712:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t horizontal_stop;
 1276              		.loc 1 712 3 view .LVU430
 713:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t vertical_start;
 1277              		.loc 1 713 3 view .LVU431
 714:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t vertical_stop;
 1278              		.loc 1 714 3 view .LVU432
 715:FWLIB/src/stm32f4xx_ltdc.c ****   
 716:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 1279              		.loc 1 716 3 view .LVU433
 1280              		.loc 1 716 22 is_stmt 0 view .LVU434
 1281 0002 4368     		ldr	r3, [r0, #4]
 1282 0004 03F47043 		and	r3, r3, #61440
 1283 0008 4360     		str	r3, [r0, #4]
 717:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 1284              		.loc 1 717 3 is_stmt 1 view .LVU435
 1285              		.loc 1 717 22 is_stmt 0 view .LVU436
 1286 000a 8368     		ldr	r3, [r0, #8]
 1287 000c 03F47043 		and	r3, r3, #61440
 1288 0010 8360     		str	r3, [r0, #8]
 718:FWLIB/src/stm32f4xx_ltdc.c ****   
 719:FWLIB/src/stm32f4xx_ltdc.c ****   /* Reconfigures the horizontal and vertical start position */
 720:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = LTDC->BPCR;
 1289              		.loc 1 720 3 is_stmt 1 view .LVU437
 1290              		.loc 1 720 11 is_stmt 0 view .LVU438
 1291 0012 1A4B     		ldr	r3, .L71
 1292 0014 DC68     		ldr	r4, [r3, #12]
 1293              	.LVL56:
 721:FWLIB/src/stm32f4xx_ltdc.c ****   horizontal_start = (tempreg >> 16) + 1 + OffsetX;
 1294              		.loc 1 721 3 is_stmt 1 view .LVU439
 1295              		.loc 1 721 42 is_stmt 0 view .LVU440
 1296 0016 01EB1441 		add	r1, r1, r4, lsr #16
 1297              	.LVL57:
 1298              		.loc 1 721 20 view .LVU441
 1299 001a 0131     		adds	r1, r1, #1
 1300              	.LVL58:
 722:FWLIB/src/stm32f4xx_ltdc.c ****   vertical_start = (tempreg & 0xFFFF) + 1 + OffsetY;
 1301              		.loc 1 722 3 is_stmt 1 view .LVU442
 1302              		.loc 1 722 43 is_stmt 0 view .LVU443
ARM GAS  /tmp/cctmfixI.s 			page 36


 1303 001c 12FA84F2 		uxtah	r2, r2, r4
 1304              	.LVL59:
 1305              		.loc 1 722 18 view .LVU444
 1306 0020 0132     		adds	r2, r2, #1
 1307              	.LVL60:
 723:FWLIB/src/stm32f4xx_ltdc.c ****   
 724:FWLIB/src/stm32f4xx_ltdc.c ****   /* Reconfigures the horizontal and vertical stop position */
 725:FWLIB/src/stm32f4xx_ltdc.c ****   /* Get the number of byte per pixel */
 726:FWLIB/src/stm32f4xx_ltdc.c ****   
 727:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1308              		.loc 1 727 3 is_stmt 1 view .LVU445
 1309              		.loc 1 727 11 is_stmt 0 view .LVU446
 1310 0022 0469     		ldr	r4, [r0, #16]
 1311              	.LVL61:
 728:FWLIB/src/stm32f4xx_ltdc.c ****   
 729:FWLIB/src/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1312              		.loc 1 729 3 is_stmt 1 view .LVU447
 1313              		.loc 1 729 6 is_stmt 0 view .LVU448
 1314 0024 6CB1     		cbz	r4, .L64
 730:FWLIB/src/stm32f4xx_ltdc.c ****   {
 731:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 4;
 732:FWLIB/src/stm32f4xx_ltdc.c ****   }
 733:FWLIB/src/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1315              		.loc 1 733 8 is_stmt 1 view .LVU449
 1316              		.loc 1 733 11 is_stmt 0 view .LVU450
 1317 0026 012C     		cmp	r4, #1
 1318 0028 22D0     		beq	.L65
 734:FWLIB/src/stm32f4xx_ltdc.c ****   {
 735:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 3;
 736:FWLIB/src/stm32f4xx_ltdc.c ****   }
 737:FWLIB/src/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || 
 1319              		.loc 1 737 8 is_stmt 1 view .LVU451
 1320              		.loc 1 737 11 is_stmt 0 view .LVU452
 1321 002a 042C     		cmp	r4, #4
 1322 002c 22D0     		beq	.L66
 1323              		.loc 1 737 51 discriminator 1 view .LVU453
 1324 002e 022C     		cmp	r4, #2
 1325 0030 08D0     		beq	.L63
 738:FWLIB/src/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    ||  
 1326              		.loc 1 738 51 view .LVU454
 1327 0032 032C     		cmp	r4, #3
 1328 0034 20D0     		beq	.L67
 739:FWLIB/src/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  ||
 1329              		.loc 1 739 51 view .LVU455
 1330 0036 072C     		cmp	r4, #7
 1331 0038 01D0     		beq	.L70
 740:FWLIB/src/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))
 741:FWLIB/src/stm32f4xx_ltdc.c ****   {
 742:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 2;  
 743:FWLIB/src/stm32f4xx_ltdc.c ****   }
 744:FWLIB/src/stm32f4xx_ltdc.c ****   else
 745:FWLIB/src/stm32f4xx_ltdc.c ****   {
 746:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 1;
 1332              		.loc 1 746 10 view .LVU456
 1333 003a 0124     		movs	r4, #1
 1334              	.LVL62:
 1335              		.loc 1 746 10 view .LVU457
ARM GAS  /tmp/cctmfixI.s 			page 37


 1336 003c 02E0     		b	.L63
 1337              	.LVL63:
 1338              	.L70:
 742:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1339              		.loc 1 742 10 view .LVU458
 1340 003e 0224     		movs	r4, #2
 1341              	.LVL64:
 742:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1342              		.loc 1 742 10 view .LVU459
 1343 0040 00E0     		b	.L63
 1344              	.LVL65:
 1345              	.L64:
 731:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1346              		.loc 1 731 10 view .LVU460
 1347 0042 0424     		movs	r4, #4
 1348              	.LVL66:
 1349              	.L63:
 747:FWLIB/src/stm32f4xx_ltdc.c ****   }  
 748:FWLIB/src/stm32f4xx_ltdc.c ****     
 749:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->CFBLR;
 1350              		.loc 1 749 3 is_stmt 1 view .LVU461
 1351              		.loc 1 749 11 is_stmt 0 view .LVU462
 1352 0044 C36A     		ldr	r3, [r0, #44]
 1353              	.LVL67:
 750:FWLIB/src/stm32f4xx_ltdc.c ****   horizontal_stop = (((tempreg & 0x1FFF) - 3)/temp) + horizontal_start - 1;
 1354              		.loc 1 750 3 is_stmt 1 view .LVU463
 1355              		.loc 1 750 32 is_stmt 0 view .LVU464
 1356 0046 C3F30C03 		ubfx	r3, r3, #0, #13
 1357              	.LVL68:
 1358              		.loc 1 750 42 view .LVU465
 1359 004a 033B     		subs	r3, r3, #3
 1360              		.loc 1 750 46 view .LVU466
 1361 004c B3FBF4F3 		udiv	r3, r3, r4
 1362              		.loc 1 750 53 view .LVU467
 1363 0050 0B44     		add	r3, r3, r1
 1364              		.loc 1 750 19 view .LVU468
 1365 0052 013B     		subs	r3, r3, #1
 1366              	.LVL69:
 751:FWLIB/src/stm32f4xx_ltdc.c ****   
 752:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->CFBLNR;
 1367              		.loc 1 752 3 is_stmt 1 view .LVU469
 1368              		.loc 1 752 11 is_stmt 0 view .LVU470
 1369 0054 046B     		ldr	r4, [r0, #48]
 1370              	.LVL70:
 753:FWLIB/src/stm32f4xx_ltdc.c ****   vertical_stop = (tempreg & 0x7FF) + vertical_start - 1;  
 1371              		.loc 1 753 3 is_stmt 1 view .LVU471
 1372              		.loc 1 753 28 is_stmt 0 view .LVU472
 1373 0056 C4F30A04 		ubfx	r4, r4, #0, #11
 1374              	.LVL71:
 1375              		.loc 1 753 37 view .LVU473
 1376 005a 1444     		add	r4, r4, r2
 1377              		.loc 1 753 17 view .LVU474
 1378 005c 013C     		subs	r4, r4, #1
 1379              	.LVL72:
 754:FWLIB/src/stm32f4xx_ltdc.c ****   
 755:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = horizontal_start | (horizontal_stop << 16);
 1380              		.loc 1 755 3 is_stmt 1 view .LVU475
ARM GAS  /tmp/cctmfixI.s 			page 38


 1381              		.loc 1 755 41 is_stmt 0 view .LVU476
 1382 005e 41EA0341 		orr	r1, r1, r3, lsl #16
 1383              	.LVL73:
 1384              		.loc 1 755 22 view .LVU477
 1385 0062 4160     		str	r1, [r0, #4]
 756:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR = vertical_start | (vertical_stop << 16);  
 1386              		.loc 1 756 3 is_stmt 1 view .LVU478
 1387              		.loc 1 756 39 is_stmt 0 view .LVU479
 1388 0064 42EA0442 		orr	r2, r2, r4, lsl #16
 1389              	.LVL74:
 1390              		.loc 1 756 22 view .LVU480
 1391 0068 8260     		str	r2, [r0, #8]
 757:FWLIB/src/stm32f4xx_ltdc.c **** }
 1392              		.loc 1 757 1 view .LVU481
 1393 006a 5DF8044B 		ldr	r4, [sp], #4
 1394              	.LCFI12:
 1395              		.cfi_remember_state
 1396              		.cfi_restore 4
 1397              		.cfi_def_cfa_offset 0
 1398              	.LVL75:
 1399              		.loc 1 757 1 view .LVU482
 1400 006e 7047     		bx	lr
 1401              	.LVL76:
 1402              	.L65:
 1403              	.LCFI13:
 1404              		.cfi_restore_state
 735:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1405              		.loc 1 735 10 view .LVU483
 1406 0070 0324     		movs	r4, #3
 1407              	.LVL77:
 735:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1408              		.loc 1 735 10 view .LVU484
 1409 0072 E7E7     		b	.L63
 1410              	.LVL78:
 1411              	.L66:
 742:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1412              		.loc 1 742 10 view .LVU485
 1413 0074 0224     		movs	r4, #2
 1414              	.LVL79:
 742:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1415              		.loc 1 742 10 view .LVU486
 1416 0076 E5E7     		b	.L63
 1417              	.LVL80:
 1418              	.L67:
 742:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1419              		.loc 1 742 10 view .LVU487
 1420 0078 0224     		movs	r4, #2
 1421              	.LVL81:
 742:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1422              		.loc 1 742 10 view .LVU488
 1423 007a E3E7     		b	.L63
 1424              	.L72:
 1425              		.align	2
 1426              	.L71:
 1427 007c 00680140 		.word	1073833984
 1428              		.cfi_endproc
 1429              	.LFE143:
ARM GAS  /tmp/cctmfixI.s 			page 39


 1431              		.section	.text.LTDC_LayerAlpha,"ax",%progbits
 1432              		.align	1
 1433              		.global	LTDC_LayerAlpha
 1434              		.syntax unified
 1435              		.thumb
 1436              		.thumb_func
 1437              		.fpu fpv4-sp-d16
 1439              	LTDC_LayerAlpha:
 1440              	.LVL82:
 1441              	.LFB144:
 758:FWLIB/src/stm32f4xx_ltdc.c ****   
 759:FWLIB/src/stm32f4xx_ltdc.c **** /**
 760:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  reconfigure constant alpha.
 761:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  ConstantAlpha: constant alpha value.
 762:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 763:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2    
 764:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after constant 
 765:FWLIB/src/stm32f4xx_ltdc.c ****   *         alpha reconfiguration.         
 766:FWLIB/src/stm32f4xx_ltdc.c ****   */
 767:FWLIB/src/stm32f4xx_ltdc.c **** 
 768:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_LayerAlpha(LTDC_Layer_TypeDef* LTDC_Layerx, uint8_t ConstantAlpha)
 769:FWLIB/src/stm32f4xx_ltdc.c **** {  
 1442              		.loc 1 769 1 is_stmt 1 view -0
 1443              		.cfi_startproc
 1444              		@ args = 0, pretend = 0, frame = 0
 1445              		@ frame_needed = 0, uses_anonymous_args = 0
 1446              		@ link register save eliminated.
 770:FWLIB/src/stm32f4xx_ltdc.c ****   /* reconfigure the constant alpha value */      
 771:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR = ConstantAlpha;
 1447              		.loc 1 771 3 view .LVU490
 1448              		.loc 1 771 21 is_stmt 0 view .LVU491
 1449 0000 4161     		str	r1, [r0, #20]
 772:FWLIB/src/stm32f4xx_ltdc.c **** }
 1450              		.loc 1 772 1 view .LVU492
 1451 0002 7047     		bx	lr
 1452              		.cfi_endproc
 1453              	.LFE144:
 1455              		.section	.text.LTDC_LayerAddress,"ax",%progbits
 1456              		.align	1
 1457              		.global	LTDC_LayerAddress
 1458              		.syntax unified
 1459              		.thumb
 1460              		.thumb_func
 1461              		.fpu fpv4-sp-d16
 1463              	LTDC_LayerAddress:
 1464              	.LVL83:
 1465              	.LFB145:
 773:FWLIB/src/stm32f4xx_ltdc.c **** 
 774:FWLIB/src/stm32f4xx_ltdc.c **** /**
 775:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer address.
 776:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  Address: The color frame buffer start address.
 777:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 778:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2     
 779:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 780:FWLIB/src/stm32f4xx_ltdc.c ****   *         address reconfiguration.
 781:FWLIB/src/stm32f4xx_ltdc.c ****   */
 782:FWLIB/src/stm32f4xx_ltdc.c **** 
ARM GAS  /tmp/cctmfixI.s 			page 40


 783:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_LayerAddress(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Address)
 784:FWLIB/src/stm32f4xx_ltdc.c **** {
 1466              		.loc 1 784 1 is_stmt 1 view -0
 1467              		.cfi_startproc
 1468              		@ args = 0, pretend = 0, frame = 0
 1469              		@ frame_needed = 0, uses_anonymous_args = 0
 1470              		@ link register save eliminated.
 785:FWLIB/src/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer start address */
 786:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR = Address;
 1471              		.loc 1 786 3 view .LVU494
 1472              		.loc 1 786 22 is_stmt 0 view .LVU495
 1473 0000 8162     		str	r1, [r0, #40]
 787:FWLIB/src/stm32f4xx_ltdc.c **** }
 1474              		.loc 1 787 1 view .LVU496
 1475 0002 7047     		bx	lr
 1476              		.cfi_endproc
 1477              	.LFE145:
 1479              		.section	.text.LTDC_LayerSize,"ax",%progbits
 1480              		.align	1
 1481              		.global	LTDC_LayerSize
 1482              		.syntax unified
 1483              		.thumb
 1484              		.thumb_func
 1485              		.fpu fpv4-sp-d16
 1487              	LTDC_LayerSize:
 1488              	.LVL84:
 1489              	.LFB146:
 788:FWLIB/src/stm32f4xx_ltdc.c ****   
 789:FWLIB/src/stm32f4xx_ltdc.c **** /**
 790:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer size.
 791:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  Width: layer window width.
 792:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  Height: layer window height.   
 793:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 794:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 795:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 796:FWLIB/src/stm32f4xx_ltdc.c ****   *         size reconfiguration.
 797:FWLIB/src/stm32f4xx_ltdc.c ****   */
 798:FWLIB/src/stm32f4xx_ltdc.c **** 
 799:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_LayerSize(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Width, uint32_t Height)
 800:FWLIB/src/stm32f4xx_ltdc.c **** {
 1490              		.loc 1 800 1 is_stmt 1 view -0
 1491              		.cfi_startproc
 1492              		@ args = 0, pretend = 0, frame = 0
 1493              		@ frame_needed = 0, uses_anonymous_args = 0
 1494              		@ link register save eliminated.
 1495              		.loc 1 800 1 is_stmt 0 view .LVU498
 1496 0000 F0B4     		push	{r4, r5, r6, r7}
 1497              	.LCFI14:
 1498              		.cfi_def_cfa_offset 16
 1499              		.cfi_offset 4, -16
 1500              		.cfi_offset 5, -12
 1501              		.cfi_offset 6, -8
 1502              		.cfi_offset 7, -4
 801:FWLIB/src/stm32f4xx_ltdc.c **** 
 802:FWLIB/src/stm32f4xx_ltdc.c ****   uint8_t temp;
 1503              		.loc 1 802 3 is_stmt 1 view .LVU499
 803:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t tempreg;
ARM GAS  /tmp/cctmfixI.s 			page 41


 1504              		.loc 1 803 3 view .LVU500
 804:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t horizontal_start;
 1505              		.loc 1 804 3 view .LVU501
 805:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t horizontal_stop;
 1506              		.loc 1 805 3 view .LVU502
 806:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t vertical_start;
 1507              		.loc 1 806 3 view .LVU503
 807:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t vertical_stop;  
 1508              		.loc 1 807 3 view .LVU504
 808:FWLIB/src/stm32f4xx_ltdc.c ****   
 809:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1509              		.loc 1 809 3 view .LVU505
 1510              		.loc 1 809 11 is_stmt 0 view .LVU506
 1511 0002 0369     		ldr	r3, [r0, #16]
 1512              	.LVL85:
 810:FWLIB/src/stm32f4xx_ltdc.c ****   
 811:FWLIB/src/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1513              		.loc 1 811 3 is_stmt 1 view .LVU507
 1514              		.loc 1 811 6 is_stmt 0 view .LVU508
 1515 0004 6BB1     		cbz	r3, .L77
 812:FWLIB/src/stm32f4xx_ltdc.c ****   {
 813:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 4;
 814:FWLIB/src/stm32f4xx_ltdc.c ****   }
 815:FWLIB/src/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1516              		.loc 1 815 8 is_stmt 1 view .LVU509
 1517              		.loc 1 815 11 is_stmt 0 view .LVU510
 1518 0006 012B     		cmp	r3, #1
 1519 0008 25D0     		beq	.L78
 816:FWLIB/src/stm32f4xx_ltdc.c ****   {
 817:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 3;
 818:FWLIB/src/stm32f4xx_ltdc.c ****   }
 819:FWLIB/src/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || \
 1520              		.loc 1 819 8 is_stmt 1 view .LVU511
 1521              		.loc 1 819 11 is_stmt 0 view .LVU512
 1522 000a 042B     		cmp	r3, #4
 1523 000c 25D0     		beq	.L79
 1524              		.loc 1 819 51 discriminator 1 view .LVU513
 1525 000e 022B     		cmp	r3, #2
 1526 0010 25D0     		beq	.L80
 820:FWLIB/src/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    || \
 1527              		.loc 1 820 51 view .LVU514
 1528 0012 032B     		cmp	r3, #3
 1529 0014 25D0     		beq	.L81
 821:FWLIB/src/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  || \
 1530              		.loc 1 821 51 view .LVU515
 1531 0016 072B     		cmp	r3, #7
 1532 0018 01D0     		beq	.L84
 822:FWLIB/src/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))
 823:FWLIB/src/stm32f4xx_ltdc.c ****   {
 824:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 2;  
 825:FWLIB/src/stm32f4xx_ltdc.c ****   }
 826:FWLIB/src/stm32f4xx_ltdc.c ****   else
 827:FWLIB/src/stm32f4xx_ltdc.c ****   {
 828:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 1;
 1533              		.loc 1 828 10 view .LVU516
 1534 001a 0127     		movs	r7, #1
 1535 001c 02E0     		b	.L76
ARM GAS  /tmp/cctmfixI.s 			page 42


 1536              	.L84:
 824:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1537              		.loc 1 824 10 view .LVU517
 1538 001e 0227     		movs	r7, #2
 1539 0020 00E0     		b	.L76
 1540              	.L77:
 813:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1541              		.loc 1 813 10 view .LVU518
 1542 0022 0427     		movs	r7, #4
 1543              	.L76:
 1544              	.LVL86:
 829:FWLIB/src/stm32f4xx_ltdc.c ****   }
 830:FWLIB/src/stm32f4xx_ltdc.c **** 
 831:FWLIB/src/stm32f4xx_ltdc.c ****   /* update horizontal and vertical stop */
 832:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->WHPCR;
 1545              		.loc 1 832 3 is_stmt 1 view .LVU519
 1546              		.loc 1 832 11 is_stmt 0 view .LVU520
 1547 0024 4468     		ldr	r4, [r0, #4]
 1548              	.LVL87:
 833:FWLIB/src/stm32f4xx_ltdc.c ****   horizontal_start = (tempreg & 0x1FFF);
 1549              		.loc 1 833 3 is_stmt 1 view .LVU521
 1550              		.loc 1 833 20 is_stmt 0 view .LVU522
 1551 0026 C4F30C04 		ubfx	r4, r4, #0, #13
 1552              	.LVL88:
 834:FWLIB/src/stm32f4xx_ltdc.c ****   horizontal_stop = Width + horizontal_start - 1;  
 1553              		.loc 1 834 3 is_stmt 1 view .LVU523
 1554              		.loc 1 834 27 is_stmt 0 view .LVU524
 1555 002a 6618     		adds	r6, r4, r1
 1556              		.loc 1 834 19 view .LVU525
 1557 002c 013E     		subs	r6, r6, #1
 1558              	.LVL89:
 835:FWLIB/src/stm32f4xx_ltdc.c **** 
 836:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->WVPCR;
 1559              		.loc 1 836 3 is_stmt 1 view .LVU526
 1560              		.loc 1 836 11 is_stmt 0 view .LVU527
 1561 002e 8368     		ldr	r3, [r0, #8]
 1562              	.LVL90:
 837:FWLIB/src/stm32f4xx_ltdc.c ****   vertical_start = (tempreg & 0x1FFF);
 1563              		.loc 1 837 3 is_stmt 1 view .LVU528
 1564              		.loc 1 837 18 is_stmt 0 view .LVU529
 1565 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 1566              	.LVL91:
 838:FWLIB/src/stm32f4xx_ltdc.c ****   vertical_stop = Height + vertical_start - 1;  
 1567              		.loc 1 838 3 is_stmt 1 view .LVU530
 1568              		.loc 1 838 26 is_stmt 0 view .LVU531
 1569 0034 9D18     		adds	r5, r3, r2
 1570              		.loc 1 838 17 view .LVU532
 1571 0036 013D     		subs	r5, r5, #1
 1572              	.LVL92:
 839:FWLIB/src/stm32f4xx_ltdc.c ****   
 840:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = horizontal_start | (horizontal_stop << 16);
 1573              		.loc 1 840 3 is_stmt 1 view .LVU533
 1574              		.loc 1 840 41 is_stmt 0 view .LVU534
 1575 0038 44EA0644 		orr	r4, r4, r6, lsl #16
 1576              	.LVL93:
 1577              		.loc 1 840 22 view .LVU535
 1578 003c 4460     		str	r4, [r0, #4]
ARM GAS  /tmp/cctmfixI.s 			page 43


 841:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR = vertical_start | (vertical_stop << 16);  
 1579              		.loc 1 841 3 is_stmt 1 view .LVU536
 1580              		.loc 1 841 39 is_stmt 0 view .LVU537
 1581 003e 43EA0543 		orr	r3, r3, r5, lsl #16
 1582              	.LVL94:
 1583              		.loc 1 841 22 view .LVU538
 1584 0042 8360     		str	r3, [r0, #8]
 842:FWLIB/src/stm32f4xx_ltdc.c **** 
 843:FWLIB/src/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer pitch in byte */
 844:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = ((Width * temp) << 16) | ((Width * temp) + 3);  
 1585              		.loc 1 844 3 is_stmt 1 view .LVU539
 1586              		.loc 1 844 33 is_stmt 0 view .LVU540
 1587 0044 01FB07F1 		mul	r1, r1, r7
 1588              	.LVL95:
 1589              		.loc 1 844 66 view .LVU541
 1590 0048 CB1C     		adds	r3, r1, #3
 1591              		.loc 1 844 48 view .LVU542
 1592 004a 43EA0141 		orr	r1, r3, r1, lsl #16
 1593              		.loc 1 844 23 view .LVU543
 1594 004e C162     		str	r1, [r0, #44]
 845:FWLIB/src/stm32f4xx_ltdc.c **** 
 846:FWLIB/src/stm32f4xx_ltdc.c ****   /* Reconfigures the frame buffer line number */
 847:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  = Height;  
 1595              		.loc 1 847 3 is_stmt 1 view .LVU544
 1596              		.loc 1 847 24 is_stmt 0 view .LVU545
 1597 0050 0263     		str	r2, [r0, #48]
 848:FWLIB/src/stm32f4xx_ltdc.c ****   
 849:FWLIB/src/stm32f4xx_ltdc.c **** }
 1598              		.loc 1 849 1 view .LVU546
 1599 0052 F0BC     		pop	{r4, r5, r6, r7}
 1600              	.LCFI15:
 1601              		.cfi_remember_state
 1602              		.cfi_restore 7
 1603              		.cfi_restore 6
 1604              		.cfi_restore 5
 1605              		.cfi_restore 4
 1606              		.cfi_def_cfa_offset 0
 1607              	.LVL96:
 1608              		.loc 1 849 1 view .LVU547
 1609 0054 7047     		bx	lr
 1610              	.LVL97:
 1611              	.L78:
 1612              	.LCFI16:
 1613              		.cfi_restore_state
 817:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1614              		.loc 1 817 10 view .LVU548
 1615 0056 0327     		movs	r7, #3
 1616 0058 E4E7     		b	.L76
 1617              	.L79:
 824:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1618              		.loc 1 824 10 view .LVU549
 1619 005a 0227     		movs	r7, #2
 1620 005c E2E7     		b	.L76
 1621              	.L80:
 1622 005e 0227     		movs	r7, #2
 1623 0060 E0E7     		b	.L76
 1624              	.L81:
ARM GAS  /tmp/cctmfixI.s 			page 44


 1625 0062 0227     		movs	r7, #2
 1626 0064 DEE7     		b	.L76
 1627              		.cfi_endproc
 1628              	.LFE146:
 1630              		.section	.text.LTDC_LayerPixelFormat,"ax",%progbits
 1631              		.align	1
 1632              		.global	LTDC_LayerPixelFormat
 1633              		.syntax unified
 1634              		.thumb
 1635              		.thumb_func
 1636              		.fpu fpv4-sp-d16
 1638              	LTDC_LayerPixelFormat:
 1639              	.LVL98:
 1640              	.LFB147:
 850:FWLIB/src/stm32f4xx_ltdc.c **** 
 851:FWLIB/src/stm32f4xx_ltdc.c **** /**
 852:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer pixel format.
 853:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  PixelFormat: reconfigure the pixel format, this parameter can be 
 854:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values:@ref LTDC_Pixelformat.   
 855:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 856:FWLIB/src/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 857:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 858:FWLIB/src/stm32f4xx_ltdc.c ****   *         pixel format reconfiguration.
 859:FWLIB/src/stm32f4xx_ltdc.c ****   */
 860:FWLIB/src/stm32f4xx_ltdc.c **** 
 861:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_LayerPixelFormat(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t PixelFormat)
 862:FWLIB/src/stm32f4xx_ltdc.c **** {
 1641              		.loc 1 862 1 is_stmt 1 view -0
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 0
 1644              		@ frame_needed = 0, uses_anonymous_args = 0
 1645              		@ link register save eliminated.
 863:FWLIB/src/stm32f4xx_ltdc.c **** 
 864:FWLIB/src/stm32f4xx_ltdc.c ****   uint8_t temp;
 1646              		.loc 1 864 3 view .LVU551
 865:FWLIB/src/stm32f4xx_ltdc.c ****   uint32_t tempreg;
 1647              		.loc 1 865 3 view .LVU552
 866:FWLIB/src/stm32f4xx_ltdc.c ****   
 867:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1648              		.loc 1 867 3 view .LVU553
 1649              		.loc 1 867 11 is_stmt 0 view .LVU554
 1650 0000 0369     		ldr	r3, [r0, #16]
 1651              	.LVL99:
 868:FWLIB/src/stm32f4xx_ltdc.c ****   
 869:FWLIB/src/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1652              		.loc 1 869 3 is_stmt 1 view .LVU555
 1653              		.loc 1 869 6 is_stmt 0 view .LVU556
 1654 0002 6BB1     		cbz	r3, .L88
 870:FWLIB/src/stm32f4xx_ltdc.c ****   {
 871:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 4;
 872:FWLIB/src/stm32f4xx_ltdc.c ****   }
 873:FWLIB/src/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1655              		.loc 1 873 8 is_stmt 1 view .LVU557
 1656              		.loc 1 873 11 is_stmt 0 view .LVU558
 1657 0004 012B     		cmp	r3, #1
 1658 0006 1DD0     		beq	.L89
 874:FWLIB/src/stm32f4xx_ltdc.c ****   {
ARM GAS  /tmp/cctmfixI.s 			page 45


 875:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 3;
 876:FWLIB/src/stm32f4xx_ltdc.c ****   }
 877:FWLIB/src/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || \
 1659              		.loc 1 877 8 is_stmt 1 view .LVU559
 1660              		.loc 1 877 11 is_stmt 0 view .LVU560
 1661 0008 042B     		cmp	r3, #4
 1662 000a 1DD0     		beq	.L90
 1663              		.loc 1 877 51 discriminator 1 view .LVU561
 1664 000c 022B     		cmp	r3, #2
 1665 000e 1DD0     		beq	.L91
 878:FWLIB/src/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    || \
 1666              		.loc 1 878 51 view .LVU562
 1667 0010 032B     		cmp	r3, #3
 1668 0012 1DD0     		beq	.L92
 879:FWLIB/src/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  || \
 1669              		.loc 1 879 51 view .LVU563
 1670 0014 072B     		cmp	r3, #7
 1671 0016 01D0     		beq	.L100
 880:FWLIB/src/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))  
 881:FWLIB/src/stm32f4xx_ltdc.c ****   {
 882:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 2;  
 883:FWLIB/src/stm32f4xx_ltdc.c ****   }
 884:FWLIB/src/stm32f4xx_ltdc.c ****   else
 885:FWLIB/src/stm32f4xx_ltdc.c ****   {
 886:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 1;
 1672              		.loc 1 886 10 view .LVU564
 1673 0018 0122     		movs	r2, #1
 1674 001a 02E0     		b	.L86
 1675              	.L100:
 882:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1676              		.loc 1 882 10 view .LVU565
 1677 001c 0222     		movs	r2, #2
 1678 001e 00E0     		b	.L86
 1679              	.L88:
 871:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1680              		.loc 1 871 10 view .LVU566
 1681 0020 0422     		movs	r2, #4
 1682              	.L86:
 1683              	.LVL100:
 887:FWLIB/src/stm32f4xx_ltdc.c ****   }
 888:FWLIB/src/stm32f4xx_ltdc.c ****   
 889:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = (LTDC_Layerx->CFBLR >> 16);
 1684              		.loc 1 889 3 is_stmt 1 view .LVU567
 1685              		.loc 1 889 25 is_stmt 0 view .LVU568
 1686 0022 C36A     		ldr	r3, [r0, #44]
 1687              	.LVL101:
 1688              		.loc 1 889 11 view .LVU569
 1689 0024 1B0C     		lsrs	r3, r3, #16
 1690              	.LVL102:
 890:FWLIB/src/stm32f4xx_ltdc.c ****   tempreg = (tempreg / temp); 
 1691              		.loc 1 890 3 is_stmt 1 view .LVU570
 1692              		.loc 1 890 11 is_stmt 0 view .LVU571
 1693 0026 B3FBF2F3 		udiv	r3, r3, r2
 1694              	.LVL103:
 891:FWLIB/src/stm32f4xx_ltdc.c ****   
 892:FWLIB/src/stm32f4xx_ltdc.c ****   if (PixelFormat == LTDC_Pixelformat_ARGB8888)
 1695              		.loc 1 892 3 is_stmt 1 view .LVU572
ARM GAS  /tmp/cctmfixI.s 			page 46


 1696              		.loc 1 892 6 is_stmt 0 view .LVU573
 1697 002a A9B1     		cbz	r1, .L94
 893:FWLIB/src/stm32f4xx_ltdc.c ****   {
 894:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 4;
 895:FWLIB/src/stm32f4xx_ltdc.c ****   }
 896:FWLIB/src/stm32f4xx_ltdc.c ****   else if (PixelFormat == LTDC_Pixelformat_RGB888)
 1698              		.loc 1 896 8 is_stmt 1 view .LVU574
 1699              		.loc 1 896 11 is_stmt 0 view .LVU575
 1700 002c 0129     		cmp	r1, #1
 1701 002e 1CD0     		beq	.L95
 897:FWLIB/src/stm32f4xx_ltdc.c ****   {
 898:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 3;
 899:FWLIB/src/stm32f4xx_ltdc.c ****   }
 900:FWLIB/src/stm32f4xx_ltdc.c ****   else if ((PixelFormat == LTDC_Pixelformat_ARGB4444) || \
 1702              		.loc 1 900 8 is_stmt 1 view .LVU576
 1703              		.loc 1 900 11 is_stmt 0 view .LVU577
 1704 0030 0429     		cmp	r1, #4
 1705 0032 1CD0     		beq	.L96
 1706              		.loc 1 900 55 discriminator 1 view .LVU578
 1707 0034 0229     		cmp	r1, #2
 1708 0036 1CD0     		beq	.L97
 901:FWLIB/src/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_RGB565)    || \
 1709              		.loc 1 901 55 view .LVU579
 1710 0038 0329     		cmp	r1, #3
 1711 003a 1CD0     		beq	.L98
 902:FWLIB/src/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_ARGB1555)  || \
 1712              		.loc 1 902 55 view .LVU580
 1713 003c 0729     		cmp	r1, #7
 1714 003e 09D0     		beq	.L101
 903:FWLIB/src/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_AL88))
 904:FWLIB/src/stm32f4xx_ltdc.c ****   {
 905:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 2;  
 906:FWLIB/src/stm32f4xx_ltdc.c ****   }
 907:FWLIB/src/stm32f4xx_ltdc.c ****   else
 908:FWLIB/src/stm32f4xx_ltdc.c ****   {
 909:FWLIB/src/stm32f4xx_ltdc.c ****     temp = 1;
 1715              		.loc 1 909 10 view .LVU581
 1716 0040 0122     		movs	r2, #1
 1717              	.LVL104:
 1718              		.loc 1 909 10 view .LVU582
 1719 0042 0AE0     		b	.L87
 1720              	.L89:
 875:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1721              		.loc 1 875 10 view .LVU583
 1722 0044 0322     		movs	r2, #3
 1723 0046 ECE7     		b	.L86
 1724              	.L90:
 882:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1725              		.loc 1 882 10 view .LVU584
 1726 0048 0222     		movs	r2, #2
 1727 004a EAE7     		b	.L86
 1728              	.L91:
 1729 004c 0222     		movs	r2, #2
 1730 004e E8E7     		b	.L86
 1731              	.L92:
 1732 0050 0222     		movs	r2, #2
 1733 0052 E6E7     		b	.L86
ARM GAS  /tmp/cctmfixI.s 			page 47


 1734              	.LVL105:
 1735              	.L101:
 905:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1736              		.loc 1 905 10 view .LVU585
 1737 0054 0222     		movs	r2, #2
 1738              	.LVL106:
 905:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1739              		.loc 1 905 10 view .LVU586
 1740 0056 00E0     		b	.L87
 1741              	.LVL107:
 1742              	.L94:
 894:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1743              		.loc 1 894 10 view .LVU587
 1744 0058 0422     		movs	r2, #4
 1745              	.LVL108:
 1746              	.L87:
 910:FWLIB/src/stm32f4xx_ltdc.c ****   }
 911:FWLIB/src/stm32f4xx_ltdc.c ****   
 912:FWLIB/src/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer pitch in byte */
 913:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = ((tempreg * temp) << 16) | ((tempreg * temp) + 3);  
 1747              		.loc 1 913 3 is_stmt 1 view .LVU588
 1748              		.loc 1 913 35 is_stmt 0 view .LVU589
 1749 005a 03FB02F3 		mul	r3, r3, r2
 1750              	.LVL109:
 1751              		.loc 1 913 70 view .LVU590
 1752 005e DA1C     		adds	r2, r3, #3
 1753              	.LVL110:
 1754              		.loc 1 913 50 view .LVU591
 1755 0060 42EA0343 		orr	r3, r2, r3, lsl #16
 1756              		.loc 1 913 23 view .LVU592
 1757 0064 C362     		str	r3, [r0, #44]
 914:FWLIB/src/stm32f4xx_ltdc.c **** 
 915:FWLIB/src/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer start address */
 916:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR = PixelFormat;
 1758              		.loc 1 916 3 is_stmt 1 view .LVU593
 1759              		.loc 1 916 21 is_stmt 0 view .LVU594
 1760 0066 0161     		str	r1, [r0, #16]
 917:FWLIB/src/stm32f4xx_ltdc.c ****     
 918:FWLIB/src/stm32f4xx_ltdc.c **** }
 1761              		.loc 1 918 1 view .LVU595
 1762 0068 7047     		bx	lr
 1763              	.LVL111:
 1764              	.L95:
 898:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1765              		.loc 1 898 10 view .LVU596
 1766 006a 0322     		movs	r2, #3
 1767              	.LVL112:
 898:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1768              		.loc 1 898 10 view .LVU597
 1769 006c F5E7     		b	.L87
 1770              	.LVL113:
 1771              	.L96:
 905:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1772              		.loc 1 905 10 view .LVU598
 1773 006e 0222     		movs	r2, #2
 1774              	.LVL114:
 905:FWLIB/src/stm32f4xx_ltdc.c ****   }
ARM GAS  /tmp/cctmfixI.s 			page 48


 1775              		.loc 1 905 10 view .LVU599
 1776 0070 F3E7     		b	.L87
 1777              	.LVL115:
 1778              	.L97:
 905:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1779              		.loc 1 905 10 view .LVU600
 1780 0072 0222     		movs	r2, #2
 1781              	.LVL116:
 905:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1782              		.loc 1 905 10 view .LVU601
 1783 0074 F1E7     		b	.L87
 1784              	.LVL117:
 1785              	.L98:
 905:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1786              		.loc 1 905 10 view .LVU602
 1787 0076 0222     		movs	r2, #2
 1788              	.LVL118:
 905:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1789              		.loc 1 905 10 view .LVU603
 1790 0078 EFE7     		b	.L87
 1791              		.cfi_endproc
 1792              	.LFE147:
 1794              		.section	.text.LTDC_ITConfig,"ax",%progbits
 1795              		.align	1
 1796              		.global	LTDC_ITConfig
 1797              		.syntax unified
 1798              		.thumb
 1799              		.thumb_func
 1800              		.fpu fpv4-sp-d16
 1802              	LTDC_ITConfig:
 1803              	.LVL119:
 1804              	.LFB148:
 919:FWLIB/src/stm32f4xx_ltdc.c ****     
 920:FWLIB/src/stm32f4xx_ltdc.c **** /**
 921:FWLIB/src/stm32f4xx_ltdc.c ****   * @}
 922:FWLIB/src/stm32f4xx_ltdc.c ****   */
 923:FWLIB/src/stm32f4xx_ltdc.c **** 
 924:FWLIB/src/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Group2 Interrupts and flags management functions
 925:FWLIB/src/stm32f4xx_ltdc.c ****  *  @brief   Interrupts and flags management functions
 926:FWLIB/src/stm32f4xx_ltdc.c ****  *
 927:FWLIB/src/stm32f4xx_ltdc.c **** @verbatim
 928:FWLIB/src/stm32f4xx_ltdc.c ****  ===============================================================================
 929:FWLIB/src/stm32f4xx_ltdc.c ****             ##### Interrupts and flags management functions #####
 930:FWLIB/src/stm32f4xx_ltdc.c ****  ===============================================================================
 931:FWLIB/src/stm32f4xx_ltdc.c **** 
 932:FWLIB/src/stm32f4xx_ltdc.c ****     [..] This section provides functions allowing to configure the LTDC Interrupts 
 933:FWLIB/src/stm32f4xx_ltdc.c ****          and to get the status and clear flags and Interrupts pending bits.
 934:FWLIB/src/stm32f4xx_ltdc.c ****   
 935:FWLIB/src/stm32f4xx_ltdc.c ****     [..] The LTDC provides 4 Interrupts sources and 4 Flags
 936:FWLIB/src/stm32f4xx_ltdc.c ****     
 937:FWLIB/src/stm32f4xx_ltdc.c ****     *** Flags ***
 938:FWLIB/src/stm32f4xx_ltdc.c ****     =============
 939:FWLIB/src/stm32f4xx_ltdc.c ****     [..]
 940:FWLIB/src/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_LI:   Line Interrupt flag.
 941:FWLIB/src/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
 942:FWLIB/src/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_TERR: Transfer Error Interrupt flag.
 943:FWLIB/src/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_RR:   Register Reload interrupt flag.
ARM GAS  /tmp/cctmfixI.s 			page 49


 944:FWLIB/src/stm32f4xx_ltdc.c ****       
 945:FWLIB/src/stm32f4xx_ltdc.c ****     *** Interrupts ***
 946:FWLIB/src/stm32f4xx_ltdc.c ****     ==================
 947:FWLIB/src/stm32f4xx_ltdc.c ****     [..]
 948:FWLIB/src/stm32f4xx_ltdc.c ****       (+) LTDC_IT_LI: Line Interrupt is generated when a programmed line 
 949:FWLIB/src/stm32f4xx_ltdc.c ****                       is reached. The line interrupt position is programmed in 
 950:FWLIB/src/stm32f4xx_ltdc.c ****                       the LTDC_LIPR register.
 951:FWLIB/src/stm32f4xx_ltdc.c ****       (+) LTDC_IT_FU: FIFO Underrun interrupt is generated when a pixel is requested 
 952:FWLIB/src/stm32f4xx_ltdc.c ****                       from an empty layer FIFO
 953:FWLIB/src/stm32f4xx_ltdc.c ****       (+) LTDC_IT_TERR: Transfer Error interrupt is generated when an AHB bus 
 954:FWLIB/src/stm32f4xx_ltdc.c ****                         error occurs during data transfer.
 955:FWLIB/src/stm32f4xx_ltdc.c ****       (+) LTDC_IT_RR: Register Reload interrupt is generated when the shadow 
 956:FWLIB/src/stm32f4xx_ltdc.c ****                       registers reload was performed during the vertical blanking 
 957:FWLIB/src/stm32f4xx_ltdc.c ****                       period.
 958:FWLIB/src/stm32f4xx_ltdc.c ****                
 959:FWLIB/src/stm32f4xx_ltdc.c **** @endverbatim
 960:FWLIB/src/stm32f4xx_ltdc.c ****   * @{
 961:FWLIB/src/stm32f4xx_ltdc.c ****   */
 962:FWLIB/src/stm32f4xx_ltdc.c **** 
 963:FWLIB/src/stm32f4xx_ltdc.c **** /**
 964:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the specified LTDC's interrupts.
 965:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the LTDC interrupts sources to be enabled or disabled.
 966:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
 967:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LI: Line Interrupt Enable.
 968:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FU: FIFO Underrun Interrupt Enable.
 969:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERR: Transfer Error Interrupt Enable.
 970:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RR: Register Reload interrupt enable.  
 971:FWLIB/src/stm32f4xx_ltdc.c ****   * @param NewState: new state of the specified LTDC interrupts.
 972:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 973:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
 974:FWLIB/src/stm32f4xx_ltdc.c ****   */
 975:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_ITConfig(uint32_t LTDC_IT, FunctionalState NewState)
 976:FWLIB/src/stm32f4xx_ltdc.c **** {
 1805              		.loc 1 976 1 is_stmt 1 view -0
 1806              		.cfi_startproc
 1807              		@ args = 0, pretend = 0, frame = 0
 1808              		@ frame_needed = 0, uses_anonymous_args = 0
 1809              		@ link register save eliminated.
 977:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
 978:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 1810              		.loc 1 978 3 view .LVU605
 979:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1811              		.loc 1 979 3 view .LVU606
 980:FWLIB/src/stm32f4xx_ltdc.c **** 
 981:FWLIB/src/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1812              		.loc 1 981 3 view .LVU607
 1813              		.loc 1 981 6 is_stmt 0 view .LVU608
 1814 0000 21B1     		cbz	r1, .L103
 982:FWLIB/src/stm32f4xx_ltdc.c ****   {
 983:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC->IER |= LTDC_IT;
 1815              		.loc 1 983 5 is_stmt 1 view .LVU609
 1816              		.loc 1 983 15 is_stmt 0 view .LVU610
 1817 0002 054A     		ldr	r2, .L105
 1818 0004 536B     		ldr	r3, [r2, #52]
 1819 0006 0343     		orrs	r3, r3, r0
 1820 0008 5363     		str	r3, [r2, #52]
 1821 000a 7047     		bx	lr
ARM GAS  /tmp/cctmfixI.s 			page 50


 1822              	.L103:
 984:FWLIB/src/stm32f4xx_ltdc.c ****   }
 985:FWLIB/src/stm32f4xx_ltdc.c ****   else
 986:FWLIB/src/stm32f4xx_ltdc.c ****   {
 987:FWLIB/src/stm32f4xx_ltdc.c ****     LTDC->IER &= (uint32_t)~LTDC_IT;
 1823              		.loc 1 987 5 is_stmt 1 view .LVU611
 1824              		.loc 1 987 15 is_stmt 0 view .LVU612
 1825 000c 024A     		ldr	r2, .L105
 1826 000e 536B     		ldr	r3, [r2, #52]
 1827 0010 23EA0003 		bic	r3, r3, r0
 1828 0014 5363     		str	r3, [r2, #52]
 988:FWLIB/src/stm32f4xx_ltdc.c ****   }
 989:FWLIB/src/stm32f4xx_ltdc.c **** }
 1829              		.loc 1 989 1 view .LVU613
 1830 0016 7047     		bx	lr
 1831              	.L106:
 1832              		.align	2
 1833              	.L105:
 1834 0018 00680140 		.word	1073833984
 1835              		.cfi_endproc
 1836              	.LFE148:
 1838              		.section	.text.LTDC_GetFlagStatus,"ax",%progbits
 1839              		.align	1
 1840              		.global	LTDC_GetFlagStatus
 1841              		.syntax unified
 1842              		.thumb
 1843              		.thumb_func
 1844              		.fpu fpv4-sp-d16
 1846              	LTDC_GetFlagStatus:
 1847              	.LVL120:
 1848              	.LFB149:
 990:FWLIB/src/stm32f4xx_ltdc.c **** 
 991:FWLIB/src/stm32f4xx_ltdc.c **** /**
 992:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's flag is set or not.
 993:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_FLAG: specifies the flag to check.
 994:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 995:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_LI:    Line Interrupt flag.
 996:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
 997:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_TERR: Transfer Error Interrupt flag.
 998:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_RR:   Register Reload interrupt flag.
 999:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval The new state of LTDC_FLAG (SET or RESET).
1000:FWLIB/src/stm32f4xx_ltdc.c ****   */
1001:FWLIB/src/stm32f4xx_ltdc.c **** FlagStatus LTDC_GetFlagStatus(uint32_t LTDC_FLAG)
1002:FWLIB/src/stm32f4xx_ltdc.c **** {
 1849              		.loc 1 1002 1 is_stmt 1 view -0
 1850              		.cfi_startproc
 1851              		@ args = 0, pretend = 0, frame = 0
 1852              		@ frame_needed = 0, uses_anonymous_args = 0
 1853              		@ link register save eliminated.
1003:FWLIB/src/stm32f4xx_ltdc.c ****   FlagStatus bitstatus = RESET;
 1854              		.loc 1 1003 3 view .LVU615
1004:FWLIB/src/stm32f4xx_ltdc.c **** 
1005:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
1006:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_FLAG(LTDC_FLAG));
 1855              		.loc 1 1006 3 view .LVU616
1007:FWLIB/src/stm32f4xx_ltdc.c **** 
1008:FWLIB/src/stm32f4xx_ltdc.c ****   if ((LTDC->ISR & LTDC_FLAG) != (uint32_t)RESET)
ARM GAS  /tmp/cctmfixI.s 			page 51


 1856              		.loc 1 1008 3 view .LVU617
 1857              		.loc 1 1008 12 is_stmt 0 view .LVU618
 1858 0000 034B     		ldr	r3, .L110
 1859 0002 9B6B     		ldr	r3, [r3, #56]
 1860              		.loc 1 1008 6 view .LVU619
 1861 0004 0342     		tst	r3, r0
 1862 0006 01D0     		beq	.L109
1009:FWLIB/src/stm32f4xx_ltdc.c ****   {
1010:FWLIB/src/stm32f4xx_ltdc.c ****     bitstatus = SET;
 1863              		.loc 1 1010 15 view .LVU620
 1864 0008 0120     		movs	r0, #1
 1865              	.LVL121:
 1866              		.loc 1 1010 15 view .LVU621
 1867 000a 7047     		bx	lr
 1868              	.LVL122:
 1869              	.L109:
1011:FWLIB/src/stm32f4xx_ltdc.c ****   }
1012:FWLIB/src/stm32f4xx_ltdc.c ****   else
1013:FWLIB/src/stm32f4xx_ltdc.c ****   {
1014:FWLIB/src/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 1870              		.loc 1 1014 15 view .LVU622
 1871 000c 0020     		movs	r0, #0
 1872              	.LVL123:
1015:FWLIB/src/stm32f4xx_ltdc.c ****   }
1016:FWLIB/src/stm32f4xx_ltdc.c ****   return bitstatus;
 1873              		.loc 1 1016 3 is_stmt 1 view .LVU623
1017:FWLIB/src/stm32f4xx_ltdc.c **** }
 1874              		.loc 1 1017 1 is_stmt 0 view .LVU624
 1875 000e 7047     		bx	lr
 1876              	.L111:
 1877              		.align	2
 1878              	.L110:
 1879 0010 00680140 		.word	1073833984
 1880              		.cfi_endproc
 1881              	.LFE149:
 1883              		.section	.text.LTDC_ClearFlag,"ax",%progbits
 1884              		.align	1
 1885              		.global	LTDC_ClearFlag
 1886              		.syntax unified
 1887              		.thumb
 1888              		.thumb_func
 1889              		.fpu fpv4-sp-d16
 1891              	LTDC_ClearFlag:
 1892              	.LVL124:
 1893              	.LFB150:
1018:FWLIB/src/stm32f4xx_ltdc.c **** 
1019:FWLIB/src/stm32f4xx_ltdc.c **** /**
1020:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Clears the LTDC's pending flags.
1021:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_FLAG: specifies the flag to clear.
1022:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
1023:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_LI:    Line Interrupt flag.
1024:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
1025:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_TERR: Transfer Error Interrupt flag.
1026:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_RR:   Register Reload interrupt flag.  
1027:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
1028:FWLIB/src/stm32f4xx_ltdc.c ****   */
1029:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_ClearFlag(uint32_t LTDC_FLAG)
ARM GAS  /tmp/cctmfixI.s 			page 52


1030:FWLIB/src/stm32f4xx_ltdc.c **** {
 1894              		.loc 1 1030 1 is_stmt 1 view -0
 1895              		.cfi_startproc
 1896              		@ args = 0, pretend = 0, frame = 0
 1897              		@ frame_needed = 0, uses_anonymous_args = 0
 1898              		@ link register save eliminated.
1031:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
1032:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_FLAG(LTDC_FLAG));
 1899              		.loc 1 1032 3 view .LVU626
1033:FWLIB/src/stm32f4xx_ltdc.c **** 
1034:FWLIB/src/stm32f4xx_ltdc.c ****   /* Clear the corresponding LTDC flag */
1035:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->ICR = (uint32_t)LTDC_FLAG;
 1900              		.loc 1 1035 3 view .LVU627
 1901              		.loc 1 1035 13 is_stmt 0 view .LVU628
 1902 0000 014B     		ldr	r3, .L113
 1903 0002 D863     		str	r0, [r3, #60]
1036:FWLIB/src/stm32f4xx_ltdc.c **** }
 1904              		.loc 1 1036 1 view .LVU629
 1905 0004 7047     		bx	lr
 1906              	.L114:
 1907 0006 00BF     		.align	2
 1908              	.L113:
 1909 0008 00680140 		.word	1073833984
 1910              		.cfi_endproc
 1911              	.LFE150:
 1913              		.section	.text.LTDC_GetITStatus,"ax",%progbits
 1914              		.align	1
 1915              		.global	LTDC_GetITStatus
 1916              		.syntax unified
 1917              		.thumb
 1918              		.thumb_func
 1919              		.fpu fpv4-sp-d16
 1921              	LTDC_GetITStatus:
 1922              	.LVL125:
 1923              	.LFB151:
1037:FWLIB/src/stm32f4xx_ltdc.c **** 
1038:FWLIB/src/stm32f4xx_ltdc.c **** /**
1039:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's interrupt has occurred or not.
1040:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the LTDC interrupts sources to check.
1041:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
1042:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LI:    Line Interrupt Enable.
1043:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FU:   FIFO Underrun Interrupt Enable.
1044:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERR: Transfer Error Interrupt Enable.
1045:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RR:   Register Reload interrupt Enable.
1046:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval The new state of the LTDC_IT (SET or RESET).
1047:FWLIB/src/stm32f4xx_ltdc.c ****   */
1048:FWLIB/src/stm32f4xx_ltdc.c **** ITStatus LTDC_GetITStatus(uint32_t LTDC_IT)
1049:FWLIB/src/stm32f4xx_ltdc.c **** {
 1924              		.loc 1 1049 1 is_stmt 1 view -0
 1925              		.cfi_startproc
 1926              		@ args = 0, pretend = 0, frame = 0
 1927              		@ frame_needed = 0, uses_anonymous_args = 0
 1928              		@ link register save eliminated.
1050:FWLIB/src/stm32f4xx_ltdc.c ****   ITStatus bitstatus = RESET;
 1929              		.loc 1 1050 3 view .LVU631
1051:FWLIB/src/stm32f4xx_ltdc.c **** 
1052:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
ARM GAS  /tmp/cctmfixI.s 			page 53


1053:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 1930              		.loc 1 1053 3 view .LVU632
1054:FWLIB/src/stm32f4xx_ltdc.c **** 
1055:FWLIB/src/stm32f4xx_ltdc.c ****   if ((LTDC->ISR & LTDC_IT) != (uint32_t)RESET)
 1931              		.loc 1 1055 3 view .LVU633
 1932              		.loc 1 1055 12 is_stmt 0 view .LVU634
 1933 0000 064B     		ldr	r3, .L120
 1934 0002 9B6B     		ldr	r3, [r3, #56]
 1935              		.loc 1 1055 6 view .LVU635
 1936 0004 0342     		tst	r3, r0
 1937 0006 07D0     		beq	.L118
1056:FWLIB/src/stm32f4xx_ltdc.c ****   {
1057:FWLIB/src/stm32f4xx_ltdc.c ****     bitstatus = SET;
 1938              		.loc 1 1057 15 view .LVU636
 1939 0008 0123     		movs	r3, #1
 1940              	.L116:
 1941              	.LVL126:
1058:FWLIB/src/stm32f4xx_ltdc.c ****   }
1059:FWLIB/src/stm32f4xx_ltdc.c ****   else
1060:FWLIB/src/stm32f4xx_ltdc.c ****   {
1061:FWLIB/src/stm32f4xx_ltdc.c ****     bitstatus = RESET;
1062:FWLIB/src/stm32f4xx_ltdc.c ****   }
1063:FWLIB/src/stm32f4xx_ltdc.c **** 
1064:FWLIB/src/stm32f4xx_ltdc.c ****   if (((LTDC->IER & LTDC_IT) != (uint32_t)RESET) && (bitstatus != (uint32_t)RESET))
 1942              		.loc 1 1064 3 is_stmt 1 view .LVU637
 1943              		.loc 1 1064 13 is_stmt 0 view .LVU638
 1944 000a 044A     		ldr	r2, .L120
 1945 000c 526B     		ldr	r2, [r2, #52]
 1946              		.loc 1 1064 6 view .LVU639
 1947 000e 0242     		tst	r2, r0
 1948 0010 00D1     		bne	.L117
1065:FWLIB/src/stm32f4xx_ltdc.c ****   {
1066:FWLIB/src/stm32f4xx_ltdc.c ****     bitstatus = SET;
1067:FWLIB/src/stm32f4xx_ltdc.c ****   }
1068:FWLIB/src/stm32f4xx_ltdc.c ****   else
1069:FWLIB/src/stm32f4xx_ltdc.c ****   {
1070:FWLIB/src/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 1949              		.loc 1 1070 15 view .LVU640
 1950 0012 0023     		movs	r3, #0
 1951              	.LVL127:
 1952              	.L117:
1071:FWLIB/src/stm32f4xx_ltdc.c ****   }
1072:FWLIB/src/stm32f4xx_ltdc.c ****   return bitstatus;
 1953              		.loc 1 1072 3 is_stmt 1 view .LVU641
1073:FWLIB/src/stm32f4xx_ltdc.c **** }
 1954              		.loc 1 1073 1 is_stmt 0 view .LVU642
 1955 0014 1846     		mov	r0, r3
 1956              	.LVL128:
 1957              		.loc 1 1073 1 view .LVU643
 1958 0016 7047     		bx	lr
 1959              	.LVL129:
 1960              	.L118:
1061:FWLIB/src/stm32f4xx_ltdc.c ****   }
 1961              		.loc 1 1061 15 view .LVU644
 1962 0018 0023     		movs	r3, #0
 1963 001a F6E7     		b	.L116
 1964              	.L121:
ARM GAS  /tmp/cctmfixI.s 			page 54


 1965              		.align	2
 1966              	.L120:
 1967 001c 00680140 		.word	1073833984
 1968              		.cfi_endproc
 1969              	.LFE151:
 1971              		.section	.text.LTDC_ClearITPendingBit,"ax",%progbits
 1972              		.align	1
 1973              		.global	LTDC_ClearITPendingBit
 1974              		.syntax unified
 1975              		.thumb
 1976              		.thumb_func
 1977              		.fpu fpv4-sp-d16
 1979              	LTDC_ClearITPendingBit:
 1980              	.LVL130:
 1981              	.LFB152:
1074:FWLIB/src/stm32f4xx_ltdc.c **** 
1075:FWLIB/src/stm32f4xx_ltdc.c **** 
1076:FWLIB/src/stm32f4xx_ltdc.c **** /**
1077:FWLIB/src/stm32f4xx_ltdc.c ****   * @brief  Clears the LTDC's interrupt pending bits.
1078:FWLIB/src/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the interrupt pending bit to clear.
1079:FWLIB/src/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
1080:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LIE:    Line Interrupt.
1081:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FUIE:   FIFO Underrun Interrupt.
1082:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERRIE: Transfer Error Interrupt.
1083:FWLIB/src/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RRIE:   Register Reload interrupt.
1084:FWLIB/src/stm32f4xx_ltdc.c ****   * @retval None
1085:FWLIB/src/stm32f4xx_ltdc.c ****   */
1086:FWLIB/src/stm32f4xx_ltdc.c **** void LTDC_ClearITPendingBit(uint32_t LTDC_IT)
1087:FWLIB/src/stm32f4xx_ltdc.c **** {
 1982              		.loc 1 1087 1 is_stmt 1 view -0
 1983              		.cfi_startproc
 1984              		@ args = 0, pretend = 0, frame = 0
 1985              		@ frame_needed = 0, uses_anonymous_args = 0
 1986              		@ link register save eliminated.
1088:FWLIB/src/stm32f4xx_ltdc.c ****   /* Check the parameters */
1089:FWLIB/src/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 1987              		.loc 1 1089 3 view .LVU646
1090:FWLIB/src/stm32f4xx_ltdc.c **** 
1091:FWLIB/src/stm32f4xx_ltdc.c ****   /* Clear the corresponding LTDC Interrupt */
1092:FWLIB/src/stm32f4xx_ltdc.c ****   LTDC->ICR = (uint32_t)LTDC_IT;
 1988              		.loc 1 1092 3 view .LVU647
 1989              		.loc 1 1092 13 is_stmt 0 view .LVU648
 1990 0000 014B     		ldr	r3, .L123
 1991 0002 D863     		str	r0, [r3, #60]
1093:FWLIB/src/stm32f4xx_ltdc.c **** }
 1992              		.loc 1 1093 1 view .LVU649
 1993 0004 7047     		bx	lr
 1994              	.L124:
 1995 0006 00BF     		.align	2
 1996              	.L123:
 1997 0008 00680140 		.word	1073833984
 1998              		.cfi_endproc
 1999              	.LFE152:
 2001              		.text
 2002              	.Letext0:
 2003              		.file 2 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 2004              		.file 3 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
ARM GAS  /tmp/cctmfixI.s 			page 55


 2005              		.file 4 "F4_CORE/core_cm4.h"
 2006              		.file 5 "USER/system_stm32f4xx.h"
 2007              		.file 6 "USER/stm32f4xx.h"
 2008              		.file 7 "FWLIB/inc/stm32f4xx_ltdc.h"
 2009              		.file 8 "FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/cctmfixI.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_ltdc.c
     /tmp/cctmfixI.s:18     .text.LTDC_DeInit:0000000000000000 $t
     /tmp/cctmfixI.s:26     .text.LTDC_DeInit:0000000000000000 LTDC_DeInit
     /tmp/cctmfixI.s:54     .text.LTDC_Init:0000000000000000 $t
     /tmp/cctmfixI.s:61     .text.LTDC_Init:0000000000000000 LTDC_Init
     /tmp/cctmfixI.s:243    .text.LTDC_Init:0000000000000094 $d
     /tmp/cctmfixI.s:250    .text.LTDC_StructInit:0000000000000000 $t
     /tmp/cctmfixI.s:257    .text.LTDC_StructInit:0000000000000000 LTDC_StructInit
     /tmp/cctmfixI.s:317    .text.LTDC_Cmd:0000000000000000 $t
     /tmp/cctmfixI.s:324    .text.LTDC_Cmd:0000000000000000 LTDC_Cmd
     /tmp/cctmfixI.s:355    .text.LTDC_Cmd:000000000000001c $d
     /tmp/cctmfixI.s:360    .text.LTDC_DitherCmd:0000000000000000 $t
     /tmp/cctmfixI.s:367    .text.LTDC_DitherCmd:0000000000000000 LTDC_DitherCmd
     /tmp/cctmfixI.s:398    .text.LTDC_DitherCmd:000000000000001c $d
     /tmp/cctmfixI.s:403    .text.LTDC_GetRGBWidth:0000000000000000 $t
     /tmp/cctmfixI.s:410    .text.LTDC_GetRGBWidth:0000000000000000 LTDC_GetRGBWidth
     /tmp/cctmfixI.s:462    .text.LTDC_GetRGBWidth:000000000000002c $d
     /tmp/cctmfixI.s:468    .text.LTDC_RGBStructInit:0000000000000000 $t
     /tmp/cctmfixI.s:475    .text.LTDC_RGBStructInit:0000000000000000 LTDC_RGBStructInit
     /tmp/cctmfixI.s:499    .text.LTDC_LIPConfig:0000000000000000 $t
     /tmp/cctmfixI.s:506    .text.LTDC_LIPConfig:0000000000000000 LTDC_LIPConfig
     /tmp/cctmfixI.s:524    .text.LTDC_LIPConfig:0000000000000008 $d
     /tmp/cctmfixI.s:529    .text.LTDC_ReloadConfig:0000000000000000 $t
     /tmp/cctmfixI.s:536    .text.LTDC_ReloadConfig:0000000000000000 LTDC_ReloadConfig
     /tmp/cctmfixI.s:554    .text.LTDC_ReloadConfig:0000000000000008 $d
     /tmp/cctmfixI.s:559    .text.LTDC_LayerInit:0000000000000000 $t
     /tmp/cctmfixI.s:566    .text.LTDC_LayerInit:0000000000000000 LTDC_LayerInit
     /tmp/cctmfixI.s:748    .text.LTDC_LayerStructInit:0000000000000000 $t
     /tmp/cctmfixI.s:755    .text.LTDC_LayerStructInit:0000000000000000 LTDC_LayerStructInit
     /tmp/cctmfixI.s:821    .text.LTDC_LayerCmd:0000000000000000 $t
     /tmp/cctmfixI.s:828    .text.LTDC_LayerCmd:0000000000000000 LTDC_LayerCmd
     /tmp/cctmfixI.s:858    .text.LTDC_GetPosStatus:0000000000000000 $t
     /tmp/cctmfixI.s:865    .text.LTDC_GetPosStatus:0000000000000000 LTDC_GetPosStatus
     /tmp/cctmfixI.s:900    .text.LTDC_GetPosStatus:0000000000000018 $d
     /tmp/cctmfixI.s:905    .text.LTDC_PosStructInit:0000000000000000 $t
     /tmp/cctmfixI.s:912    .text.LTDC_PosStructInit:0000000000000000 LTDC_PosStructInit
     /tmp/cctmfixI.s:933    .text.LTDC_GetCDStatus:0000000000000000 $t
     /tmp/cctmfixI.s:940    .text.LTDC_GetCDStatus:0000000000000000 LTDC_GetCDStatus
     /tmp/cctmfixI.s:973    .text.LTDC_GetCDStatus:0000000000000010 $d
     /tmp/cctmfixI.s:978    .text.LTDC_ColorKeyingConfig:0000000000000000 $t
     /tmp/cctmfixI.s:985    .text.LTDC_ColorKeyingConfig:0000000000000000 LTDC_ColorKeyingConfig
     /tmp/cctmfixI.s:1072   .text.LTDC_ColorKeyingConfig:0000000000000044 $d
     /tmp/cctmfixI.s:1077   .text.LTDC_ColorKeyingStructInit:0000000000000000 $t
     /tmp/cctmfixI.s:1084   .text.LTDC_ColorKeyingStructInit:0000000000000000 LTDC_ColorKeyingStructInit
     /tmp/cctmfixI.s:1108   .text.LTDC_CLUTCmd:0000000000000000 $t
     /tmp/cctmfixI.s:1115   .text.LTDC_CLUTCmd:0000000000000000 LTDC_CLUTCmd
     /tmp/cctmfixI.s:1150   .text.LTDC_CLUTCmd:000000000000001c $d
     /tmp/cctmfixI.s:1155   .text.LTDC_CLUTInit:0000000000000000 $t
     /tmp/cctmfixI.s:1162   .text.LTDC_CLUTInit:0000000000000000 LTDC_CLUTInit
     /tmp/cctmfixI.s:1220   .text.LTDC_CLUTStructInit:0000000000000000 $t
     /tmp/cctmfixI.s:1227   .text.LTDC_CLUTStructInit:0000000000000000 LTDC_CLUTStructInit
     /tmp/cctmfixI.s:1254   .text.LTDC_LayerPosition:0000000000000000 $t
     /tmp/cctmfixI.s:1261   .text.LTDC_LayerPosition:0000000000000000 LTDC_LayerPosition
     /tmp/cctmfixI.s:1427   .text.LTDC_LayerPosition:000000000000007c $d
     /tmp/cctmfixI.s:1432   .text.LTDC_LayerAlpha:0000000000000000 $t
     /tmp/cctmfixI.s:1439   .text.LTDC_LayerAlpha:0000000000000000 LTDC_LayerAlpha
ARM GAS  /tmp/cctmfixI.s 			page 57


     /tmp/cctmfixI.s:1456   .text.LTDC_LayerAddress:0000000000000000 $t
     /tmp/cctmfixI.s:1463   .text.LTDC_LayerAddress:0000000000000000 LTDC_LayerAddress
     /tmp/cctmfixI.s:1480   .text.LTDC_LayerSize:0000000000000000 $t
     /tmp/cctmfixI.s:1487   .text.LTDC_LayerSize:0000000000000000 LTDC_LayerSize
     /tmp/cctmfixI.s:1631   .text.LTDC_LayerPixelFormat:0000000000000000 $t
     /tmp/cctmfixI.s:1638   .text.LTDC_LayerPixelFormat:0000000000000000 LTDC_LayerPixelFormat
     /tmp/cctmfixI.s:1795   .text.LTDC_ITConfig:0000000000000000 $t
     /tmp/cctmfixI.s:1802   .text.LTDC_ITConfig:0000000000000000 LTDC_ITConfig
     /tmp/cctmfixI.s:1834   .text.LTDC_ITConfig:0000000000000018 $d
     /tmp/cctmfixI.s:1839   .text.LTDC_GetFlagStatus:0000000000000000 $t
     /tmp/cctmfixI.s:1846   .text.LTDC_GetFlagStatus:0000000000000000 LTDC_GetFlagStatus
     /tmp/cctmfixI.s:1879   .text.LTDC_GetFlagStatus:0000000000000010 $d
     /tmp/cctmfixI.s:1884   .text.LTDC_ClearFlag:0000000000000000 $t
     /tmp/cctmfixI.s:1891   .text.LTDC_ClearFlag:0000000000000000 LTDC_ClearFlag
     /tmp/cctmfixI.s:1909   .text.LTDC_ClearFlag:0000000000000008 $d
     /tmp/cctmfixI.s:1914   .text.LTDC_GetITStatus:0000000000000000 $t
     /tmp/cctmfixI.s:1921   .text.LTDC_GetITStatus:0000000000000000 LTDC_GetITStatus
     /tmp/cctmfixI.s:1967   .text.LTDC_GetITStatus:000000000000001c $d
     /tmp/cctmfixI.s:1972   .text.LTDC_ClearITPendingBit:0000000000000000 $t
     /tmp/cctmfixI.s:1979   .text.LTDC_ClearITPendingBit:0000000000000000 LTDC_ClearITPendingBit
     /tmp/cctmfixI.s:1997   .text.LTDC_ClearITPendingBit:0000000000000008 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
