===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.9788 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3620 ( 10.1%)    0.3620 ( 12.2%)  FIR Parser
    1.8576 ( 52.0%)    1.5104 ( 50.7%)  'firrtl.circuit' Pipeline
    0.9580 ( 26.8%)    0.9580 ( 32.2%)    LowerFIRRTLTypes
    0.6892 ( 19.3%)    0.3679 ( 12.3%)    'firrtl.module' Pipeline
    0.0979 (  2.7%)    0.0545 (  1.8%)      ExpandWhens
    0.1212 (  3.4%)    0.0644 (  2.2%)      CSE
    0.0022 (  0.1%)    0.0012 (  0.0%)        (A) DominanceInfo
    0.4701 ( 13.2%)    0.2489 (  8.4%)      SimpleCanonicalizer
    0.0512 (  1.4%)    0.0512 (  1.7%)    BlackBoxReader
    0.0518 (  1.5%)    0.0259 (  0.9%)    'firrtl.module' Pipeline
    0.0518 (  1.4%)    0.0259 (  0.9%)      CheckWidths
    0.2302 (  6.4%)    0.2302 (  7.7%)  LowerFIRRTLToHW
    0.0850 (  2.4%)    0.0850 (  2.9%)  HWMemSimImpl
    0.4775 ( 13.4%)    0.2599 (  8.7%)  'hw.module' Pipeline
    0.0742 (  2.1%)    0.0450 (  1.5%)    HWCleanup
    0.2166 (  6.1%)    0.1158 (  3.9%)    CSE
    0.0076 (  0.2%)    0.0049 (  0.2%)      (A) DominanceInfo
    0.1867 (  5.2%)    0.0991 (  3.3%)    SimpleCanonicalizer
    0.0983 (  2.8%)    0.0983 (  3.3%)  HWLegalizeNames
    0.0695 (  1.9%)    0.0412 (  1.4%)  'hw.module' Pipeline
    0.0694 (  1.9%)    0.0412 (  1.4%)    PrettifyVerilog
    0.1917 (  5.4%)    0.1917 (  6.4%)  Output
    0.0008 (  0.0%)    0.0008 (  0.0%)  Rest
    3.5719 (100.0%)    2.9788 (100.0%)  Total

{
  totalTime: 2.99,
  maxMemory: 152838144
}
