#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f0b0c86320 .scope module, "alu" "alu" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 2 "sel";
    .port_info 3 /INPUT 1 "CI";
    .port_info 4 /OUTPUT 8 "cout";
o000001f0b0cb9b18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f0b0d10350_0 .net "A", 3 0, o000001f0b0cb9b18;  0 drivers
o000001f0b0cb9ae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f0b0d10e90_0 .net "B", 3 0, o000001f0b0cb9ae8;  0 drivers
o000001f0b0cbb378 .functor BUFZ 1, C4<z>; HiZ drive
v000001f0b0d10fd0_0 .net "CI", 0 0, o000001f0b0cbb378;  0 drivers
v000001f0b0d11070_0 .var "cout", 7 0;
v000001f0b0d0f770_0 .net "mul_out", 7 0, v000001f0b0cab4d0_0;  1 drivers
v000001f0b0d11110_0 .net "rest_out", 3 0, L_000001f0b0d12d60;  1 drivers
o000001f0b0cbb3d8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001f0b0d10170_0 .net "sel", 1 0, o000001f0b0cbb3d8;  0 drivers
v000001f0b0d10a30_0 .net "sum_out", 3 0, L_000001f0b0d105d0;  1 drivers
E_000001f0b0cb4750 .event anyedge, v000001f0b0d10170_0, v000001f0b0d10ad0_0, v000001f0b0d0bbc0_0, v000001f0b0cab4d0_0;
S_000001f0b0c864b0 .scope module, "mul1" "multiplicador" 2 26, 3 1 0, S_000001f0b0c86320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "init";
    .port_info 2 /INPUT 4 "MR";
    .port_info 3 /INPUT 4 "MD";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 8 "pp";
P_000001f0b0cae3e0 .param/l "ADD" 0 3 20, +C4<00000000000000000000000000000010>;
P_000001f0b0cae418 .param/l "CHECK" 0 3 20, +C4<00000000000000000000000000000001>;
P_000001f0b0cae450 .param/l "END1" 0 3 20, +C4<00000000000000000000000000000100>;
P_000001f0b0cae488 .param/l "SHIFT" 0 3 20, +C4<00000000000000000000000000000011>;
P_000001f0b0cae4c0 .param/l "START" 0 3 20, +C4<00000000000000000000000000000000>;
v000001f0b0cabb10_0 .var "A", 6 0;
v000001f0b0cac0b0_0 .var "B", 3 0;
v000001f0b0cab9d0_0 .net "MD", 3 0, o000001f0b0cb9ae8;  alias, 0 drivers
v000001f0b0cac010_0 .net "MR", 3 0, o000001f0b0cb9b18;  alias, 0 drivers
v000001f0b0cabd90_0 .net *"_ivl_0", 31 0, L_000001f0b0d12b80;  1 drivers
L_000001f0b0e10160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f0b0caa850_0 .net/2u *"_ivl_10", 0 0, L_000001f0b0e10160;  1 drivers
L_000001f0b0e10088 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0b0cac1f0_0 .net *"_ivl_3", 27 0, L_000001f0b0e10088;  1 drivers
L_000001f0b0e100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0b0caba70_0 .net/2u *"_ivl_4", 31 0, L_000001f0b0e100d0;  1 drivers
v000001f0b0caae90_0 .net *"_ivl_6", 0 0, L_000001f0b0d12680;  1 drivers
L_000001f0b0e10118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f0b0cabbb0_0 .net/2u *"_ivl_8", 0 0, L_000001f0b0e10118;  1 drivers
v000001f0b0cac3d0_0 .var "add", 0 0;
o000001f0b0cb9c98 .functor BUFZ 1, C4<z>; HiZ drive
v000001f0b0caaa30_0 .net "clk", 0 0, o000001f0b0cb9c98;  0 drivers
v000001f0b0caa990_0 .var "done", 0 0;
o000001f0b0cb9cf8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f0b0cac510_0 .net "init", 0 0, o000001f0b0cb9cf8;  0 drivers
v000001f0b0cab4d0_0 .var "pp", 7 0;
v000001f0b0caaad0_0 .var "rst", 0 0;
v000001f0b0cabc50_0 .var "sh", 0 0;
v000001f0b0cac290_0 .var "status", 2 0;
v000001f0b0caaf30_0 .net "z", 0 0, L_000001f0b0d11aa0;  1 drivers
E_000001f0b0cb4b90 .event posedge, v000001f0b0caaa30_0;
E_000001f0b0cb4ed0 .event negedge, v000001f0b0caaa30_0;
L_000001f0b0d12b80 .concat [ 4 28 0 0], v000001f0b0cac0b0_0, L_000001f0b0e10088;
L_000001f0b0d12680 .cmp/eq 32, L_000001f0b0d12b80, L_000001f0b0e100d0;
L_000001f0b0d11aa0 .functor MUXZ 1, L_000001f0b0e10160, L_000001f0b0e10118, L_000001f0b0d12680, C4<>;
S_000001f0b0c8adf0 .scope module, "res1" "restador_4bit" 2 22, 4 1 0, S_000001f0b0c86320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 4 "salida";
    .port_info 4 /OUTPUT 1 "Co";
o000001f0b0cb9f98 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f0b0c9c580 .functor XOR 1, L_000001f0b0d0f950, o000001f0b0cb9f98, C4<0>, C4<0>;
L_000001f0b0c9c040 .functor XOR 1, L_000001f0b0d0f9f0, o000001f0b0cb9f98, C4<0>, C4<0>;
L_000001f0b0c9c9e0 .functor XOR 1, L_000001f0b0d0fa90, o000001f0b0cb9f98, C4<0>, C4<0>;
L_000001f0b0c9c0b0 .functor XOR 1, L_000001f0b0d10990, o000001f0b0cb9f98, C4<0>, C4<0>;
v000001f0b0d0ce80_0 .net "A", 3 0, o000001f0b0cb9b18;  alias, 0 drivers
v000001f0b0d0d100_0 .net "B", 3 0, o000001f0b0cb9ae8;  alias, 0 drivers
v000001f0b0d0cb60_0 .net "Co", 0 0, L_000001f0b0d11460;  1 drivers
v000001f0b0d0d6a0_0 .net "Sel", 0 0, o000001f0b0cb9f98;  0 drivers
v000001f0b0d0cd40_0 .net *"_ivl_1", 0 0, L_000001f0b0d0f950;  1 drivers
v000001f0b0d0c0c0_0 .net *"_ivl_13", 0 0, L_000001f0b0d10990;  1 drivers
v000001f0b0d0bd00_0 .net *"_ivl_5", 0 0, L_000001f0b0d0f9f0;  1 drivers
v000001f0b0d0d740_0 .net *"_ivl_9", 0 0, L_000001f0b0d0fa90;  1 drivers
v000001f0b0d0d380_0 .net "b0", 0 0, L_000001f0b0c9c580;  1 drivers
v000001f0b0d0bda0_0 .net "b1", 0 0, L_000001f0b0c9c040;  1 drivers
v000001f0b0d0be40_0 .net "b2", 0 0, L_000001f0b0c9c9e0;  1 drivers
v000001f0b0d0cc00_0 .net "b3", 0 0, L_000001f0b0c9c0b0;  1 drivers
v000001f0b0d0c7a0_0 .net "salida", 3 0, L_000001f0b0d12d60;  alias, 1 drivers
L_000001f0b0d0f950 .part o000001f0b0cb9ae8, 0, 1;
L_000001f0b0d0f9f0 .part o000001f0b0cb9ae8, 1, 1;
L_000001f0b0d0fa90 .part o000001f0b0cb9ae8, 2, 1;
L_000001f0b0d10990 .part o000001f0b0cb9ae8, 3, 1;
L_000001f0b0d12a40 .concat [ 1 1 1 1], L_000001f0b0c9c580, L_000001f0b0c9c040, L_000001f0b0c9c9e0, L_000001f0b0c9c0b0;
S_000001f0b0c8af80 .scope module, "s0" "sum4b" 4 19, 5 3 0, S_000001f0b0c8adf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "CI";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 4 "Sum";
v000001f0b0d0c8e0_0 .net "A", 3 0, o000001f0b0cb9b18;  alias, 0 drivers
v000001f0b0d0c020_0 .net "B", 3 0, L_000001f0b0d12a40;  1 drivers
v000001f0b0d0d880_0 .net "CI", 0 0, o000001f0b0cb9f98;  alias, 0 drivers
v000001f0b0d0c980_0 .net "Cout", 0 0, L_000001f0b0d11460;  alias, 1 drivers
v000001f0b0d0bbc0_0 .net "Sum", 3 0, L_000001f0b0d12d60;  alias, 1 drivers
v000001f0b0d0d060_0 .net "c1", 0 0, L_000001f0b0d10b70;  1 drivers
v000001f0b0d0cfc0_0 .net "c2", 0 0, L_000001f0b0d0fd10;  1 drivers
v000001f0b0d0bc60_0 .net "c3", 0 0, L_000001f0b0d11d20;  1 drivers
L_000001f0b0d0fb30 .part o000001f0b0cb9b18, 0, 1;
L_000001f0b0d0fc70 .part L_000001f0b0d12a40, 0, 1;
L_000001f0b0d10cb0 .part o000001f0b0cb9b18, 1, 1;
L_000001f0b0d0fdb0 .part L_000001f0b0d12a40, 1, 1;
L_000001f0b0d11e60 .part o000001f0b0cb9b18, 2, 1;
L_000001f0b0d12360 .part L_000001f0b0d12a40, 2, 1;
L_000001f0b0d11f00 .part o000001f0b0cb9b18, 3, 1;
L_000001f0b0d129a0 .part L_000001f0b0d12a40, 3, 1;
L_000001f0b0d12d60 .concat8 [ 1 1 1 1], L_000001f0b0d0f3b0, L_000001f0b0d10c10, L_000001f0b0d0fe50, L_000001f0b0d115a0;
S_000001f0b0c99e10 .scope module, "s0" "sum1b" 5 15, 6 1 0, S_000001f0b0c8af80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "Sum";
v000001f0b0cabe30_0 .net "A", 0 0, L_000001f0b0d0fb30;  1 drivers
v000001f0b0cab430_0 .net "B", 0 0, L_000001f0b0d0fc70;  1 drivers
v000001f0b0cabed0_0 .net "Ci", 0 0, o000001f0b0cb9f98;  alias, 0 drivers
v000001f0b0cac5b0_0 .net "Cout", 0 0, L_000001f0b0d10b70;  alias, 1 drivers
v000001f0b0cac330_0 .net "Sum", 0 0, L_000001f0b0d0f3b0;  1 drivers
v000001f0b0cab610_0 .var "result", 1 0;
E_000001f0b0cb5050 .event anyedge, v000001f0b0cabe30_0, v000001f0b0cab430_0, v000001f0b0cabed0_0;
L_000001f0b0d0f3b0 .part v000001f0b0cab610_0, 0, 1;
L_000001f0b0d10b70 .part v000001f0b0cab610_0, 1, 1;
S_000001f0b0c99fa0 .scope module, "s1" "sum1b" 5 16, 6 1 0, S_000001f0b0c8af80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "Sum";
v000001f0b0cac470_0 .net "A", 0 0, L_000001f0b0d10cb0;  1 drivers
v000001f0b0caac10_0 .net "B", 0 0, L_000001f0b0d0fdb0;  1 drivers
v000001f0b0caafd0_0 .net "Ci", 0 0, L_000001f0b0d10b70;  alias, 1 drivers
v000001f0b0cab070_0 .net "Cout", 0 0, L_000001f0b0d0fd10;  alias, 1 drivers
v000001f0b0cab110_0 .net "Sum", 0 0, L_000001f0b0d10c10;  1 drivers
v000001f0b0cab2f0_0 .var "result", 1 0;
E_000001f0b0cb4f10 .event anyedge, v000001f0b0cac470_0, v000001f0b0caac10_0, v000001f0b0cac5b0_0;
L_000001f0b0d10c10 .part v000001f0b0cab2f0_0, 0, 1;
L_000001f0b0d0fd10 .part v000001f0b0cab2f0_0, 1, 1;
S_000001f0b0c52d60 .scope module, "s2" "sum1b" 5 17, 6 1 0, S_000001f0b0c8af80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "Sum";
v000001f0b0cab390_0 .net "A", 0 0, L_000001f0b0d11e60;  1 drivers
v000001f0b0ca5c20_0 .net "B", 0 0, L_000001f0b0d12360;  1 drivers
v000001f0b0ca54a0_0 .net "Ci", 0 0, L_000001f0b0d0fd10;  alias, 1 drivers
v000001f0b0d0d240_0 .net "Cout", 0 0, L_000001f0b0d11d20;  alias, 1 drivers
v000001f0b0d0d1a0_0 .net "Sum", 0 0, L_000001f0b0d0fe50;  1 drivers
v000001f0b0d0bee0_0 .var "result", 1 0;
E_000001f0b0cb4fd0 .event anyedge, v000001f0b0cab390_0, v000001f0b0ca5c20_0, v000001f0b0cab070_0;
L_000001f0b0d0fe50 .part v000001f0b0d0bee0_0, 0, 1;
L_000001f0b0d11d20 .part v000001f0b0d0bee0_0, 1, 1;
S_000001f0b0c52ef0 .scope module, "s3" "sum1b" 5 18, 6 1 0, S_000001f0b0c8af80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "Sum";
v000001f0b0d0da60_0 .net "A", 0 0, L_000001f0b0d11f00;  1 drivers
v000001f0b0d0cf20_0 .net "B", 0 0, L_000001f0b0d129a0;  1 drivers
v000001f0b0d0bf80_0 .net "Ci", 0 0, L_000001f0b0d11d20;  alias, 1 drivers
v000001f0b0d0c2a0_0 .net "Cout", 0 0, L_000001f0b0d11460;  alias, 1 drivers
v000001f0b0d0c660_0 .net "Sum", 0 0, L_000001f0b0d115a0;  1 drivers
v000001f0b0d0cac0_0 .var "result", 1 0;
E_000001f0b0cb51d0 .event anyedge, v000001f0b0d0da60_0, v000001f0b0d0cf20_0, v000001f0b0d0d240_0;
L_000001f0b0d115a0 .part v000001f0b0d0cac0_0, 0, 1;
L_000001f0b0d11460 .part v000001f0b0d0cac0_0, 1, 1;
S_000001f0b0d0eb90 .scope module, "sum1" "sum4b" 2 18, 5 3 0, S_000001f0b0c86320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "CI";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 4 "Sum";
v000001f0b0d10df0_0 .net "A", 3 0, o000001f0b0cb9b18;  alias, 0 drivers
v000001f0b0d0ff90_0 .net "B", 3 0, o000001f0b0cb9ae8;  alias, 0 drivers
o000001f0b0cbab08 .functor BUFZ 1, C4<z>; HiZ drive
v000001f0b0d0f810_0 .net "CI", 0 0, o000001f0b0cbab08;  0 drivers
v000001f0b0d10f30_0 .net "Cout", 0 0, L_000001f0b0d0f8b0;  1 drivers
v000001f0b0d10ad0_0 .net "Sum", 3 0, L_000001f0b0d105d0;  alias, 1 drivers
v000001f0b0d10030_0 .net "c1", 0 0, L_000001f0b0d0fbd0;  1 drivers
v000001f0b0d100d0_0 .net "c2", 0 0, L_000001f0b0d10710;  1 drivers
v000001f0b0d0f6d0_0 .net "c3", 0 0, L_000001f0b0d108f0;  1 drivers
L_000001f0b0d0fef0 .part o000001f0b0cb9b18, 0, 1;
L_000001f0b0d107b0 .part o000001f0b0cb9ae8, 0, 1;
L_000001f0b0d0f450 .part o000001f0b0cb9b18, 1, 1;
L_000001f0b0d0f4f0 .part o000001f0b0cb9ae8, 1, 1;
L_000001f0b0d0f590 .part o000001f0b0cb9b18, 2, 1;
L_000001f0b0d0f630 .part o000001f0b0cb9ae8, 2, 1;
L_000001f0b0d11250 .part o000001f0b0cb9b18, 3, 1;
L_000001f0b0d10530 .part o000001f0b0cb9ae8, 3, 1;
L_000001f0b0d105d0 .concat8 [ 1 1 1 1], L_000001f0b0d111b0, L_000001f0b0d103f0, L_000001f0b0d10850, L_000001f0b0d10490;
S_000001f0b0d0ed20 .scope module, "s0" "sum1b" 5 15, 6 1 0, S_000001f0b0d0eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "Sum";
v000001f0b0d0c160_0 .net "A", 0 0, L_000001f0b0d0fef0;  1 drivers
v000001f0b0d0d420_0 .net "B", 0 0, L_000001f0b0d107b0;  1 drivers
v000001f0b0d0d7e0_0 .net "Ci", 0 0, o000001f0b0cbab08;  alias, 0 drivers
v000001f0b0d0d560_0 .net "Cout", 0 0, L_000001f0b0d0fbd0;  alias, 1 drivers
v000001f0b0d0c840_0 .net "Sum", 0 0, L_000001f0b0d111b0;  1 drivers
v000001f0b0d0d920_0 .var "result", 1 0;
E_000001f0b0cb4c50 .event anyedge, v000001f0b0d0c160_0, v000001f0b0d0d420_0, v000001f0b0d0d7e0_0;
L_000001f0b0d111b0 .part v000001f0b0d0d920_0, 0, 1;
L_000001f0b0d0fbd0 .part v000001f0b0d0d920_0, 1, 1;
S_000001f0b0d0eeb0 .scope module, "s1" "sum1b" 5 16, 6 1 0, S_000001f0b0d0eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "Sum";
v000001f0b0d0d2e0_0 .net "A", 0 0, L_000001f0b0d0f450;  1 drivers
v000001f0b0d0c200_0 .net "B", 0 0, L_000001f0b0d0f4f0;  1 drivers
v000001f0b0d0d4c0_0 .net "Ci", 0 0, L_000001f0b0d0fbd0;  alias, 1 drivers
v000001f0b0d0cca0_0 .net "Cout", 0 0, L_000001f0b0d10710;  alias, 1 drivers
v000001f0b0d0d600_0 .net "Sum", 0 0, L_000001f0b0d103f0;  1 drivers
v000001f0b0d0c340_0 .var "result", 1 0;
E_000001f0b0cb50d0 .event anyedge, v000001f0b0d0d2e0_0, v000001f0b0d0c200_0, v000001f0b0d0d560_0;
L_000001f0b0d103f0 .part v000001f0b0d0c340_0, 0, 1;
L_000001f0b0d10710 .part v000001f0b0d0c340_0, 1, 1;
S_000001f0b0d0f040 .scope module, "s2" "sum1b" 5 17, 6 1 0, S_000001f0b0d0eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "Sum";
v000001f0b0d0c3e0_0 .net "A", 0 0, L_000001f0b0d0f590;  1 drivers
v000001f0b0d0c480_0 .net "B", 0 0, L_000001f0b0d0f630;  1 drivers
v000001f0b0d0d9c0_0 .net "Ci", 0 0, L_000001f0b0d10710;  alias, 1 drivers
v000001f0b0d0cde0_0 .net "Cout", 0 0, L_000001f0b0d108f0;  alias, 1 drivers
v000001f0b0d0c520_0 .net "Sum", 0 0, L_000001f0b0d10850;  1 drivers
v000001f0b0d0c5c0_0 .var "result", 1 0;
E_000001f0b0cb4710 .event anyedge, v000001f0b0d0c3e0_0, v000001f0b0d0c480_0, v000001f0b0d0cca0_0;
L_000001f0b0d10850 .part v000001f0b0d0c5c0_0, 0, 1;
L_000001f0b0d108f0 .part v000001f0b0d0c5c0_0, 1, 1;
S_000001f0b0d0f1d0 .scope module, "s3" "sum1b" 5 18, 6 1 0, S_000001f0b0d0eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "Sum";
v000001f0b0d0c700_0 .net "A", 0 0, L_000001f0b0d11250;  1 drivers
v000001f0b0d0ca20_0 .net "B", 0 0, L_000001f0b0d10530;  1 drivers
v000001f0b0d10210_0 .net "Ci", 0 0, L_000001f0b0d108f0;  alias, 1 drivers
v000001f0b0d10670_0 .net "Cout", 0 0, L_000001f0b0d0f8b0;  alias, 1 drivers
v000001f0b0d10d50_0 .net "Sum", 0 0, L_000001f0b0d10490;  1 drivers
v000001f0b0d102b0_0 .var "result", 1 0;
E_000001f0b0cb4f50 .event anyedge, v000001f0b0d0c700_0, v000001f0b0d0ca20_0, v000001f0b0d0cde0_0;
L_000001f0b0d10490 .part v000001f0b0d102b0_0, 0, 1;
L_000001f0b0d0f8b0 .part v000001f0b0d102b0_0, 1, 1;
    .scope S_000001f0b0d0ed20;
T_0 ;
    %wait E_000001f0b0cb4c50;
    %load/vec4 v000001f0b0d0c160_0;
    %pad/u 2;
    %load/vec4 v000001f0b0d0d420_0;
    %pad/u 2;
    %add;
    %load/vec4 v000001f0b0d0d7e0_0;
    %pad/u 2;
    %add;
    %store/vec4 v000001f0b0d0d920_0, 0, 2;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f0b0d0eeb0;
T_1 ;
    %wait E_000001f0b0cb50d0;
    %load/vec4 v000001f0b0d0d2e0_0;
    %pad/u 2;
    %load/vec4 v000001f0b0d0c200_0;
    %pad/u 2;
    %add;
    %load/vec4 v000001f0b0d0d4c0_0;
    %pad/u 2;
    %add;
    %store/vec4 v000001f0b0d0c340_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f0b0d0f040;
T_2 ;
    %wait E_000001f0b0cb4710;
    %load/vec4 v000001f0b0d0c3e0_0;
    %pad/u 2;
    %load/vec4 v000001f0b0d0c480_0;
    %pad/u 2;
    %add;
    %load/vec4 v000001f0b0d0d9c0_0;
    %pad/u 2;
    %add;
    %store/vec4 v000001f0b0d0c5c0_0, 0, 2;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f0b0d0f1d0;
T_3 ;
    %wait E_000001f0b0cb4f50;
    %load/vec4 v000001f0b0d0c700_0;
    %pad/u 2;
    %load/vec4 v000001f0b0d0ca20_0;
    %pad/u 2;
    %add;
    %load/vec4 v000001f0b0d10210_0;
    %pad/u 2;
    %add;
    %store/vec4 v000001f0b0d102b0_0, 0, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f0b0c99e10;
T_4 ;
    %wait E_000001f0b0cb5050;
    %load/vec4 v000001f0b0cabe30_0;
    %pad/u 2;
    %load/vec4 v000001f0b0cab430_0;
    %pad/u 2;
    %add;
    %load/vec4 v000001f0b0cabed0_0;
    %pad/u 2;
    %add;
    %store/vec4 v000001f0b0cab610_0, 0, 2;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f0b0c99fa0;
T_5 ;
    %wait E_000001f0b0cb4f10;
    %load/vec4 v000001f0b0cac470_0;
    %pad/u 2;
    %load/vec4 v000001f0b0caac10_0;
    %pad/u 2;
    %add;
    %load/vec4 v000001f0b0caafd0_0;
    %pad/u 2;
    %add;
    %store/vec4 v000001f0b0cab2f0_0, 0, 2;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f0b0c52d60;
T_6 ;
    %wait E_000001f0b0cb4fd0;
    %load/vec4 v000001f0b0cab390_0;
    %pad/u 2;
    %load/vec4 v000001f0b0ca5c20_0;
    %pad/u 2;
    %add;
    %load/vec4 v000001f0b0ca54a0_0;
    %pad/u 2;
    %add;
    %store/vec4 v000001f0b0d0bee0_0, 0, 2;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f0b0c52ef0;
T_7 ;
    %wait E_000001f0b0cb51d0;
    %load/vec4 v000001f0b0d0da60_0;
    %pad/u 2;
    %load/vec4 v000001f0b0d0cf20_0;
    %pad/u 2;
    %add;
    %load/vec4 v000001f0b0d0bf80_0;
    %pad/u 2;
    %add;
    %store/vec4 v000001f0b0d0cac0_0, 0, 2;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f0b0c864b0;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0b0cac290_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b0caaad0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f0b0cab4d0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f0b0cabb10_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f0b0cac0b0_0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001f0b0c864b0;
T_9 ;
    %wait E_000001f0b0cb4ed0;
    %load/vec4 v000001f0b0cac290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f0b0cac290_0, 0;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0cabc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0cac3d0_0, 0;
    %load/vec4 v000001f0b0cac510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f0b0cac290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0caa990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0b0caaad0_0, 0;
T_9.7 ;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0caa990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0caaad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0cabc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0cac3d0_0, 0;
    %load/vec4 v000001f0b0cac0b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %pad/s 3;
    %assign/vec4 v000001f0b0cac290_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0caa990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0caaad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0cabc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0b0cac3d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f0b0cac290_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0caa990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0caaad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0b0cabc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0cac3d0_0, 0;
    %load/vec4 v000001f0b0caaf30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %pad/s 3;
    %assign/vec4 v000001f0b0cac290_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0b0caa990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0caaad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0cabc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0b0cac3d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f0b0cac290_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f0b0c864b0;
T_10 ;
    %wait E_000001f0b0cb4b90;
    %load/vec4 v000001f0b0caaad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000001f0b0cab9d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f0b0cabb10_0, 0;
    %load/vec4 v000001f0b0cac010_0;
    %assign/vec4 v000001f0b0cac0b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f0b0cabc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001f0b0cabb10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001f0b0cabb10_0, 0;
    %load/vec4 v000001f0b0cac0b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001f0b0cac0b0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f0b0c864b0;
T_11 ;
    %wait E_000001f0b0cb4b90;
    %load/vec4 v000001f0b0caaad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0b0cab4d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f0b0cac3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001f0b0cab4d0_0;
    %load/vec4 v000001f0b0cabb10_0;
    %pad/u 8;
    %add;
    %assign/vec4 v000001f0b0cab4d0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f0b0c86320;
T_12 ;
    %wait E_000001f0b0cb4750;
    %load/vec4 v000001f0b0d10170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f0b0d11070_0, 0, 8;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v000001f0b0d10a30_0;
    %pad/u 8;
    %store/vec4 v000001f0b0d11070_0, 0, 8;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v000001f0b0d11110_0;
    %pad/u 8;
    %store/vec4 v000001f0b0d11070_0, 0, 8;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v000001f0b0d0f770_0;
    %store/vec4 v000001f0b0d11070_0, 0, 8;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "alu.v";
    "./mult.v";
    "./Restador_4bit.v";
    "./sum4bit.v";
    "./sum1bit.v";
