Information: Updating design information... (UID-85)
Warning: Design 'j1_wb' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : j1_wb
Version: N-2017.09-SP2
Date   : Thu Dec 14 10:10:32 2017
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          1.13
  Critical Path Slack:           0.37
  Critical Path Clk Period:      2.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.37
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          2.00
  Critical Path Slack:           0.50
  Critical Path Clk Period:      2.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          2.37
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         65
  Hierarchical Port Count:        260
  Leaf Cell Count:               3117
  Buf/Inv Cell Count:             231
  Buf Cell Count:                  30
  Inv Cell Count:                 201
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1986
  Sequential Cell Count:         1131
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     8846.813019
  Noncombinational Area: 18411.221059
  Buf/Inv Area:            727.473618
  Total Buffer Area:           164.40
  Total Inverter Area:         563.07
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             27258.034078
  Design Area:           27258.034078


  Design Rules
  -----------------------------------
  Total Number of Nets:          3144
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: lcs07.cc.local

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                7.72
  Overall Compile Wall Clock Time:     4.91

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
