<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcdmac300_fifo</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcdmac300_fifo'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcdmac300_fifo')">atcdmac300_fifo</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.08</td>
<td class="s7 cl rt"><a href="mod1233.html#Line" > 78.26</a></td>
<td class="s7 cl rt"><a href="mod1233.html#Cond" > 74.29</a></td>
<td class="s9 cl rt"><a href="mod1233.html#Toggle" > 98.08</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1233.html#Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcdmac300/hdl/atcdmac300_fifo.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcdmac300/hdl/atcdmac300_fifo.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1233.html#inst_tag_145771"  onclick="showContent('inst_tag_145771')">config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo</a></td>
<td class="s6 cl rt"> 61.84</td>
<td class="s5 cl rt"><a href="mod1233.html#inst_tag_145771_Line" > 56.52</a></td>
<td class="s6 cl rt"><a href="mod1233.html#inst_tag_145771_Cond" > 67.62</a></td>
<td class="s5 cl rt"><a href="mod1233.html#inst_tag_145771_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1233.html#inst_tag_145771_Branch" > 69.39</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1233.html#inst_tag_145770"  onclick="showContent('inst_tag_145770')">config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo</a></td>
<td class="s8 cl rt"> 84.08</td>
<td class="s7 cl rt"><a href="mod1233.html#inst_tag_145770_Line" > 78.26</a></td>
<td class="s7 cl rt"><a href="mod1233.html#inst_tag_145770_Cond" > 74.29</a></td>
<td class="s9 cl rt"><a href="mod1233.html#inst_tag_145770_Toggle" > 98.08</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1233.html#inst_tag_145770_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_145771'>
<hr>
<a name="inst_tag_145771"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_145771" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.84</td>
<td class="s5 cl rt"><a href="mod1233.html#inst_tag_145771_Line" > 56.52</a></td>
<td class="s6 cl rt"><a href="mod1233.html#inst_tag_145771_Cond" > 67.62</a></td>
<td class="s5 cl rt"><a href="mod1233.html#inst_tag_145771_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1233.html#inst_tag_145771_Branch" > 69.39</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.09</td>
<td class="s6 cl rt"> 64.71</td>
<td class="s6 cl rt"> 67.86</td>
<td class="s5 cl rt"> 52.17</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.69</td>
<td class="s8 cl rt"> 87.23</td>
<td class="s6 cl rt"> 66.37</td>
<td class="s8 cl rt"> 85.95</td>
<td class="s2 cl rt"> 22.22</td>
<td class="s7 cl rt"> 71.68</td>
<td class="wht cl rt"></td>
<td><a href="mod157.html#inst_tag_13278" >atcdmac300_engine_1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1905.html#inst_tag_230895" id="tag_urg_inst_230895">nds_sync_fifo_clr</a></td>
<td class="s7 cl rt"> 70.41</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s5 cl rt"> 50.60</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_145770'>
<hr>
<a name="inst_tag_145770"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_145770" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.08</td>
<td class="s7 cl rt"><a href="mod1233.html#inst_tag_145770_Line" > 78.26</a></td>
<td class="s7 cl rt"><a href="mod1233.html#inst_tag_145770_Cond" > 74.29</a></td>
<td class="s9 cl rt"><a href="mod1233.html#inst_tag_145770_Toggle" > 98.08</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1233.html#inst_tag_145770_Branch" > 85.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.07</td>
<td class="s8 cl rt"> 85.29</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 98.45</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.13</td>
<td class="s9 cl rt"> 94.68</td>
<td class="s9 cl rt"> 90.33</td>
<td class="s9 cl rt"> 99.82</td>
<td class="s6 cl rt"> 61.11</td>
<td class="s9 cl rt"> 94.69</td>
<td class="wht cl rt"></td>
<td><a href="mod157.html#inst_tag_13277" >atcdmac300_engine_0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1905.html#inst_tag_230894" id="tag_urg_inst_230894">nds_sync_fifo_clr</a></td>
<td class="s9 cl rt"> 96.13</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s9 cl rt"> 98.80</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcdmac300_fifo'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1233.html" >atcdmac300_fifo</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>46</td><td>36</td><td>78.26</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>258</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>266</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>337</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>357</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>377</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1356</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
257                     always @(posedge aclk or negedge aresetn) begin
258        1/1          	if (!aresetn) begin
259        1/1          		s28 &lt;= {BYTE_OFFSET_WIDTH{1'b0}};
260                     	end
261        1/1          	else if (dma_fifo_wr &amp; dma_fifo_last_wr) begin
262        1/1          		s28 &lt;= s26;
263                     	end
                        MISSING_ELSE
264                     end
265                     always @(posedge aclk or negedge aresetn) begin
266        1/1          	if (!aresetn) begin
267        1/1          		s27 &lt;= {BYTE_OFFSET_WIDTH{1'b0}};
268                     	end
269        1/1          	else if (s0) begin
270        1/1          		s27 &lt;= {BYTE_OFFSET_WIDTH{1'b0}};
271                     	end
272        1/1          	else if ((dma_fifo_wr || dma_fifo_rd)
273                     	`ifdef ATCDMAC300_DATA_WIDTH_32
274                     						&amp;&amp; (!s13)
275                     	`endif
276                     	`ifdef ATCDMAC300_DATA_WIDTH_64
277                     						&amp;&amp; (!s14)
278                     	`endif
279                     	`ifdef ATCDMAC300_DATA_WIDTH_128
280                     						&amp;&amp; (!s15)
281                     	`endif
282                     	`ifdef ATCDMAC300_DATA_WIDTH_256
283                     						&amp;&amp; (!s16)
284                     	`endif
285                     		) begin
286        <font color = "red">0/1     ==>  		s27 &lt;= s26;</font>
287                     	end
                        MISSING_ELSE
288                     end
289                     
290                     nds_sync_fifo_clr #(
291                             .DATA_WIDTH	     (`DMA_DATA_WIDTH),
292                             .FIFO_DEPTH	     (`ATCDMAC300_FIFO_DEPTH),
293                             .POINTER_INDEX_WIDTH (`ATCDMAC300_FIFO_POINTER_WIDTH)
294                     ) nds_sync_fifo_clr (
295                     	.reset_n(aresetn),
296                     	.clk(aclk),
297                     	.wr(s2),
298                     	.wr_data(s7),
299                     	.rd(s3),
300                     	.rd_data(s8),
301                     	.empty(s4),
302                     	.full(s5),
303                     	.wr_ptr(s19),
304                     	.rd_ptr(s20),
305                     	.fifo_clr(s18)
306                     );
307                     
308                     	assign	s10 = s17 ? {
309                     				     s8[  7:  0], s8[ 15:  8], s8[ 23: 16], s8[ 31: 24]
310                     `ifdef ATCDMAC300_DATA_WIDTH_GE_64
311                     				    ,s8[ 39: 32], s8[ 47: 40], s8[ 55: 48], s8[ 63: 56]
312                     `ifdef ATCDMAC300_DATA_WIDTH_GE_128
313                     				    ,s8[ 71: 64], s8[ 79: 72], s8[ 87: 80], s8[ 95: 88]
314                     				    ,s8[103: 96], s8[111:104], s8[119:112], s8[127:120]
315                     `ifdef ATCDMAC300_DATA_WIDTH_GE_256
316                     				    ,s8[135:128], s8[143:136], s8[151:144], s8[159:152]
317                     				    ,s8[167:160], s8[175:168], s8[183:176], s8[191:184]
318                     				    ,s8[199:192], s8[207:200], s8[215:208], s8[223:216]
319                     				    ,s8[231:224], s8[239:232], s8[247:240], s8[255:248]
320                     `endif
321                     `endif
322                     `endif
323                     				     } : s8;
324                     
325                     
326                     `ifdef ATCDMAC300_DATA_WIDTH_32
327                     	assign s29 	=  (s11  &amp;&amp; (s27 ==  {`ATCDMAC300_BYTE_OFFSET_WIDTH{1'b1}}))
328                     				|| (s12 &amp;&amp; (s27 == {{`ATCDMAC300_BYTE_OFFSET_WIDTH-1{1'b1}},1'b0}))
329                     				|| (s13);
330                     
331                     	assign	s26 =   s27  +
332                     						    (s12 ?	{{`ATCDMAC300_BYTE_OFFSET_WIDTH-1{1'b1}},1'b0} :
333                     						     s11  ?	{{`ATCDMAC300_BYTE_OFFSET_WIDTH-1{1'b0}},1'b1} :
334                     									 {`ATCDMAC300_BYTE_OFFSET_WIDTH{1'b0}});
335                     
336                     	always @(*) begin
337        1/1          		case (s25[1:0])
338                     			2'b01: begin
339        <font color = "red">0/1     ==>  				s9[31:24] 	= s10[7:0];</font>
340        <font color = "red">0/1     ==>  				s9[23:0] 	= s10[31:8];</font>
341                     			end
342                     			2'b10: begin
343        <font color = "red">0/1     ==>  				s9[31:16] 	= s10[15:0];</font>
344        <font color = "red">0/1     ==>  				s9[15:0] 	= s10[31:16];</font>
345                     			end
346                     			2'b11: begin
347        1/1          				s9[31:8] 	= s10[23:0];
348        1/1          				s9[7:0] 	= s10[31:24];
349                     			end
350                     			default: begin
351        1/1          				s9 		= s10[31:0];
352                     			end
353                     		endcase
354                     	end
355                     
356                     	always @(*) begin
357        1/1          		case (dma_fifo_byte_offset[1:0])
358                     			2'b01: begin
359        1/1          				dma_fifo_rdata[31:8]	= s9[23:0];
360        1/1          				dma_fifo_rdata[7:0] 	= s9[31:24];
361                     			end
362                     			2'b10: begin
363        1/1          				dma_fifo_rdata[31:16] 	= s9[15:0];
364        1/1          				dma_fifo_rdata[15:0] 	= s9[31:16];
365                     			end
366                     			2'b11: begin
367        <font color = "red">0/1     ==>  				dma_fifo_rdata[31:24] 	= s9[7:0];</font>
368        <font color = "red">0/1     ==>  				dma_fifo_rdata[23:0] 	= s9[31:8];</font>
369                     			end
370                     			default: begin
371        1/1          				dma_fifo_rdata[31:0]	= s9[31:0];
372                     			end
373                     		endcase
374                     	end
375                     
376                     	always @(*) begin
377        1/1          		case (dma_fifo_byte_offset[1:0])
378                     			2'b01: begin
379        1/1          				s1[31:24] 	= dma_fifo_wdata[7:0];
380        1/1          				s1[23:0] 	= dma_fifo_wdata[31:8];
381                     			end
382                     			2'b10: begin
383        1/1          				s1[31:16] 	= dma_fifo_wdata[15:0];
384        1/1          				s1[15:0] 	= dma_fifo_wdata[31:16];
385                     			end
386                     			2'b11: begin
387        <font color = "red">0/1     ==>  				s1[31:8] 	= dma_fifo_wdata[23:0];</font>
388        <font color = "red">0/1     ==>  				s1[7:0] 	= dma_fifo_wdata[31:24];</font>
389                     			end
390                     			default: begin
391        1/1          				s1 		= dma_fifo_wdata;
392                     			end
393                     		endcase
394                     	end
395                     
396                     
397                     	assign s7 = s13  ? 	dma_fifo_wdata :
398                     			    s12 ? 	s44 :
399                     			    			s45;
400                     
401                     	assign s44 = dma_fifo_src_addr_dec ? {s36,            s35, s1[15:0]} :
402                     						              {s1[15:0], s36, s35};
403                     	assign s45  = dma_fifo_src_addr_dec ? {s35,            s36, s37, s1[7:0]} :
404                     						              {s1[7:0],  s37, s36, s35};
405                     
406                     `endif
407                     `ifdef ATCDMAC300_DATA_WIDTH_64
408                     	assign s29 	=  (s11	   &amp;&amp; (s27 ==	3'b111))
409                     				|| (s12	   &amp;&amp; (s27 ==	3'b110))
410                     				|| (s13	   &amp;&amp; (s27 ==	3'b100))
411                     				|| (s14);
412                     
413                     	assign	s26	= s27 + (s13  	?	3'b100 :
414                     						 s12 	?	3'b010 :
415                     						 s11  	?	3'b001 :
416                     										3'b000);
417                     	always @(*) begin
418                     		case (s25[2:0])
419                     			3'b001: begin
420                     				s9[63:56] 	= s10[7:0];
421                     				s9[55:0] 	= s10[63:8];
422                     			end
423                     			3'b010: begin
424                     				s9[63:48] 	= s10[15:0];
425                     				s9[47:0] 	= s10[63:16];
426                     			end
427                     			3'b011: begin
428                     				s9[63:40] 	= s10[23:0];
429                     				s9[39:0] 	= s10[63:24];
430                     			end
431                     			3'b100: begin
432                     				s9[63:32] 	= s10[31:0];
433                     				s9[31:0] 	= s10[63:32];
434                     			end
435                     			3'b101: begin
436                     				s9[63:24] 	= s10[39:0];
437                     				s9[23:0] 	= s10[63:40];
438                     			end
439                     			3'b110: begin
440                     				s9[63:16] 	= s10[47:0];
441                     				s9[15:0] 	= s10[63:48];
442                     			end
443                     			3'b111: begin
444                     				s9[63:8] 	= s10[55:0];
445                     				s9[7:0] 	= s10[63:56];
446                     			end
447                     			default: begin
448                     				s9 		= s10[63:0];
449                     			end
450                     		endcase
451                     	end
452                     	always @(*) begin
453                     		case (dma_fifo_byte_offset[2:0])
454                     			3'b001: begin
455                     				dma_fifo_rdata[63:8]	= s9[55:0];
456                     				dma_fifo_rdata[7:0] 	= s9[63:56];
457                     			end
458                     			3'b010: begin
459                     				dma_fifo_rdata[63:16] 	= s9[47:0];
460                     				dma_fifo_rdata[15:0] 	= s9[63:48];
461                     			end
462                     			3'b011: begin
463                     				dma_fifo_rdata[63:24] 	= s9[39:0];
464                     				dma_fifo_rdata[23:0] 	= s9[63:40];
465                     			end
466                     			3'b100: begin
467                     				dma_fifo_rdata[63:32] 	= s9[31:0];
468                     				dma_fifo_rdata[31:0] 	= s9[63:32];
469                     			end
470                     			3'b101: begin
471                     				dma_fifo_rdata[63:40] 	= s9[23:0];
472                     				dma_fifo_rdata[39:0] 	= s9[63:24];
473                     			end
474                     			3'b110: begin
475                     				dma_fifo_rdata[63:48] 	= s9[15:0];
476                     				dma_fifo_rdata[47:0] 	= s9[63:16];
477                     			end
478                     			3'b111: begin
479                     				dma_fifo_rdata[63:56] 	= s9[7:0];
480                     				dma_fifo_rdata[55:0] 	= s9[63:8];
481                     			end
482                     			default: begin
483                     				dma_fifo_rdata 		= s9;
484                     			end
485                     		endcase
486                     	end
487                     	always @(*) begin
488                     		case (dma_fifo_byte_offset[2:0])
489                     			3'b001: begin
490                     				s1[63:56] 	= dma_fifo_wdata[7:0];
491                     				s1[55:0] 	= dma_fifo_wdata[63:8];
492                     			end
493                     			3'b010: begin
494                     				s1[63:48] 	= dma_fifo_wdata[15:0];
495                     				s1[47:0] 	= dma_fifo_wdata[63:16];
496                     			end
497                     			3'b011: begin
498                     				s1[63:40] 	= dma_fifo_wdata[23:0];
499                     				s1[39:0] 	= dma_fifo_wdata[63:24];
500                     			end
501                     			3'b100: begin
502                     				s1[63:32] 	= dma_fifo_wdata[31:0];
503                     				s1[31:0] 	= dma_fifo_wdata[63:32];
504                     			end
505                     			3'b101: begin
506                     				s1[63:24] 	= dma_fifo_wdata[39:0];
507                     				s1[23:0] 	= dma_fifo_wdata[63:40];
508                     			end
509                     			3'b110: begin
510                     				s1[63:16] 	= dma_fifo_wdata[47:0];
511                     				s1[15:0] 	= dma_fifo_wdata[63:48];
512                     			end
513                     			3'b111: begin
514                     				s1[63:8] 	= dma_fifo_wdata[55:0];
515                     				s1[7:0] 	= dma_fifo_wdata[63:56];
516                     			end
517                     			default: begin
518                     				s1[63:0] 	= dma_fifo_wdata[63:0];
519                     			end
520                     		endcase
521                     	end
522                     
523                     	assign s62 = dma_fifo_src_addr_dec ?
524                     	{s50,            s37, s36, s35, s1[31:0]} :
525                     	{s1[31:0], s50, s37, s36, s35};
526                     	assign s44 = dma_fifo_src_addr_dec ?
527                     	{s36,            s35, s50, s37, s52, s51, s1[15:0]} :
528                     	{s1[15:0], s52, s51, s50, s37, s36, s35};
529                     	assign s45 = dma_fifo_src_addr_dec ?
530                     	{s35,           s36, s37, s50, s51, s52, s53, s1[7:0]} :
531                     	{s1[7:0], s53, s52, s51, s50, s37, s36, s35};
532                     
533                     	assign s7 = s14 ? dma_fifo_wdata :
534                                                 s13        ? s62 :
535                     			    s12       ? s44 :
536                                                                          s45;
537                     
538                     `endif
539                     `ifdef ATCDMAC300_DATA_WIDTH_128
540                     	assign s29 	=  (s11	   &amp;&amp; (s27 ==	4'b1111))
541                     				|| (s12	   &amp;&amp; (s27 ==	4'b1110))
542                     				|| (s13	   &amp;&amp; (s27 ==	4'b1100))
543                     				|| (s14 &amp;&amp; (s27 ==	4'b1000))
544                     				|| (s15);
545                     
546                     	assign	s26	= s27 + (s14	?	4'b1000 :
547                     						 s13	?	4'b0100 :
548                     						 s12	?	4'b0010 :
549                     						 s11	?	4'b0001 :
550                     										4'b0000);
551                     	always @(*) begin
552                     		case (s25[3:0])
553                     			4'b0001: begin
554                     				s9[127:120] 	= s10[  7:  0];
555                     				s9[119:  0] 	= s10[127:  8];
556                     			end
557                     			4'b0010: begin
558                     				s9[127:112] 	= s10[ 15:  0];
559                     				s9[111:  0] 	= s10[127:  16];
560                     			end
561                     			4'b0011: begin
562                     				s9[127:104] 	= s10[ 23:  0];
563                     				s9[103:  0] 	= s10[127: 24];
564                     			end
565                     			4'b0100: begin
566                     				s9[127: 96] 	= s10[ 31:  0];
567                     				s9[ 95:  0] 	= s10[127: 32];
568                     			end
569                     			4'b0101: begin
570                     				s9[127: 88] 	= s10[ 39:  0];
571                     				s9[ 87:  0] 	= s10[127: 40];
572                     			end
573                     			4'b0110: begin
574                     				s9[127: 80] 	= s10[ 47:  0];
575                     				s9[ 79:  0] 	= s10[127: 48];
576                     			end
577                     			4'b0111: begin
578                     				s9[127: 72] 	= s10[ 55:  0];
579                     				s9[ 71:  0] 	= s10[127: 56];
580                     			end
581                     			4'b1000: begin
582                     				s9[127: 64] 	= s10[ 63:  0];
583                     				s9[ 63:  0] 	= s10[127: 64];
584                     			end
585                     			4'b1001: begin
586                     				s9[127: 56] 	= s10[ 71:  0];
587                     				s9[ 55:  0] 	= s10[127: 72];
588                     			end
589                     			4'b1010: begin
590                     				s9[127: 48] 	= s10[ 79:  0];
591                     				s9[ 47:  0] 	= s10[127: 80];
592                     			end
593                     			4'b1011: begin
594                     				s9[127: 40] 	= s10[ 87:  0];
595                     				s9[ 39:  0] 	= s10[127: 88];
596                     			end
597                     			4'b1100: begin
598                     				s9[127: 32] 	= s10[ 95:  0];
599                     				s9[ 31:  0] 	= s10[127: 96];
600                     			end
601                     			4'b1101: begin
602                     				s9[127: 24] 	= s10[103:  0];
603                     				s9[ 23:  0] 	= s10[127:104];
604                     			end
605                     			4'b1110: begin
606                     				s9[127: 16] 	= s10[111:  0];
607                     				s9[ 15:  0] 	= s10[127:112];
608                     			end
609                     			4'b1111: begin
610                     				s9[127:  8] 	= s10[119:  0];
611                     				s9[  7:  0] 	= s10[127:120];
612                     			end
613                     			default: begin
614                     				s9[127:  0]	= s10[127:0];
615                     			end
616                     		endcase
617                     	end
618                     	always @(*) begin
619                     		case (dma_fifo_byte_offset[3:0])
620                     			4'b0001: begin
621                     				dma_fifo_rdata[127:  8]		= s9[119:  0];
622                     				dma_fifo_rdata[  7:  0] 	= s9[127:120];
623                     			end
624                     			4'b0010: begin
625                     				dma_fifo_rdata[127: 16] 	= s9[111:  0];
626                     				dma_fifo_rdata[ 15:  0] 	= s9[127:112];
627                     			end
628                     			4'b0011: begin
629                     				dma_fifo_rdata[127: 24] 	= s9[103:  0];
630                     				dma_fifo_rdata[ 23:  0] 	= s9[127:104];
631                     			end
632                     			4'b0100: begin
633                     				dma_fifo_rdata[127: 32] 	= s9[ 95:  0];
634                     				dma_fifo_rdata[ 31:  0] 	= s9[127: 96];
635                     			end
636                     			4'b0101: begin
637                     				dma_fifo_rdata[127: 40] 	= s9[ 87:  0];
638                     				dma_fifo_rdata[ 39:  0] 	= s9[127: 88];
639                     			end
640                     			4'b0110: begin
641                     				dma_fifo_rdata[127: 48] 	= s9[ 79:  0];
642                     				dma_fifo_rdata[ 47:  0] 	= s9[127: 80];
643                     			end
644                     			4'b0111: begin
645                     				dma_fifo_rdata[127: 56] 	= s9[ 71:  0];
646                     				dma_fifo_rdata[ 55:  0] 	= s9[127: 72];
647                     			end
648                     			4'b1000: begin
649                     				dma_fifo_rdata[127: 64] 	= s9[ 63:  0];
650                     				dma_fifo_rdata[ 63:  0] 	= s9[127: 64];
651                     			end
652                     			4'b1001: begin
653                     				dma_fifo_rdata[127: 72]		= s9[ 55:  0];
654                     				dma_fifo_rdata[ 71:  0] 	= s9[127: 56];
655                     			end
656                     			4'b1010: begin
657                     				dma_fifo_rdata[127: 80] 	= s9[ 47:  0];
658                     				dma_fifo_rdata[ 79:  0] 	= s9[127: 48];
659                     			end
660                     			4'b1011: begin
661                     				dma_fifo_rdata[127: 88] 	= s9[ 39:  0];
662                     				dma_fifo_rdata[ 87:  0] 	= s9[127: 40];
663                     			end
664                     			4'b1100: begin
665                     				dma_fifo_rdata[127: 96] 	= s9[ 31:  0];
666                     				dma_fifo_rdata[ 95:  0] 	= s9[127: 32];
667                     			end
668                     			4'b1101: begin
669                     				dma_fifo_rdata[127:104] 	= s9[ 23:  0];
670                     				dma_fifo_rdata[103:  0] 	= s9[127: 24];
671                     			end
672                     			4'b1110: begin
673                     				dma_fifo_rdata[127:112] 	= s9[ 15:  0];
674                     				dma_fifo_rdata[111:  0] 	= s9[127: 16];
675                     			end
676                     			4'b1111: begin
677                     				dma_fifo_rdata[127:120] 	= s9[  7:  0];
678                     				dma_fifo_rdata[119:  0] 	= s9[127:  8];
679                     			end
680                     			default: begin
681                     				dma_fifo_rdata[127:  0] 	= s9[127:  0];
682                     			end
683                     		endcase
684                     	end
685                     	always @(*) begin
686                     		case (dma_fifo_byte_offset[3:0])
687                     			4'b0001: begin
688                     				s1[127:120] 	= dma_fifo_wdata[  7:  0];
689                     				s1[119:  0] 	= dma_fifo_wdata[127:  8];
690                     			end
691                     			4'b0010: begin
692                     				s1[127:112] 	= dma_fifo_wdata[ 15:  0];
693                     				s1[111:  0] 	= dma_fifo_wdata[127: 16];
694                     			end
695                     			4'b0011: begin
696                     				s1[127:104] 	= dma_fifo_wdata[ 23:  0];
697                     				s1[103:  0] 	= dma_fifo_wdata[127: 24];
698                     			end
699                     			4'b0100: begin
700                     				s1[127: 96] 	= dma_fifo_wdata[ 31:  0];
701                     				s1[ 95:  0] 	= dma_fifo_wdata[127: 32];
702                     			end
703                     			4'b0101: begin
704                     				s1[127: 88] 	= dma_fifo_wdata[ 39:  0];
705                     				s1[87:   0] 	= dma_fifo_wdata[127: 40];
706                     			end
707                     			4'b0110: begin
708                     				s1[127: 80] 	= dma_fifo_wdata[ 47:  0];
709                     				s1[ 79:  0] 	= dma_fifo_wdata[127: 48];
710                     			end
711                     			4'b0111: begin
712                     				s1[127: 72] 	= dma_fifo_wdata[ 55:  0];
713                     				s1[ 71:  0] 	= dma_fifo_wdata[127: 56];
714                     			end
715                     			4'b1000: begin
716                     				s1[127: 64] 	= dma_fifo_wdata[ 63:  0];
717                     				s1[ 63:  0] 	= dma_fifo_wdata[127: 64];
718                     			end
719                     			4'b1001: begin
720                     				s1[127: 56] 	= dma_fifo_wdata[ 71:  0];
721                     				s1[ 55:  0] 	= dma_fifo_wdata[127: 72];
722                     			end
723                     			4'b1010: begin
724                     				s1[127: 48] 	= dma_fifo_wdata[ 79:  0];
725                     				s1[ 47:  0] 	= dma_fifo_wdata[127: 80];
726                     			end
727                     			4'b1011: begin
728                     				s1[127: 40] 	= dma_fifo_wdata[ 87:  0];
729                     				s1[ 39:  0] 	= dma_fifo_wdata[127: 88];
730                     			end
731                     			4'b1100: begin
732                     				s1[127: 32] 	= dma_fifo_wdata[ 95:  0];
733                     				s1[ 31:  0] 	= dma_fifo_wdata[127: 96];
734                     			end
735                     			4'b1101: begin
736                     				s1[127: 24] 	= dma_fifo_wdata[103:  0];
737                     				s1[ 23:  0] 	= dma_fifo_wdata[127:104];
738                     			end
739                     			4'b1110: begin
740                     				s1[127: 16] 	= dma_fifo_wdata[111:  0];
741                     				s1[ 15:  0] 	= dma_fifo_wdata[127:112];
742                     			end
743                     			4'b1111: begin
744                     				s1[127:  8] 	= dma_fifo_wdata[119:  0];
745                     				s1[  7:  0] 	= dma_fifo_wdata[127:120];
746                     			end
747                     			default: begin
748                     				s1[127:  0] 	= dma_fifo_wdata[127:  0];
749                     			end
750                     		endcase
751                     	end
752                     
753                     	assign s95 =	 dma_fifo_src_addr_dec ?
754                     						{s71           , s53 , s52           , s51             ,
755                     						 s50           , s37 , s36           , s35             ,
756                     						                                                                     s1[63:0]} :
757                     						{s1[63:0]                                                                      ,
758                     						 s71           , s53 , s52           , s51             ,
759                     						 s50           , s37 , s36           , s35           } ;
760                     
761                     	assign s62 =		 dma_fifo_src_addr_dec ?
762                     						{s50           , s37 , s36           , s35             ,
763                     						 s71           , s53 , s52           , s51             ,
764                     						 s75          , s74, s73           , s72             ,
765                     						                                                                     s1[31:0]} :
766                     						{s1[31:0]                                                                      ,
767                     						 s75          , s74, s73           , s72             ,
768                     						 s71           , s53 , s52           , s51             ,
769                     						 s50           , s37 , s36           , s35           } ;
770                     
771                     	assign s44 =		 dma_fifo_src_addr_dec ?
772                     						{s36           , s35 , s50           , s37             ,
773                     						 s52           , s51 , s71           , s53             ,
774                     						 s73           , s72 , s75          , s74            ,
775                     						 s77          , s76,                           s1[15:0]} :
776                     						{s1[15:0],                 s77          , s76            ,
777                     						 s75          , s74, s73           , s72             ,
778                     						 s71           , s53 , s52           , s51             ,
779                     						 s50           , s37 , s36           , s35           } ;
780                     
781                     	assign s45 =		 dma_fifo_src_addr_dec ?
782                     						{s35           , s36 , s37           , s50             ,
783                     						 s51           , s52 , s53           , s71             ,
784                     						 s72           , s73 , s74          , s75            ,
785                     						 s76          , s77, s78          , s1[ 7:0]} :
786                     						{s1[ 7:0], s78, s77          , s76            ,
787                     						 s75          , s74, s73           , s72             ,
788                     						 s71           , s53 , s52           , s51             ,
789                     						 s50           , s37 , s36           , s35           } ;
790                     
791                     	assign s7 = s15   ? dma_fifo_wdata :
792                     			    s14 ? s95 :
793                                                 s13        ? s62 :
794                     			    s12       ? s44 :
795                                                                          s45;
796                     
797                     `endif
798                     `ifdef ATCDMAC300_DATA_WIDTH_256
799                     	assign s29 	=  (s11	   &amp;&amp; (s27 ==	5'b11111))
800                     				|| (s12	   &amp;&amp; (s27 ==	5'b11110))
801                     				|| (s13	   &amp;&amp; (s27 ==	5'b11100))
802                     				|| (s14 &amp;&amp; (s27 ==	5'b11000))
803                     				|| (s15   &amp;&amp; (s27 ==	5'b10000))
804                     				|| (s16);
805                     
806                     	assign	s26	= s27 + (s15	?	5'b10000 :
807                     						 s14	?	5'b01000 :
808                     						 s13	?	5'b00100 :
809                     						 s12	?	5'b00010 :
810                     						 s11	?	5'b00001 :
811                     								  		5'b00000);
812                     	always @(*) begin
813                     		case (s25[4:0])
814                     			5'b00001: begin
815                     				s9[255:248] 	= s10[  7:  0];
816                     				s9[247:  0] 	= s10[255:  8];
817                     			end
818                     			5'b00010: begin
819                     				s9[255:240] 	= s10[ 15:  0];
820                     				s9[239:  0] 	= s10[255: 16];
821                     			end
822                     			5'b00011: begin
823                     				s9[255:232] 	= s10[ 23:  0];
824                     				s9[231:  0] 	= s10[255: 24];
825                     			end
826                     			5'b00100: begin
827                     				s9[255:224] 	= s10[ 31:  0];
828                     				s9[223:  0] 	= s10[255: 32];
829                     			end
830                     			5'b00101: begin
831                     				s9[255:216] 	= s10[ 39:  0];
832                     				s9[215:  0] 	= s10[255: 40];
833                     			end
834                     			5'b00110: begin
835                     				s9[255:208] 	= s10[ 47:  0];
836                     				s9[207:  0] 	= s10[255: 48];
837                     			end
838                     			5'b00111: begin
839                     				s9[255:200] 	= s10[ 55:  0];
840                     				s9[199:  0] 	= s10[255: 56];
841                     			end
842                     			5'b01000: begin
843                     				s9[255:192] 	= s10[ 63:  0];
844                     				s9[191:  0] 	= s10[255: 64];
845                     			end
846                     			5'b01001: begin
847                     				s9[255:184] 	= s10[ 71:  0];
848                     				s9[183:  0] 	= s10[255: 72];
849                     			end
850                     			5'b01010: begin
851                     				s9[255:176] 	= s10[ 79:  0];
852                     				s9[175:  0] 	= s10[255: 80];
853                     			end
854                     			5'b01011: begin
855                     				s9[255:168] 	= s10[ 87:  0];
856                     				s9[167:  0] 	= s10[255: 88];
857                     			end
858                     			5'b01100: begin
859                     				s9[255:160] 	= s10[ 95:  0];
860                     				s9[159:  0] 	= s10[255: 96];
861                     			end
862                     			5'b01101: begin
863                     				s9[255:152] 	= s10[103:  0];
864                     				s9[151:  0] 	= s10[255:104];
865                     			end
866                     			5'b01110: begin
867                     				s9[255:144] 	= s10[111:  0];
868                     				s9[143:  0] 	= s10[255:112];
869                     			end
870                     			5'b01111: begin
871                     				s9[255:136] 	= s10[119:  0];
872                     				s9[135:  0] 	= s10[255:120];
873                     			end
874                     			5'b10000: begin
875                     				s9[255:128] 	= s10[127:  0];
876                     				s9[127:  0] 	= s10[255:128];
877                     			end
878                     			5'b10001: begin
879                     				s9[255:120] 	= s10[135:  0];
880                     				s9[119:  0] 	= s10[255:136];
881                     			end
882                     			5'b10010: begin
883                     				s9[255:112] 	= s10[143:  0];
884                     				s9[111:  0] 	= s10[255:144];
885                     			end
886                     			5'b10011: begin
887                     				s9[255:104] 	= s10[151:  0];
888                     				s9[103:  0] 	= s10[255:152];
889                     			end
890                     			5'b10100: begin
891                     				s9[255: 96] 	= s10[159:  0];
892                     				s9[ 95:  0] 	= s10[255:160];
893                     			end
894                     			5'b10101: begin
895                     				s9[255: 88] 	= s10[167:  0];
896                     				s9[ 87:  0] 	= s10[255:168];
897                     			end
898                     			5'b10110: begin
899                     				s9[255: 80] 	= s10[175:  0];
900                     				s9[ 79:  0] 	= s10[255:176];
901                     			end
902                     			5'b10111: begin
903                     				s9[255: 72] 	= s10[183:  0];
904                     				s9[ 71:  0] 	= s10[255:184];
905                     			end
906                     			5'b11000: begin
907                     				s9[255: 64] 	= s10[191:  0];
908                     				s9[ 63:  0] 	= s10[255:192];
909                     			end
910                     			5'b11001: begin
911                     				s9[255: 56] 	= s10[199:  0];
912                     				s9[ 55:  0] 	= s10[255:200];
913                     			end
914                     			5'b11010: begin
915                     				s9[255: 48] 	= s10[207:  0];
916                     				s9[ 47:  0] 	= s10[255:208];
917                     			end
918                     			5'b11011: begin
919                     				s9[255: 40] 	= s10[215:  0];
920                     				s9[ 39:  0] 	= s10[255:216];
921                     			end
922                     			5'b11100: begin
923                     				s9[255: 32] 	= s10[223:  0];
924                     				s9[ 31:  0] 	= s10[255:224];
925                     			end
926                     			5'b11101: begin
927                     				s9[255: 24] 	= s10[231:  0];
928                     				s9[ 23:  0] 	= s10[255:232];
929                     			end
930                     			5'b11110: begin
931                     				s9[255: 16] 	= s10[239:  0];
932                     				s9[ 15:  0] 	= s10[255:240];
933                     			end
934                     			5'b11111: begin
935                     				s9[255:  8] 	= s10[247:  0];
936                     				s9[  7:  0] 	= s10[255:248];
937                     			end
938                     			default: begin
939                     				s9[255:  0]	= s10[255:0];
940                     			end
941                     		endcase
942                     	end
943                     	always @(*) begin
944                     		case (dma_fifo_byte_offset[4:0])
945                     			5'b00001: begin
946                     				dma_fifo_rdata[255:  8]		= s9[247:  0];
947                     				dma_fifo_rdata[  7:  0] 	= s9[255:248];
948                     			end
949                     			5'b00010: begin
950                     				dma_fifo_rdata[255: 16] 	= s9[239:  0];
951                     				dma_fifo_rdata[ 15:  0] 	= s9[255:240];
952                     			end
953                     			5'b00011: begin
954                     				dma_fifo_rdata[255: 24] 	= s9[231:  0];
955                     				dma_fifo_rdata[ 23:  0] 	= s9[255:232];
956                     			end
957                     			5'b00100: begin
958                     				dma_fifo_rdata[255: 32] 	= s9[223:  0];
959                     				dma_fifo_rdata[ 31:  0] 	= s9[255:224];
960                     			end
961                     			5'b00101: begin
962                     				dma_fifo_rdata[255: 40] 	= s9[215:  0];
963                     				dma_fifo_rdata[ 39:  0] 	= s9[255:216];
964                     			end
965                     			5'b00110: begin
966                     				dma_fifo_rdata[255: 48] 	= s9[207:  0];
967                     				dma_fifo_rdata[ 47:  0] 	= s9[255:208];
968                     			end
969                     			5'b00111: begin
970                     				dma_fifo_rdata[255: 56] 	= s9[199:  0];
971                     				dma_fifo_rdata[ 55:  0] 	= s9[255:200];
972                     			end
973                     			5'b01000: begin
974                     				dma_fifo_rdata[255: 64] 	= s9[191:  0];
975                     				dma_fifo_rdata[ 63:  0] 	= s9[255:192];
976                     			end
977                     			5'b01001: begin
978                     				dma_fifo_rdata[255: 72]		= s9[183:  0];
979                     				dma_fifo_rdata[ 71:  0] 	= s9[255:184];
980                     			end
981                     			5'b01010: begin
982                     				dma_fifo_rdata[255: 80] 	= s9[175:  0];
983                     				dma_fifo_rdata[ 79:  0] 	= s9[255:176];
984                     			end
985                     			5'b01011: begin
986                     				dma_fifo_rdata[255: 88] 	= s9[167:  0];
987                     				dma_fifo_rdata[ 87:  0] 	= s9[255:168];
988                     			end
989                     			5'b01100: begin
990                     				dma_fifo_rdata[255: 96] 	= s9[159:  0];
991                     				dma_fifo_rdata[ 95:  0] 	= s9[255:160];
992                     			end
993                     			5'b01101: begin
994                     				dma_fifo_rdata[255:104] 	= s9[151:  0];
995                     				dma_fifo_rdata[103:  0] 	= s9[255:152];
996                     			end
997                     			5'b01110: begin
998                     				dma_fifo_rdata[255:112] 	= s9[143:  0];
999                     				dma_fifo_rdata[111:  0] 	= s9[255:144];
1000                    			end
1001                    			5'b01111: begin
1002                    				dma_fifo_rdata[255:120] 	= s9[135:  0];
1003                    				dma_fifo_rdata[119:  0] 	= s9[255:136];
1004                    			end
1005                    			5'b10000: begin
1006                    				dma_fifo_rdata[255:128] 	= s9[127:  0];
1007                    				dma_fifo_rdata[127:  0] 	= s9[255:128];
1008                    			end
1009                    			5'b10001: begin
1010                    				dma_fifo_rdata[255:136]		= s9[119:  0];
1011                    				dma_fifo_rdata[135:  0] 	= s9[255:120];
1012                    			end
1013                    			5'b10010: begin
1014                    				dma_fifo_rdata[255:144] 	= s9[111:  0];
1015                    				dma_fifo_rdata[143:  0] 	= s9[255:112];
1016                    			end
1017                    			5'b10011: begin
1018                    				dma_fifo_rdata[255:152] 	= s9[103:  0];
1019                    				dma_fifo_rdata[151:  0] 	= s9[255:104];
1020                    			end
1021                    			5'b10100: begin
1022                    				dma_fifo_rdata[255:160] 	= s9[ 95:  0];
1023                    				dma_fifo_rdata[159:  0] 	= s9[255: 96];
1024                    			end
1025                    			5'b10101: begin
1026                    				dma_fifo_rdata[255:168] 	= s9[ 87:  0];
1027                    				dma_fifo_rdata[167:  0] 	= s9[255: 88];
1028                    			end
1029                    			5'b10110: begin
1030                    				dma_fifo_rdata[255:176] 	= s9[ 79:  0];
1031                    				dma_fifo_rdata[175:  0] 	= s9[255: 80];
1032                    			end
1033                    			5'b10111: begin
1034                    				dma_fifo_rdata[255:184] 	= s9[ 71:  0];
1035                    				dma_fifo_rdata[183:  0] 	= s9[255: 72];
1036                    			end
1037                    			5'b11000: begin
1038                    				dma_fifo_rdata[255:192] 	= s9[ 63:  0];
1039                    				dma_fifo_rdata[191:  0] 	= s9[255: 64];
1040                    			end
1041                    			5'b11001: begin
1042                    				dma_fifo_rdata[255:200]		= s9[ 55:  0];
1043                    				dma_fifo_rdata[199:  0] 	= s9[255: 56];
1044                    			end
1045                    			5'b11010: begin
1046                    				dma_fifo_rdata[255:208] 	= s9[ 47:  0];
1047                    				dma_fifo_rdata[207:  0] 	= s9[255: 48];
1048                    			end
1049                    			5'b11011: begin
1050                    				dma_fifo_rdata[255:216] 	= s9[ 39:  0];
1051                    				dma_fifo_rdata[215:  0] 	= s9[255: 40];
1052                    			end
1053                    			5'b11100: begin
1054                    				dma_fifo_rdata[255:224] 	= s9[ 31:  0];
1055                    				dma_fifo_rdata[223:  0] 	= s9[255: 32];
1056                    			end
1057                    			5'b11101: begin
1058                    				dma_fifo_rdata[255:232] 	= s9[ 23:  0];
1059                    				dma_fifo_rdata[231:  0] 	= s9[255: 24];
1060                    			end
1061                    			5'b11110: begin
1062                    				dma_fifo_rdata[255:240] 	= s9[ 15:  0];
1063                    				dma_fifo_rdata[239:  0] 	= s9[255: 16];
1064                    			end
1065                    			5'b11111: begin
1066                    				dma_fifo_rdata[255:248] 	= s9[  7:  0];
1067                    				dma_fifo_rdata[247:  0] 	= s9[255:  8];
1068                    			end
1069                    			default: begin
1070                    				dma_fifo_rdata[255:  0] 	= s9[255:  0];
1071                    			end
1072                    		endcase
1073                    	end
1074                    	always @(*) begin
1075                    		case (dma_fifo_byte_offset[4:0])
1076                    			5'b00001: begin
1077                    				s1[255:248] 	= dma_fifo_wdata[  7:  0];
1078                    				s1[247:  0] 	= dma_fifo_wdata[255:  8];
1079                    			end
1080                    			5'b00010: begin
1081                    				s1[255:240] 	= dma_fifo_wdata[ 15:  0];
1082                    				s1[239:  0] 	= dma_fifo_wdata[255: 16];
1083                    			end
1084                    			5'b00011: begin
1085                    				s1[255:232] 	= dma_fifo_wdata[ 23:  0];
1086                    				s1[231:  0] 	= dma_fifo_wdata[255: 24];
1087                    			end
1088                    			5'b00100: begin
1089                    				s1[255:224] 	= dma_fifo_wdata[ 31:  0];
1090                    				s1[223:  0] 	= dma_fifo_wdata[255: 32];
1091                    			end
1092                    			5'b00101: begin
1093                    				s1[255:216] 	= dma_fifo_wdata[ 39:  0];
1094                    				s1[215:  0] 	= dma_fifo_wdata[255: 40];
1095                    			end
1096                    			5'b00110: begin
1097                    				s1[255:208] 	= dma_fifo_wdata[ 47:  0];
1098                    				s1[207:  0] 	= dma_fifo_wdata[255: 48];
1099                    			end
1100                    			5'b00111: begin
1101                    				s1[255:200] 	= dma_fifo_wdata[ 55:  0];
1102                    				s1[199:  0] 	= dma_fifo_wdata[255: 56];
1103                    			end
1104                    			5'b01000: begin
1105                    				s1[255:192] 	= dma_fifo_wdata[ 63:  0];
1106                    				s1[191:  0] 	= dma_fifo_wdata[255: 64];
1107                    			end
1108                    			5'b01001: begin
1109                    				s1[255:184] 	= dma_fifo_wdata[ 71:  0];
1110                    				s1[183:  0] 	= dma_fifo_wdata[255: 72];
1111                    			end
1112                    			5'b01010: begin
1113                    				s1[255:176] 	= dma_fifo_wdata[ 79:  0];
1114                    				s1[175:  0] 	= dma_fifo_wdata[255: 80];
1115                    			end
1116                    			5'b01011: begin
1117                    				s1[255:168] 	= dma_fifo_wdata[ 87:  0];
1118                    				s1[167:  0] 	= dma_fifo_wdata[255: 88];
1119                    			end
1120                    			5'b01100: begin
1121                    				s1[255:160] 	= dma_fifo_wdata[ 95:  0];
1122                    				s1[159:  0] 	= dma_fifo_wdata[255: 96];
1123                    			end
1124                    			5'b01101: begin
1125                    				s1[255:152] 	= dma_fifo_wdata[103:  0];
1126                    				s1[151:  0] 	= dma_fifo_wdata[255:104];
1127                    			end
1128                    			5'b01110: begin
1129                    				s1[255:144] 	= dma_fifo_wdata[111:  0];
1130                    				s1[143:  0] 	= dma_fifo_wdata[255:112];
1131                    			end
1132                    			5'b01111: begin
1133                    				s1[255:136] 	= dma_fifo_wdata[119:  0];
1134                    				s1[135:  0] 	= dma_fifo_wdata[255:120];
1135                    			end
1136                    			5'b10000: begin
1137                    				s1[255:128] 	= dma_fifo_wdata[127:  0];
1138                    				s1[127:  0] 	= dma_fifo_wdata[255:128];
1139                    			end
1140                    			5'b10001: begin
1141                    				s1[255:120] 	= dma_fifo_wdata[135:  0];
1142                    				s1[119:  0] 	= dma_fifo_wdata[255:136];
1143                    			end
1144                    			5'b10010: begin
1145                    				s1[255:112] 	= dma_fifo_wdata[143:  0];
1146                    				s1[111:  0] 	= dma_fifo_wdata[255:144];
1147                    			end
1148                    			5'b10011: begin
1149                    				s1[255:104] 	= dma_fifo_wdata[151:  0];
1150                    				s1[103:  0] 	= dma_fifo_wdata[255:152];
1151                    			end
1152                    			5'b10100: begin
1153                    				s1[255: 96] 	= dma_fifo_wdata[159:  0];
1154                    				s1[ 95:  0] 	= dma_fifo_wdata[255:160];
1155                    			end
1156                    			5'b10101: begin
1157                    				s1[255: 88] 	= dma_fifo_wdata[167:  0];
1158                    				s1[87:   0] 	= dma_fifo_wdata[255:168];
1159                    			end
1160                    			5'b10110: begin
1161                    				s1[255: 80] 	= dma_fifo_wdata[175:  0];
1162                    				s1[ 79:  0] 	= dma_fifo_wdata[255:176];
1163                    			end
1164                    			5'b10111: begin
1165                    				s1[255: 72] 	= dma_fifo_wdata[183:  0];
1166                    				s1[ 71:  0] 	= dma_fifo_wdata[255:184];
1167                    			end
1168                    			5'b11000: begin
1169                    				s1[255: 64] 	= dma_fifo_wdata[191:  0];
1170                    				s1[ 63:  0] 	= dma_fifo_wdata[255:192];
1171                    			end
1172                    			5'b11001: begin
1173                    				s1[255: 56] 	= dma_fifo_wdata[199:  0];
1174                    				s1[ 55:  0] 	= dma_fifo_wdata[255:200];
1175                    			end
1176                    			5'b11010: begin
1177                    				s1[255: 48] 	= dma_fifo_wdata[207:  0];
1178                    				s1[ 47:  0] 	= dma_fifo_wdata[255:208];
1179                    			end
1180                    			5'b11011: begin
1181                    				s1[255: 40] 	= dma_fifo_wdata[215:  0];
1182                    				s1[ 39:  0] 	= dma_fifo_wdata[255:216];
1183                    			end
1184                    			5'b11100: begin
1185                    				s1[255: 32] 	= dma_fifo_wdata[223:  0];
1186                    				s1[ 31:  0] 	= dma_fifo_wdata[255:224];
1187                    			end
1188                    			5'b11101: begin
1189                    				s1[255: 24] 	= dma_fifo_wdata[231:  0];
1190                    				s1[ 23:  0] 	= dma_fifo_wdata[255:232];
1191                    			end
1192                    			5'b11110: begin
1193                    				s1[255: 16] 	= dma_fifo_wdata[239:  0];
1194                    				s1[ 15:  0] 	= dma_fifo_wdata[255:240];
1195                    			end
1196                    			5'b11111: begin
1197                    				s1[255:  8] 	= dma_fifo_wdata[247:  0];
1198                    				s1[  7:  0] 	= dma_fifo_wdata[255:248];
1199                    			end
1200                    			default: begin
1201                    				s1[255:  0] 	= dma_fifo_wdata[255:  0];
1202                    			end
1203                    		endcase
1204                    	end
1205                    
1206                    	assign s160 =	 dma_fifo_src_addr_dec ?
1207                    						{s112          , s78, s77          , s76             ,
1208                    						 s75          , s74, s73           , s72              ,
1209                    						 s71           , s53 , s52           , s51              ,
1210                    						 s50           , s37 , s36           , s35              ,
1211                    						                                                                     s1[127:0]} :
1212                    						{s1[127:0]                                                                      ,
1213                    						 s112          , s78, s77          , s76             ,
1214                    						 s75          , s74, s73           , s72              ,
1215                    						 s71           , s53 , s52           , s51              ,
1216                    						 s50           , s37 , s36           , s35            } ;
1217                    
1218                    	assign s95 =	 dma_fifo_src_addr_dec ?
1219                    						{s71           , s53 , s52           , s51             ,
1220                    						 s50           , s37 , s36           , s35             ,
1221                    						 s112          , s78, s77          , s76            ,
1222                    						 s75          , s74, s73           , s72             ,
1223                    						 s120          , s119, s118          , s117            ,
1224                    						 s116          , s115, s114          , s113            ,
1225                    						                                                                     s1[63:0]} :
1226                    						{s1[63:0]                                                                      ,
1227                    						 s120          , s119, s118          , s117            ,
1228                    						 s116          , s115, s114          , s113            ,
1229                    						 s112          , s78, s77          , s76            ,
1230                    						 s75          , s74, s73           , s72             ,
1231                    						 s71           , s53 , s52           , s51             ,
1232                    						 s50           , s37 , s36           , s35           } ;
1233                    
1234                    	assign s62 =		 dma_fifo_src_addr_dec ?
1235                    						{s50           , s37 , s36           , s35             ,
1236                    						 s71           , s53 , s52           , s51             ,
1237                    						 s75          , s74, s73           , s72             ,
1238                    						 s112          , s78, s77          , s76            ,
1239                    						 s116          , s115, s114          , s113            ,
1240                    						 s120          , s119, s118          , s117            ,
1241                    						 s124          , s123, s122          , s121            ,
1242                    						                                                                     s1[31:0]} :
1243                    						{s1[31:0]                                                                      ,
1244                    						 s124          , s123, s122          , s121            ,
1245                    						 s120          , s119, s118          , s117            ,
1246                    						 s116          , s115, s114          , s113            ,
1247                    						 s112          , s78, s77          , s76            ,
1248                    						 s75          , s74, s73           , s72             ,
1249                    						 s71           , s53 , s52           , s51             ,
1250                    						 s50           , s37 , s36           , s35           } ;
1251                    
1252                    	assign s44 =		 dma_fifo_src_addr_dec ?
1253                    						{s36           , s35 , s50           , s37             ,
1254                    						 s52           , s51 , s71           , s53             ,
1255                    						 s73           , s72 , s75          , s74            ,
1256                    						 s77          , s76, s112          , s78            ,
1257                    						 s114          , s113, s116          , s115            ,
1258                    						 s118          , s117, s120          , s119            ,
1259                    						 s122          , s121, s124          , s123            ,
1260                    						 s126          , s125,                           s1[15:0]} :
1261                    						{s1[15:0]                , s126          , s125            ,
1262                    						 s124          , s123, s122          , s121            ,
1263                    						 s120          , s119, s118          , s117            ,
1264                    						 s116          , s115, s114          , s113            ,
1265                    						 s112          , s78, s77          , s76            ,
1266                    						 s75          , s74, s73           , s72             ,
1267                    						 s71           , s53 , s52           , s51             ,
1268                    						 s50           , s37 , s36           , s35           } ;
1269                    
1270                    	assign s45 =		 dma_fifo_src_addr_dec ?
1271                    						{s35           , s36 , s37           , s50             ,
1272                    						 s51           , s52 , s53           , s71             ,
1273                    						 s72           , s73 , s74          , s75            ,
1274                    						 s76          , s77, s78          , s112            ,
1275                    						 s113          , s114, s115          , s116            ,
1276                    						 s117          , s118, s119          , s120            ,
1277                    						 s121          , s122, s123          , s124            ,
1278                    						 s125          , s126, s127          , s1[ 7:0]} :
1279                    						{s1[ 7:0], s127, s126          , s125            ,
1280                    						 s124          , s123, s122          , s121            ,
1281                    						 s120          , s119, s118          , s117            ,
1282                    						 s116          , s115, s114          , s113            ,
1283                    						 s112          , s78, s77          , s76            ,
1284                    						 s75          , s74, s73           , s72             ,
1285                    						 s71           , s53 , s52           , s51             ,
1286                    						 s50           , s37 , s36           , s35           } ;
1287                    
1288                    	assign s7 = s16  ? dma_fifo_wdata :
1289                    			    s15   ? s160 :
1290                    			    s14 ? s95 :
1291                                                s13        ? s62 :
1292                    			    s12       ? s44 :
1293                                                                         s45;
1294                    
1295                    `endif
1296                    assign s35		= (dma_fifo_wr &amp; dma_fifo_last_wr &amp; s38) ? s41 : s32;
1297                    assign s36		= (dma_fifo_wr &amp; dma_fifo_last_wr &amp; s39) ? s42 : s33;
1298                    assign s37		= (dma_fifo_wr &amp; dma_fifo_last_wr &amp; s40) ? s43 : s34;
1299                    assign s41 	=										s1[ 7: 0];
1300                    assign s42	= (s11 			) ?	s1[ 7: 0] : 	s1[15: 8];
1301                    assign s43 	= (s11 || s12	) ?	s1[ 7: 0] :	s1[23:16];
1302                    
1303                    assign s38 = dma_fifo_wr &amp;&amp; (
1304                    				   (s11        &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1305                    				|| (s12       &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1306                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_64
1307                    				|| (s13        &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1308                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_128
1309                    				|| (s14 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1310                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_256
1311                    				|| (s15   &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1312                    	`endif
1313                    	`endif
1314                    	`endif
1315                    				);
1316                    assign s39 = dma_fifo_wr &amp;&amp; (
1317                    				   (s11        &amp;&amp; (s27 == {{BYTE_OFFSET_WIDTH-1{1'h0}}, 1'd1}))
1318                    				|| (s12       &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1319                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_64
1320                    				|| (s13        &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1321                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_128
1322                    				|| (s14 &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1323                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_256
1324                    				|| (s15   &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1325                    	`endif
1326                    	`endif
1327                    	`endif
1328                    				);
1329                    assign s40 = dma_fifo_wr &amp;&amp; (
1330                    				   (s11        &amp;&amp; ({1'b0, s27} == {{BYTE_OFFSET_WIDTH-1{1'h0}}, 2'd2}))
1331                    				|| (s12       &amp;&amp; ({1'b0, s27} == {{BYTE_OFFSET_WIDTH-1{1'h0}}, 2'd2}))
1332                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_64
1333                    				|| (s13        &amp;&amp; (       s27  ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1334                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_128
1335                    				|| (s14 &amp;&amp; (       s27  ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1336                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_256
1337                    				|| (s15   &amp;&amp; (       s27  ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1338                    	`endif
1339                    	`endif
1340                    	`endif
1341                    				);
1342                    
1343                    	always @(posedge aclk or negedge aresetn)
1344       1/1          		if (!aresetn)
1345       1/1          			s32 &lt;= 8'b0;
1346       1/1          		else if (s38)
1347       1/1          			s32 &lt;= s41;
                        MISSING_ELSE
1348                    
1349                    	always @(posedge aclk or negedge aresetn)
1350       1/1          		if (!aresetn)
1351       1/1          			s33 &lt;= 8'b0;
1352       1/1          		else if (s39)
1353       1/1          			s33 &lt;= s42;
                        MISSING_ELSE
1354                    
1355                    	always @(posedge aclk or negedge aresetn)
1356       1/1          		if (!aresetn)
1357       1/1          			s34 &lt;= 8'b0;
1358       1/1          		else if (s40)
1359       <font color = "red">0/1     ==>  			s34 &lt;= s43;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1233.html" >atcdmac300_fifo</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>105</td><td>78</td><td>74.29</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>105</td><td>78</td><td>74.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (s18 || (dma_fifo_wr &amp;&amp; dma_fifo_last_wr) || (dma_fifo_rd &amp;&amp; s31))
             -1-    ----------------2----------------    ----------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 SUB-EXPRESSION (dma_fifo_wr &amp;&amp; dma_fifo_last_wr)
                 -----1-----    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 SUB-EXPRESSION (dma_fifo_rd &amp;&amp; s31)
                 -----1-----    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (dma_fifo_rd &amp;&amp; (s31 || s29))
             -----1-----    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 SUB-EXPRESSION (s31 || s29)
                 -1-    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       234
 EXPRESSION (dma_fifo_wr &amp;&amp; s30)
             -----1-----    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       235
 EXPRESSION (dma_fifo_last_wr || s29)
             --------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       238
 EXPRESSION (dma_fifo_dst_addr_dec ? s23 : s27)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (s6 &amp;&amp; ((s26 == s28) || s13))
             -1    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 SUB-EXPRESSION ((s26 == s28) || s13)
                 ------1-----    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((dma_fifo_wr || dma_fifo_rd) &amp;&amp; ((!s13)))
             --------------1-------------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION (dma_fifo_wr || dma_fifo_rd)
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION (s17 ? ({s8[7:0], s8[15:8], s8[23:16], s8[31:24]}) : s8)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 EXPRESSION ((s11 &amp;&amp; (s27 == {2 {1'b1}})) || (s12 &amp;&amp; (s27 == {{(2 - 1) {1'b1}}, 1'b0})) || s13)
             --------------1-------------    ---------------------2--------------------    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 SUB-EXPRESSION (s11 &amp;&amp; (s27 == {2 {1'b1}}))
                 -1-    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 SUB-EXPRESSION (s12 &amp;&amp; (s27 == {{(2 - 1) {1'b1}}, 1'b0}))
                 -1-    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 EXPRESSION (s13 ? dma_fifo_wdata : (s12 ? s44 : s45))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION (s12 ? s44 : s45)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       401
 EXPRESSION (dma_fifo_src_addr_dec ? ({s36, s35, s1[15:0]}) : ({s1[15:0], s36, s35}))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       403
 EXPRESSION (dma_fifo_src_addr_dec ? ({s35, s36, s37, s1[7:0]}) : ({s1[7:0], s37, s36, s35}))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1296
 EXPRESSION ((((dma_fifo_wr &amp; dma_fifo_last_wr) &amp; s38)) ? s41 : s32)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1297
 EXPRESSION ((((dma_fifo_wr &amp; dma_fifo_last_wr) &amp; s39)) ? s42 : s33)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1298
 EXPRESSION ((((dma_fifo_wr &amp; dma_fifo_last_wr) &amp; s40)) ? s43 : s34)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1300
 EXPRESSION (s11 ? s1[7:0] : s1[15:8])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1301
 EXPRESSION ((s11 || s12) ? s1[7:0] : s1[23:16])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1301
 SUB-EXPRESSION (s11 || s12)
                 -1-    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 EXPRESSION (dma_fifo_wr &amp;&amp; ((s11 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))))
             -----1-----    -----------------------------------------------2----------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 SUB-EXPRESSION ((s11 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})))
                 ----------------------1---------------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 SUB-EXPRESSION (s11 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))
                 -1-    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 SUB-EXPRESSION (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))
                 -1-    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 EXPRESSION (dma_fifo_wr &amp;&amp; ((s11 &amp;&amp; (s27 == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 1'b1})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))))
             -----1-----    ------------------------------------------------------2-----------------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 SUB-EXPRESSION ((s11 &amp;&amp; (s27 == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 1'b1})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})))
                 -----------------------------1----------------------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 SUB-EXPRESSION (s11 &amp;&amp; (s27 == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 1'b1}))
                 -1-    ------------------------2------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 SUB-EXPRESSION (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))
                 -1-    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 EXPRESSION 
 Number  Term
      1  dma_fifo_wr &amp;&amp; 
      2  ((s11 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2})) || (s12 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2}))))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 SUB-EXPRESSION ((s11 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2})) || (s12 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2})))
                 ---------------------------------1--------------------------------    ---------------------------------2--------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 SUB-EXPRESSION (s11 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2}))
                 -1-    ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 SUB-EXPRESSION (s12 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2}))
                 -1-    ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1233.html" >atcdmac300_fifo</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">156</td>
<td class="rt">153</td>
<td class="rt">98.08 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">78</td>
<td class="rt">77</td>
<td class="rt">98.72 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">78</td>
<td class="rt">76</td>
<td class="rt">97.44 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">156</td>
<td class="rt">153</td>
<td class="rt">98.08 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">78</td>
<td class="rt">77</td>
<td class="rt">98.72 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">78</td>
<td class="rt">76</td>
<td class="rt">97.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_last_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_byte_offset[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_byte_offset[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_src_addr_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_dst_addr_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1233.html" >atcdmac300_fifo</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">49</td>
<td class="rt">42</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">238</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">308</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">397</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">401</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">403</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1296</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1298</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1300</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1301</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">258</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">266</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">337</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">357</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">377</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1356</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
238        assign	s25	=  dma_fifo_dst_addr_dec ? s23 : s27;
                 	   	                         <font color = "green">-1-</font>  
                 	   	                         <font color = "green">==></font>  
                 	   	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
308        	assign	s10 = s17 ? {
           	      	          <font color = "green">-1-</font>  
           	      	          <font color = "green">==></font>  
           	      	          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
397        	assign s7 = s13  ? 	dma_fifo_wdata :
           	                 <font color = "green">-1-</font>  
           	                 <font color = "green">==></font>  
398        			    s12 ? 	s44 :
           			        <font color = "green">-2-</font>  
           			        <font color = "green">==></font>  
           			        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
401        	assign s44 = dma_fifo_src_addr_dec ? {s36,            s35, s1[15:0]} :
           	                                   <font color = "green">-1-</font>  
           	                                   <font color = "green">==></font>  
           	                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
403        	assign s45  = dma_fifo_src_addr_dec ? {s35,            s36, s37, s1[7:0]} :
           	                                    <font color = "green">-1-</font>  
           	                                    <font color = "green">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1296       assign s35		= (dma_fifo_wr & dma_fifo_last_wr & s38) ? s41 : s32;
                     		                                         <font color = "green">-1-</font>  
                     		                                         <font color = "green">==></font>  
                     		                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1297       assign s36		= (dma_fifo_wr & dma_fifo_last_wr & s39) ? s42 : s33;
                     		                                         <font color = "green">-1-</font>  
                     		                                         <font color = "green">==></font>  
                     		                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1298       assign s37		= (dma_fifo_wr & dma_fifo_last_wr & s40) ? s43 : s34;
                     		                                         <font color = "red">-1-</font>  
                     		                                         <font color = "red">==></font>  
                     		                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1300       assign s42	= (s11 			) ?	s1[ 7: 0] : 	s1[15: 8];
                     	       			  <font color = "green">-1-</font>  
                     	       			  <font color = "green">==></font>  
                     	       			  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1301       assign s43 	= (s11 || s12	) ?	s1[ 7: 0] :	s1[23:16];
                      	             	  <font color = "green">-1-</font>  
                      	             	  <font color = "green">==></font>  
                      	             	  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
258        	if (!aresetn) begin
           	<font color = "green">-1-</font>  
259        		s28 <= {BYTE_OFFSET_WIDTH{1'b0}};
           <font color = "green">		==></font>
260        	end
261        	else if (dma_fifo_wr & dma_fifo_last_wr) begin
           	     <font color = "green">-2-</font>                       
262        		s28 <= s26;
           <font color = "green">		==></font>
263        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266        	if (!aresetn) begin
           	<font color = "green">-1-</font>  
267        		s27 <= {BYTE_OFFSET_WIDTH{1'b0}};
           <font color = "green">		==></font>
268        	end
269        	else if (s0) begin
           	     <font color = "green">-2-</font>  
270        		s27 <= {BYTE_OFFSET_WIDTH{1'b0}};
           <font color = "green">		==></font>
271        	end
272        	else if ((dma_fifo_wr || dma_fifo_rd)
           	     <font color = "red">-3-</font>                         
273        	`ifdef ATCDMAC300_DATA_WIDTH_32
274        						&& (!s13)
275        	`endif
276        	`ifdef ATCDMAC300_DATA_WIDTH_64
277        						&& (!s14)
278        	`endif
279        	`ifdef ATCDMAC300_DATA_WIDTH_128
280        						&& (!s15)
281        	`endif
282        	`ifdef ATCDMAC300_DATA_WIDTH_256
283        						&& (!s16)
284        	`endif
285        		) begin
286        		s27 <= s26;
           <font color = "red">		==></font>
287        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337        		case (s25[1:0])
           		<font color = "red">-1-</font>  
338        			2'b01: begin
339        				s9[31:24] 	= s10[7:0];
           <font color = "red">				==></font>
340        				s9[23:0] 	= s10[31:8];
341        			end
342        			2'b10: begin
343        				s9[31:16] 	= s10[15:0];
           <font color = "red">				==></font>
344        				s9[15:0] 	= s10[31:16];
345        			end
346        			2'b11: begin
347        				s9[31:8] 	= s10[23:0];
           <font color = "green">				==></font>
348        				s9[7:0] 	= s10[31:24];
349        			end
350        			default: begin
351        				s9 		= s10[31:0];
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
357        		case (dma_fifo_byte_offset[1:0])
           		<font color = "red">-1-</font>  
358        			2'b01: begin
359        				dma_fifo_rdata[31:8]	= s9[23:0];
           <font color = "green">				==></font>
360        				dma_fifo_rdata[7:0] 	= s9[31:24];
361        			end
362        			2'b10: begin
363        				dma_fifo_rdata[31:16] 	= s9[15:0];
           <font color = "green">				==></font>
364        				dma_fifo_rdata[15:0] 	= s9[31:16];
365        			end
366        			2'b11: begin
367        				dma_fifo_rdata[31:24] 	= s9[7:0];
           <font color = "red">				==></font>
368        				dma_fifo_rdata[23:0] 	= s9[31:8];
369        			end
370        			default: begin
371        				dma_fifo_rdata[31:0]	= s9[31:0];
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
377        		case (dma_fifo_byte_offset[1:0])
           		<font color = "red">-1-</font>  
378        			2'b01: begin
379        				s1[31:24] 	= dma_fifo_wdata[7:0];
           <font color = "green">				==></font>
380        				s1[23:0] 	= dma_fifo_wdata[31:8];
381        			end
382        			2'b10: begin
383        				s1[31:16] 	= dma_fifo_wdata[15:0];
           <font color = "green">				==></font>
384        				s1[15:0] 	= dma_fifo_wdata[31:16];
385        			end
386        			2'b11: begin
387        				s1[31:8] 	= dma_fifo_wdata[23:0];
           <font color = "red">				==></font>
388        				s1[7:0] 	= dma_fifo_wdata[31:24];
389        			end
390        			default: begin
391        				s1 		= dma_fifo_wdata;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1344       		if (!aresetn)
           		<font color = "green">-1-</font>  
1345       			s32 <= 8'b0;
           <font color = "green">			==></font>
1346       		else if (s38)
           		     <font color = "green">-2-</font>  
1347       			s32 <= s41;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1350       		if (!aresetn)
           		<font color = "green">-1-</font>  
1351       			s33 <= 8'b0;
           <font color = "green">			==></font>
1352       		else if (s39)
           		     <font color = "green">-2-</font>  
1353       			s33 <= s42;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1356       		if (!aresetn)
           		<font color = "green">-1-</font>  
1357       			s34 <= 8'b0;
           <font color = "green">			==></font>
1358       		else if (s40)
           		     <font color = "red">-2-</font>  
1359       			s34 <= s43;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_145771'>
<a name="inst_tag_145771_Line"></a>
<b>Line Coverage for Instance : <a href="mod1233.html#inst_tag_145771" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>46</td><td>26</td><td>56.52</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>258</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>266</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>337</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>357</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>377</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1344</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1350</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1356</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
257                     always @(posedge aclk or negedge aresetn) begin
258        1/1          	if (!aresetn) begin
259        1/1          		s28 &lt;= {BYTE_OFFSET_WIDTH{1'b0}};
260                     	end
261        1/1          	else if (dma_fifo_wr &amp; dma_fifo_last_wr) begin
262        1/1          		s28 &lt;= s26;
263                     	end
                        MISSING_ELSE
264                     end
265                     always @(posedge aclk or negedge aresetn) begin
266        1/1          	if (!aresetn) begin
267        1/1          		s27 &lt;= {BYTE_OFFSET_WIDTH{1'b0}};
268                     	end
269        1/1          	else if (s0) begin
270        1/1          		s27 &lt;= {BYTE_OFFSET_WIDTH{1'b0}};
271                     	end
272        1/1          	else if ((dma_fifo_wr || dma_fifo_rd)
273                     	`ifdef ATCDMAC300_DATA_WIDTH_32
274                     						&amp;&amp; (!s13)
275                     	`endif
276                     	`ifdef ATCDMAC300_DATA_WIDTH_64
277                     						&amp;&amp; (!s14)
278                     	`endif
279                     	`ifdef ATCDMAC300_DATA_WIDTH_128
280                     						&amp;&amp; (!s15)
281                     	`endif
282                     	`ifdef ATCDMAC300_DATA_WIDTH_256
283                     						&amp;&amp; (!s16)
284                     	`endif
285                     		) begin
286        <font color = "red">0/1     ==>  		s27 &lt;= s26;</font>
287                     	end
                        MISSING_ELSE
288                     end
289                     
290                     nds_sync_fifo_clr #(
291                             .DATA_WIDTH	     (`DMA_DATA_WIDTH),
292                             .FIFO_DEPTH	     (`ATCDMAC300_FIFO_DEPTH),
293                             .POINTER_INDEX_WIDTH (`ATCDMAC300_FIFO_POINTER_WIDTH)
294                     ) nds_sync_fifo_clr (
295                     	.reset_n(aresetn),
296                     	.clk(aclk),
297                     	.wr(s2),
298                     	.wr_data(s7),
299                     	.rd(s3),
300                     	.rd_data(s8),
301                     	.empty(s4),
302                     	.full(s5),
303                     	.wr_ptr(s19),
304                     	.rd_ptr(s20),
305                     	.fifo_clr(s18)
306                     );
307                     
308                     	assign	s10 = s17 ? {
309                     				     s8[  7:  0], s8[ 15:  8], s8[ 23: 16], s8[ 31: 24]
310                     `ifdef ATCDMAC300_DATA_WIDTH_GE_64
311                     				    ,s8[ 39: 32], s8[ 47: 40], s8[ 55: 48], s8[ 63: 56]
312                     `ifdef ATCDMAC300_DATA_WIDTH_GE_128
313                     				    ,s8[ 71: 64], s8[ 79: 72], s8[ 87: 80], s8[ 95: 88]
314                     				    ,s8[103: 96], s8[111:104], s8[119:112], s8[127:120]
315                     `ifdef ATCDMAC300_DATA_WIDTH_GE_256
316                     				    ,s8[135:128], s8[143:136], s8[151:144], s8[159:152]
317                     				    ,s8[167:160], s8[175:168], s8[183:176], s8[191:184]
318                     				    ,s8[199:192], s8[207:200], s8[215:208], s8[223:216]
319                     				    ,s8[231:224], s8[239:232], s8[247:240], s8[255:248]
320                     `endif
321                     `endif
322                     `endif
323                     				     } : s8;
324                     
325                     
326                     `ifdef ATCDMAC300_DATA_WIDTH_32
327                     	assign s29 	=  (s11  &amp;&amp; (s27 ==  {`ATCDMAC300_BYTE_OFFSET_WIDTH{1'b1}}))
328                     				|| (s12 &amp;&amp; (s27 == {{`ATCDMAC300_BYTE_OFFSET_WIDTH-1{1'b1}},1'b0}))
329                     				|| (s13);
330                     
331                     	assign	s26 =   s27  +
332                     						    (s12 ?	{{`ATCDMAC300_BYTE_OFFSET_WIDTH-1{1'b1}},1'b0} :
333                     						     s11  ?	{{`ATCDMAC300_BYTE_OFFSET_WIDTH-1{1'b0}},1'b1} :
334                     									 {`ATCDMAC300_BYTE_OFFSET_WIDTH{1'b0}});
335                     
336                     	always @(*) begin
337        1/1          		case (s25[1:0])
338                     			2'b01: begin
339        <font color = "red">0/1     ==>  				s9[31:24] 	= s10[7:0];</font>
340        <font color = "red">0/1     ==>  				s9[23:0] 	= s10[31:8];</font>
341                     			end
342                     			2'b10: begin
343        <font color = "red">0/1     ==>  				s9[31:16] 	= s10[15:0];</font>
344        <font color = "red">0/1     ==>  				s9[15:0] 	= s10[31:16];</font>
345                     			end
346                     			2'b11: begin
347        1/1          				s9[31:8] 	= s10[23:0];
348        1/1          				s9[7:0] 	= s10[31:24];
349                     			end
350                     			default: begin
351        1/1          				s9 		= s10[31:0];
352                     			end
353                     		endcase
354                     	end
355                     
356                     	always @(*) begin
357        1/1          		case (dma_fifo_byte_offset[1:0])
358                     			2'b01: begin
359        <font color = "red">0/1     ==>  				dma_fifo_rdata[31:8]	= s9[23:0];</font>
360        <font color = "red">0/1     ==>  				dma_fifo_rdata[7:0] 	= s9[31:24];</font>
361                     			end
362                     			2'b10: begin
363        <font color = "red">0/1     ==>  				dma_fifo_rdata[31:16] 	= s9[15:0];</font>
364        <font color = "red">0/1     ==>  				dma_fifo_rdata[15:0] 	= s9[31:16];</font>
365                     			end
366                     			2'b11: begin
367        <font color = "red">0/1     ==>  				dma_fifo_rdata[31:24] 	= s9[7:0];</font>
368        <font color = "red">0/1     ==>  				dma_fifo_rdata[23:0] 	= s9[31:8];</font>
369                     			end
370                     			default: begin
371        1/1          				dma_fifo_rdata[31:0]	= s9[31:0];
372                     			end
373                     		endcase
374                     	end
375                     
376                     	always @(*) begin
377        1/1          		case (dma_fifo_byte_offset[1:0])
378                     			2'b01: begin
379        <font color = "red">0/1     ==>  				s1[31:24] 	= dma_fifo_wdata[7:0];</font>
380        <font color = "red">0/1     ==>  				s1[23:0] 	= dma_fifo_wdata[31:8];</font>
381                     			end
382                     			2'b10: begin
383        <font color = "red">0/1     ==>  				s1[31:16] 	= dma_fifo_wdata[15:0];</font>
384        <font color = "red">0/1     ==>  				s1[15:0] 	= dma_fifo_wdata[31:16];</font>
385                     			end
386                     			2'b11: begin
387        <font color = "red">0/1     ==>  				s1[31:8] 	= dma_fifo_wdata[23:0];</font>
388        <font color = "red">0/1     ==>  				s1[7:0] 	= dma_fifo_wdata[31:24];</font>
389                     			end
390                     			default: begin
391        1/1          				s1 		= dma_fifo_wdata;
392                     			end
393                     		endcase
394                     	end
395                     
396                     
397                     	assign s7 = s13  ? 	dma_fifo_wdata :
398                     			    s12 ? 	s44 :
399                     			    			s45;
400                     
401                     	assign s44 = dma_fifo_src_addr_dec ? {s36,            s35, s1[15:0]} :
402                     						              {s1[15:0], s36, s35};
403                     	assign s45  = dma_fifo_src_addr_dec ? {s35,            s36, s37, s1[7:0]} :
404                     						              {s1[7:0],  s37, s36, s35};
405                     
406                     `endif
407                     `ifdef ATCDMAC300_DATA_WIDTH_64
408                     	assign s29 	=  (s11	   &amp;&amp; (s27 ==	3'b111))
409                     				|| (s12	   &amp;&amp; (s27 ==	3'b110))
410                     				|| (s13	   &amp;&amp; (s27 ==	3'b100))
411                     				|| (s14);
412                     
413                     	assign	s26	= s27 + (s13  	?	3'b100 :
414                     						 s12 	?	3'b010 :
415                     						 s11  	?	3'b001 :
416                     										3'b000);
417                     	always @(*) begin
418                     		case (s25[2:0])
419                     			3'b001: begin
420                     				s9[63:56] 	= s10[7:0];
421                     				s9[55:0] 	= s10[63:8];
422                     			end
423                     			3'b010: begin
424                     				s9[63:48] 	= s10[15:0];
425                     				s9[47:0] 	= s10[63:16];
426                     			end
427                     			3'b011: begin
428                     				s9[63:40] 	= s10[23:0];
429                     				s9[39:0] 	= s10[63:24];
430                     			end
431                     			3'b100: begin
432                     				s9[63:32] 	= s10[31:0];
433                     				s9[31:0] 	= s10[63:32];
434                     			end
435                     			3'b101: begin
436                     				s9[63:24] 	= s10[39:0];
437                     				s9[23:0] 	= s10[63:40];
438                     			end
439                     			3'b110: begin
440                     				s9[63:16] 	= s10[47:0];
441                     				s9[15:0] 	= s10[63:48];
442                     			end
443                     			3'b111: begin
444                     				s9[63:8] 	= s10[55:0];
445                     				s9[7:0] 	= s10[63:56];
446                     			end
447                     			default: begin
448                     				s9 		= s10[63:0];
449                     			end
450                     		endcase
451                     	end
452                     	always @(*) begin
453                     		case (dma_fifo_byte_offset[2:0])
454                     			3'b001: begin
455                     				dma_fifo_rdata[63:8]	= s9[55:0];
456                     				dma_fifo_rdata[7:0] 	= s9[63:56];
457                     			end
458                     			3'b010: begin
459                     				dma_fifo_rdata[63:16] 	= s9[47:0];
460                     				dma_fifo_rdata[15:0] 	= s9[63:48];
461                     			end
462                     			3'b011: begin
463                     				dma_fifo_rdata[63:24] 	= s9[39:0];
464                     				dma_fifo_rdata[23:0] 	= s9[63:40];
465                     			end
466                     			3'b100: begin
467                     				dma_fifo_rdata[63:32] 	= s9[31:0];
468                     				dma_fifo_rdata[31:0] 	= s9[63:32];
469                     			end
470                     			3'b101: begin
471                     				dma_fifo_rdata[63:40] 	= s9[23:0];
472                     				dma_fifo_rdata[39:0] 	= s9[63:24];
473                     			end
474                     			3'b110: begin
475                     				dma_fifo_rdata[63:48] 	= s9[15:0];
476                     				dma_fifo_rdata[47:0] 	= s9[63:16];
477                     			end
478                     			3'b111: begin
479                     				dma_fifo_rdata[63:56] 	= s9[7:0];
480                     				dma_fifo_rdata[55:0] 	= s9[63:8];
481                     			end
482                     			default: begin
483                     				dma_fifo_rdata 		= s9;
484                     			end
485                     		endcase
486                     	end
487                     	always @(*) begin
488                     		case (dma_fifo_byte_offset[2:0])
489                     			3'b001: begin
490                     				s1[63:56] 	= dma_fifo_wdata[7:0];
491                     				s1[55:0] 	= dma_fifo_wdata[63:8];
492                     			end
493                     			3'b010: begin
494                     				s1[63:48] 	= dma_fifo_wdata[15:0];
495                     				s1[47:0] 	= dma_fifo_wdata[63:16];
496                     			end
497                     			3'b011: begin
498                     				s1[63:40] 	= dma_fifo_wdata[23:0];
499                     				s1[39:0] 	= dma_fifo_wdata[63:24];
500                     			end
501                     			3'b100: begin
502                     				s1[63:32] 	= dma_fifo_wdata[31:0];
503                     				s1[31:0] 	= dma_fifo_wdata[63:32];
504                     			end
505                     			3'b101: begin
506                     				s1[63:24] 	= dma_fifo_wdata[39:0];
507                     				s1[23:0] 	= dma_fifo_wdata[63:40];
508                     			end
509                     			3'b110: begin
510                     				s1[63:16] 	= dma_fifo_wdata[47:0];
511                     				s1[15:0] 	= dma_fifo_wdata[63:48];
512                     			end
513                     			3'b111: begin
514                     				s1[63:8] 	= dma_fifo_wdata[55:0];
515                     				s1[7:0] 	= dma_fifo_wdata[63:56];
516                     			end
517                     			default: begin
518                     				s1[63:0] 	= dma_fifo_wdata[63:0];
519                     			end
520                     		endcase
521                     	end
522                     
523                     	assign s62 = dma_fifo_src_addr_dec ?
524                     	{s50,            s37, s36, s35, s1[31:0]} :
525                     	{s1[31:0], s50, s37, s36, s35};
526                     	assign s44 = dma_fifo_src_addr_dec ?
527                     	{s36,            s35, s50, s37, s52, s51, s1[15:0]} :
528                     	{s1[15:0], s52, s51, s50, s37, s36, s35};
529                     	assign s45 = dma_fifo_src_addr_dec ?
530                     	{s35,           s36, s37, s50, s51, s52, s53, s1[7:0]} :
531                     	{s1[7:0], s53, s52, s51, s50, s37, s36, s35};
532                     
533                     	assign s7 = s14 ? dma_fifo_wdata :
534                                                 s13        ? s62 :
535                     			    s12       ? s44 :
536                                                                          s45;
537                     
538                     `endif
539                     `ifdef ATCDMAC300_DATA_WIDTH_128
540                     	assign s29 	=  (s11	   &amp;&amp; (s27 ==	4'b1111))
541                     				|| (s12	   &amp;&amp; (s27 ==	4'b1110))
542                     				|| (s13	   &amp;&amp; (s27 ==	4'b1100))
543                     				|| (s14 &amp;&amp; (s27 ==	4'b1000))
544                     				|| (s15);
545                     
546                     	assign	s26	= s27 + (s14	?	4'b1000 :
547                     						 s13	?	4'b0100 :
548                     						 s12	?	4'b0010 :
549                     						 s11	?	4'b0001 :
550                     										4'b0000);
551                     	always @(*) begin
552                     		case (s25[3:0])
553                     			4'b0001: begin
554                     				s9[127:120] 	= s10[  7:  0];
555                     				s9[119:  0] 	= s10[127:  8];
556                     			end
557                     			4'b0010: begin
558                     				s9[127:112] 	= s10[ 15:  0];
559                     				s9[111:  0] 	= s10[127:  16];
560                     			end
561                     			4'b0011: begin
562                     				s9[127:104] 	= s10[ 23:  0];
563                     				s9[103:  0] 	= s10[127: 24];
564                     			end
565                     			4'b0100: begin
566                     				s9[127: 96] 	= s10[ 31:  0];
567                     				s9[ 95:  0] 	= s10[127: 32];
568                     			end
569                     			4'b0101: begin
570                     				s9[127: 88] 	= s10[ 39:  0];
571                     				s9[ 87:  0] 	= s10[127: 40];
572                     			end
573                     			4'b0110: begin
574                     				s9[127: 80] 	= s10[ 47:  0];
575                     				s9[ 79:  0] 	= s10[127: 48];
576                     			end
577                     			4'b0111: begin
578                     				s9[127: 72] 	= s10[ 55:  0];
579                     				s9[ 71:  0] 	= s10[127: 56];
580                     			end
581                     			4'b1000: begin
582                     				s9[127: 64] 	= s10[ 63:  0];
583                     				s9[ 63:  0] 	= s10[127: 64];
584                     			end
585                     			4'b1001: begin
586                     				s9[127: 56] 	= s10[ 71:  0];
587                     				s9[ 55:  0] 	= s10[127: 72];
588                     			end
589                     			4'b1010: begin
590                     				s9[127: 48] 	= s10[ 79:  0];
591                     				s9[ 47:  0] 	= s10[127: 80];
592                     			end
593                     			4'b1011: begin
594                     				s9[127: 40] 	= s10[ 87:  0];
595                     				s9[ 39:  0] 	= s10[127: 88];
596                     			end
597                     			4'b1100: begin
598                     				s9[127: 32] 	= s10[ 95:  0];
599                     				s9[ 31:  0] 	= s10[127: 96];
600                     			end
601                     			4'b1101: begin
602                     				s9[127: 24] 	= s10[103:  0];
603                     				s9[ 23:  0] 	= s10[127:104];
604                     			end
605                     			4'b1110: begin
606                     				s9[127: 16] 	= s10[111:  0];
607                     				s9[ 15:  0] 	= s10[127:112];
608                     			end
609                     			4'b1111: begin
610                     				s9[127:  8] 	= s10[119:  0];
611                     				s9[  7:  0] 	= s10[127:120];
612                     			end
613                     			default: begin
614                     				s9[127:  0]	= s10[127:0];
615                     			end
616                     		endcase
617                     	end
618                     	always @(*) begin
619                     		case (dma_fifo_byte_offset[3:0])
620                     			4'b0001: begin
621                     				dma_fifo_rdata[127:  8]		= s9[119:  0];
622                     				dma_fifo_rdata[  7:  0] 	= s9[127:120];
623                     			end
624                     			4'b0010: begin
625                     				dma_fifo_rdata[127: 16] 	= s9[111:  0];
626                     				dma_fifo_rdata[ 15:  0] 	= s9[127:112];
627                     			end
628                     			4'b0011: begin
629                     				dma_fifo_rdata[127: 24] 	= s9[103:  0];
630                     				dma_fifo_rdata[ 23:  0] 	= s9[127:104];
631                     			end
632                     			4'b0100: begin
633                     				dma_fifo_rdata[127: 32] 	= s9[ 95:  0];
634                     				dma_fifo_rdata[ 31:  0] 	= s9[127: 96];
635                     			end
636                     			4'b0101: begin
637                     				dma_fifo_rdata[127: 40] 	= s9[ 87:  0];
638                     				dma_fifo_rdata[ 39:  0] 	= s9[127: 88];
639                     			end
640                     			4'b0110: begin
641                     				dma_fifo_rdata[127: 48] 	= s9[ 79:  0];
642                     				dma_fifo_rdata[ 47:  0] 	= s9[127: 80];
643                     			end
644                     			4'b0111: begin
645                     				dma_fifo_rdata[127: 56] 	= s9[ 71:  0];
646                     				dma_fifo_rdata[ 55:  0] 	= s9[127: 72];
647                     			end
648                     			4'b1000: begin
649                     				dma_fifo_rdata[127: 64] 	= s9[ 63:  0];
650                     				dma_fifo_rdata[ 63:  0] 	= s9[127: 64];
651                     			end
652                     			4'b1001: begin
653                     				dma_fifo_rdata[127: 72]		= s9[ 55:  0];
654                     				dma_fifo_rdata[ 71:  0] 	= s9[127: 56];
655                     			end
656                     			4'b1010: begin
657                     				dma_fifo_rdata[127: 80] 	= s9[ 47:  0];
658                     				dma_fifo_rdata[ 79:  0] 	= s9[127: 48];
659                     			end
660                     			4'b1011: begin
661                     				dma_fifo_rdata[127: 88] 	= s9[ 39:  0];
662                     				dma_fifo_rdata[ 87:  0] 	= s9[127: 40];
663                     			end
664                     			4'b1100: begin
665                     				dma_fifo_rdata[127: 96] 	= s9[ 31:  0];
666                     				dma_fifo_rdata[ 95:  0] 	= s9[127: 32];
667                     			end
668                     			4'b1101: begin
669                     				dma_fifo_rdata[127:104] 	= s9[ 23:  0];
670                     				dma_fifo_rdata[103:  0] 	= s9[127: 24];
671                     			end
672                     			4'b1110: begin
673                     				dma_fifo_rdata[127:112] 	= s9[ 15:  0];
674                     				dma_fifo_rdata[111:  0] 	= s9[127: 16];
675                     			end
676                     			4'b1111: begin
677                     				dma_fifo_rdata[127:120] 	= s9[  7:  0];
678                     				dma_fifo_rdata[119:  0] 	= s9[127:  8];
679                     			end
680                     			default: begin
681                     				dma_fifo_rdata[127:  0] 	= s9[127:  0];
682                     			end
683                     		endcase
684                     	end
685                     	always @(*) begin
686                     		case (dma_fifo_byte_offset[3:0])
687                     			4'b0001: begin
688                     				s1[127:120] 	= dma_fifo_wdata[  7:  0];
689                     				s1[119:  0] 	= dma_fifo_wdata[127:  8];
690                     			end
691                     			4'b0010: begin
692                     				s1[127:112] 	= dma_fifo_wdata[ 15:  0];
693                     				s1[111:  0] 	= dma_fifo_wdata[127: 16];
694                     			end
695                     			4'b0011: begin
696                     				s1[127:104] 	= dma_fifo_wdata[ 23:  0];
697                     				s1[103:  0] 	= dma_fifo_wdata[127: 24];
698                     			end
699                     			4'b0100: begin
700                     				s1[127: 96] 	= dma_fifo_wdata[ 31:  0];
701                     				s1[ 95:  0] 	= dma_fifo_wdata[127: 32];
702                     			end
703                     			4'b0101: begin
704                     				s1[127: 88] 	= dma_fifo_wdata[ 39:  0];
705                     				s1[87:   0] 	= dma_fifo_wdata[127: 40];
706                     			end
707                     			4'b0110: begin
708                     				s1[127: 80] 	= dma_fifo_wdata[ 47:  0];
709                     				s1[ 79:  0] 	= dma_fifo_wdata[127: 48];
710                     			end
711                     			4'b0111: begin
712                     				s1[127: 72] 	= dma_fifo_wdata[ 55:  0];
713                     				s1[ 71:  0] 	= dma_fifo_wdata[127: 56];
714                     			end
715                     			4'b1000: begin
716                     				s1[127: 64] 	= dma_fifo_wdata[ 63:  0];
717                     				s1[ 63:  0] 	= dma_fifo_wdata[127: 64];
718                     			end
719                     			4'b1001: begin
720                     				s1[127: 56] 	= dma_fifo_wdata[ 71:  0];
721                     				s1[ 55:  0] 	= dma_fifo_wdata[127: 72];
722                     			end
723                     			4'b1010: begin
724                     				s1[127: 48] 	= dma_fifo_wdata[ 79:  0];
725                     				s1[ 47:  0] 	= dma_fifo_wdata[127: 80];
726                     			end
727                     			4'b1011: begin
728                     				s1[127: 40] 	= dma_fifo_wdata[ 87:  0];
729                     				s1[ 39:  0] 	= dma_fifo_wdata[127: 88];
730                     			end
731                     			4'b1100: begin
732                     				s1[127: 32] 	= dma_fifo_wdata[ 95:  0];
733                     				s1[ 31:  0] 	= dma_fifo_wdata[127: 96];
734                     			end
735                     			4'b1101: begin
736                     				s1[127: 24] 	= dma_fifo_wdata[103:  0];
737                     				s1[ 23:  0] 	= dma_fifo_wdata[127:104];
738                     			end
739                     			4'b1110: begin
740                     				s1[127: 16] 	= dma_fifo_wdata[111:  0];
741                     				s1[ 15:  0] 	= dma_fifo_wdata[127:112];
742                     			end
743                     			4'b1111: begin
744                     				s1[127:  8] 	= dma_fifo_wdata[119:  0];
745                     				s1[  7:  0] 	= dma_fifo_wdata[127:120];
746                     			end
747                     			default: begin
748                     				s1[127:  0] 	= dma_fifo_wdata[127:  0];
749                     			end
750                     		endcase
751                     	end
752                     
753                     	assign s95 =	 dma_fifo_src_addr_dec ?
754                     						{s71           , s53 , s52           , s51             ,
755                     						 s50           , s37 , s36           , s35             ,
756                     						                                                                     s1[63:0]} :
757                     						{s1[63:0]                                                                      ,
758                     						 s71           , s53 , s52           , s51             ,
759                     						 s50           , s37 , s36           , s35           } ;
760                     
761                     	assign s62 =		 dma_fifo_src_addr_dec ?
762                     						{s50           , s37 , s36           , s35             ,
763                     						 s71           , s53 , s52           , s51             ,
764                     						 s75          , s74, s73           , s72             ,
765                     						                                                                     s1[31:0]} :
766                     						{s1[31:0]                                                                      ,
767                     						 s75          , s74, s73           , s72             ,
768                     						 s71           , s53 , s52           , s51             ,
769                     						 s50           , s37 , s36           , s35           } ;
770                     
771                     	assign s44 =		 dma_fifo_src_addr_dec ?
772                     						{s36           , s35 , s50           , s37             ,
773                     						 s52           , s51 , s71           , s53             ,
774                     						 s73           , s72 , s75          , s74            ,
775                     						 s77          , s76,                           s1[15:0]} :
776                     						{s1[15:0],                 s77          , s76            ,
777                     						 s75          , s74, s73           , s72             ,
778                     						 s71           , s53 , s52           , s51             ,
779                     						 s50           , s37 , s36           , s35           } ;
780                     
781                     	assign s45 =		 dma_fifo_src_addr_dec ?
782                     						{s35           , s36 , s37           , s50             ,
783                     						 s51           , s52 , s53           , s71             ,
784                     						 s72           , s73 , s74          , s75            ,
785                     						 s76          , s77, s78          , s1[ 7:0]} :
786                     						{s1[ 7:0], s78, s77          , s76            ,
787                     						 s75          , s74, s73           , s72             ,
788                     						 s71           , s53 , s52           , s51             ,
789                     						 s50           , s37 , s36           , s35           } ;
790                     
791                     	assign s7 = s15   ? dma_fifo_wdata :
792                     			    s14 ? s95 :
793                                                 s13        ? s62 :
794                     			    s12       ? s44 :
795                                                                          s45;
796                     
797                     `endif
798                     `ifdef ATCDMAC300_DATA_WIDTH_256
799                     	assign s29 	=  (s11	   &amp;&amp; (s27 ==	5'b11111))
800                     				|| (s12	   &amp;&amp; (s27 ==	5'b11110))
801                     				|| (s13	   &amp;&amp; (s27 ==	5'b11100))
802                     				|| (s14 &amp;&amp; (s27 ==	5'b11000))
803                     				|| (s15   &amp;&amp; (s27 ==	5'b10000))
804                     				|| (s16);
805                     
806                     	assign	s26	= s27 + (s15	?	5'b10000 :
807                     						 s14	?	5'b01000 :
808                     						 s13	?	5'b00100 :
809                     						 s12	?	5'b00010 :
810                     						 s11	?	5'b00001 :
811                     								  		5'b00000);
812                     	always @(*) begin
813                     		case (s25[4:0])
814                     			5'b00001: begin
815                     				s9[255:248] 	= s10[  7:  0];
816                     				s9[247:  0] 	= s10[255:  8];
817                     			end
818                     			5'b00010: begin
819                     				s9[255:240] 	= s10[ 15:  0];
820                     				s9[239:  0] 	= s10[255: 16];
821                     			end
822                     			5'b00011: begin
823                     				s9[255:232] 	= s10[ 23:  0];
824                     				s9[231:  0] 	= s10[255: 24];
825                     			end
826                     			5'b00100: begin
827                     				s9[255:224] 	= s10[ 31:  0];
828                     				s9[223:  0] 	= s10[255: 32];
829                     			end
830                     			5'b00101: begin
831                     				s9[255:216] 	= s10[ 39:  0];
832                     				s9[215:  0] 	= s10[255: 40];
833                     			end
834                     			5'b00110: begin
835                     				s9[255:208] 	= s10[ 47:  0];
836                     				s9[207:  0] 	= s10[255: 48];
837                     			end
838                     			5'b00111: begin
839                     				s9[255:200] 	= s10[ 55:  0];
840                     				s9[199:  0] 	= s10[255: 56];
841                     			end
842                     			5'b01000: begin
843                     				s9[255:192] 	= s10[ 63:  0];
844                     				s9[191:  0] 	= s10[255: 64];
845                     			end
846                     			5'b01001: begin
847                     				s9[255:184] 	= s10[ 71:  0];
848                     				s9[183:  0] 	= s10[255: 72];
849                     			end
850                     			5'b01010: begin
851                     				s9[255:176] 	= s10[ 79:  0];
852                     				s9[175:  0] 	= s10[255: 80];
853                     			end
854                     			5'b01011: begin
855                     				s9[255:168] 	= s10[ 87:  0];
856                     				s9[167:  0] 	= s10[255: 88];
857                     			end
858                     			5'b01100: begin
859                     				s9[255:160] 	= s10[ 95:  0];
860                     				s9[159:  0] 	= s10[255: 96];
861                     			end
862                     			5'b01101: begin
863                     				s9[255:152] 	= s10[103:  0];
864                     				s9[151:  0] 	= s10[255:104];
865                     			end
866                     			5'b01110: begin
867                     				s9[255:144] 	= s10[111:  0];
868                     				s9[143:  0] 	= s10[255:112];
869                     			end
870                     			5'b01111: begin
871                     				s9[255:136] 	= s10[119:  0];
872                     				s9[135:  0] 	= s10[255:120];
873                     			end
874                     			5'b10000: begin
875                     				s9[255:128] 	= s10[127:  0];
876                     				s9[127:  0] 	= s10[255:128];
877                     			end
878                     			5'b10001: begin
879                     				s9[255:120] 	= s10[135:  0];
880                     				s9[119:  0] 	= s10[255:136];
881                     			end
882                     			5'b10010: begin
883                     				s9[255:112] 	= s10[143:  0];
884                     				s9[111:  0] 	= s10[255:144];
885                     			end
886                     			5'b10011: begin
887                     				s9[255:104] 	= s10[151:  0];
888                     				s9[103:  0] 	= s10[255:152];
889                     			end
890                     			5'b10100: begin
891                     				s9[255: 96] 	= s10[159:  0];
892                     				s9[ 95:  0] 	= s10[255:160];
893                     			end
894                     			5'b10101: begin
895                     				s9[255: 88] 	= s10[167:  0];
896                     				s9[ 87:  0] 	= s10[255:168];
897                     			end
898                     			5'b10110: begin
899                     				s9[255: 80] 	= s10[175:  0];
900                     				s9[ 79:  0] 	= s10[255:176];
901                     			end
902                     			5'b10111: begin
903                     				s9[255: 72] 	= s10[183:  0];
904                     				s9[ 71:  0] 	= s10[255:184];
905                     			end
906                     			5'b11000: begin
907                     				s9[255: 64] 	= s10[191:  0];
908                     				s9[ 63:  0] 	= s10[255:192];
909                     			end
910                     			5'b11001: begin
911                     				s9[255: 56] 	= s10[199:  0];
912                     				s9[ 55:  0] 	= s10[255:200];
913                     			end
914                     			5'b11010: begin
915                     				s9[255: 48] 	= s10[207:  0];
916                     				s9[ 47:  0] 	= s10[255:208];
917                     			end
918                     			5'b11011: begin
919                     				s9[255: 40] 	= s10[215:  0];
920                     				s9[ 39:  0] 	= s10[255:216];
921                     			end
922                     			5'b11100: begin
923                     				s9[255: 32] 	= s10[223:  0];
924                     				s9[ 31:  0] 	= s10[255:224];
925                     			end
926                     			5'b11101: begin
927                     				s9[255: 24] 	= s10[231:  0];
928                     				s9[ 23:  0] 	= s10[255:232];
929                     			end
930                     			5'b11110: begin
931                     				s9[255: 16] 	= s10[239:  0];
932                     				s9[ 15:  0] 	= s10[255:240];
933                     			end
934                     			5'b11111: begin
935                     				s9[255:  8] 	= s10[247:  0];
936                     				s9[  7:  0] 	= s10[255:248];
937                     			end
938                     			default: begin
939                     				s9[255:  0]	= s10[255:0];
940                     			end
941                     		endcase
942                     	end
943                     	always @(*) begin
944                     		case (dma_fifo_byte_offset[4:0])
945                     			5'b00001: begin
946                     				dma_fifo_rdata[255:  8]		= s9[247:  0];
947                     				dma_fifo_rdata[  7:  0] 	= s9[255:248];
948                     			end
949                     			5'b00010: begin
950                     				dma_fifo_rdata[255: 16] 	= s9[239:  0];
951                     				dma_fifo_rdata[ 15:  0] 	= s9[255:240];
952                     			end
953                     			5'b00011: begin
954                     				dma_fifo_rdata[255: 24] 	= s9[231:  0];
955                     				dma_fifo_rdata[ 23:  0] 	= s9[255:232];
956                     			end
957                     			5'b00100: begin
958                     				dma_fifo_rdata[255: 32] 	= s9[223:  0];
959                     				dma_fifo_rdata[ 31:  0] 	= s9[255:224];
960                     			end
961                     			5'b00101: begin
962                     				dma_fifo_rdata[255: 40] 	= s9[215:  0];
963                     				dma_fifo_rdata[ 39:  0] 	= s9[255:216];
964                     			end
965                     			5'b00110: begin
966                     				dma_fifo_rdata[255: 48] 	= s9[207:  0];
967                     				dma_fifo_rdata[ 47:  0] 	= s9[255:208];
968                     			end
969                     			5'b00111: begin
970                     				dma_fifo_rdata[255: 56] 	= s9[199:  0];
971                     				dma_fifo_rdata[ 55:  0] 	= s9[255:200];
972                     			end
973                     			5'b01000: begin
974                     				dma_fifo_rdata[255: 64] 	= s9[191:  0];
975                     				dma_fifo_rdata[ 63:  0] 	= s9[255:192];
976                     			end
977                     			5'b01001: begin
978                     				dma_fifo_rdata[255: 72]		= s9[183:  0];
979                     				dma_fifo_rdata[ 71:  0] 	= s9[255:184];
980                     			end
981                     			5'b01010: begin
982                     				dma_fifo_rdata[255: 80] 	= s9[175:  0];
983                     				dma_fifo_rdata[ 79:  0] 	= s9[255:176];
984                     			end
985                     			5'b01011: begin
986                     				dma_fifo_rdata[255: 88] 	= s9[167:  0];
987                     				dma_fifo_rdata[ 87:  0] 	= s9[255:168];
988                     			end
989                     			5'b01100: begin
990                     				dma_fifo_rdata[255: 96] 	= s9[159:  0];
991                     				dma_fifo_rdata[ 95:  0] 	= s9[255:160];
992                     			end
993                     			5'b01101: begin
994                     				dma_fifo_rdata[255:104] 	= s9[151:  0];
995                     				dma_fifo_rdata[103:  0] 	= s9[255:152];
996                     			end
997                     			5'b01110: begin
998                     				dma_fifo_rdata[255:112] 	= s9[143:  0];
999                     				dma_fifo_rdata[111:  0] 	= s9[255:144];
1000                    			end
1001                    			5'b01111: begin
1002                    				dma_fifo_rdata[255:120] 	= s9[135:  0];
1003                    				dma_fifo_rdata[119:  0] 	= s9[255:136];
1004                    			end
1005                    			5'b10000: begin
1006                    				dma_fifo_rdata[255:128] 	= s9[127:  0];
1007                    				dma_fifo_rdata[127:  0] 	= s9[255:128];
1008                    			end
1009                    			5'b10001: begin
1010                    				dma_fifo_rdata[255:136]		= s9[119:  0];
1011                    				dma_fifo_rdata[135:  0] 	= s9[255:120];
1012                    			end
1013                    			5'b10010: begin
1014                    				dma_fifo_rdata[255:144] 	= s9[111:  0];
1015                    				dma_fifo_rdata[143:  0] 	= s9[255:112];
1016                    			end
1017                    			5'b10011: begin
1018                    				dma_fifo_rdata[255:152] 	= s9[103:  0];
1019                    				dma_fifo_rdata[151:  0] 	= s9[255:104];
1020                    			end
1021                    			5'b10100: begin
1022                    				dma_fifo_rdata[255:160] 	= s9[ 95:  0];
1023                    				dma_fifo_rdata[159:  0] 	= s9[255: 96];
1024                    			end
1025                    			5'b10101: begin
1026                    				dma_fifo_rdata[255:168] 	= s9[ 87:  0];
1027                    				dma_fifo_rdata[167:  0] 	= s9[255: 88];
1028                    			end
1029                    			5'b10110: begin
1030                    				dma_fifo_rdata[255:176] 	= s9[ 79:  0];
1031                    				dma_fifo_rdata[175:  0] 	= s9[255: 80];
1032                    			end
1033                    			5'b10111: begin
1034                    				dma_fifo_rdata[255:184] 	= s9[ 71:  0];
1035                    				dma_fifo_rdata[183:  0] 	= s9[255: 72];
1036                    			end
1037                    			5'b11000: begin
1038                    				dma_fifo_rdata[255:192] 	= s9[ 63:  0];
1039                    				dma_fifo_rdata[191:  0] 	= s9[255: 64];
1040                    			end
1041                    			5'b11001: begin
1042                    				dma_fifo_rdata[255:200]		= s9[ 55:  0];
1043                    				dma_fifo_rdata[199:  0] 	= s9[255: 56];
1044                    			end
1045                    			5'b11010: begin
1046                    				dma_fifo_rdata[255:208] 	= s9[ 47:  0];
1047                    				dma_fifo_rdata[207:  0] 	= s9[255: 48];
1048                    			end
1049                    			5'b11011: begin
1050                    				dma_fifo_rdata[255:216] 	= s9[ 39:  0];
1051                    				dma_fifo_rdata[215:  0] 	= s9[255: 40];
1052                    			end
1053                    			5'b11100: begin
1054                    				dma_fifo_rdata[255:224] 	= s9[ 31:  0];
1055                    				dma_fifo_rdata[223:  0] 	= s9[255: 32];
1056                    			end
1057                    			5'b11101: begin
1058                    				dma_fifo_rdata[255:232] 	= s9[ 23:  0];
1059                    				dma_fifo_rdata[231:  0] 	= s9[255: 24];
1060                    			end
1061                    			5'b11110: begin
1062                    				dma_fifo_rdata[255:240] 	= s9[ 15:  0];
1063                    				dma_fifo_rdata[239:  0] 	= s9[255: 16];
1064                    			end
1065                    			5'b11111: begin
1066                    				dma_fifo_rdata[255:248] 	= s9[  7:  0];
1067                    				dma_fifo_rdata[247:  0] 	= s9[255:  8];
1068                    			end
1069                    			default: begin
1070                    				dma_fifo_rdata[255:  0] 	= s9[255:  0];
1071                    			end
1072                    		endcase
1073                    	end
1074                    	always @(*) begin
1075                    		case (dma_fifo_byte_offset[4:0])
1076                    			5'b00001: begin
1077                    				s1[255:248] 	= dma_fifo_wdata[  7:  0];
1078                    				s1[247:  0] 	= dma_fifo_wdata[255:  8];
1079                    			end
1080                    			5'b00010: begin
1081                    				s1[255:240] 	= dma_fifo_wdata[ 15:  0];
1082                    				s1[239:  0] 	= dma_fifo_wdata[255: 16];
1083                    			end
1084                    			5'b00011: begin
1085                    				s1[255:232] 	= dma_fifo_wdata[ 23:  0];
1086                    				s1[231:  0] 	= dma_fifo_wdata[255: 24];
1087                    			end
1088                    			5'b00100: begin
1089                    				s1[255:224] 	= dma_fifo_wdata[ 31:  0];
1090                    				s1[223:  0] 	= dma_fifo_wdata[255: 32];
1091                    			end
1092                    			5'b00101: begin
1093                    				s1[255:216] 	= dma_fifo_wdata[ 39:  0];
1094                    				s1[215:  0] 	= dma_fifo_wdata[255: 40];
1095                    			end
1096                    			5'b00110: begin
1097                    				s1[255:208] 	= dma_fifo_wdata[ 47:  0];
1098                    				s1[207:  0] 	= dma_fifo_wdata[255: 48];
1099                    			end
1100                    			5'b00111: begin
1101                    				s1[255:200] 	= dma_fifo_wdata[ 55:  0];
1102                    				s1[199:  0] 	= dma_fifo_wdata[255: 56];
1103                    			end
1104                    			5'b01000: begin
1105                    				s1[255:192] 	= dma_fifo_wdata[ 63:  0];
1106                    				s1[191:  0] 	= dma_fifo_wdata[255: 64];
1107                    			end
1108                    			5'b01001: begin
1109                    				s1[255:184] 	= dma_fifo_wdata[ 71:  0];
1110                    				s1[183:  0] 	= dma_fifo_wdata[255: 72];
1111                    			end
1112                    			5'b01010: begin
1113                    				s1[255:176] 	= dma_fifo_wdata[ 79:  0];
1114                    				s1[175:  0] 	= dma_fifo_wdata[255: 80];
1115                    			end
1116                    			5'b01011: begin
1117                    				s1[255:168] 	= dma_fifo_wdata[ 87:  0];
1118                    				s1[167:  0] 	= dma_fifo_wdata[255: 88];
1119                    			end
1120                    			5'b01100: begin
1121                    				s1[255:160] 	= dma_fifo_wdata[ 95:  0];
1122                    				s1[159:  0] 	= dma_fifo_wdata[255: 96];
1123                    			end
1124                    			5'b01101: begin
1125                    				s1[255:152] 	= dma_fifo_wdata[103:  0];
1126                    				s1[151:  0] 	= dma_fifo_wdata[255:104];
1127                    			end
1128                    			5'b01110: begin
1129                    				s1[255:144] 	= dma_fifo_wdata[111:  0];
1130                    				s1[143:  0] 	= dma_fifo_wdata[255:112];
1131                    			end
1132                    			5'b01111: begin
1133                    				s1[255:136] 	= dma_fifo_wdata[119:  0];
1134                    				s1[135:  0] 	= dma_fifo_wdata[255:120];
1135                    			end
1136                    			5'b10000: begin
1137                    				s1[255:128] 	= dma_fifo_wdata[127:  0];
1138                    				s1[127:  0] 	= dma_fifo_wdata[255:128];
1139                    			end
1140                    			5'b10001: begin
1141                    				s1[255:120] 	= dma_fifo_wdata[135:  0];
1142                    				s1[119:  0] 	= dma_fifo_wdata[255:136];
1143                    			end
1144                    			5'b10010: begin
1145                    				s1[255:112] 	= dma_fifo_wdata[143:  0];
1146                    				s1[111:  0] 	= dma_fifo_wdata[255:144];
1147                    			end
1148                    			5'b10011: begin
1149                    				s1[255:104] 	= dma_fifo_wdata[151:  0];
1150                    				s1[103:  0] 	= dma_fifo_wdata[255:152];
1151                    			end
1152                    			5'b10100: begin
1153                    				s1[255: 96] 	= dma_fifo_wdata[159:  0];
1154                    				s1[ 95:  0] 	= dma_fifo_wdata[255:160];
1155                    			end
1156                    			5'b10101: begin
1157                    				s1[255: 88] 	= dma_fifo_wdata[167:  0];
1158                    				s1[87:   0] 	= dma_fifo_wdata[255:168];
1159                    			end
1160                    			5'b10110: begin
1161                    				s1[255: 80] 	= dma_fifo_wdata[175:  0];
1162                    				s1[ 79:  0] 	= dma_fifo_wdata[255:176];
1163                    			end
1164                    			5'b10111: begin
1165                    				s1[255: 72] 	= dma_fifo_wdata[183:  0];
1166                    				s1[ 71:  0] 	= dma_fifo_wdata[255:184];
1167                    			end
1168                    			5'b11000: begin
1169                    				s1[255: 64] 	= dma_fifo_wdata[191:  0];
1170                    				s1[ 63:  0] 	= dma_fifo_wdata[255:192];
1171                    			end
1172                    			5'b11001: begin
1173                    				s1[255: 56] 	= dma_fifo_wdata[199:  0];
1174                    				s1[ 55:  0] 	= dma_fifo_wdata[255:200];
1175                    			end
1176                    			5'b11010: begin
1177                    				s1[255: 48] 	= dma_fifo_wdata[207:  0];
1178                    				s1[ 47:  0] 	= dma_fifo_wdata[255:208];
1179                    			end
1180                    			5'b11011: begin
1181                    				s1[255: 40] 	= dma_fifo_wdata[215:  0];
1182                    				s1[ 39:  0] 	= dma_fifo_wdata[255:216];
1183                    			end
1184                    			5'b11100: begin
1185                    				s1[255: 32] 	= dma_fifo_wdata[223:  0];
1186                    				s1[ 31:  0] 	= dma_fifo_wdata[255:224];
1187                    			end
1188                    			5'b11101: begin
1189                    				s1[255: 24] 	= dma_fifo_wdata[231:  0];
1190                    				s1[ 23:  0] 	= dma_fifo_wdata[255:232];
1191                    			end
1192                    			5'b11110: begin
1193                    				s1[255: 16] 	= dma_fifo_wdata[239:  0];
1194                    				s1[ 15:  0] 	= dma_fifo_wdata[255:240];
1195                    			end
1196                    			5'b11111: begin
1197                    				s1[255:  8] 	= dma_fifo_wdata[247:  0];
1198                    				s1[  7:  0] 	= dma_fifo_wdata[255:248];
1199                    			end
1200                    			default: begin
1201                    				s1[255:  0] 	= dma_fifo_wdata[255:  0];
1202                    			end
1203                    		endcase
1204                    	end
1205                    
1206                    	assign s160 =	 dma_fifo_src_addr_dec ?
1207                    						{s112          , s78, s77          , s76             ,
1208                    						 s75          , s74, s73           , s72              ,
1209                    						 s71           , s53 , s52           , s51              ,
1210                    						 s50           , s37 , s36           , s35              ,
1211                    						                                                                     s1[127:0]} :
1212                    						{s1[127:0]                                                                      ,
1213                    						 s112          , s78, s77          , s76             ,
1214                    						 s75          , s74, s73           , s72              ,
1215                    						 s71           , s53 , s52           , s51              ,
1216                    						 s50           , s37 , s36           , s35            } ;
1217                    
1218                    	assign s95 =	 dma_fifo_src_addr_dec ?
1219                    						{s71           , s53 , s52           , s51             ,
1220                    						 s50           , s37 , s36           , s35             ,
1221                    						 s112          , s78, s77          , s76            ,
1222                    						 s75          , s74, s73           , s72             ,
1223                    						 s120          , s119, s118          , s117            ,
1224                    						 s116          , s115, s114          , s113            ,
1225                    						                                                                     s1[63:0]} :
1226                    						{s1[63:0]                                                                      ,
1227                    						 s120          , s119, s118          , s117            ,
1228                    						 s116          , s115, s114          , s113            ,
1229                    						 s112          , s78, s77          , s76            ,
1230                    						 s75          , s74, s73           , s72             ,
1231                    						 s71           , s53 , s52           , s51             ,
1232                    						 s50           , s37 , s36           , s35           } ;
1233                    
1234                    	assign s62 =		 dma_fifo_src_addr_dec ?
1235                    						{s50           , s37 , s36           , s35             ,
1236                    						 s71           , s53 , s52           , s51             ,
1237                    						 s75          , s74, s73           , s72             ,
1238                    						 s112          , s78, s77          , s76            ,
1239                    						 s116          , s115, s114          , s113            ,
1240                    						 s120          , s119, s118          , s117            ,
1241                    						 s124          , s123, s122          , s121            ,
1242                    						                                                                     s1[31:0]} :
1243                    						{s1[31:0]                                                                      ,
1244                    						 s124          , s123, s122          , s121            ,
1245                    						 s120          , s119, s118          , s117            ,
1246                    						 s116          , s115, s114          , s113            ,
1247                    						 s112          , s78, s77          , s76            ,
1248                    						 s75          , s74, s73           , s72             ,
1249                    						 s71           , s53 , s52           , s51             ,
1250                    						 s50           , s37 , s36           , s35           } ;
1251                    
1252                    	assign s44 =		 dma_fifo_src_addr_dec ?
1253                    						{s36           , s35 , s50           , s37             ,
1254                    						 s52           , s51 , s71           , s53             ,
1255                    						 s73           , s72 , s75          , s74            ,
1256                    						 s77          , s76, s112          , s78            ,
1257                    						 s114          , s113, s116          , s115            ,
1258                    						 s118          , s117, s120          , s119            ,
1259                    						 s122          , s121, s124          , s123            ,
1260                    						 s126          , s125,                           s1[15:0]} :
1261                    						{s1[15:0]                , s126          , s125            ,
1262                    						 s124          , s123, s122          , s121            ,
1263                    						 s120          , s119, s118          , s117            ,
1264                    						 s116          , s115, s114          , s113            ,
1265                    						 s112          , s78, s77          , s76            ,
1266                    						 s75          , s74, s73           , s72             ,
1267                    						 s71           , s53 , s52           , s51             ,
1268                    						 s50           , s37 , s36           , s35           } ;
1269                    
1270                    	assign s45 =		 dma_fifo_src_addr_dec ?
1271                    						{s35           , s36 , s37           , s50             ,
1272                    						 s51           , s52 , s53           , s71             ,
1273                    						 s72           , s73 , s74          , s75            ,
1274                    						 s76          , s77, s78          , s112            ,
1275                    						 s113          , s114, s115          , s116            ,
1276                    						 s117          , s118, s119          , s120            ,
1277                    						 s121          , s122, s123          , s124            ,
1278                    						 s125          , s126, s127          , s1[ 7:0]} :
1279                    						{s1[ 7:0], s127, s126          , s125            ,
1280                    						 s124          , s123, s122          , s121            ,
1281                    						 s120          , s119, s118          , s117            ,
1282                    						 s116          , s115, s114          , s113            ,
1283                    						 s112          , s78, s77          , s76            ,
1284                    						 s75          , s74, s73           , s72             ,
1285                    						 s71           , s53 , s52           , s51             ,
1286                    						 s50           , s37 , s36           , s35           } ;
1287                    
1288                    	assign s7 = s16  ? dma_fifo_wdata :
1289                    			    s15   ? s160 :
1290                    			    s14 ? s95 :
1291                                                s13        ? s62 :
1292                    			    s12       ? s44 :
1293                                                                         s45;
1294                    
1295                    `endif
1296                    assign s35		= (dma_fifo_wr &amp; dma_fifo_last_wr &amp; s38) ? s41 : s32;
1297                    assign s36		= (dma_fifo_wr &amp; dma_fifo_last_wr &amp; s39) ? s42 : s33;
1298                    assign s37		= (dma_fifo_wr &amp; dma_fifo_last_wr &amp; s40) ? s43 : s34;
1299                    assign s41 	=										s1[ 7: 0];
1300                    assign s42	= (s11 			) ?	s1[ 7: 0] : 	s1[15: 8];
1301                    assign s43 	= (s11 || s12	) ?	s1[ 7: 0] :	s1[23:16];
1302                    
1303                    assign s38 = dma_fifo_wr &amp;&amp; (
1304                    				   (s11        &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1305                    				|| (s12       &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1306                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_64
1307                    				|| (s13        &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1308                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_128
1309                    				|| (s14 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1310                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_256
1311                    				|| (s15   &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1312                    	`endif
1313                    	`endif
1314                    	`endif
1315                    				);
1316                    assign s39 = dma_fifo_wr &amp;&amp; (
1317                    				   (s11        &amp;&amp; (s27 == {{BYTE_OFFSET_WIDTH-1{1'h0}}, 1'd1}))
1318                    				|| (s12       &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1319                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_64
1320                    				|| (s13        &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1321                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_128
1322                    				|| (s14 &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1323                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_256
1324                    				|| (s15   &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1325                    	`endif
1326                    	`endif
1327                    	`endif
1328                    				);
1329                    assign s40 = dma_fifo_wr &amp;&amp; (
1330                    				   (s11        &amp;&amp; ({1'b0, s27} == {{BYTE_OFFSET_WIDTH-1{1'h0}}, 2'd2}))
1331                    				|| (s12       &amp;&amp; ({1'b0, s27} == {{BYTE_OFFSET_WIDTH-1{1'h0}}, 2'd2}))
1332                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_64
1333                    				|| (s13        &amp;&amp; (       s27  ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1334                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_128
1335                    				|| (s14 &amp;&amp; (       s27  ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1336                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_256
1337                    				|| (s15   &amp;&amp; (       s27  ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1338                    	`endif
1339                    	`endif
1340                    	`endif
1341                    				);
1342                    
1343                    	always @(posedge aclk or negedge aresetn)
1344       1/1          		if (!aresetn)
1345       1/1          			s32 &lt;= 8'b0;
1346       1/1          		else if (s38)
1347       <font color = "red">0/1     ==>  			s32 &lt;= s41;</font>
                        MISSING_ELSE
1348                    
1349                    	always @(posedge aclk or negedge aresetn)
1350       1/1          		if (!aresetn)
1351       1/1          			s33 &lt;= 8'b0;
1352       1/1          		else if (s39)
1353       <font color = "red">0/1     ==>  			s33 &lt;= s42;</font>
                        MISSING_ELSE
1354                    
1355                    	always @(posedge aclk or negedge aresetn)
1356       1/1          		if (!aresetn)
1357       1/1          			s34 &lt;= 8'b0;
1358       1/1          		else if (s40)
1359       <font color = "red">0/1     ==>  			s34 &lt;= s43;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_145771_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1233.html#inst_tag_145771" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>105</td><td>71</td><td>67.62</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>105</td><td>71</td><td>67.62</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (s18 || (dma_fifo_wr &amp;&amp; dma_fifo_last_wr) || (dma_fifo_rd &amp;&amp; s31))
             -1-    ----------------2----------------    ----------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 SUB-EXPRESSION (dma_fifo_wr &amp;&amp; dma_fifo_last_wr)
                 -----1-----    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 SUB-EXPRESSION (dma_fifo_rd &amp;&amp; s31)
                 -----1-----    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (dma_fifo_rd &amp;&amp; (s31 || s29))
             -----1-----    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 SUB-EXPRESSION (s31 || s29)
                 -1-    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       234
 EXPRESSION (dma_fifo_wr &amp;&amp; s30)
             -----1-----    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       235
 EXPRESSION (dma_fifo_last_wr || s29)
             --------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       238
 EXPRESSION (dma_fifo_dst_addr_dec ? s23 : s27)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (s6 &amp;&amp; ((s26 == s28) || s13))
             -1    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 SUB-EXPRESSION ((s26 == s28) || s13)
                 ------1-----    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((dma_fifo_wr || dma_fifo_rd) &amp;&amp; ((!s13)))
             --------------1-------------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION (dma_fifo_wr || dma_fifo_rd)
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION (s17 ? ({s8[7:0], s8[15:8], s8[23:16], s8[31:24]}) : s8)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 EXPRESSION ((s11 &amp;&amp; (s27 == {2 {1'b1}})) || (s12 &amp;&amp; (s27 == {{(2 - 1) {1'b1}}, 1'b0})) || s13)
             --------------1-------------    ---------------------2--------------------    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 SUB-EXPRESSION (s11 &amp;&amp; (s27 == {2 {1'b1}}))
                 -1-    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 SUB-EXPRESSION (s12 &amp;&amp; (s27 == {{(2 - 1) {1'b1}}, 1'b0}))
                 -1-    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 EXPRESSION (s13 ? dma_fifo_wdata : (s12 ? s44 : s45))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION (s12 ? s44 : s45)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       401
 EXPRESSION (dma_fifo_src_addr_dec ? ({s36, s35, s1[15:0]}) : ({s1[15:0], s36, s35}))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       403
 EXPRESSION (dma_fifo_src_addr_dec ? ({s35, s36, s37, s1[7:0]}) : ({s1[7:0], s37, s36, s35}))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1296
 EXPRESSION ((((dma_fifo_wr &amp; dma_fifo_last_wr) &amp; s38)) ? s41 : s32)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1297
 EXPRESSION ((((dma_fifo_wr &amp; dma_fifo_last_wr) &amp; s39)) ? s42 : s33)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1298
 EXPRESSION ((((dma_fifo_wr &amp; dma_fifo_last_wr) &amp; s40)) ? s43 : s34)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1300
 EXPRESSION (s11 ? s1[7:0] : s1[15:8])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1301
 EXPRESSION ((s11 || s12) ? s1[7:0] : s1[23:16])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1301
 SUB-EXPRESSION (s11 || s12)
                 -1-    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 EXPRESSION (dma_fifo_wr &amp;&amp; ((s11 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))))
             -----1-----    -----------------------------------------------2----------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 SUB-EXPRESSION ((s11 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})))
                 ----------------------1---------------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 SUB-EXPRESSION (s11 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))
                 -1-    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 SUB-EXPRESSION (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))
                 -1-    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 EXPRESSION (dma_fifo_wr &amp;&amp; ((s11 &amp;&amp; (s27 == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 1'b1})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))))
             -----1-----    ------------------------------------------------------2-----------------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 SUB-EXPRESSION ((s11 &amp;&amp; (s27 == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 1'b1})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})))
                 -----------------------------1----------------------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 SUB-EXPRESSION (s11 &amp;&amp; (s27 == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 1'b1}))
                 -1-    ------------------------2------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 SUB-EXPRESSION (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))
                 -1-    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 EXPRESSION 
 Number  Term
      1  dma_fifo_wr &amp;&amp; 
      2  ((s11 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2})) || (s12 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2}))))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 SUB-EXPRESSION ((s11 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2})) || (s12 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2})))
                 ---------------------------------1--------------------------------    ---------------------------------2--------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 SUB-EXPRESSION (s11 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2}))
                 -1-    ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 SUB-EXPRESSION (s12 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2}))
                 -1-    ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_145771_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1233.html#inst_tag_145771" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">9</td>
<td class="rt">69.23 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">156</td>
<td class="rt">84</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">78</td>
<td class="rt">42</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">78</td>
<td class="rt">42</td>
<td class="rt">53.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">9</td>
<td class="rt">69.23 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">156</td>
<td class="rt">84</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">78</td>
<td class="rt">42</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">78</td>
<td class="rt">42</td>
<td class="rt">53.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_last_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_byte_offset[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_src_addr_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_dst_addr_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_145771_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1233.html#inst_tag_145771" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_1.atcdmac300_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">49</td>
<td class="rt">34</td>
<td class="rt">69.39 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">238</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">308</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">397</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">401</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">403</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1296</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1297</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1298</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1300</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1301</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">258</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">266</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">337</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">357</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">377</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1344</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1350</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1356</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
238        assign	s25	=  dma_fifo_dst_addr_dec ? s23 : s27;
                 	   	                         <font color = "green">-1-</font>  
                 	   	                         <font color = "green">==></font>  
                 	   	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
308        	assign	s10 = s17 ? {
           	      	          <font color = "green">-1-</font>  
           	      	          <font color = "green">==></font>  
           	      	          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
397        	assign s7 = s13  ? 	dma_fifo_wdata :
           	                 <font color = "green">-1-</font>  
           	                 <font color = "green">==></font>  
398        			    s12 ? 	s44 :
           			        <font color = "green">-2-</font>  
           			        <font color = "green">==></font>  
           			        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
401        	assign s44 = dma_fifo_src_addr_dec ? {s36,            s35, s1[15:0]} :
           	                                   <font color = "green">-1-</font>  
           	                                   <font color = "green">==></font>  
           	                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
403        	assign s45  = dma_fifo_src_addr_dec ? {s35,            s36, s37, s1[7:0]} :
           	                                    <font color = "green">-1-</font>  
           	                                    <font color = "green">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1296       assign s35		= (dma_fifo_wr & dma_fifo_last_wr & s38) ? s41 : s32;
                     		                                         <font color = "red">-1-</font>  
                     		                                         <font color = "red">==></font>  
                     		                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1297       assign s36		= (dma_fifo_wr & dma_fifo_last_wr & s39) ? s42 : s33;
                     		                                         <font color = "red">-1-</font>  
                     		                                         <font color = "red">==></font>  
                     		                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1298       assign s37		= (dma_fifo_wr & dma_fifo_last_wr & s40) ? s43 : s34;
                     		                                         <font color = "red">-1-</font>  
                     		                                         <font color = "red">==></font>  
                     		                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1300       assign s42	= (s11 			) ?	s1[ 7: 0] : 	s1[15: 8];
                     	       			  <font color = "green">-1-</font>  
                     	       			  <font color = "green">==></font>  
                     	       			  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1301       assign s43 	= (s11 || s12	) ?	s1[ 7: 0] :	s1[23:16];
                      	             	  <font color = "green">-1-</font>  
                      	             	  <font color = "green">==></font>  
                      	             	  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
258        	if (!aresetn) begin
           	<font color = "green">-1-</font>  
259        		s28 <= {BYTE_OFFSET_WIDTH{1'b0}};
           <font color = "green">		==></font>
260        	end
261        	else if (dma_fifo_wr & dma_fifo_last_wr) begin
           	     <font color = "green">-2-</font>                       
262        		s28 <= s26;
           <font color = "green">		==></font>
263        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266        	if (!aresetn) begin
           	<font color = "green">-1-</font>  
267        		s27 <= {BYTE_OFFSET_WIDTH{1'b0}};
           <font color = "green">		==></font>
268        	end
269        	else if (s0) begin
           	     <font color = "green">-2-</font>  
270        		s27 <= {BYTE_OFFSET_WIDTH{1'b0}};
           <font color = "green">		==></font>
271        	end
272        	else if ((dma_fifo_wr || dma_fifo_rd)
           	     <font color = "red">-3-</font>                         
273        	`ifdef ATCDMAC300_DATA_WIDTH_32
274        						&& (!s13)
275        	`endif
276        	`ifdef ATCDMAC300_DATA_WIDTH_64
277        						&& (!s14)
278        	`endif
279        	`ifdef ATCDMAC300_DATA_WIDTH_128
280        						&& (!s15)
281        	`endif
282        	`ifdef ATCDMAC300_DATA_WIDTH_256
283        						&& (!s16)
284        	`endif
285        		) begin
286        		s27 <= s26;
           <font color = "red">		==></font>
287        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337        		case (s25[1:0])
           		<font color = "red">-1-</font>  
338        			2'b01: begin
339        				s9[31:24] 	= s10[7:0];
           <font color = "red">				==></font>
340        				s9[23:0] 	= s10[31:8];
341        			end
342        			2'b10: begin
343        				s9[31:16] 	= s10[15:0];
           <font color = "red">				==></font>
344        				s9[15:0] 	= s10[31:16];
345        			end
346        			2'b11: begin
347        				s9[31:8] 	= s10[23:0];
           <font color = "green">				==></font>
348        				s9[7:0] 	= s10[31:24];
349        			end
350        			default: begin
351        				s9 		= s10[31:0];
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
357        		case (dma_fifo_byte_offset[1:0])
           		<font color = "red">-1-</font>  
358        			2'b01: begin
359        				dma_fifo_rdata[31:8]	= s9[23:0];
           <font color = "red">				==></font>
360        				dma_fifo_rdata[7:0] 	= s9[31:24];
361        			end
362        			2'b10: begin
363        				dma_fifo_rdata[31:16] 	= s9[15:0];
           <font color = "red">				==></font>
364        				dma_fifo_rdata[15:0] 	= s9[31:16];
365        			end
366        			2'b11: begin
367        				dma_fifo_rdata[31:24] 	= s9[7:0];
           <font color = "red">				==></font>
368        				dma_fifo_rdata[23:0] 	= s9[31:8];
369        			end
370        			default: begin
371        				dma_fifo_rdata[31:0]	= s9[31:0];
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
377        		case (dma_fifo_byte_offset[1:0])
           		<font color = "red">-1-</font>  
378        			2'b01: begin
379        				s1[31:24] 	= dma_fifo_wdata[7:0];
           <font color = "red">				==></font>
380        				s1[23:0] 	= dma_fifo_wdata[31:8];
381        			end
382        			2'b10: begin
383        				s1[31:16] 	= dma_fifo_wdata[15:0];
           <font color = "red">				==></font>
384        				s1[15:0] 	= dma_fifo_wdata[31:16];
385        			end
386        			2'b11: begin
387        				s1[31:8] 	= dma_fifo_wdata[23:0];
           <font color = "red">				==></font>
388        				s1[7:0] 	= dma_fifo_wdata[31:24];
389        			end
390        			default: begin
391        				s1 		= dma_fifo_wdata;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1344       		if (!aresetn)
           		<font color = "green">-1-</font>  
1345       			s32 <= 8'b0;
           <font color = "green">			==></font>
1346       		else if (s38)
           		     <font color = "red">-2-</font>  
1347       			s32 <= s41;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1350       		if (!aresetn)
           		<font color = "green">-1-</font>  
1351       			s33 <= 8'b0;
           <font color = "green">			==></font>
1352       		else if (s39)
           		     <font color = "red">-2-</font>  
1353       			s33 <= s42;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1356       		if (!aresetn)
           		<font color = "green">-1-</font>  
1357       			s34 <= 8'b0;
           <font color = "green">			==></font>
1358       		else if (s40)
           		     <font color = "red">-2-</font>  
1359       			s34 <= s43;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_145770'>
<a name="inst_tag_145770_Line"></a>
<b>Line Coverage for Instance : <a href="mod1233.html#inst_tag_145770" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>46</td><td>36</td><td>78.26</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>258</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>266</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>337</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>357</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>377</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1356</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
257                     always @(posedge aclk or negedge aresetn) begin
258        1/1          	if (!aresetn) begin
259        1/1          		s28 &lt;= {BYTE_OFFSET_WIDTH{1'b0}};
260                     	end
261        1/1          	else if (dma_fifo_wr &amp; dma_fifo_last_wr) begin
262        1/1          		s28 &lt;= s26;
263                     	end
                        MISSING_ELSE
264                     end
265                     always @(posedge aclk or negedge aresetn) begin
266        1/1          	if (!aresetn) begin
267        1/1          		s27 &lt;= {BYTE_OFFSET_WIDTH{1'b0}};
268                     	end
269        1/1          	else if (s0) begin
270        1/1          		s27 &lt;= {BYTE_OFFSET_WIDTH{1'b0}};
271                     	end
272        1/1          	else if ((dma_fifo_wr || dma_fifo_rd)
273                     	`ifdef ATCDMAC300_DATA_WIDTH_32
274                     						&amp;&amp; (!s13)
275                     	`endif
276                     	`ifdef ATCDMAC300_DATA_WIDTH_64
277                     						&amp;&amp; (!s14)
278                     	`endif
279                     	`ifdef ATCDMAC300_DATA_WIDTH_128
280                     						&amp;&amp; (!s15)
281                     	`endif
282                     	`ifdef ATCDMAC300_DATA_WIDTH_256
283                     						&amp;&amp; (!s16)
284                     	`endif
285                     		) begin
286        <font color = "red">0/1     ==>  		s27 &lt;= s26;</font>
287                     	end
                        MISSING_ELSE
288                     end
289                     
290                     nds_sync_fifo_clr #(
291                             .DATA_WIDTH	     (`DMA_DATA_WIDTH),
292                             .FIFO_DEPTH	     (`ATCDMAC300_FIFO_DEPTH),
293                             .POINTER_INDEX_WIDTH (`ATCDMAC300_FIFO_POINTER_WIDTH)
294                     ) nds_sync_fifo_clr (
295                     	.reset_n(aresetn),
296                     	.clk(aclk),
297                     	.wr(s2),
298                     	.wr_data(s7),
299                     	.rd(s3),
300                     	.rd_data(s8),
301                     	.empty(s4),
302                     	.full(s5),
303                     	.wr_ptr(s19),
304                     	.rd_ptr(s20),
305                     	.fifo_clr(s18)
306                     );
307                     
308                     	assign	s10 = s17 ? {
309                     				     s8[  7:  0], s8[ 15:  8], s8[ 23: 16], s8[ 31: 24]
310                     `ifdef ATCDMAC300_DATA_WIDTH_GE_64
311                     				    ,s8[ 39: 32], s8[ 47: 40], s8[ 55: 48], s8[ 63: 56]
312                     `ifdef ATCDMAC300_DATA_WIDTH_GE_128
313                     				    ,s8[ 71: 64], s8[ 79: 72], s8[ 87: 80], s8[ 95: 88]
314                     				    ,s8[103: 96], s8[111:104], s8[119:112], s8[127:120]
315                     `ifdef ATCDMAC300_DATA_WIDTH_GE_256
316                     				    ,s8[135:128], s8[143:136], s8[151:144], s8[159:152]
317                     				    ,s8[167:160], s8[175:168], s8[183:176], s8[191:184]
318                     				    ,s8[199:192], s8[207:200], s8[215:208], s8[223:216]
319                     				    ,s8[231:224], s8[239:232], s8[247:240], s8[255:248]
320                     `endif
321                     `endif
322                     `endif
323                     				     } : s8;
324                     
325                     
326                     `ifdef ATCDMAC300_DATA_WIDTH_32
327                     	assign s29 	=  (s11  &amp;&amp; (s27 ==  {`ATCDMAC300_BYTE_OFFSET_WIDTH{1'b1}}))
328                     				|| (s12 &amp;&amp; (s27 == {{`ATCDMAC300_BYTE_OFFSET_WIDTH-1{1'b1}},1'b0}))
329                     				|| (s13);
330                     
331                     	assign	s26 =   s27  +
332                     						    (s12 ?	{{`ATCDMAC300_BYTE_OFFSET_WIDTH-1{1'b1}},1'b0} :
333                     						     s11  ?	{{`ATCDMAC300_BYTE_OFFSET_WIDTH-1{1'b0}},1'b1} :
334                     									 {`ATCDMAC300_BYTE_OFFSET_WIDTH{1'b0}});
335                     
336                     	always @(*) begin
337        1/1          		case (s25[1:0])
338                     			2'b01: begin
339        <font color = "red">0/1     ==>  				s9[31:24] 	= s10[7:0];</font>
340        <font color = "red">0/1     ==>  				s9[23:0] 	= s10[31:8];</font>
341                     			end
342                     			2'b10: begin
343        <font color = "red">0/1     ==>  				s9[31:16] 	= s10[15:0];</font>
344        <font color = "red">0/1     ==>  				s9[15:0] 	= s10[31:16];</font>
345                     			end
346                     			2'b11: begin
347        1/1          				s9[31:8] 	= s10[23:0];
348        1/1          				s9[7:0] 	= s10[31:24];
349                     			end
350                     			default: begin
351        1/1          				s9 		= s10[31:0];
352                     			end
353                     		endcase
354                     	end
355                     
356                     	always @(*) begin
357        1/1          		case (dma_fifo_byte_offset[1:0])
358                     			2'b01: begin
359        1/1          				dma_fifo_rdata[31:8]	= s9[23:0];
360        1/1          				dma_fifo_rdata[7:0] 	= s9[31:24];
361                     			end
362                     			2'b10: begin
363        1/1          				dma_fifo_rdata[31:16] 	= s9[15:0];
364        1/1          				dma_fifo_rdata[15:0] 	= s9[31:16];
365                     			end
366                     			2'b11: begin
367        <font color = "red">0/1     ==>  				dma_fifo_rdata[31:24] 	= s9[7:0];</font>
368        <font color = "red">0/1     ==>  				dma_fifo_rdata[23:0] 	= s9[31:8];</font>
369                     			end
370                     			default: begin
371        1/1          				dma_fifo_rdata[31:0]	= s9[31:0];
372                     			end
373                     		endcase
374                     	end
375                     
376                     	always @(*) begin
377        1/1          		case (dma_fifo_byte_offset[1:0])
378                     			2'b01: begin
379        1/1          				s1[31:24] 	= dma_fifo_wdata[7:0];
380        1/1          				s1[23:0] 	= dma_fifo_wdata[31:8];
381                     			end
382                     			2'b10: begin
383        1/1          				s1[31:16] 	= dma_fifo_wdata[15:0];
384        1/1          				s1[15:0] 	= dma_fifo_wdata[31:16];
385                     			end
386                     			2'b11: begin
387        <font color = "red">0/1     ==>  				s1[31:8] 	= dma_fifo_wdata[23:0];</font>
388        <font color = "red">0/1     ==>  				s1[7:0] 	= dma_fifo_wdata[31:24];</font>
389                     			end
390                     			default: begin
391        1/1          				s1 		= dma_fifo_wdata;
392                     			end
393                     		endcase
394                     	end
395                     
396                     
397                     	assign s7 = s13  ? 	dma_fifo_wdata :
398                     			    s12 ? 	s44 :
399                     			    			s45;
400                     
401                     	assign s44 = dma_fifo_src_addr_dec ? {s36,            s35, s1[15:0]} :
402                     						              {s1[15:0], s36, s35};
403                     	assign s45  = dma_fifo_src_addr_dec ? {s35,            s36, s37, s1[7:0]} :
404                     						              {s1[7:0],  s37, s36, s35};
405                     
406                     `endif
407                     `ifdef ATCDMAC300_DATA_WIDTH_64
408                     	assign s29 	=  (s11	   &amp;&amp; (s27 ==	3'b111))
409                     				|| (s12	   &amp;&amp; (s27 ==	3'b110))
410                     				|| (s13	   &amp;&amp; (s27 ==	3'b100))
411                     				|| (s14);
412                     
413                     	assign	s26	= s27 + (s13  	?	3'b100 :
414                     						 s12 	?	3'b010 :
415                     						 s11  	?	3'b001 :
416                     										3'b000);
417                     	always @(*) begin
418                     		case (s25[2:0])
419                     			3'b001: begin
420                     				s9[63:56] 	= s10[7:0];
421                     				s9[55:0] 	= s10[63:8];
422                     			end
423                     			3'b010: begin
424                     				s9[63:48] 	= s10[15:0];
425                     				s9[47:0] 	= s10[63:16];
426                     			end
427                     			3'b011: begin
428                     				s9[63:40] 	= s10[23:0];
429                     				s9[39:0] 	= s10[63:24];
430                     			end
431                     			3'b100: begin
432                     				s9[63:32] 	= s10[31:0];
433                     				s9[31:0] 	= s10[63:32];
434                     			end
435                     			3'b101: begin
436                     				s9[63:24] 	= s10[39:0];
437                     				s9[23:0] 	= s10[63:40];
438                     			end
439                     			3'b110: begin
440                     				s9[63:16] 	= s10[47:0];
441                     				s9[15:0] 	= s10[63:48];
442                     			end
443                     			3'b111: begin
444                     				s9[63:8] 	= s10[55:0];
445                     				s9[7:0] 	= s10[63:56];
446                     			end
447                     			default: begin
448                     				s9 		= s10[63:0];
449                     			end
450                     		endcase
451                     	end
452                     	always @(*) begin
453                     		case (dma_fifo_byte_offset[2:0])
454                     			3'b001: begin
455                     				dma_fifo_rdata[63:8]	= s9[55:0];
456                     				dma_fifo_rdata[7:0] 	= s9[63:56];
457                     			end
458                     			3'b010: begin
459                     				dma_fifo_rdata[63:16] 	= s9[47:0];
460                     				dma_fifo_rdata[15:0] 	= s9[63:48];
461                     			end
462                     			3'b011: begin
463                     				dma_fifo_rdata[63:24] 	= s9[39:0];
464                     				dma_fifo_rdata[23:0] 	= s9[63:40];
465                     			end
466                     			3'b100: begin
467                     				dma_fifo_rdata[63:32] 	= s9[31:0];
468                     				dma_fifo_rdata[31:0] 	= s9[63:32];
469                     			end
470                     			3'b101: begin
471                     				dma_fifo_rdata[63:40] 	= s9[23:0];
472                     				dma_fifo_rdata[39:0] 	= s9[63:24];
473                     			end
474                     			3'b110: begin
475                     				dma_fifo_rdata[63:48] 	= s9[15:0];
476                     				dma_fifo_rdata[47:0] 	= s9[63:16];
477                     			end
478                     			3'b111: begin
479                     				dma_fifo_rdata[63:56] 	= s9[7:0];
480                     				dma_fifo_rdata[55:0] 	= s9[63:8];
481                     			end
482                     			default: begin
483                     				dma_fifo_rdata 		= s9;
484                     			end
485                     		endcase
486                     	end
487                     	always @(*) begin
488                     		case (dma_fifo_byte_offset[2:0])
489                     			3'b001: begin
490                     				s1[63:56] 	= dma_fifo_wdata[7:0];
491                     				s1[55:0] 	= dma_fifo_wdata[63:8];
492                     			end
493                     			3'b010: begin
494                     				s1[63:48] 	= dma_fifo_wdata[15:0];
495                     				s1[47:0] 	= dma_fifo_wdata[63:16];
496                     			end
497                     			3'b011: begin
498                     				s1[63:40] 	= dma_fifo_wdata[23:0];
499                     				s1[39:0] 	= dma_fifo_wdata[63:24];
500                     			end
501                     			3'b100: begin
502                     				s1[63:32] 	= dma_fifo_wdata[31:0];
503                     				s1[31:0] 	= dma_fifo_wdata[63:32];
504                     			end
505                     			3'b101: begin
506                     				s1[63:24] 	= dma_fifo_wdata[39:0];
507                     				s1[23:0] 	= dma_fifo_wdata[63:40];
508                     			end
509                     			3'b110: begin
510                     				s1[63:16] 	= dma_fifo_wdata[47:0];
511                     				s1[15:0] 	= dma_fifo_wdata[63:48];
512                     			end
513                     			3'b111: begin
514                     				s1[63:8] 	= dma_fifo_wdata[55:0];
515                     				s1[7:0] 	= dma_fifo_wdata[63:56];
516                     			end
517                     			default: begin
518                     				s1[63:0] 	= dma_fifo_wdata[63:0];
519                     			end
520                     		endcase
521                     	end
522                     
523                     	assign s62 = dma_fifo_src_addr_dec ?
524                     	{s50,            s37, s36, s35, s1[31:0]} :
525                     	{s1[31:0], s50, s37, s36, s35};
526                     	assign s44 = dma_fifo_src_addr_dec ?
527                     	{s36,            s35, s50, s37, s52, s51, s1[15:0]} :
528                     	{s1[15:0], s52, s51, s50, s37, s36, s35};
529                     	assign s45 = dma_fifo_src_addr_dec ?
530                     	{s35,           s36, s37, s50, s51, s52, s53, s1[7:0]} :
531                     	{s1[7:0], s53, s52, s51, s50, s37, s36, s35};
532                     
533                     	assign s7 = s14 ? dma_fifo_wdata :
534                                                 s13        ? s62 :
535                     			    s12       ? s44 :
536                                                                          s45;
537                     
538                     `endif
539                     `ifdef ATCDMAC300_DATA_WIDTH_128
540                     	assign s29 	=  (s11	   &amp;&amp; (s27 ==	4'b1111))
541                     				|| (s12	   &amp;&amp; (s27 ==	4'b1110))
542                     				|| (s13	   &amp;&amp; (s27 ==	4'b1100))
543                     				|| (s14 &amp;&amp; (s27 ==	4'b1000))
544                     				|| (s15);
545                     
546                     	assign	s26	= s27 + (s14	?	4'b1000 :
547                     						 s13	?	4'b0100 :
548                     						 s12	?	4'b0010 :
549                     						 s11	?	4'b0001 :
550                     										4'b0000);
551                     	always @(*) begin
552                     		case (s25[3:0])
553                     			4'b0001: begin
554                     				s9[127:120] 	= s10[  7:  0];
555                     				s9[119:  0] 	= s10[127:  8];
556                     			end
557                     			4'b0010: begin
558                     				s9[127:112] 	= s10[ 15:  0];
559                     				s9[111:  0] 	= s10[127:  16];
560                     			end
561                     			4'b0011: begin
562                     				s9[127:104] 	= s10[ 23:  0];
563                     				s9[103:  0] 	= s10[127: 24];
564                     			end
565                     			4'b0100: begin
566                     				s9[127: 96] 	= s10[ 31:  0];
567                     				s9[ 95:  0] 	= s10[127: 32];
568                     			end
569                     			4'b0101: begin
570                     				s9[127: 88] 	= s10[ 39:  0];
571                     				s9[ 87:  0] 	= s10[127: 40];
572                     			end
573                     			4'b0110: begin
574                     				s9[127: 80] 	= s10[ 47:  0];
575                     				s9[ 79:  0] 	= s10[127: 48];
576                     			end
577                     			4'b0111: begin
578                     				s9[127: 72] 	= s10[ 55:  0];
579                     				s9[ 71:  0] 	= s10[127: 56];
580                     			end
581                     			4'b1000: begin
582                     				s9[127: 64] 	= s10[ 63:  0];
583                     				s9[ 63:  0] 	= s10[127: 64];
584                     			end
585                     			4'b1001: begin
586                     				s9[127: 56] 	= s10[ 71:  0];
587                     				s9[ 55:  0] 	= s10[127: 72];
588                     			end
589                     			4'b1010: begin
590                     				s9[127: 48] 	= s10[ 79:  0];
591                     				s9[ 47:  0] 	= s10[127: 80];
592                     			end
593                     			4'b1011: begin
594                     				s9[127: 40] 	= s10[ 87:  0];
595                     				s9[ 39:  0] 	= s10[127: 88];
596                     			end
597                     			4'b1100: begin
598                     				s9[127: 32] 	= s10[ 95:  0];
599                     				s9[ 31:  0] 	= s10[127: 96];
600                     			end
601                     			4'b1101: begin
602                     				s9[127: 24] 	= s10[103:  0];
603                     				s9[ 23:  0] 	= s10[127:104];
604                     			end
605                     			4'b1110: begin
606                     				s9[127: 16] 	= s10[111:  0];
607                     				s9[ 15:  0] 	= s10[127:112];
608                     			end
609                     			4'b1111: begin
610                     				s9[127:  8] 	= s10[119:  0];
611                     				s9[  7:  0] 	= s10[127:120];
612                     			end
613                     			default: begin
614                     				s9[127:  0]	= s10[127:0];
615                     			end
616                     		endcase
617                     	end
618                     	always @(*) begin
619                     		case (dma_fifo_byte_offset[3:0])
620                     			4'b0001: begin
621                     				dma_fifo_rdata[127:  8]		= s9[119:  0];
622                     				dma_fifo_rdata[  7:  0] 	= s9[127:120];
623                     			end
624                     			4'b0010: begin
625                     				dma_fifo_rdata[127: 16] 	= s9[111:  0];
626                     				dma_fifo_rdata[ 15:  0] 	= s9[127:112];
627                     			end
628                     			4'b0011: begin
629                     				dma_fifo_rdata[127: 24] 	= s9[103:  0];
630                     				dma_fifo_rdata[ 23:  0] 	= s9[127:104];
631                     			end
632                     			4'b0100: begin
633                     				dma_fifo_rdata[127: 32] 	= s9[ 95:  0];
634                     				dma_fifo_rdata[ 31:  0] 	= s9[127: 96];
635                     			end
636                     			4'b0101: begin
637                     				dma_fifo_rdata[127: 40] 	= s9[ 87:  0];
638                     				dma_fifo_rdata[ 39:  0] 	= s9[127: 88];
639                     			end
640                     			4'b0110: begin
641                     				dma_fifo_rdata[127: 48] 	= s9[ 79:  0];
642                     				dma_fifo_rdata[ 47:  0] 	= s9[127: 80];
643                     			end
644                     			4'b0111: begin
645                     				dma_fifo_rdata[127: 56] 	= s9[ 71:  0];
646                     				dma_fifo_rdata[ 55:  0] 	= s9[127: 72];
647                     			end
648                     			4'b1000: begin
649                     				dma_fifo_rdata[127: 64] 	= s9[ 63:  0];
650                     				dma_fifo_rdata[ 63:  0] 	= s9[127: 64];
651                     			end
652                     			4'b1001: begin
653                     				dma_fifo_rdata[127: 72]		= s9[ 55:  0];
654                     				dma_fifo_rdata[ 71:  0] 	= s9[127: 56];
655                     			end
656                     			4'b1010: begin
657                     				dma_fifo_rdata[127: 80] 	= s9[ 47:  0];
658                     				dma_fifo_rdata[ 79:  0] 	= s9[127: 48];
659                     			end
660                     			4'b1011: begin
661                     				dma_fifo_rdata[127: 88] 	= s9[ 39:  0];
662                     				dma_fifo_rdata[ 87:  0] 	= s9[127: 40];
663                     			end
664                     			4'b1100: begin
665                     				dma_fifo_rdata[127: 96] 	= s9[ 31:  0];
666                     				dma_fifo_rdata[ 95:  0] 	= s9[127: 32];
667                     			end
668                     			4'b1101: begin
669                     				dma_fifo_rdata[127:104] 	= s9[ 23:  0];
670                     				dma_fifo_rdata[103:  0] 	= s9[127: 24];
671                     			end
672                     			4'b1110: begin
673                     				dma_fifo_rdata[127:112] 	= s9[ 15:  0];
674                     				dma_fifo_rdata[111:  0] 	= s9[127: 16];
675                     			end
676                     			4'b1111: begin
677                     				dma_fifo_rdata[127:120] 	= s9[  7:  0];
678                     				dma_fifo_rdata[119:  0] 	= s9[127:  8];
679                     			end
680                     			default: begin
681                     				dma_fifo_rdata[127:  0] 	= s9[127:  0];
682                     			end
683                     		endcase
684                     	end
685                     	always @(*) begin
686                     		case (dma_fifo_byte_offset[3:0])
687                     			4'b0001: begin
688                     				s1[127:120] 	= dma_fifo_wdata[  7:  0];
689                     				s1[119:  0] 	= dma_fifo_wdata[127:  8];
690                     			end
691                     			4'b0010: begin
692                     				s1[127:112] 	= dma_fifo_wdata[ 15:  0];
693                     				s1[111:  0] 	= dma_fifo_wdata[127: 16];
694                     			end
695                     			4'b0011: begin
696                     				s1[127:104] 	= dma_fifo_wdata[ 23:  0];
697                     				s1[103:  0] 	= dma_fifo_wdata[127: 24];
698                     			end
699                     			4'b0100: begin
700                     				s1[127: 96] 	= dma_fifo_wdata[ 31:  0];
701                     				s1[ 95:  0] 	= dma_fifo_wdata[127: 32];
702                     			end
703                     			4'b0101: begin
704                     				s1[127: 88] 	= dma_fifo_wdata[ 39:  0];
705                     				s1[87:   0] 	= dma_fifo_wdata[127: 40];
706                     			end
707                     			4'b0110: begin
708                     				s1[127: 80] 	= dma_fifo_wdata[ 47:  0];
709                     				s1[ 79:  0] 	= dma_fifo_wdata[127: 48];
710                     			end
711                     			4'b0111: begin
712                     				s1[127: 72] 	= dma_fifo_wdata[ 55:  0];
713                     				s1[ 71:  0] 	= dma_fifo_wdata[127: 56];
714                     			end
715                     			4'b1000: begin
716                     				s1[127: 64] 	= dma_fifo_wdata[ 63:  0];
717                     				s1[ 63:  0] 	= dma_fifo_wdata[127: 64];
718                     			end
719                     			4'b1001: begin
720                     				s1[127: 56] 	= dma_fifo_wdata[ 71:  0];
721                     				s1[ 55:  0] 	= dma_fifo_wdata[127: 72];
722                     			end
723                     			4'b1010: begin
724                     				s1[127: 48] 	= dma_fifo_wdata[ 79:  0];
725                     				s1[ 47:  0] 	= dma_fifo_wdata[127: 80];
726                     			end
727                     			4'b1011: begin
728                     				s1[127: 40] 	= dma_fifo_wdata[ 87:  0];
729                     				s1[ 39:  0] 	= dma_fifo_wdata[127: 88];
730                     			end
731                     			4'b1100: begin
732                     				s1[127: 32] 	= dma_fifo_wdata[ 95:  0];
733                     				s1[ 31:  0] 	= dma_fifo_wdata[127: 96];
734                     			end
735                     			4'b1101: begin
736                     				s1[127: 24] 	= dma_fifo_wdata[103:  0];
737                     				s1[ 23:  0] 	= dma_fifo_wdata[127:104];
738                     			end
739                     			4'b1110: begin
740                     				s1[127: 16] 	= dma_fifo_wdata[111:  0];
741                     				s1[ 15:  0] 	= dma_fifo_wdata[127:112];
742                     			end
743                     			4'b1111: begin
744                     				s1[127:  8] 	= dma_fifo_wdata[119:  0];
745                     				s1[  7:  0] 	= dma_fifo_wdata[127:120];
746                     			end
747                     			default: begin
748                     				s1[127:  0] 	= dma_fifo_wdata[127:  0];
749                     			end
750                     		endcase
751                     	end
752                     
753                     	assign s95 =	 dma_fifo_src_addr_dec ?
754                     						{s71           , s53 , s52           , s51             ,
755                     						 s50           , s37 , s36           , s35             ,
756                     						                                                                     s1[63:0]} :
757                     						{s1[63:0]                                                                      ,
758                     						 s71           , s53 , s52           , s51             ,
759                     						 s50           , s37 , s36           , s35           } ;
760                     
761                     	assign s62 =		 dma_fifo_src_addr_dec ?
762                     						{s50           , s37 , s36           , s35             ,
763                     						 s71           , s53 , s52           , s51             ,
764                     						 s75          , s74, s73           , s72             ,
765                     						                                                                     s1[31:0]} :
766                     						{s1[31:0]                                                                      ,
767                     						 s75          , s74, s73           , s72             ,
768                     						 s71           , s53 , s52           , s51             ,
769                     						 s50           , s37 , s36           , s35           } ;
770                     
771                     	assign s44 =		 dma_fifo_src_addr_dec ?
772                     						{s36           , s35 , s50           , s37             ,
773                     						 s52           , s51 , s71           , s53             ,
774                     						 s73           , s72 , s75          , s74            ,
775                     						 s77          , s76,                           s1[15:0]} :
776                     						{s1[15:0],                 s77          , s76            ,
777                     						 s75          , s74, s73           , s72             ,
778                     						 s71           , s53 , s52           , s51             ,
779                     						 s50           , s37 , s36           , s35           } ;
780                     
781                     	assign s45 =		 dma_fifo_src_addr_dec ?
782                     						{s35           , s36 , s37           , s50             ,
783                     						 s51           , s52 , s53           , s71             ,
784                     						 s72           , s73 , s74          , s75            ,
785                     						 s76          , s77, s78          , s1[ 7:0]} :
786                     						{s1[ 7:0], s78, s77          , s76            ,
787                     						 s75          , s74, s73           , s72             ,
788                     						 s71           , s53 , s52           , s51             ,
789                     						 s50           , s37 , s36           , s35           } ;
790                     
791                     	assign s7 = s15   ? dma_fifo_wdata :
792                     			    s14 ? s95 :
793                                                 s13        ? s62 :
794                     			    s12       ? s44 :
795                                                                          s45;
796                     
797                     `endif
798                     `ifdef ATCDMAC300_DATA_WIDTH_256
799                     	assign s29 	=  (s11	   &amp;&amp; (s27 ==	5'b11111))
800                     				|| (s12	   &amp;&amp; (s27 ==	5'b11110))
801                     				|| (s13	   &amp;&amp; (s27 ==	5'b11100))
802                     				|| (s14 &amp;&amp; (s27 ==	5'b11000))
803                     				|| (s15   &amp;&amp; (s27 ==	5'b10000))
804                     				|| (s16);
805                     
806                     	assign	s26	= s27 + (s15	?	5'b10000 :
807                     						 s14	?	5'b01000 :
808                     						 s13	?	5'b00100 :
809                     						 s12	?	5'b00010 :
810                     						 s11	?	5'b00001 :
811                     								  		5'b00000);
812                     	always @(*) begin
813                     		case (s25[4:0])
814                     			5'b00001: begin
815                     				s9[255:248] 	= s10[  7:  0];
816                     				s9[247:  0] 	= s10[255:  8];
817                     			end
818                     			5'b00010: begin
819                     				s9[255:240] 	= s10[ 15:  0];
820                     				s9[239:  0] 	= s10[255: 16];
821                     			end
822                     			5'b00011: begin
823                     				s9[255:232] 	= s10[ 23:  0];
824                     				s9[231:  0] 	= s10[255: 24];
825                     			end
826                     			5'b00100: begin
827                     				s9[255:224] 	= s10[ 31:  0];
828                     				s9[223:  0] 	= s10[255: 32];
829                     			end
830                     			5'b00101: begin
831                     				s9[255:216] 	= s10[ 39:  0];
832                     				s9[215:  0] 	= s10[255: 40];
833                     			end
834                     			5'b00110: begin
835                     				s9[255:208] 	= s10[ 47:  0];
836                     				s9[207:  0] 	= s10[255: 48];
837                     			end
838                     			5'b00111: begin
839                     				s9[255:200] 	= s10[ 55:  0];
840                     				s9[199:  0] 	= s10[255: 56];
841                     			end
842                     			5'b01000: begin
843                     				s9[255:192] 	= s10[ 63:  0];
844                     				s9[191:  0] 	= s10[255: 64];
845                     			end
846                     			5'b01001: begin
847                     				s9[255:184] 	= s10[ 71:  0];
848                     				s9[183:  0] 	= s10[255: 72];
849                     			end
850                     			5'b01010: begin
851                     				s9[255:176] 	= s10[ 79:  0];
852                     				s9[175:  0] 	= s10[255: 80];
853                     			end
854                     			5'b01011: begin
855                     				s9[255:168] 	= s10[ 87:  0];
856                     				s9[167:  0] 	= s10[255: 88];
857                     			end
858                     			5'b01100: begin
859                     				s9[255:160] 	= s10[ 95:  0];
860                     				s9[159:  0] 	= s10[255: 96];
861                     			end
862                     			5'b01101: begin
863                     				s9[255:152] 	= s10[103:  0];
864                     				s9[151:  0] 	= s10[255:104];
865                     			end
866                     			5'b01110: begin
867                     				s9[255:144] 	= s10[111:  0];
868                     				s9[143:  0] 	= s10[255:112];
869                     			end
870                     			5'b01111: begin
871                     				s9[255:136] 	= s10[119:  0];
872                     				s9[135:  0] 	= s10[255:120];
873                     			end
874                     			5'b10000: begin
875                     				s9[255:128] 	= s10[127:  0];
876                     				s9[127:  0] 	= s10[255:128];
877                     			end
878                     			5'b10001: begin
879                     				s9[255:120] 	= s10[135:  0];
880                     				s9[119:  0] 	= s10[255:136];
881                     			end
882                     			5'b10010: begin
883                     				s9[255:112] 	= s10[143:  0];
884                     				s9[111:  0] 	= s10[255:144];
885                     			end
886                     			5'b10011: begin
887                     				s9[255:104] 	= s10[151:  0];
888                     				s9[103:  0] 	= s10[255:152];
889                     			end
890                     			5'b10100: begin
891                     				s9[255: 96] 	= s10[159:  0];
892                     				s9[ 95:  0] 	= s10[255:160];
893                     			end
894                     			5'b10101: begin
895                     				s9[255: 88] 	= s10[167:  0];
896                     				s9[ 87:  0] 	= s10[255:168];
897                     			end
898                     			5'b10110: begin
899                     				s9[255: 80] 	= s10[175:  0];
900                     				s9[ 79:  0] 	= s10[255:176];
901                     			end
902                     			5'b10111: begin
903                     				s9[255: 72] 	= s10[183:  0];
904                     				s9[ 71:  0] 	= s10[255:184];
905                     			end
906                     			5'b11000: begin
907                     				s9[255: 64] 	= s10[191:  0];
908                     				s9[ 63:  0] 	= s10[255:192];
909                     			end
910                     			5'b11001: begin
911                     				s9[255: 56] 	= s10[199:  0];
912                     				s9[ 55:  0] 	= s10[255:200];
913                     			end
914                     			5'b11010: begin
915                     				s9[255: 48] 	= s10[207:  0];
916                     				s9[ 47:  0] 	= s10[255:208];
917                     			end
918                     			5'b11011: begin
919                     				s9[255: 40] 	= s10[215:  0];
920                     				s9[ 39:  0] 	= s10[255:216];
921                     			end
922                     			5'b11100: begin
923                     				s9[255: 32] 	= s10[223:  0];
924                     				s9[ 31:  0] 	= s10[255:224];
925                     			end
926                     			5'b11101: begin
927                     				s9[255: 24] 	= s10[231:  0];
928                     				s9[ 23:  0] 	= s10[255:232];
929                     			end
930                     			5'b11110: begin
931                     				s9[255: 16] 	= s10[239:  0];
932                     				s9[ 15:  0] 	= s10[255:240];
933                     			end
934                     			5'b11111: begin
935                     				s9[255:  8] 	= s10[247:  0];
936                     				s9[  7:  0] 	= s10[255:248];
937                     			end
938                     			default: begin
939                     				s9[255:  0]	= s10[255:0];
940                     			end
941                     		endcase
942                     	end
943                     	always @(*) begin
944                     		case (dma_fifo_byte_offset[4:0])
945                     			5'b00001: begin
946                     				dma_fifo_rdata[255:  8]		= s9[247:  0];
947                     				dma_fifo_rdata[  7:  0] 	= s9[255:248];
948                     			end
949                     			5'b00010: begin
950                     				dma_fifo_rdata[255: 16] 	= s9[239:  0];
951                     				dma_fifo_rdata[ 15:  0] 	= s9[255:240];
952                     			end
953                     			5'b00011: begin
954                     				dma_fifo_rdata[255: 24] 	= s9[231:  0];
955                     				dma_fifo_rdata[ 23:  0] 	= s9[255:232];
956                     			end
957                     			5'b00100: begin
958                     				dma_fifo_rdata[255: 32] 	= s9[223:  0];
959                     				dma_fifo_rdata[ 31:  0] 	= s9[255:224];
960                     			end
961                     			5'b00101: begin
962                     				dma_fifo_rdata[255: 40] 	= s9[215:  0];
963                     				dma_fifo_rdata[ 39:  0] 	= s9[255:216];
964                     			end
965                     			5'b00110: begin
966                     				dma_fifo_rdata[255: 48] 	= s9[207:  0];
967                     				dma_fifo_rdata[ 47:  0] 	= s9[255:208];
968                     			end
969                     			5'b00111: begin
970                     				dma_fifo_rdata[255: 56] 	= s9[199:  0];
971                     				dma_fifo_rdata[ 55:  0] 	= s9[255:200];
972                     			end
973                     			5'b01000: begin
974                     				dma_fifo_rdata[255: 64] 	= s9[191:  0];
975                     				dma_fifo_rdata[ 63:  0] 	= s9[255:192];
976                     			end
977                     			5'b01001: begin
978                     				dma_fifo_rdata[255: 72]		= s9[183:  0];
979                     				dma_fifo_rdata[ 71:  0] 	= s9[255:184];
980                     			end
981                     			5'b01010: begin
982                     				dma_fifo_rdata[255: 80] 	= s9[175:  0];
983                     				dma_fifo_rdata[ 79:  0] 	= s9[255:176];
984                     			end
985                     			5'b01011: begin
986                     				dma_fifo_rdata[255: 88] 	= s9[167:  0];
987                     				dma_fifo_rdata[ 87:  0] 	= s9[255:168];
988                     			end
989                     			5'b01100: begin
990                     				dma_fifo_rdata[255: 96] 	= s9[159:  0];
991                     				dma_fifo_rdata[ 95:  0] 	= s9[255:160];
992                     			end
993                     			5'b01101: begin
994                     				dma_fifo_rdata[255:104] 	= s9[151:  0];
995                     				dma_fifo_rdata[103:  0] 	= s9[255:152];
996                     			end
997                     			5'b01110: begin
998                     				dma_fifo_rdata[255:112] 	= s9[143:  0];
999                     				dma_fifo_rdata[111:  0] 	= s9[255:144];
1000                    			end
1001                    			5'b01111: begin
1002                    				dma_fifo_rdata[255:120] 	= s9[135:  0];
1003                    				dma_fifo_rdata[119:  0] 	= s9[255:136];
1004                    			end
1005                    			5'b10000: begin
1006                    				dma_fifo_rdata[255:128] 	= s9[127:  0];
1007                    				dma_fifo_rdata[127:  0] 	= s9[255:128];
1008                    			end
1009                    			5'b10001: begin
1010                    				dma_fifo_rdata[255:136]		= s9[119:  0];
1011                    				dma_fifo_rdata[135:  0] 	= s9[255:120];
1012                    			end
1013                    			5'b10010: begin
1014                    				dma_fifo_rdata[255:144] 	= s9[111:  0];
1015                    				dma_fifo_rdata[143:  0] 	= s9[255:112];
1016                    			end
1017                    			5'b10011: begin
1018                    				dma_fifo_rdata[255:152] 	= s9[103:  0];
1019                    				dma_fifo_rdata[151:  0] 	= s9[255:104];
1020                    			end
1021                    			5'b10100: begin
1022                    				dma_fifo_rdata[255:160] 	= s9[ 95:  0];
1023                    				dma_fifo_rdata[159:  0] 	= s9[255: 96];
1024                    			end
1025                    			5'b10101: begin
1026                    				dma_fifo_rdata[255:168] 	= s9[ 87:  0];
1027                    				dma_fifo_rdata[167:  0] 	= s9[255: 88];
1028                    			end
1029                    			5'b10110: begin
1030                    				dma_fifo_rdata[255:176] 	= s9[ 79:  0];
1031                    				dma_fifo_rdata[175:  0] 	= s9[255: 80];
1032                    			end
1033                    			5'b10111: begin
1034                    				dma_fifo_rdata[255:184] 	= s9[ 71:  0];
1035                    				dma_fifo_rdata[183:  0] 	= s9[255: 72];
1036                    			end
1037                    			5'b11000: begin
1038                    				dma_fifo_rdata[255:192] 	= s9[ 63:  0];
1039                    				dma_fifo_rdata[191:  0] 	= s9[255: 64];
1040                    			end
1041                    			5'b11001: begin
1042                    				dma_fifo_rdata[255:200]		= s9[ 55:  0];
1043                    				dma_fifo_rdata[199:  0] 	= s9[255: 56];
1044                    			end
1045                    			5'b11010: begin
1046                    				dma_fifo_rdata[255:208] 	= s9[ 47:  0];
1047                    				dma_fifo_rdata[207:  0] 	= s9[255: 48];
1048                    			end
1049                    			5'b11011: begin
1050                    				dma_fifo_rdata[255:216] 	= s9[ 39:  0];
1051                    				dma_fifo_rdata[215:  0] 	= s9[255: 40];
1052                    			end
1053                    			5'b11100: begin
1054                    				dma_fifo_rdata[255:224] 	= s9[ 31:  0];
1055                    				dma_fifo_rdata[223:  0] 	= s9[255: 32];
1056                    			end
1057                    			5'b11101: begin
1058                    				dma_fifo_rdata[255:232] 	= s9[ 23:  0];
1059                    				dma_fifo_rdata[231:  0] 	= s9[255: 24];
1060                    			end
1061                    			5'b11110: begin
1062                    				dma_fifo_rdata[255:240] 	= s9[ 15:  0];
1063                    				dma_fifo_rdata[239:  0] 	= s9[255: 16];
1064                    			end
1065                    			5'b11111: begin
1066                    				dma_fifo_rdata[255:248] 	= s9[  7:  0];
1067                    				dma_fifo_rdata[247:  0] 	= s9[255:  8];
1068                    			end
1069                    			default: begin
1070                    				dma_fifo_rdata[255:  0] 	= s9[255:  0];
1071                    			end
1072                    		endcase
1073                    	end
1074                    	always @(*) begin
1075                    		case (dma_fifo_byte_offset[4:0])
1076                    			5'b00001: begin
1077                    				s1[255:248] 	= dma_fifo_wdata[  7:  0];
1078                    				s1[247:  0] 	= dma_fifo_wdata[255:  8];
1079                    			end
1080                    			5'b00010: begin
1081                    				s1[255:240] 	= dma_fifo_wdata[ 15:  0];
1082                    				s1[239:  0] 	= dma_fifo_wdata[255: 16];
1083                    			end
1084                    			5'b00011: begin
1085                    				s1[255:232] 	= dma_fifo_wdata[ 23:  0];
1086                    				s1[231:  0] 	= dma_fifo_wdata[255: 24];
1087                    			end
1088                    			5'b00100: begin
1089                    				s1[255:224] 	= dma_fifo_wdata[ 31:  0];
1090                    				s1[223:  0] 	= dma_fifo_wdata[255: 32];
1091                    			end
1092                    			5'b00101: begin
1093                    				s1[255:216] 	= dma_fifo_wdata[ 39:  0];
1094                    				s1[215:  0] 	= dma_fifo_wdata[255: 40];
1095                    			end
1096                    			5'b00110: begin
1097                    				s1[255:208] 	= dma_fifo_wdata[ 47:  0];
1098                    				s1[207:  0] 	= dma_fifo_wdata[255: 48];
1099                    			end
1100                    			5'b00111: begin
1101                    				s1[255:200] 	= dma_fifo_wdata[ 55:  0];
1102                    				s1[199:  0] 	= dma_fifo_wdata[255: 56];
1103                    			end
1104                    			5'b01000: begin
1105                    				s1[255:192] 	= dma_fifo_wdata[ 63:  0];
1106                    				s1[191:  0] 	= dma_fifo_wdata[255: 64];
1107                    			end
1108                    			5'b01001: begin
1109                    				s1[255:184] 	= dma_fifo_wdata[ 71:  0];
1110                    				s1[183:  0] 	= dma_fifo_wdata[255: 72];
1111                    			end
1112                    			5'b01010: begin
1113                    				s1[255:176] 	= dma_fifo_wdata[ 79:  0];
1114                    				s1[175:  0] 	= dma_fifo_wdata[255: 80];
1115                    			end
1116                    			5'b01011: begin
1117                    				s1[255:168] 	= dma_fifo_wdata[ 87:  0];
1118                    				s1[167:  0] 	= dma_fifo_wdata[255: 88];
1119                    			end
1120                    			5'b01100: begin
1121                    				s1[255:160] 	= dma_fifo_wdata[ 95:  0];
1122                    				s1[159:  0] 	= dma_fifo_wdata[255: 96];
1123                    			end
1124                    			5'b01101: begin
1125                    				s1[255:152] 	= dma_fifo_wdata[103:  0];
1126                    				s1[151:  0] 	= dma_fifo_wdata[255:104];
1127                    			end
1128                    			5'b01110: begin
1129                    				s1[255:144] 	= dma_fifo_wdata[111:  0];
1130                    				s1[143:  0] 	= dma_fifo_wdata[255:112];
1131                    			end
1132                    			5'b01111: begin
1133                    				s1[255:136] 	= dma_fifo_wdata[119:  0];
1134                    				s1[135:  0] 	= dma_fifo_wdata[255:120];
1135                    			end
1136                    			5'b10000: begin
1137                    				s1[255:128] 	= dma_fifo_wdata[127:  0];
1138                    				s1[127:  0] 	= dma_fifo_wdata[255:128];
1139                    			end
1140                    			5'b10001: begin
1141                    				s1[255:120] 	= dma_fifo_wdata[135:  0];
1142                    				s1[119:  0] 	= dma_fifo_wdata[255:136];
1143                    			end
1144                    			5'b10010: begin
1145                    				s1[255:112] 	= dma_fifo_wdata[143:  0];
1146                    				s1[111:  0] 	= dma_fifo_wdata[255:144];
1147                    			end
1148                    			5'b10011: begin
1149                    				s1[255:104] 	= dma_fifo_wdata[151:  0];
1150                    				s1[103:  0] 	= dma_fifo_wdata[255:152];
1151                    			end
1152                    			5'b10100: begin
1153                    				s1[255: 96] 	= dma_fifo_wdata[159:  0];
1154                    				s1[ 95:  0] 	= dma_fifo_wdata[255:160];
1155                    			end
1156                    			5'b10101: begin
1157                    				s1[255: 88] 	= dma_fifo_wdata[167:  0];
1158                    				s1[87:   0] 	= dma_fifo_wdata[255:168];
1159                    			end
1160                    			5'b10110: begin
1161                    				s1[255: 80] 	= dma_fifo_wdata[175:  0];
1162                    				s1[ 79:  0] 	= dma_fifo_wdata[255:176];
1163                    			end
1164                    			5'b10111: begin
1165                    				s1[255: 72] 	= dma_fifo_wdata[183:  0];
1166                    				s1[ 71:  0] 	= dma_fifo_wdata[255:184];
1167                    			end
1168                    			5'b11000: begin
1169                    				s1[255: 64] 	= dma_fifo_wdata[191:  0];
1170                    				s1[ 63:  0] 	= dma_fifo_wdata[255:192];
1171                    			end
1172                    			5'b11001: begin
1173                    				s1[255: 56] 	= dma_fifo_wdata[199:  0];
1174                    				s1[ 55:  0] 	= dma_fifo_wdata[255:200];
1175                    			end
1176                    			5'b11010: begin
1177                    				s1[255: 48] 	= dma_fifo_wdata[207:  0];
1178                    				s1[ 47:  0] 	= dma_fifo_wdata[255:208];
1179                    			end
1180                    			5'b11011: begin
1181                    				s1[255: 40] 	= dma_fifo_wdata[215:  0];
1182                    				s1[ 39:  0] 	= dma_fifo_wdata[255:216];
1183                    			end
1184                    			5'b11100: begin
1185                    				s1[255: 32] 	= dma_fifo_wdata[223:  0];
1186                    				s1[ 31:  0] 	= dma_fifo_wdata[255:224];
1187                    			end
1188                    			5'b11101: begin
1189                    				s1[255: 24] 	= dma_fifo_wdata[231:  0];
1190                    				s1[ 23:  0] 	= dma_fifo_wdata[255:232];
1191                    			end
1192                    			5'b11110: begin
1193                    				s1[255: 16] 	= dma_fifo_wdata[239:  0];
1194                    				s1[ 15:  0] 	= dma_fifo_wdata[255:240];
1195                    			end
1196                    			5'b11111: begin
1197                    				s1[255:  8] 	= dma_fifo_wdata[247:  0];
1198                    				s1[  7:  0] 	= dma_fifo_wdata[255:248];
1199                    			end
1200                    			default: begin
1201                    				s1[255:  0] 	= dma_fifo_wdata[255:  0];
1202                    			end
1203                    		endcase
1204                    	end
1205                    
1206                    	assign s160 =	 dma_fifo_src_addr_dec ?
1207                    						{s112          , s78, s77          , s76             ,
1208                    						 s75          , s74, s73           , s72              ,
1209                    						 s71           , s53 , s52           , s51              ,
1210                    						 s50           , s37 , s36           , s35              ,
1211                    						                                                                     s1[127:0]} :
1212                    						{s1[127:0]                                                                      ,
1213                    						 s112          , s78, s77          , s76             ,
1214                    						 s75          , s74, s73           , s72              ,
1215                    						 s71           , s53 , s52           , s51              ,
1216                    						 s50           , s37 , s36           , s35            } ;
1217                    
1218                    	assign s95 =	 dma_fifo_src_addr_dec ?
1219                    						{s71           , s53 , s52           , s51             ,
1220                    						 s50           , s37 , s36           , s35             ,
1221                    						 s112          , s78, s77          , s76            ,
1222                    						 s75          , s74, s73           , s72             ,
1223                    						 s120          , s119, s118          , s117            ,
1224                    						 s116          , s115, s114          , s113            ,
1225                    						                                                                     s1[63:0]} :
1226                    						{s1[63:0]                                                                      ,
1227                    						 s120          , s119, s118          , s117            ,
1228                    						 s116          , s115, s114          , s113            ,
1229                    						 s112          , s78, s77          , s76            ,
1230                    						 s75          , s74, s73           , s72             ,
1231                    						 s71           , s53 , s52           , s51             ,
1232                    						 s50           , s37 , s36           , s35           } ;
1233                    
1234                    	assign s62 =		 dma_fifo_src_addr_dec ?
1235                    						{s50           , s37 , s36           , s35             ,
1236                    						 s71           , s53 , s52           , s51             ,
1237                    						 s75          , s74, s73           , s72             ,
1238                    						 s112          , s78, s77          , s76            ,
1239                    						 s116          , s115, s114          , s113            ,
1240                    						 s120          , s119, s118          , s117            ,
1241                    						 s124          , s123, s122          , s121            ,
1242                    						                                                                     s1[31:0]} :
1243                    						{s1[31:0]                                                                      ,
1244                    						 s124          , s123, s122          , s121            ,
1245                    						 s120          , s119, s118          , s117            ,
1246                    						 s116          , s115, s114          , s113            ,
1247                    						 s112          , s78, s77          , s76            ,
1248                    						 s75          , s74, s73           , s72             ,
1249                    						 s71           , s53 , s52           , s51             ,
1250                    						 s50           , s37 , s36           , s35           } ;
1251                    
1252                    	assign s44 =		 dma_fifo_src_addr_dec ?
1253                    						{s36           , s35 , s50           , s37             ,
1254                    						 s52           , s51 , s71           , s53             ,
1255                    						 s73           , s72 , s75          , s74            ,
1256                    						 s77          , s76, s112          , s78            ,
1257                    						 s114          , s113, s116          , s115            ,
1258                    						 s118          , s117, s120          , s119            ,
1259                    						 s122          , s121, s124          , s123            ,
1260                    						 s126          , s125,                           s1[15:0]} :
1261                    						{s1[15:0]                , s126          , s125            ,
1262                    						 s124          , s123, s122          , s121            ,
1263                    						 s120          , s119, s118          , s117            ,
1264                    						 s116          , s115, s114          , s113            ,
1265                    						 s112          , s78, s77          , s76            ,
1266                    						 s75          , s74, s73           , s72             ,
1267                    						 s71           , s53 , s52           , s51             ,
1268                    						 s50           , s37 , s36           , s35           } ;
1269                    
1270                    	assign s45 =		 dma_fifo_src_addr_dec ?
1271                    						{s35           , s36 , s37           , s50             ,
1272                    						 s51           , s52 , s53           , s71             ,
1273                    						 s72           , s73 , s74          , s75            ,
1274                    						 s76          , s77, s78          , s112            ,
1275                    						 s113          , s114, s115          , s116            ,
1276                    						 s117          , s118, s119          , s120            ,
1277                    						 s121          , s122, s123          , s124            ,
1278                    						 s125          , s126, s127          , s1[ 7:0]} :
1279                    						{s1[ 7:0], s127, s126          , s125            ,
1280                    						 s124          , s123, s122          , s121            ,
1281                    						 s120          , s119, s118          , s117            ,
1282                    						 s116          , s115, s114          , s113            ,
1283                    						 s112          , s78, s77          , s76            ,
1284                    						 s75          , s74, s73           , s72             ,
1285                    						 s71           , s53 , s52           , s51             ,
1286                    						 s50           , s37 , s36           , s35           } ;
1287                    
1288                    	assign s7 = s16  ? dma_fifo_wdata :
1289                    			    s15   ? s160 :
1290                    			    s14 ? s95 :
1291                                                s13        ? s62 :
1292                    			    s12       ? s44 :
1293                                                                         s45;
1294                    
1295                    `endif
1296                    assign s35		= (dma_fifo_wr &amp; dma_fifo_last_wr &amp; s38) ? s41 : s32;
1297                    assign s36		= (dma_fifo_wr &amp; dma_fifo_last_wr &amp; s39) ? s42 : s33;
1298                    assign s37		= (dma_fifo_wr &amp; dma_fifo_last_wr &amp; s40) ? s43 : s34;
1299                    assign s41 	=										s1[ 7: 0];
1300                    assign s42	= (s11 			) ?	s1[ 7: 0] : 	s1[15: 8];
1301                    assign s43 	= (s11 || s12	) ?	s1[ 7: 0] :	s1[23:16];
1302                    
1303                    assign s38 = dma_fifo_wr &amp;&amp; (
1304                    				   (s11        &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1305                    				|| (s12       &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1306                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_64
1307                    				|| (s13        &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1308                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_128
1309                    				|| (s14 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1310                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_256
1311                    				|| (s15   &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH{1'h0}}))
1312                    	`endif
1313                    	`endif
1314                    	`endif
1315                    				);
1316                    assign s39 = dma_fifo_wr &amp;&amp; (
1317                    				   (s11        &amp;&amp; (s27 == {{BYTE_OFFSET_WIDTH-1{1'h0}}, 1'd1}))
1318                    				|| (s12       &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1319                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_64
1320                    				|| (s13        &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1321                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_128
1322                    				|| (s14 &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1323                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_256
1324                    				|| (s15   &amp;&amp; (s27 ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1325                    	`endif
1326                    	`endif
1327                    	`endif
1328                    				);
1329                    assign s40 = dma_fifo_wr &amp;&amp; (
1330                    				   (s11        &amp;&amp; ({1'b0, s27} == {{BYTE_OFFSET_WIDTH-1{1'h0}}, 2'd2}))
1331                    				|| (s12       &amp;&amp; ({1'b0, s27} == {{BYTE_OFFSET_WIDTH-1{1'h0}}, 2'd2}))
1332                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_64
1333                    				|| (s13        &amp;&amp; (       s27  ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1334                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_128
1335                    				|| (s14 &amp;&amp; (       s27  ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1336                    	`ifdef ATCDMAC300_DATA_WIDTH_GE_256
1337                    				|| (s15   &amp;&amp; (       s27  ==  {BYTE_OFFSET_WIDTH{1'h0}}))
1338                    	`endif
1339                    	`endif
1340                    	`endif
1341                    				);
1342                    
1343                    	always @(posedge aclk or negedge aresetn)
1344       1/1          		if (!aresetn)
1345       1/1          			s32 &lt;= 8'b0;
1346       1/1          		else if (s38)
1347       1/1          			s32 &lt;= s41;
                        MISSING_ELSE
1348                    
1349                    	always @(posedge aclk or negedge aresetn)
1350       1/1          		if (!aresetn)
1351       1/1          			s33 &lt;= 8'b0;
1352       1/1          		else if (s39)
1353       1/1          			s33 &lt;= s42;
                        MISSING_ELSE
1354                    
1355                    	always @(posedge aclk or negedge aresetn)
1356       1/1          		if (!aresetn)
1357       1/1          			s34 &lt;= 8'b0;
1358       1/1          		else if (s40)
1359       <font color = "red">0/1     ==>  			s34 &lt;= s43;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_145770_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1233.html#inst_tag_145770" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>105</td><td>78</td><td>74.29</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>105</td><td>78</td><td>74.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 EXPRESSION (s18 || (dma_fifo_wr &amp;&amp; dma_fifo_last_wr) || (dma_fifo_rd &amp;&amp; s31))
             -1-    ----------------2----------------    ----------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 SUB-EXPRESSION (dma_fifo_wr &amp;&amp; dma_fifo_last_wr)
                 -----1-----    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       232
 SUB-EXPRESSION (dma_fifo_rd &amp;&amp; s31)
                 -----1-----    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (dma_fifo_rd &amp;&amp; (s31 || s29))
             -----1-----    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 SUB-EXPRESSION (s31 || s29)
                 -1-    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       234
 EXPRESSION (dma_fifo_wr &amp;&amp; s30)
             -----1-----    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       235
 EXPRESSION (dma_fifo_last_wr || s29)
             --------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       238
 EXPRESSION (dma_fifo_dst_addr_dec ? s23 : s27)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 EXPRESSION (s6 &amp;&amp; ((s26 == s28) || s13))
             -1    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       242
 SUB-EXPRESSION ((s26 == s28) || s13)
                 ------1-----    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION ((dma_fifo_wr || dma_fifo_rd) &amp;&amp; ((!s13)))
             --------------1-------------    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 SUB-EXPRESSION (dma_fifo_wr || dma_fifo_rd)
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION (s17 ? ({s8[7:0], s8[15:8], s8[23:16], s8[31:24]}) : s8)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 EXPRESSION ((s11 &amp;&amp; (s27 == {2 {1'b1}})) || (s12 &amp;&amp; (s27 == {{(2 - 1) {1'b1}}, 1'b0})) || s13)
             --------------1-------------    ---------------------2--------------------    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 SUB-EXPRESSION (s11 &amp;&amp; (s27 == {2 {1'b1}}))
                 -1-    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       327
 SUB-EXPRESSION (s12 &amp;&amp; (s27 == {{(2 - 1) {1'b1}}, 1'b0}))
                 -1-    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 EXPRESSION (s13 ? dma_fifo_wdata : (s12 ? s44 : s45))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION (s12 ? s44 : s45)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       401
 EXPRESSION (dma_fifo_src_addr_dec ? ({s36, s35, s1[15:0]}) : ({s1[15:0], s36, s35}))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       403
 EXPRESSION (dma_fifo_src_addr_dec ? ({s35, s36, s37, s1[7:0]}) : ({s1[7:0], s37, s36, s35}))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1296
 EXPRESSION ((((dma_fifo_wr &amp; dma_fifo_last_wr) &amp; s38)) ? s41 : s32)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1297
 EXPRESSION ((((dma_fifo_wr &amp; dma_fifo_last_wr) &amp; s39)) ? s42 : s33)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1298
 EXPRESSION ((((dma_fifo_wr &amp; dma_fifo_last_wr) &amp; s40)) ? s43 : s34)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1300
 EXPRESSION (s11 ? s1[7:0] : s1[15:8])
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1301
 EXPRESSION ((s11 || s12) ? s1[7:0] : s1[23:16])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1301
 SUB-EXPRESSION (s11 || s12)
                 -1-    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 EXPRESSION (dma_fifo_wr &amp;&amp; ((s11 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))))
             -----1-----    -----------------------------------------------2----------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 SUB-EXPRESSION ((s11 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})))
                 ----------------------1---------------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 SUB-EXPRESSION (s11 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))
                 -1-    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 SUB-EXPRESSION (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))
                 -1-    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 EXPRESSION (dma_fifo_wr &amp;&amp; ((s11 &amp;&amp; (s27 == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 1'b1})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))))
             -----1-----    ------------------------------------------------------2-----------------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 SUB-EXPRESSION ((s11 &amp;&amp; (s27 == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 1'b1})) || (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}})))
                 -----------------------------1----------------------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 SUB-EXPRESSION (s11 &amp;&amp; (s27 == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 1'b1}))
                 -1-    ------------------------2------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1316
 SUB-EXPRESSION (s12 &amp;&amp; (s27 == {BYTE_OFFSET_WIDTH {1'b0}}))
                 -1-    -----------------2-----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 EXPRESSION 
 Number  Term
      1  dma_fifo_wr &amp;&amp; 
      2  ((s11 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2})) || (s12 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2}))))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 SUB-EXPRESSION ((s11 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2})) || (s12 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2})))
                 ---------------------------------1--------------------------------    ---------------------------------2--------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 SUB-EXPRESSION (s11 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2}))
                 -1-    ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 SUB-EXPRESSION (s12 &amp;&amp; ({1'b0, s27} == {{(BYTE_OFFSET_WIDTH - 1) {1'b0}}, 2'd2}))
                 -1-    ----------------------------2----------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_145770_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1233.html#inst_tag_145770" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">156</td>
<td class="rt">153</td>
<td class="rt">98.08 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">78</td>
<td class="rt">77</td>
<td class="rt">98.72 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">78</td>
<td class="rt">76</td>
<td class="rt">97.44 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">156</td>
<td class="rt">153</td>
<td class="rt">98.08 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">78</td>
<td class="rt">77</td>
<td class="rt">98.72 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">78</td>
<td class="rt">76</td>
<td class="rt">97.44 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_last_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_byte_offset[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_byte_offset[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_src_addr_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_dst_addr_dec</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_fifo_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_145770_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1233.html#inst_tag_145770" >config_ss_tb.DUT.config_ss.dma.atcdmac300_engine_0.atcdmac300_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">49</td>
<td class="rt">42</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">238</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">308</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">397</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">401</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">403</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1296</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1297</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1298</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1300</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1301</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">258</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">266</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">337</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">357</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">377</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1356</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
238        assign	s25	=  dma_fifo_dst_addr_dec ? s23 : s27;
                 	   	                         <font color = "green">-1-</font>  
                 	   	                         <font color = "green">==></font>  
                 	   	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
308        	assign	s10 = s17 ? {
           	      	          <font color = "green">-1-</font>  
           	      	          <font color = "green">==></font>  
           	      	          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
397        	assign s7 = s13  ? 	dma_fifo_wdata :
           	                 <font color = "green">-1-</font>  
           	                 <font color = "green">==></font>  
398        			    s12 ? 	s44 :
           			        <font color = "green">-2-</font>  
           			        <font color = "green">==></font>  
           			        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
401        	assign s44 = dma_fifo_src_addr_dec ? {s36,            s35, s1[15:0]} :
           	                                   <font color = "green">-1-</font>  
           	                                   <font color = "green">==></font>  
           	                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
403        	assign s45  = dma_fifo_src_addr_dec ? {s35,            s36, s37, s1[7:0]} :
           	                                    <font color = "green">-1-</font>  
           	                                    <font color = "green">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1296       assign s35		= (dma_fifo_wr & dma_fifo_last_wr & s38) ? s41 : s32;
                     		                                         <font color = "green">-1-</font>  
                     		                                         <font color = "green">==></font>  
                     		                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1297       assign s36		= (dma_fifo_wr & dma_fifo_last_wr & s39) ? s42 : s33;
                     		                                         <font color = "green">-1-</font>  
                     		                                         <font color = "green">==></font>  
                     		                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1298       assign s37		= (dma_fifo_wr & dma_fifo_last_wr & s40) ? s43 : s34;
                     		                                         <font color = "red">-1-</font>  
                     		                                         <font color = "red">==></font>  
                     		                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1300       assign s42	= (s11 			) ?	s1[ 7: 0] : 	s1[15: 8];
                     	       			  <font color = "green">-1-</font>  
                     	       			  <font color = "green">==></font>  
                     	       			  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1301       assign s43 	= (s11 || s12	) ?	s1[ 7: 0] :	s1[23:16];
                      	             	  <font color = "green">-1-</font>  
                      	             	  <font color = "green">==></font>  
                      	             	  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
258        	if (!aresetn) begin
           	<font color = "green">-1-</font>  
259        		s28 <= {BYTE_OFFSET_WIDTH{1'b0}};
           <font color = "green">		==></font>
260        	end
261        	else if (dma_fifo_wr & dma_fifo_last_wr) begin
           	     <font color = "green">-2-</font>                       
262        		s28 <= s26;
           <font color = "green">		==></font>
263        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
266        	if (!aresetn) begin
           	<font color = "green">-1-</font>  
267        		s27 <= {BYTE_OFFSET_WIDTH{1'b0}};
           <font color = "green">		==></font>
268        	end
269        	else if (s0) begin
           	     <font color = "green">-2-</font>  
270        		s27 <= {BYTE_OFFSET_WIDTH{1'b0}};
           <font color = "green">		==></font>
271        	end
272        	else if ((dma_fifo_wr || dma_fifo_rd)
           	     <font color = "red">-3-</font>                         
273        	`ifdef ATCDMAC300_DATA_WIDTH_32
274        						&& (!s13)
275        	`endif
276        	`ifdef ATCDMAC300_DATA_WIDTH_64
277        						&& (!s14)
278        	`endif
279        	`ifdef ATCDMAC300_DATA_WIDTH_128
280        						&& (!s15)
281        	`endif
282        	`ifdef ATCDMAC300_DATA_WIDTH_256
283        						&& (!s16)
284        	`endif
285        		) begin
286        		s27 <= s26;
           <font color = "red">		==></font>
287        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
337        		case (s25[1:0])
           		<font color = "red">-1-</font>  
338        			2'b01: begin
339        				s9[31:24] 	= s10[7:0];
           <font color = "red">				==></font>
340        				s9[23:0] 	= s10[31:8];
341        			end
342        			2'b10: begin
343        				s9[31:16] 	= s10[15:0];
           <font color = "red">				==></font>
344        				s9[15:0] 	= s10[31:16];
345        			end
346        			2'b11: begin
347        				s9[31:8] 	= s10[23:0];
           <font color = "green">				==></font>
348        				s9[7:0] 	= s10[31:24];
349        			end
350        			default: begin
351        				s9 		= s10[31:0];
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b11 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
357        		case (dma_fifo_byte_offset[1:0])
           		<font color = "red">-1-</font>  
358        			2'b01: begin
359        				dma_fifo_rdata[31:8]	= s9[23:0];
           <font color = "green">				==></font>
360        				dma_fifo_rdata[7:0] 	= s9[31:24];
361        			end
362        			2'b10: begin
363        				dma_fifo_rdata[31:16] 	= s9[15:0];
           <font color = "green">				==></font>
364        				dma_fifo_rdata[15:0] 	= s9[31:16];
365        			end
366        			2'b11: begin
367        				dma_fifo_rdata[31:24] 	= s9[7:0];
           <font color = "red">				==></font>
368        				dma_fifo_rdata[23:0] 	= s9[31:8];
369        			end
370        			default: begin
371        				dma_fifo_rdata[31:0]	= s9[31:0];
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
377        		case (dma_fifo_byte_offset[1:0])
           		<font color = "red">-1-</font>  
378        			2'b01: begin
379        				s1[31:24] 	= dma_fifo_wdata[7:0];
           <font color = "green">				==></font>
380        				s1[23:0] 	= dma_fifo_wdata[31:8];
381        			end
382        			2'b10: begin
383        				s1[31:16] 	= dma_fifo_wdata[15:0];
           <font color = "green">				==></font>
384        				s1[15:0] 	= dma_fifo_wdata[31:16];
385        			end
386        			2'b11: begin
387        				s1[31:8] 	= dma_fifo_wdata[23:0];
           <font color = "red">				==></font>
388        				s1[7:0] 	= dma_fifo_wdata[31:24];
389        			end
390        			default: begin
391        				s1 		= dma_fifo_wdata;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1344       		if (!aresetn)
           		<font color = "green">-1-</font>  
1345       			s32 <= 8'b0;
           <font color = "green">			==></font>
1346       		else if (s38)
           		     <font color = "green">-2-</font>  
1347       			s32 <= s41;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1350       		if (!aresetn)
           		<font color = "green">-1-</font>  
1351       			s33 <= 8'b0;
           <font color = "green">			==></font>
1352       		else if (s39)
           		     <font color = "green">-2-</font>  
1353       			s33 <= s42;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1356       		if (!aresetn)
           		<font color = "green">-1-</font>  
1357       			s34 <= 8'b0;
           <font color = "green">			==></font>
1358       		else if (s40)
           		     <font color = "red">-2-</font>  
1359       			s34 <= s43;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_145770">
    <li>
      <a href="#inst_tag_145770_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_145770_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_145770_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_145770_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_145771">
    <li>
      <a href="#inst_tag_145771_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_145771_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_145771_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_145771_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atcdmac300_fifo">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
