[Inputs]
fpga_gclk
e_rxc
e_rxdv
e_rxer
e_txc
=e_rxd[7:0]=
[Outputs]
e_reset
e_gtxc_oddr
e_txen
e_txer
mcb3_dram_ras_n
mcb3_dram_cas_n
mcb3_dram_we_n
mcb3_dram_odt
mcb3_dram_cke
mcb3_dram_dm
mcb3_dram_udm
mcb3_dram_ck
mcb3_dram_ck_n
mcb3_dram_reset_n
led
led1
=e_txd[7:0]=
=mcb3_dram_a[12:0]=
=mcb3_dram_ba[2:0]=
[BiDir]
mcb3_dram_udqs
mcb3_dram_udqs_n
mcb3_rzq
mcb3_zio
mcb3_dram_dqs
mcb3_dram_dqs_n
=mcb3_dram_dq[15:0]=
[ATTRIBUTES]
VeriModel ethernet_test

