FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2012-15 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
/* bench 12906.3.0 b156ec8c06b1 */
/* bench 12906.3.1 7e834184a7bb */
/* bench 12906.3.2 7c5bad907be0 */
/* bench 12906.3.3 e02780a15277 */
/* bench 12906.3.4 53ed5f6a8525 */
/* bench 12906.3.5 159f70730309 */
/* bench 12906.3.6 666581460d47 */
/* bench 12906.3.7 364594e5af92 */
/* bench 12906.3.8 8518a8771082 */
/* bench 12906.3.9 a1552c2b511a */
/* bench 12906.3.10 dd0508ff1f02 */
/* bench 2275.1.0 3a27ca66d19f */
/* bench 2275.1.1 dfc8c633a63f */
/* bench 2275.1.2 7ed52337c9ec */
/* bench 2275.1.3 813902872b6e */
/* bench 2275.1.4 19f7c7f86efd */
/* bench 15346.2.0 083474058292 */
/* bench 15346.2.1 10301004135e */
/* bench 15346.2.2 e986b7d4b2a2 */
/* bench 15346.2.3 6b4b7597f9ae */
/* bench 15346.2.4 8d6d7c17b418 */
/* bench 15346.2.5 ccabaed849a4 */
/* bench 15346.2.6 c28c6c636401 */
/* bench 15346.2.7 e24d7350beae */
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */

#ifndef __DAL_I2CAUX_INTERFACE_H__
#define __DAL_I2CAUX_INTERFACE_H__

#include "dc_types.h"
#include "gpio_service_interface.h"

/* bench 20887.0.0 4de7cedad074 */
/* bench 20887.0.1 db94faace2d2 */
/* bench 20887.0.2 33c108ebf898 */
/* bench 20887.0.3 9d13e778ee54 */
/* bench 20887.0.4 d71993137b5f */
/* bench 20887.0.5 7f71a0d0ff6e */
/* bench 20887.0.6 504bdf043d6d */
/* bench 20887.0.7 516e9c8e7508 */
/* bench 20887.0.8 ae76d1d6ed27 */

#define DEFAULT_AUX_MAX_DATA_SIZE 16
#define AUX_MAX_DEFER_WRITE_RETRY 20

struct aux_payload {
	/* set following flag to read/write I2C data,
	 * reset it to read/write DPCD data */
/* bench 7165.1.0 779908f31262 */
/* bench 7165.1.1 c9e5c465b0e0 */
/* bench 7165.1.2 189f6b0d260b */
/* bench 7165.1.3 08ecafdd3b35 */
/* bench 7165.1.4 eef9d73c530c */
/* bench 7165.1.5 8a779447f1d2 */
/* bench 7165.1.6 68ef4fde3320 */
/* bench 7165.1.7 727c3ac7116d */
/* bench 7165.1.8 512974c8d599 */
	/* set following flag to write data,
	 * reset it to read data */
	bool write;
	bool mot;
	uint32_t address;
	uint32_t length;
	uint8_t *data;
	/*
	 * used to return the reply type of the transaction
	 * ignored if NULL
	 */
	uint8_t *reply;
	/* expressed in milliseconds
	 * zero means "use default value"
	 */
	uint32_t defer_delay;
};

struct aux_command {
	struct aux_payload *payloads;
	uint8_t number_of_payloads;

	/* expressed in milliseconds
	 * zero means "use default value" */
	uint32_t defer_delay;

	/* zero means "use default value" */
	uint32_t max_defer_write_retry;

	enum i2c_mot_mode mot;
};

union aux_config {
	struct {
		uint32_t ALLOW_AUX_WHEN_HPD_LOW:1;
	} bits;
	uint32_t raw;
/* bench 14516.1.0 3bd46077dadc */
/* bench 14516.1.1 6a6b890c0198 */
/* bench 14516.1.2 37bcac52a816 */
/* bench 14516.1.3 efd146fc0d41 */
/* bench 14516.1.4 666c4c0bbe1c */
/* bench 14516.1.5 fbfb19a5ca2b */
/* bench 14516.1.6 46157e74b9fc */
