\hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s}{}\doxysection{STM32\+F429I DISCOVERY LOW LEVEL BUS}
\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s}\index{STM32F429I DISCOVERY LOW LEVEL BUS@{STM32F429I DISCOVERY LOW LEVEL BUS}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gacb573b296e0ee4f017eb41eac04fb32f}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gacb573b296e0ee4f017eb41eac04fb32f}} 
\#define {\bfseries IO\+\_\+\+I2\+C\+\_\+\+ADDRESS}~0x82
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga6db3bcb2155bad47e5336c49049bba13}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga6db3bcb2155bad47e5336c49049bba13}} 
\#define {\bfseries TS\+\_\+\+I2\+C\+\_\+\+ADDRESS}~0x82
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga07574974b213277a30fb2697ed20afb4}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga07574974b213277a30fb2697ed20afb4}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx}~I2\+C3
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gae3bf5885146b7a3406463e2524fa7d85}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gae3bf5885146b7a3406463e2524fa7d85}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+CLOCK\+\_\+\+ENABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga4892beff77882f1938c15244baff6899}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga4892beff77882f1938c15244baff6899}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+FORCE\+\_\+\+RESET}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga49fc3a6e3e390a408d7f26e85946e48c}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga49fc3a6e3e390a408d7f26e85946e48c}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+RELEASE\+\_\+\+RESET}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaa4b14c1ec90a1eb4d518a3b5a5018c8a}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaa4b14c1ec90a1eb4d518a3b5a5018c8a}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+SDA\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga7945dd970cdc62d135ba3d79d5202259}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga7945dd970cdc62d135ba3d79d5202259}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+SCL\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gab5a48758cb6374c87d72b45ad3b7049a}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gab5a48758cb6374c87d72b45ad3b7049a}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+SDA\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga4e906e102ad4c9381aeb1df009712289}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga4e906e102ad4c9381aeb1df009712289}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+SCL\+\_\+\+PIN}~GPIO\+\_\+\+PIN\+\_\+8
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga381f24f1949546fff62ab877a5c2b02d}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga381f24f1949546fff62ab877a5c2b02d}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+SCL\+\_\+\+GPIO\+\_\+\+PORT}~GPIOA
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gabc1f64ae81ba483b38553dcd8c29f7e6}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gabc1f64ae81ba483b38553dcd8c29f7e6}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+SCL\+\_\+\+SDA\+\_\+\+AF}~GPIO\+\_\+\+AF4\+\_\+\+I2\+C3
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga784bcc2081460b7f67666f4bc7b964a1}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga784bcc2081460b7f67666f4bc7b964a1}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+SDA\+\_\+\+PIN}~GPIO\+\_\+\+PIN\+\_\+9
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga17061699d89861373bbc13678e25c663}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga17061699d89861373bbc13678e25c663}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+SDA\+\_\+\+GPIO\+\_\+\+PORT}~GPIOC
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaef1f91cafd873c935917cb9ca625b753}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaef1f91cafd873c935917cb9ca625b753}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+EV\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2\+C3\+\_\+\+EV\+\_\+\+IRQn}}
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga3c00c47fec2b2e5d18584f87e1ae3ca6}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga3c00c47fec2b2e5d18584f87e1ae3ca6}} 
\#define {\bfseries DISCOVERY\+\_\+\+I2\+Cx\+\_\+\+ER\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2\+C3\+\_\+\+ER\+\_\+\+IRQn}}
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga5a5a965c59e8c81cfc6abafbd57327e7}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga5a5a965c59e8c81cfc6abafbd57327e7}} 
\#define {\bfseries BSP\+\_\+\+I2\+C\+\_\+\+SPEED}~100000
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaa857613679fe70e4ef80b0e3c1ed5299}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaa857613679fe70e4ef80b0e3c1ed5299}} 
\#define {\bfseries I2\+Cx\+\_\+\+TIMEOUT\+\_\+\+MAX}~0x3000 /$\ast$$<$! The value of the maximal timeout for I2C waiting loops $\ast$/
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga435e80a9af73b78f4c18169ef400d2f1}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga435e80a9af73b78f4c18169ef400d2f1}} 
\#define {\bfseries DISCOVERY\+\_\+\+SPIx}~SPI5
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga77e345c06dc200036ca4054f7af8fa18}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga77e345c06dc200036ca4054f7af8fa18}} 
\#define {\bfseries DISCOVERY\+\_\+\+SPIx\+\_\+\+CLK\+\_\+\+ENABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga361bc1354f162b6d3ea054a6e067e5ec}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga361bc1354f162b6d3ea054a6e067e5ec}} 
\#define {\bfseries DISCOVERY\+\_\+\+SPIx\+\_\+\+GPIO\+\_\+\+PORT}~GPIOF                      /$\ast$ GPIOF $\ast$/
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga52e001019063760b0afd48ee7ce6ad49}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga52e001019063760b0afd48ee7ce6ad49}} 
\#define {\bfseries DISCOVERY\+\_\+\+SPIx\+\_\+\+AF}~GPIO\+\_\+\+AF5\+\_\+\+SPI5
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaa729ee5b6bae4ac03303f4bddb7e50ba}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaa729ee5b6bae4ac03303f4bddb7e50ba}} 
\#define {\bfseries DISCOVERY\+\_\+\+SPIx\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga9b7b687532933dcfded82e31d82031bd}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga9b7b687532933dcfded82e31d82031bd}} 
\#define {\bfseries DISCOVERY\+\_\+\+SPIx\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gac77ab86b7f08988d95259cd472656b5a}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gac77ab86b7f08988d95259cd472656b5a}} 
\#define {\bfseries DISCOVERY\+\_\+\+SPIx\+\_\+\+SCK\+\_\+\+PIN}~GPIO\+\_\+\+PIN\+\_\+7                 /$\ast$ PF.\+07 $\ast$/
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga4985aa193ed1820dcfc5e04bf62d51a5}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga4985aa193ed1820dcfc5e04bf62d51a5}} 
\#define {\bfseries DISCOVERY\+\_\+\+SPIx\+\_\+\+MISO\+\_\+\+PIN}~GPIO\+\_\+\+PIN\+\_\+8                 /$\ast$ PF.\+08 $\ast$/
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga513aef6a350898c3a961b5e209223c51}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga513aef6a350898c3a961b5e209223c51}} 
\#define {\bfseries DISCOVERY\+\_\+\+SPIx\+\_\+\+MOSI\+\_\+\+PIN}~GPIO\+\_\+\+PIN\+\_\+9                 /$\ast$ PF.\+09 $\ast$/
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga0268d538ae7a739940a81bd492f6040b}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga0268d538ae7a739940a81bd492f6040b}} 
\#define {\bfseries SPIx\+\_\+\+TIMEOUT\+\_\+\+MAX}~((uint32\+\_\+t)0x1000)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gab30b5a41b036c1081ca1c4cd66e04988}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gab30b5a41b036c1081ca1c4cd66e04988}} 
\#define {\bfseries STMPE811\+\_\+\+INT\+\_\+\+PIN}~GPIO\+\_\+\+PIN\+\_\+15
\begin{DoxyCompactList}\small\item\em IOE Control pin ~\newline
 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga10d89b444298c85b1f9816f61f4e9ae9}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga10d89b444298c85b1f9816f61f4e9ae9}} 
\#define {\bfseries STMPE811\+\_\+\+INT\+\_\+\+GPIO\+\_\+\+PORT}~GPIOA
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gac9d334db30f318720bb3671fe3471883}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gac9d334db30f318720bb3671fe3471883}} 
\#define {\bfseries STMPE811\+\_\+\+INT\+\_\+\+CLK\+\_\+\+ENABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga13c8841a8a43868d67238986fad11735}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga13c8841a8a43868d67238986fad11735}} 
\#define {\bfseries STMPE811\+\_\+\+INT\+\_\+\+CLK\+\_\+\+DISABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga61975a64f89af171b380cc45be158e08}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga61975a64f89af171b380cc45be158e08}} 
\#define {\bfseries STMPE811\+\_\+\+INT\+\_\+\+EXTI}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}}
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga9d419484b7caf62478c4e2abeffc2650}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga9d419484b7caf62478c4e2abeffc2650}} 
\#define {\bfseries STMPE811\+\_\+\+INT\+\_\+\+EXTIHandler}~EXTI15\+\_\+10\+\_\+\+IRQHandler
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gad781fb7302672d9360ea7045ab45bb7d}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gad781fb7302672d9360ea7045ab45bb7d}} 
\#define {\bfseries LCD\+\_\+\+CS\+\_\+\+LOW}()~HAL\+\_\+\+GPIO\+\_\+\+Write\+Pin(LCD\+\_\+\+NCS\+\_\+\+GPIO\+\_\+\+PORT, \mbox{\hyperlink{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga603f2053a814209cdd647040110e6330}{LCD\+\_\+\+NCS\+\_\+\+PIN}}, GPIO\+\_\+\+PIN\+\_\+\+RESET)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaac8fef3913f432c818b6564644b0dd85}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaac8fef3913f432c818b6564644b0dd85}} 
\#define {\bfseries LCD\+\_\+\+CS\+\_\+\+HIGH}()~HAL\+\_\+\+GPIO\+\_\+\+Write\+Pin(LCD\+\_\+\+NCS\+\_\+\+GPIO\+\_\+\+PORT, \mbox{\hyperlink{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga603f2053a814209cdd647040110e6330}{LCD\+\_\+\+NCS\+\_\+\+PIN}}, GPIO\+\_\+\+PIN\+\_\+\+SET)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga9648c5e1784e1fa986cd9507107e40f5}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga9648c5e1784e1fa986cd9507107e40f5}} 
\#define {\bfseries LCD\+\_\+\+WRX\+\_\+\+LOW}()~HAL\+\_\+\+GPIO\+\_\+\+Write\+Pin(LCD\+\_\+\+WRX\+\_\+\+GPIO\+\_\+\+PORT, \mbox{\hyperlink{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___exported___constants_ga441c4501491964e56e8c4a4ff6c1b91a}{LCD\+\_\+\+WRX\+\_\+\+PIN}}, GPIO\+\_\+\+PIN\+\_\+\+RESET)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gac28ff8496ec7a982d8025fd4950c7679}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gac28ff8496ec7a982d8025fd4950c7679}} 
\#define {\bfseries LCD\+\_\+\+WRX\+\_\+\+HIGH}()~HAL\+\_\+\+GPIO\+\_\+\+Write\+Pin(LCD\+\_\+\+WRX\+\_\+\+GPIO\+\_\+\+PORT, \mbox{\hyperlink{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___exported___constants_ga441c4501491964e56e8c4a4ff6c1b91a}{LCD\+\_\+\+WRX\+\_\+\+PIN}}, GPIO\+\_\+\+PIN\+\_\+\+SET)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga397781dcbf2a9b712d216edab4ca2622}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga397781dcbf2a9b712d216edab4ca2622}} 
\#define {\bfseries LCD\+\_\+\+RDX\+\_\+\+LOW}()~HAL\+\_\+\+GPIO\+\_\+\+Write\+Pin(LCD\+\_\+\+RDX\+\_\+\+GPIO\+\_\+\+PORT, LCD\+\_\+\+RDX\+\_\+\+PIN, GPIO\+\_\+\+PIN\+\_\+\+RESET)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gae9d56c6ef1be21cd069997dfe747f491}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gae9d56c6ef1be21cd069997dfe747f491}} 
\#define {\bfseries LCD\+\_\+\+RDX\+\_\+\+HIGH}()~HAL\+\_\+\+GPIO\+\_\+\+Write\+Pin(LCD\+\_\+\+RDX\+\_\+\+GPIO\+\_\+\+PORT, LCD\+\_\+\+RDX\+\_\+\+PIN, GPIO\+\_\+\+PIN\+\_\+\+SET)
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga603f2053a814209cdd647040110e6330}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga603f2053a814209cdd647040110e6330}} 
\#define {\bfseries LCD\+\_\+\+NCS\+\_\+\+PIN}~GPIO\+\_\+\+PIN\+\_\+2
\begin{DoxyCompactList}\small\item\em LCD Control pin ~\newline
 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaf16a282156402fb41002830ca0fae910}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaf16a282156402fb41002830ca0fae910}} 
\#define {\bfseries LCD\+\_\+\+NCS\+\_\+\+GPIO\+\_\+\+PORT}~GPIOC
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga8f754817f9e931f11027dc2a5c83671e}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_ga8f754817f9e931f11027dc2a5c83671e}} 
\#define {\bfseries LCD\+\_\+\+NCS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+ENABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE()
\item 
\mbox{\Hypertarget{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaabfca565bb64d5df71aa6bbcb64c2f67}\label{group___s_t_m32_f429_i___d_i_s_c_o_v_e_r_y___l_o_w___l_e_v_e_l___b_u_s_gaabfca565bb64d5df71aa6bbcb64c2f67}} 
\#define {\bfseries LCD\+\_\+\+NCS\+\_\+\+GPIO\+\_\+\+CLK\+\_\+\+DISABLE}()~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE()
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
