Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jun 17 21:44:35 2024
| Host         : Tey running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 17612 |     0 |          0 |    117120 | 15.04 |
|   LUT as Logic             | 16263 |     0 |          0 |    117120 | 13.89 |
|   LUT as Memory            |  1349 |     0 |          0 |     57600 |  2.34 |
|     LUT as Distributed RAM |   742 |     0 |            |           |       |
|     LUT as Shift Register  |   607 |     0 |            |           |       |
| CLB Registers              | 24312 |     0 |          0 |    234240 | 10.38 |
|   Register as Flip Flop    | 24312 |     0 |          0 |    234240 | 10.38 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   390 |     0 |          0 |     14640 |  2.66 |
| F7 Muxes                   |   257 |     0 |          0 |     58560 |  0.44 |
| F8 Muxes                   |    36 |     0 |          0 |     29280 |  0.12 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 110   |          Yes |           - |          Set |
| 295   |          Yes |           - |        Reset |
| 751   |          Yes |         Set |            - |
| 23156 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3923 |     0 |          0 |     14640 | 26.80 |
|   CLBL                                     |  1895 |     0 |            |           |       |
|   CLBM                                     |  2028 |     0 |            |           |       |
| LUT as Logic                               | 16263 |     0 |          0 |    117120 | 13.89 |
|   using O5 output only                     |   520 |       |            |           |       |
|   using O6 output only                     | 11657 |       |            |           |       |
|   using O5 and O6                          |  4086 |       |            |           |       |
| LUT as Memory                              |  1349 |     0 |          0 |     57600 |  2.34 |
|   LUT as Distributed RAM                   |   742 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    10 |       |            |           |       |
|     using O5 and O6                        |   732 |       |            |           |       |
|   LUT as Shift Register                    |   607 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   359 |       |            |           |       |
|     using O5 and O6                        |   248 |       |            |           |       |
| CLB Registers                              | 24312 |     0 |          0 |    234240 | 10.38 |
|   Register driven from within the CLB      | 12650 |       |            |           |       |
|   Register driven from outside the CLB     | 11662 |       |            |           |       |
|     LUT in front of the register is unused |  8218 |       |            |           |       |
|     LUT in front of the register is used   |  3444 |       |            |           |       |
| Unique Control Sets                        |  1006 |       |          0 |     29280 |  3.44 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 30.5 |     0 |          0 |       144 | 21.18 |
|   RAMB36/FIFO*    |   27 |     0 |          0 |       144 | 18.75 |
|     RAMB36E2 only |   27 |       |            |           |       |
|   RAMB18          |    7 |     0 |          0 |       288 |  2.43 |
|     RAMB18E2 only |    7 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    8 |     0 |          0 |      1248 |  0.64 |
|   DSP48E2 only |    8 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   10 |    10 |          0 |       189 |  5.29 |
| HPIOB_M          |    5 |     5 |          0 |        58 |  8.62 |
|   INPUT          |    5 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    5 |     5 |          0 |        58 |  8.62 |
|   INPUT          |    5 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    5 |     5 |          0 |        82 |  6.10 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    2 |     0 |          0 |        32 |  6.25 |
| BITSLICE_RX_TX   |    5 |     5 |          0 |      1248 |  0.40 |
|   RX_BITSLICE    |    5 |     5 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    5 |     0 |          0 |       112 |  4.46 |
| BUFGCE_DIV |    1 |     0 |          0 |        16 |  6.25 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        96 |  1.04 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    1 |     0 |          0 |         8 | 12.50 |
| MMCM       |    1 |     0 |          0 |         4 | 25.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 23156 |            Register |
| LUT6             |  6169 |                 CLB |
| LUT3             |  4354 |                 CLB |
| LUT5             |  3634 |                 CLB |
| LUT4             |  3220 |                 CLB |
| LUT2             |  2435 |                 CLB |
| RAMD32           |  1288 |                 CLB |
| SRL16E           |   785 |                 CLB |
| FDSE             |   751 |            Register |
| LUT1             |   537 |                 CLB |
| CARRY8           |   390 |                 CLB |
| FDCE             |   295 |            Register |
| MUXF7            |   257 |                 CLB |
| RAMS32           |   186 |                 CLB |
| FDPE             |   110 |            Register |
| SRLC32E          |    70 |                 CLB |
| MUXF8            |    36 |                 CLB |
| RAMB36E2         |    27 |            BLOCKRAM |
| DSP48E2          |     8 |          Arithmetic |
| RAMB18E2         |     7 |            BLOCKRAM |
| RX_BITSLICE      |     5 |                 I/O |
| IBUFCTRL         |     5 |              Others |
| DPHY_DIFFINBUF   |     5 |              Others |
| BUFGCE           |     5 |               Clock |
| BITSLICE_CONTROL |     2 |                 I/O |
| PS8              |     1 |            Advanced |
| PLLE4_ADV        |     1 |               Clock |
| MMCME4_ADV       |     1 |               Clock |
| BUFG_PS          |     1 |               Clock |
| BUFGCE_DIV       |     1 |               Clock |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_0                    |    1 |
| design_1_v_tpg_0_0                 |    1 |
| design_1_v_tc_0_0                  |    1 |
| design_1_v_gamma_lut_0_0           |    1 |
| design_1_v_demosaic_0_0            |    1 |
| design_1_v_axi4s_vid_out_0_0       |    1 |
| design_1_smartconnect_0_0          |    1 |
| design_1_proc_sys_reset_3_0        |    1 |
| design_1_proc_sys_reset_1_0        |    1 |
| design_1_proc_sys_reset_0_0        |    1 |
| design_1_mipi_csi2_rx_subsyst_0_0  |    1 |
| design_1_clk_wiz_0_0               |    1 |
| design_1_axis_subset_converter_0_0 |    1 |
| design_1_axi_vdma_0_0              |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
| bd_d10d_vfb_0_0                    |    1 |
| bd_d10d_rx_0                       |    1 |
| bd_d10d_r_sync_0                   |    1 |
| bd_d10d_phy_0                      |    1 |
+------------------------------------+------+


