Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon Jun 08 11:48:46 2015
| Host              : t1552 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file myRISC_timing_summary_routed.rpt -rpx myRISC_timing_summary_routed.rpx
| Design            : myRISC
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.317        0.000                      0                 1111        0.111        0.000                      0                 1111        3.750        0.000                       0                   359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.317        0.000                      0                 1111        0.111        0.000                      0                 1111        3.750        0.000                       0                   359  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r3_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.924ns (29.970%)  route 4.496ns (70.030%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.307 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/O[3]
                         net (fo=1, routed)           0.641     9.949    ControlUnit_C/p_0_in2_out[7]
    SLICE_X57Y35         LUT4 (Prop_lut4_I1_O)        0.306    10.255 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_7/O
                         net (fo=1, routed)           0.263    10.517    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_6_11_i_7
    SLICE_X57Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.641 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_1/O
                         net (fo=3, routed)           0.863    11.504    Datapath_D/L_RF_Register_reg_r3_0_15_6_11/DIA1
    SLICE_X64Y34         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r3_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.513    14.854    Datapath_D/L_RF_Register_reg_r3_0_15_6_11/WCLK
    SLICE_X64Y34                                                      r  Datapath_D/L_RF_Register_reg_r3_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.821    Datapath_D/L_RF_Register_reg_r3_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 1.924ns (29.988%)  route 4.492ns (70.012%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.307 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/O[3]
                         net (fo=1, routed)           0.641     9.949    ControlUnit_C/p_0_in2_out[7]
    SLICE_X57Y35         LUT4 (Prop_lut4_I1_O)        0.306    10.255 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_7/O
                         net (fo=1, routed)           0.263    10.517    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_6_11_i_7
    SLICE_X57Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.641 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_1/O
                         net (fo=3, routed)           0.859    11.500    Datapath_D/L_RF_Register_reg_r1_0_15_6_11/DIA1
    SLICE_X60Y36         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.513    14.854    Datapath_D/L_RF_Register_reg_r1_0_15_6_11/WCLK
    SLICE_X60Y36                                                      r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.821    Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 2.056ns (32.015%)  route 4.366ns (67.985%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.108    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_29
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11_i_13/O[1]
                         net (fo=1, routed)           0.446     9.888    ControlUnit_C/p_0_in2_out[9]
    SLICE_X58Y35         LUT6 (Prop_lut6_I2_O)        0.303    10.191 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_9/O
                         net (fo=1, routed)           0.544    10.735    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_6_11_i_9
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.859 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_3/O
                         net (fo=3, routed)           0.647    11.506    Datapath_D/L_RF_Register_reg_r2_0_15_6_11/DIB1
    SLICE_X60Y35         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.513    14.854    Datapath_D/L_RF_Register_reg_r2_0_15_6_11/WCLK
    SLICE_X60Y35                                                      r  Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.851    Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 2.152ns (33.808%)  route 4.213ns (66.192%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.108    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_29
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.222    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_6_11_i_13
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.535 r  Datapath_D/L_RF_Register_reg_r1_0_15_12_15_i_9/O[3]
                         net (fo=1, routed)           0.492    10.028    ControlUnit_C/p_0_in2_out[15]
    SLICE_X58Y36         LUT6 (Prop_lut6_I2_O)        0.306    10.334 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_12_15_i_7/O
                         net (fo=1, routed)           0.286    10.620    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_12_15_i_7
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.744 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_12_15_i_3/O
                         net (fo=3, routed)           0.706    11.450    Datapath_D/L_RF_Register_reg_r1_0_15_12_15/DIB1
    SLICE_X60Y38         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.515    14.856    Datapath_D/L_RF_Register_reg_r1_0_15_12_15/WCLK
    SLICE_X60Y38                                                      r  Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.853    Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.924ns (30.662%)  route 4.351ns (69.338%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.307 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/O[3]
                         net (fo=1, routed)           0.641     9.949    ControlUnit_C/p_0_in2_out[7]
    SLICE_X57Y35         LUT4 (Prop_lut4_I1_O)        0.306    10.255 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_7/O
                         net (fo=1, routed)           0.263    10.517    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_6_11_i_7
    SLICE_X57Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.641 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_1/O
                         net (fo=3, routed)           0.718    11.359    Datapath_D/L_RF_Register_reg_r2_0_15_6_11/DIA1
    SLICE_X60Y35         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.513    14.854    Datapath_D/L_RF_Register_reg_r2_0_15_6_11/WCLK
    SLICE_X60Y35                                                      r  Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.821    Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r2_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 2.170ns (34.706%)  route 4.083ns (65.294%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.108    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_29
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.222    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_6_11_i_13
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.556 r  Datapath_D/L_RF_Register_reg_r1_0_15_12_15_i_9/O[1]
                         net (fo=1, routed)           0.429     9.985    ControlUnit_C/p_0_in2_out[13]
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.303    10.288 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_12_15_i_5/O
                         net (fo=1, routed)           0.422    10.710    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_12_15_i_5
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.834 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_12_15_i_1/O
                         net (fo=3, routed)           0.503    11.337    Datapath_D/L_RF_Register_reg_r2_0_15_12_15/DIA1
    SLICE_X60Y37         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r2_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.514    14.855    Datapath_D/L_RF_Register_reg_r2_0_15_12_15/WCLK
    SLICE_X60Y37                                                      r  Datapath_D/L_RF_Register_reg_r2_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X60Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.822    Datapath_D/L_RF_Register_reg_r2_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  3.485    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 2.170ns (34.705%)  route 4.083ns (65.295%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.108    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_29
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.222    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_6_11_i_13
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.556 r  Datapath_D/L_RF_Register_reg_r1_0_15_12_15_i_9/O[1]
                         net (fo=1, routed)           0.429     9.985    ControlUnit_C/p_0_in2_out[13]
    SLICE_X61Y36         LUT6 (Prop_lut6_I2_O)        0.303    10.288 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_12_15_i_5/O
                         net (fo=1, routed)           0.422    10.710    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_12_15_i_5
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.834 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_12_15_i_1/O
                         net (fo=3, routed)           0.503    11.337    Datapath_D/L_RF_Register_reg_r1_0_15_12_15/DIA1
    SLICE_X60Y38         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.515    14.856    Datapath_D/L_RF_Register_reg_r1_0_15_12_15/WCLK
    SLICE_X60Y38                                                      r  Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.823    Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 2.056ns (32.794%)  route 4.213ns (67.206%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.108    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_29
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.442 r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11_i_13/O[1]
                         net (fo=1, routed)           0.446     9.888    ControlUnit_C/p_0_in2_out[9]
    SLICE_X58Y35         LUT6 (Prop_lut6_I2_O)        0.303    10.191 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_9/O
                         net (fo=1, routed)           0.544    10.735    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_6_11_i_9
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.859 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_3/O
                         net (fo=3, routed)           0.495    11.354    Datapath_D/L_RF_Register_reg_r1_0_15_6_11/DIB1
    SLICE_X60Y36         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.513    14.854    Datapath_D/L_RF_Register_reg_r1_0_15_6_11/WCLK
    SLICE_X60Y36                                                      r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.851    Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.846ns (29.337%)  route 4.446ns (70.662%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.233 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/O[2]
                         net (fo=1, routed)           0.585     9.818    ControlUnit_C/p_0_in2_out[6]
    SLICE_X62Y35         LUT4 (Prop_lut4_I1_O)        0.302    10.120 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_8/O
                         net (fo=1, routed)           0.490    10.610    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_6_11_i_8
    SLICE_X62Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.734 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_2/O
                         net (fo=3, routed)           0.643    11.377    Datapath_D/L_RF_Register_reg_r2_0_15_6_11/DIA0
    SLICE_X60Y35         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.513    14.854    Datapath_D/L_RF_Register_reg_r2_0_15_6_11/WCLK
    SLICE_X60Y35                                                      r  Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMA/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.918    Datapath_D/L_RF_Register_reg_r2_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 ControlUnit_C/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.960ns (31.288%)  route 4.304ns (68.712%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.563     5.084    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X57Y33                                                      r  ControlUnit_C/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  ControlUnit_C/current_state_reg[1]/Q
                         net (fo=90, routed)          1.968     7.508    ControlUnit_C/O1[1]
    SLICE_X65Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.632 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_0_5_i_28/O
                         net (fo=17, routed)          0.761     8.393    Datapath_D/p_0_in1_in
    SLICE_X59Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     8.994 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.994    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_27
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.108 r  Datapath_D/L_RF_Register_reg_r1_0_15_0_5_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.108    Datapath_D/n_0_L_RF_Register_reg_r1_0_15_0_5_i_29
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.347 r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11_i_13/O[2]
                         net (fo=1, routed)           0.505     9.852    ControlUnit_C/p_0_in2_out[10]
    SLICE_X57Y36         LUT6 (Prop_lut6_I2_O)        0.302    10.154 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_12/O
                         net (fo=1, routed)           0.540    10.694    ControlUnit_C/n_0_L_RF_Register_reg_r1_0_15_6_11_i_12
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.818 r  ControlUnit_C/L_RF_Register_reg_r1_0_15_6_11_i_6/O
                         net (fo=3, routed)           0.531    11.349    Datapath_D/L_RF_Register_reg_r1_0_15_6_11/DIC0
    SLICE_X60Y36         RAMD32                                       r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.513    14.854    Datapath_D/L_RF_Register_reg_r1_0_15_6_11/WCLK
    SLICE_X60Y36                                                      r  Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMC/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.904    Datapath_D/L_RF_Register_reg_r1_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  3.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 InstructionBuffer_B/Q_instruction_word_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.039%)  route 0.313ns (68.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.593     1.476    InstructionBuffer_B/clk_IBUF_BUFG
    SLICE_X59Y40                                                      r  InstructionBuffer_B/Q_instruction_word_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  InstructionBuffer_B/Q_instruction_word_reg[9]/Q
                         net (fo=1, routed)           0.313     1.930    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X2Y15         RAMB18E1                                     r  Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.874     2.002    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y15                                                      r  Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.524    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.820    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SerialRx_R/Q_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionBuffer_B/L_rx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.593     1.476    SerialRx_R/clk_IBUF_BUFG
    SLICE_X59Y41                                                      r  SerialRx_R/Q_rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  SerialRx_R/Q_rx_data_reg[2]/Q
                         net (fo=1, routed)           0.058     1.675    InstructionBuffer_B/I2[2]
    SLICE_X58Y41         FDRE                                         r  InstructionBuffer_B/L_rx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.863     1.990    InstructionBuffer_B/clk_IBUF_BUFG
    SLICE_X58Y41                                                      r  InstructionBuffer_B/L_rx_data_reg_reg[2]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.047     1.536    InstructionBuffer_B/L_rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SerialRx_R/Q_rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionBuffer_B/L_rx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.593     1.476    SerialRx_R/clk_IBUF_BUFG
    SLICE_X58Y42                                                      r  SerialRx_R/Q_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  SerialRx_R/Q_rx_data_reg[7]/Q
                         net (fo=1, routed)           0.113     1.730    InstructionBuffer_B/I2[7]
    SLICE_X58Y41         FDRE                                         r  InstructionBuffer_B/L_rx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.863     1.990    InstructionBuffer_B/clk_IBUF_BUFG
    SLICE_X58Y41                                                      r  InstructionBuffer_B/L_rx_data_reg_reg[7]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.076     1.568    InstructionBuffer_B/L_rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 InstructionBuffer_B/Q_instruction_word_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.338%)  route 0.375ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.566     1.449    InstructionBuffer_B/clk_IBUF_BUFG
    SLICE_X57Y38                                                      r  InstructionBuffer_B/Q_instruction_word_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  InstructionBuffer_B/Q_instruction_word_reg[14]/Q
                         net (fo=1, routed)           0.375     1.965    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X2Y15         RAMB18E1                                     r  Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.874     2.002    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y15                                                      r  Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.505    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.801    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 InstructionBuffer_B/Q_instruction_word_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.338%)  route 0.375ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.566     1.449    InstructionBuffer_B/clk_IBUF_BUFG
    SLICE_X57Y38                                                      r  InstructionBuffer_B/Q_instruction_word_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  InstructionBuffer_B/Q_instruction_word_reg[15]/Q
                         net (fo=1, routed)           0.375     1.965    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X2Y15         RAMB18E1                                     r  Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.874     2.002    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y15                                                      r  Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.505    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.801    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 SerialRx_R/Q_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionBuffer_B/L_rx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.593     1.476    SerialRx_R/clk_IBUF_BUFG
    SLICE_X58Y42                                                      r  SerialRx_R/Q_rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  SerialRx_R/Q_rx_data_reg[6]/Q
                         net (fo=1, routed)           0.112     1.729    InstructionBuffer_B/I2[6]
    SLICE_X58Y41         FDRE                                         r  InstructionBuffer_B/L_rx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.863     1.990    InstructionBuffer_B/clk_IBUF_BUFG
    SLICE_X58Y41                                                      r  InstructionBuffer_B/L_rx_data_reg_reg[6]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.071     1.563    InstructionBuffer_B/L_rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 SerialRx_R/Q_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionBuffer_B/L_rx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.593     1.476    SerialRx_R/clk_IBUF_BUFG
    SLICE_X59Y41                                                      r  SerialRx_R/Q_rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  SerialRx_R/Q_rx_data_reg[4]/Q
                         net (fo=1, routed)           0.118     1.735    InstructionBuffer_B/I2[4]
    SLICE_X58Y41         FDRE                                         r  InstructionBuffer_B/L_rx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.863     1.990    InstructionBuffer_B/clk_IBUF_BUFG
    SLICE_X58Y41                                                      r  InstructionBuffer_B/L_rx_data_reg_reg[4]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.075     1.564    InstructionBuffer_B/L_rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ControlUnit_C/L_PC_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControlUnit_C/L_LR_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.590     1.473    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X63Y33                                                      r  ControlUnit_C/L_PC_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ControlUnit_C/L_PC_count_reg[13]/Q
                         net (fo=5, routed)           0.130     1.745    ControlUnit_C/n_0_L_PC_count_reg[13]
    SLICE_X59Y33         FDRE                                         r  ControlUnit_C/L_LR_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.857     1.984    ControlUnit_C/clk_IBUF_BUFG
    SLICE_X59Y33                                                      r  ControlUnit_C/L_LR_data_reg[13]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.066     1.572    ControlUnit_C/L_LR_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 InstructionBuffer_B/Q_instruction_word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.770%)  route 0.386ns (73.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.567     1.450    InstructionBuffer_B/clk_IBUF_BUFG
    SLICE_X57Y40                                                      r  InstructionBuffer_B/Q_instruction_word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  InstructionBuffer_B/Q_instruction_word_reg[4]/Q
                         net (fo=1, routed)           0.386     1.977    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y15         RAMB18E1                                     r  Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.877     2.005    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y15                                                      r  Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.804    Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SerialRx_R/Q_rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InstructionBuffer_B/L_rx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.594     1.477    SerialRx_R/clk_IBUF_BUFG
    SLICE_X58Y44                                                      r  SerialRx_R/Q_rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  SerialRx_R/Q_rx_data_reg[5]/Q
                         net (fo=1, routed)           0.119     1.738    InstructionBuffer_B/I2[5]
    SLICE_X58Y43         FDRE                                         r  InstructionBuffer_B/L_rx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.864     1.991    InstructionBuffer_B/clk_IBUF_BUFG
    SLICE_X58Y43                                                      r  InstructionBuffer_B/L_rx_data_reg_reg[5]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X58Y43         FDRE (Hold_fdre_C_D)         0.070     1.563    InstructionBuffer_B/L_rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y14   BRAM_M/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK              
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y14   BRAM_M/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK              
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X2Y15   Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X2Y15   Instruction_BRAM_X/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I                                                                                                                                                      
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X59Y37   ControlUnit_C/L_IR_data_reg[0]/C                                                                                                                                          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X59Y38   ControlUnit_C/L_IR_data_reg[10]/C                                                                                                                                         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X59Y37   ControlUnit_C/L_IR_data_reg[11]/C                                                                                                                                         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X59Y37   ControlUnit_C/L_IR_data_reg[12]/C                                                                                                                                         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X58Y37   ControlUnit_C/L_IR_data_reg[13]/C                                                                                                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMA/CLK                                                                                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMA_D1/CLK                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMB/CLK                                                                                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMB_D1/CLK                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMC/CLK                                                                                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMC_D1/CLK                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMD/CLK                                                                                                                         
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMD_D1/CLK                                                                                                                      
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y38   Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMA/CLK                                                                                                                       
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y38   Datapath_D/L_RF_Register_reg_r1_0_15_12_15/RAMA/CLK                                                                                                                       
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMA/CLK                                                                                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMA_D1/CLK                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMB/CLK                                                                                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMB_D1/CLK                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMC/CLK                                                                                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMC_D1/CLK                                                                                                                      
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMD/CLK                                                                                                                         
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMD_D1/CLK                                                                                                                      
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMA/CLK                                                                                                                         
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X60Y33   Datapath_D/L_RF_Register_reg_r1_0_15_0_5/RAMA_D1/CLK                                                                                                                      



