/* Generated by Yosys 0.9+2406 (open-tool-forge build) (git sha1 57af8499, gcc 9.3.0-10ubuntu2 -Os) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "ocadc.v:6.1-170.10" *)
module ocadc(CLK, clk_adc, adc_data, PDM_L, PDM_R, USB_DP, USB_DM, USB_PULLUP, LED1, LED2, LED3, RST_N, BTN_N);
  (* src = "ocadc.v:32.8-32.13" *)
  input BTN_N;
  (* src = "ocadc.v:12.9-12.12" *)
  input CLK;
  (* src = "ocadc.v:28.9-28.13" *)
  output LED1;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] LED1_CCU2C_B1_COUT;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] LED1_CCU2C_B1_S0;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] LED1_CCU2C_B1_S0_CCU2C_S0_COUT;
  (* src = "ocadc.v:28.15-28.19" *)
  output LED2;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] LED2_CCU2C_B1_COUT;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] LED2_CCU2C_B1_S0;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] LED2_CCU2C_B1_S0_CCU2C_S0_COUT;
  (* src = "ocadc.v:28.21-28.25" *)
  output LED3;
  (* src = "ocadc.v:21.12-21.17" *)
  output PDM_L;
  (* src = "ocadc.v:21.19-21.24" *)
  output PDM_R;
  (* src = "ocadc.v:31.9-31.14" *)
  output RST_N;
  (* src = "ocadc.v:24.16-24.22" *)
  input USB_DM;
  (* src = "ocadc.v:24.8-24.14" *)
  input USB_DP;
  (* src = "ocadc.v:25.9-25.19" *)
  output USB_PULLUP;
  (* src = "ocadc.v:18.28-18.36" *)
  input [9:0] adc_data;
  (* src = "ocadc.v:154.16-154.23" *)
  wire [23:0] adc_div;
  (* src = "ocadc.v:88.44-88.51" *)
  (* syn_useioff = 32'd1 *)
  wire [9:0] adc_reg;
  (* src = "ocadc.v:52.12-52.25" *)
  wire [7:0] adc_reset_cnt;
  (* src = "ocadc.v:15.11-15.18" *)
  input clk_adc;
  (* src = "ocadc.v:71.15-71.26" *)
  wire [2:0] ddc_cic_shf;
  (* src = "ocadc.v:69.13-69.20" *)
  wire [25:0] ddc_frq;
  (* src = "ocadc.v:95.27-95.32" *)
  wire [15:0] ddc_i;
  (* src = "ocadc.v:70.9-70.19" *)
  wire ddc_ns_ena;
  (* src = "ocadc.v:95.34-95.39" *)
  wire [15:0] ddc_q;
  (* src = "ocadc.v:96.10-96.15" *)
  wire ddc_v;
  (* src = "ocadc.v:117.27-117.34" *)
  wire [15:0] demod_l;
  (* src = "ocadc.v:117.36-117.43" *)
  wire [15:0] demod_r;
  (* src = "ocadc.v:73.15-73.25" *)
  wire [2:0] demod_type;
  (* src = "ocadc.v:72.15-72.17" *)
  wire [1:0] dr;
  (* src = "ocadc.v:146.16-146.24" *)
  wire [23:0] main_div;
  (* src = "ocadc.v:36.6-36.11" *)
  wire reset;
  (* src = "ocadc.v:40.2-49.5" *)
  wire reset_TRELLIS_FF_Q_DI;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire reset_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT;
  (* src = "ocadc.v:53.6-53.15" *)
  wire reset_adc;
  (* src = "ocadc.v:35.12-35.21" *)
  wire [7:0] reset_cnt;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:44.26-44.43|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [7:0] reset_cnt_TRELLIS_FF_Q_DI;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:44.26-44.43|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7" *)
  wire [7:0] reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:44.26-44.43|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 7" *)
  wire [7:0] reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT;
  (* src = "ocadc.v:164.6-164.14" *)
  wire reset_sr;
  (* hdlname = "u_ddc cic_i" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:94.29-94.34" *)
  wire [20:0] \u_ddc.cic_i ;
  (* hdlname = "u_ddc cic_i_sat" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:134.27-134.36" *)
  wire [15:0] \u_ddc.cic_i_sat ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [2:0] \u_ddc.cic_i_sat_LUT4_Z_B ;
  (* hdlname = "u_ddc cic_i_shf" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:132.28-132.37" *)
  wire [27:0] \u_ddc.cic_i_shf ;
  (* hdlname = "u_ddc cic_i_trim" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:133.26-133.36" *)
  wire [15:0] \u_ddc.cic_i_trim ;
  (* hdlname = "u_ddc cic_q" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:113.29-113.34" *)
  wire [20:0] \u_ddc.cic_q ;
  (* hdlname = "u_ddc cic_q_sat" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:134.38-134.47" *)
  wire [15:0] \u_ddc.cic_q_sat ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [2:0] \u_ddc.cic_q_sat_LUT4_Z_B ;
  (* hdlname = "u_ddc cic_q_shf" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:132.39-132.48" *)
  wire [27:0] \u_ddc.cic_q_shf ;
  (* hdlname = "u_ddc cic_q_trim" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:133.38-133.48" *)
  wire [15:0] \u_ddc.cic_q_trim ;
  (* hdlname = "u_ddc cic_shf" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:21.17-21.24" *)
  wire [2:0] \u_ddc.cic_shf ;
  (* hdlname = "u_ddc cic_v" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:93.10-93.15" *)
  wire \u_ddc.cic_v ;
  (* hdlname = "u_ddc clk" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:17.11-17.14" *)
  wire \u_ddc.clk ;
  (* hdlname = "u_ddc dcnt" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:43.19-43.23" *)
  wire [7:0] \u_ddc.dcnt ;
  wire \u_ddc.dcnt_TRELLIS_FF_Q_1_DI ;
  wire \u_ddc.dcnt_TRELLIS_FF_Q_2_DI ;
  wire \u_ddc.dcnt_TRELLIS_FF_Q_3_DI ;
  wire \u_ddc.dcnt_TRELLIS_FF_Q_4_DI ;
  wire \u_ddc.dcnt_TRELLIS_FF_Q_5_DI ;
  wire \u_ddc.dcnt_TRELLIS_FF_Q_6_DI ;
  wire \u_ddc.dcnt_TRELLIS_FF_Q_7_DI ;
  wire \u_ddc.dcnt_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [2:0] \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:61.13-61.21|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [7:0] \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:61.13-61.21|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7" *)
  wire [7:0] \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:61.13-61.21|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 7" *)
  wire [7:0] \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT ;
  (* hdlname = "u_ddc dr" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:19.14-19.16" *)
  wire [1:0] \u_ddc.dr ;
  (* hdlname = "u_ddc drate" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:30.16-30.21" *)
  wire [7:0] \u_ddc.drate ;
  (* hdlname = "u_ddc ena_cic" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:44.9-44.16" *)
  wire \u_ddc.ena_cic ;
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:54.7-54.16" *)
  wire \u_ddc.ena_cic_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc frq" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:20.18-20.21" *)
  wire [25:0] \u_ddc.frq ;
  (* hdlname = "u_ddc i_out" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:25.29-25.34" *)
  wire [15:0] \u_ddc.i_out ;
  (* hdlname = "u_ddc in" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:18.28-18.30" *)
  wire [9:0] \u_ddc.in ;
  (* hdlname = "u_ddc ns_ena" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:22.11-22.17" *)
  wire \u_ddc.ns_ena ;
  (* hdlname = "u_ddc q_out" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:25.36-25.41" *)
  wire [15:0] \u_ddc.q_out ;
  (* hdlname = "u_ddc reset" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:17.16-17.21" *)
  wire \u_ddc.reset ;
  (* hdlname = "u_ddc tuner_i" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:70.27-70.34" *)
  wire [9:0] \u_ddc.tuner_i ;
  (* hdlname = "u_ddc tuner_q" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:70.36-70.43" *)
  wire [9:0] \u_ddc.tuner_q ;
  (* hdlname = "u_ddc u_cic_i clk" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:15.8-15.11|../src/ddc_14.v:101.5-108.6" *)
  wire \u_ddc.u_cic_i.clk ;
  (* hdlname = "u_ddc u_cic_i comb_diff[0]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.comb_diff[0] ;
  (* hdlname = "u_ddc u_cic_i comb_diff[1]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.comb_diff[1] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [20:0] \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_i comb_diff[2]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.comb_diff[2] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [20:0] \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_i comb_diff[3]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.comb_diff[3] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [20:0] \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_i comb_diff[4]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.comb_diff[4] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  (* unused_bits = "0 1" *)
  wire [20:0] \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_i comb_dly[0]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:76.23-76.31|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.comb_dly[0] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_cic_i comb_dly[1]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:76.23-76.31|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.comb_dly[1] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_cic_i comb_dly[2]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:76.23-76.31|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.comb_dly[2] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_cic_i comb_dly[3]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:76.23-76.31|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.comb_dly[3] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "0 1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_cic_i comb_ena" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:74.21-74.29|../src/ddc_14.v:101.5-108.6" *)
  wire [4:0] \u_ddc.u_cic_i.comb_ena ;
  (* hdlname = "u_ddc u_cic_i ena_out" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:17.8-17.15|../src/ddc_14.v:101.5-108.6" *)
  wire \u_ddc.u_cic_i.ena_out ;
  (* hdlname = "u_ddc u_cic_i integrator_h[0]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:33.23-33.35|../src/ddc_14.v:101.5-108.6" *)
  wire [18:0] \u_ddc.u_cic_i.integrator_h[0] ;
  (* hdlname = "u_ddc u_cic_i integrator_h[1]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:33.23-33.35|../src/ddc_14.v:101.5-108.6" *)
  wire [18:0] \u_ddc.u_cic_i.integrator_h[1] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19" *)
  wire [19:0] \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19" *)
  wire [19:0] \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [18:0] \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_i integrator_h[2]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:33.23-33.35|../src/ddc_14.v:101.5-108.6" *)
  wire [18:0] \u_ddc.u_cic_i.integrator_h[2] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [18:0] \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_i integrator_h[3]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:33.23-33.35|../src/ddc_14.v:101.5-108.6" *)
  wire [18:0] \u_ddc.u_cic_i.integrator_h[3] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19" *)
  wire [19:0] \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [18:0] \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_i integrator_l[0]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:32.21-32.33|../src/ddc_14.v:101.5-108.6" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[0] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_i integrator_l[1]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:32.21-32.33|../src/ddc_14.v:101.5-108.6" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[1] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  (* hdlname = "u_ddc u_cic_i integrator_l[2]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:32.21-32.33|../src/ddc_14.v:101.5-108.6" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[2] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  (* hdlname = "u_ddc u_cic_i integrator_l[3]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:32.21-32.33|../src/ddc_14.v:101.5-108.6" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[3] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_i integrator_out" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:71.27-71.41|../src/ddc_14.v:101.5-108.6" *)
  wire [41:0] \u_ddc.u_cic_i.integrator_out ;
  (* hdlname = "u_ddc u_cic_i low_pipe" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:68.26-68.34|../src/ddc_14.v:101.5-108.6" *)
  wire [22:0] \u_ddc.u_cic_i.low_pipe ;
  (* hdlname = "u_ddc u_cic_i reset" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:16.8-16.13|../src/ddc_14.v:101.5-108.6" *)
  wire \u_ddc.u_cic_i.reset ;
  (* hdlname = "u_ddc u_cic_i valid" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:20.9-20.14|../src/ddc_14.v:101.5-108.6" *)
  wire \u_ddc.u_cic_i.valid ;
  (* hdlname = "u_ddc u_cic_i x" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:18.25-18.26|../src/ddc_14.v:101.5-108.6" *)
  wire [9:0] \u_ddc.u_cic_i.x ;
  (* hdlname = "u_ddc u_cic_i x_sx" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:23.24-23.28|../src/ddc_14.v:101.5-108.6" *)
  wire [41:0] \u_ddc.u_cic_i.x_sx ;
  (* hdlname = "u_ddc u_cic_i x_sx_h" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:27.26-27.32|../src/ddc_14.v:101.5-108.6" *)
  wire [18:0] \u_ddc.u_cic_i.x_sx_h ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19" *)
  wire [19:0] \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [18:0] \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 ;
  (* hdlname = "u_ddc u_cic_i x_sx_l" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:26.27-26.33|../src/ddc_14.v:101.5-108.6" *)
  wire [22:0] \u_ddc.u_cic_i.x_sx_l ;
  (* hdlname = "u_ddc u_cic_i y" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:19.26-19.27|../src/ddc_14.v:101.5-108.6" *)
  wire [20:0] \u_ddc.u_cic_i.y ;
  (* hdlname = "u_ddc u_cic_q clk" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:15.8-15.11|../src/ddc_14.v:120.5-127.6" *)
  wire \u_ddc.u_cic_q.clk ;
  (* hdlname = "u_ddc u_cic_q comb_diff[0]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.comb_diff[0] ;
  (* hdlname = "u_ddc u_cic_q comb_diff[1]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.comb_diff[1] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [20:0] \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_q comb_diff[2]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.comb_diff[2] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [20:0] \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_q comb_diff[3]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.comb_diff[3] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [20:0] \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_q comb_diff[4]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:75.23-75.32|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.comb_diff[4] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  (* unused_bits = "0 1" *)
  wire [20:0] \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_q comb_dly[0]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:76.23-76.31|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.comb_dly[0] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_cic_q comb_dly[1]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:76.23-76.31|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.comb_dly[1] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_cic_q comb_dly[2]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:76.23-76.31|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.comb_dly[2] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_cic_q comb_dly[3]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:76.23-76.31|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.comb_dly[3] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "0 1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_cic_q comb_ena" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:74.21-74.29|../src/ddc_14.v:120.5-127.6" *)
  wire [4:0] \u_ddc.u_cic_q.comb_ena ;
  (* hdlname = "u_ddc u_cic_q ena_out" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:17.8-17.15|../src/ddc_14.v:120.5-127.6" *)
  wire \u_ddc.u_cic_q.ena_out ;
  (* hdlname = "u_ddc u_cic_q integrator_h[0]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:33.23-33.35|../src/ddc_14.v:120.5-127.6" *)
  wire [18:0] \u_ddc.u_cic_q.integrator_h[0] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19" *)
  wire [19:0] \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT ;
  (* hdlname = "u_ddc u_cic_q integrator_h[1]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:33.23-33.35|../src/ddc_14.v:120.5-127.6" *)
  wire [18:0] \u_ddc.u_cic_q.integrator_h[1] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [18:0] \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_q integrator_h[2]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:33.23-33.35|../src/ddc_14.v:120.5-127.6" *)
  wire [18:0] \u_ddc.u_cic_q.integrator_h[2] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19" *)
  wire [19:0] \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19" *)
  wire [19:0] \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [18:0] \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_q integrator_h[3]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:33.23-33.35|../src/ddc_14.v:120.5-127.6" *)
  wire [18:0] \u_ddc.u_cic_q.integrator_h[3] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [18:0] \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_q integrator_l[0]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:32.21-32.33|../src/ddc_14.v:120.5-127.6" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[0] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_q integrator_l[1]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:32.21-32.33|../src/ddc_14.v:120.5-127.6" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[1] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  (* hdlname = "u_ddc u_cic_q integrator_l[2]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:32.21-32.33|../src/ddc_14.v:120.5-127.6" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[2] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  (* hdlname = "u_ddc u_cic_q integrator_l[3]" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:32.21-32.33|../src/ddc_14.v:120.5-127.6" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[3] ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [23:0] \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_cic_q integrator_out" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:71.27-71.41|../src/ddc_14.v:120.5-127.6" *)
  wire [41:0] \u_ddc.u_cic_q.integrator_out ;
  (* hdlname = "u_ddc u_cic_q low_pipe" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:68.26-68.34|../src/ddc_14.v:120.5-127.6" *)
  wire [22:0] \u_ddc.u_cic_q.low_pipe ;
  (* hdlname = "u_ddc u_cic_q reset" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:16.8-16.13|../src/ddc_14.v:120.5-127.6" *)
  wire \u_ddc.u_cic_q.reset ;
  (* hdlname = "u_ddc u_cic_q valid" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:20.9-20.14|../src/ddc_14.v:120.5-127.6" *)
  wire \u_ddc.u_cic_q.valid ;
  (* hdlname = "u_ddc u_cic_q x" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:18.25-18.26|../src/ddc_14.v:120.5-127.6" *)
  wire [9:0] \u_ddc.u_cic_q.x ;
  (* hdlname = "u_ddc u_cic_q x_sx" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:23.24-23.28|../src/ddc_14.v:120.5-127.6" *)
  wire [41:0] \u_ddc.u_cic_q.x_sx ;
  (* hdlname = "u_ddc u_cic_q x_sx_h" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:27.26-27.32|../src/ddc_14.v:120.5-127.6" *)
  wire [18:0] \u_ddc.u_cic_q.x_sx_h ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 18 19" *)
  wire [19:0] \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19" *)
  wire [19:0] \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [18:0] \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 ;
  (* hdlname = "u_ddc u_cic_q x_sx_l" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:26.27-26.33|../src/ddc_14.v:120.5-127.6" *)
  wire [22:0] \u_ddc.u_cic_q.x_sx_l ;
  (* hdlname = "u_ddc u_cic_q y" *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:19.26-19.27|../src/ddc_14.v:120.5-127.6" *)
  wire [20:0] \u_ddc.u_cic_q.y ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \u_ddc.u_fir.buf_mem.0.0.0_DO14 ;
  (* hdlname = "u_ddc u_fir c_addr" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:50.19-50.25|../src/ddc_14.v:268.2-275.3" *)
  wire [7:0] \u_ddc.u_fir.c_addr ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:0.0-0.0|../src/fir8dec_par.v:64.13-111.20|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/techmap.v:605.21-605.22" *)
  wire [7:0] \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:86.35-86.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [7:0] \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:86.35-86.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7" *)
  wire [7:0] \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:86.35-86.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 7" *)
  wire [7:0] \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT ;
  (* hdlname = "u_ddc u_fir c_addr_d" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:138.19-138.27|../src/ddc_14.v:268.2-275.3" *)
  wire [7:0] \u_ddc.u_fir.c_addr_d ;
  (* hdlname = "u_ddc u_fir c_data" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:140.26-140.32|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.c_data ;
  (* hdlname = "u_ddc u_fir clk" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:13.8-13.11|../src/ddc_14.v:268.2-275.3" *)
  wire \u_ddc.u_fir.clk ;
  (* hdlname = "u_ddc u_fir coeff_end" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:48.9-48.18|../src/ddc_14.v:268.2-275.3" *)
  wire \u_ddc.u_fir.coeff_end ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [3:0] \u_ddc.u_fir.coeff_end_LUT4_A_1_Z ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [3:0] \u_ddc.u_fir.coeff_end_LUT4_A_2_Z ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [3:0] \u_ddc.u_fir.coeff_end_LUT4_A_Z ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_ddc.u_fir.coeff_end_LUT4_B_1_Z ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_ddc.u_fir.coeff_end_LUT4_B_2_Z ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_ddc.u_fir.coeff_end_LUT4_B_3_Z ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_ddc.u_fir.coeff_end_LUT4_B_4_Z ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_ddc.u_fir.coeff_end_LUT4_B_4_Z_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_ddc.u_fir.coeff_end_LUT4_B_4_Z_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_ddc.u_fir.coeff_end_LUT4_B_5_Z ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:85.35-85.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [7:0] \u_ddc.u_fir.coeff_end_LUT4_B_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_ddc.u_fir.coeff_end_LUT4_B_Z ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_ddc.u_fir.coeff_end_LUT4_C_1_Z ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_ddc.u_fir.coeff_end_LUT4_C_2_Z ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_ddc.u_fir.coeff_end_LUT4_C_Z ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:0.0-0.0|../src/fir8dec_par.v:64.13-111.20|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/techmap.v:605.21-605.22" *)
  wire \u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  (* unused_bits = "16 17" *)
  wire [17:0] \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 ;
  (* hdlname = "u_ddc u_fir dump" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:48.29-48.33|../src/ddc_14.v:268.2-275.3" *)
  wire \u_ddc.u_fir.dump ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:0.0-0.0|../src/fir8dec_par.v:64.13-111.20|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/techmap.v:605.21-605.22" *)
  wire \u_ddc.u_fir.dump_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_fir dump_pipe" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:155.15-155.24|../src/ddc_14.v:268.2-275.3" *)
  wire [2:0] \u_ddc.u_fir.dump_pipe ;
  (* hdlname = "u_ddc u_fir ena" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:15.8-15.11|../src/ddc_14.v:268.2-275.3" *)
  wire \u_ddc.u_fir.ena ;
  (* hdlname = "u_ddc u_fir iacc" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:157.35-157.39|../src/ddc_14.v:268.2-275.3" *)
  wire [34:0] \u_ddc.u_fir.iacc ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_10_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_11_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_12_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_13_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_14_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_15_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_16_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_17_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_18_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_19_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_1_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_20_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_21_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_22_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_23_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_24_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_25_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_26_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_27_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_28_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_29_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_2_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_30_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_31_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_32_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_33_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_34_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_3_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_4_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_5_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_6_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_7_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_8_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_9_DI ;
  wire \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [34:0] \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  (* hdlname = "u_ddc u_fir iin" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:16.25-16.28|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.iin ;
  (* hdlname = "u_ddc u_fir imult" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:156.30-156.35|../src/ddc_14.v:268.2-275.3" *)
  wire [31:0] \u_ddc.u_fir.imult ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 34 35" *)
  wire [35:0] \u_ddc.u_fir.imult_CCU2C_B0_3_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 34 35" *)
  wire [35:0] \u_ddc.u_fir.imult_CCU2C_B0_3_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35" *)
  wire [35:0] \u_ddc.u_fir.imult_CCU2C_B0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:188.22-188.34|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:65.23-65.24" *)
  wire [31:0] \u_ddc.u_fir.imult_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_fir iout" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:18.30-18.34|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.iout ;
  (* hdlname = "u_ddc u_fir ird" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:120.23-120.26|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.ird ;
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:188.22-188.34|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:1.68-1.69" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \u_ddc.u_fir.ird_MULT18X18D_A0_P32 ;
  (* hdlname = "u_ddc u_fir isat" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:159.27-159.31|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.isat ;
  (* hdlname = "u_ddc u_fir mac_ena" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:48.20-48.27|../src/ddc_14.v:268.2-275.3" *)
  wire \u_ddc.u_fir.mac_ena ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [2:0] \u_ddc.u_fir.mac_ena_LUT4_C_D ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:0.0-0.0|../src/fir8dec_par.v:64.13-111.20|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/techmap.v:605.21-605.22" *)
  wire \u_ddc.u_fir.mac_ena_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_fir mac_ena_pipe" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:154.15-154.27|../src/ddc_14.v:268.2-275.3" *)
  wire [2:0] \u_ddc.u_fir.mac_ena_pipe ;
  (* hdlname = "u_ddc u_fir qacc" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:157.41-157.45|../src/ddc_14.v:268.2-275.3" *)
  wire [34:0] \u_ddc.u_fir.qacc ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_10_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_11_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_12_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_13_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_14_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_15_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_16_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_17_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_18_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_19_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_1_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_20_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_21_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_22_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_23_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_24_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_25_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_26_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_27_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_28_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_29_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_2_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_30_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_31_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_32_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_33_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_34_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_3_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_4_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_5_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_6_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_7_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_8_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_9_DI ;
  wire \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [34:0] \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  (* hdlname = "u_ddc u_fir qin" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:16.30-16.33|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.qin ;
  (* hdlname = "u_ddc u_fir qmult" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:156.37-156.42|../src/ddc_14.v:268.2-275.3" *)
  wire [31:0] \u_ddc.u_fir.qmult ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 34 35" *)
  wire [35:0] \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 34 35" *)
  wire [35:0] \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35" *)
  wire [35:0] \u_ddc.u_fir.qmult_CCU2C_B0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:189.22-189.34|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:65.23-65.24" *)
  wire [31:0] \u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_fir qout" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:18.35-18.39|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.qout ;
  (* hdlname = "u_ddc u_fir qrd" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:120.28-120.31|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.qrd ;
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:189.22-189.34|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:1.68-1.69" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \u_ddc.u_fir.qrd_MULT18X18D_A0_P32 ;
  (* hdlname = "u_ddc u_fir qsat" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:159.33-159.37|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.qsat ;
  (* hdlname = "u_ddc u_fir r_addr" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:49.19-49.25|../src/ddc_14.v:268.2-275.3" *)
  wire [7:0] \u_ddc.u_fir.r_addr ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:85.35-85.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7" *)
  wire [7:0] \u_ddc.u_fir.r_addr_CCU2C_A0_3_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:85.35-85.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 7" *)
  wire [7:0] \u_ddc.u_fir.r_addr_CCU2C_A0_COUT ;
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:0.0-0.0|../src/fir8dec_par.v:64.13-111.20|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/techmap.v:605.21-605.22" *)
  wire [7:0] \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  (* hdlname = "u_ddc u_fir r_addr_d" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:118.19-118.27|../src/ddc_14.v:268.2-275.3" *)
  wire [7:0] \u_ddc.u_fir.r_addr_d ;
  (* hdlname = "u_ddc u_fir reset" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:14.8-14.13|../src/ddc_14.v:268.2-275.3" *)
  wire \u_ddc.u_fir.reset ;
  (* hdlname = "u_ddc u_fir rnd_const" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:158.36-158.45|../src/ddc_14.v:268.2-275.3" *)
  wire [34:0] \u_ddc.u_fir.rnd_const ;
  (* onehot = 32'd1 *)
  wire [2:0] \u_ddc.u_fir.state ;
  wire \u_ddc.u_fir.state_TRELLIS_FF_Q_1_DI ;
  wire \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_PFUMX_Z_BLUT ;
  wire \u_ddc.u_fir.state_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [3:0] \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  (* hdlname = "u_ddc u_fir u_isat in" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:163.9-163.60|../src/sat.v:10.25-10.27|../src/ddc_14.v:268.2-275.3" *)
  wire [16:0] \u_ddc.u_fir.u_isat.in ;
  (* hdlname = "u_ddc u_fir u_isat out" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:163.9-163.60|../src/sat.v:11.26-11.29|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.u_isat.out ;
  (* hdlname = "u_ddc u_fir u_qsat in" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:165.9-165.60|../src/sat.v:10.25-10.27|../src/ddc_14.v:268.2-275.3" *)
  wire [16:0] \u_ddc.u_fir.u_qsat.in ;
  (* hdlname = "u_ddc u_fir u_qsat out" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:165.9-165.60|../src/sat.v:11.26-11.29|../src/ddc_14.v:268.2-275.3" *)
  wire [15:0] \u_ddc.u_fir.u_qsat.out ;
  (* hdlname = "u_ddc u_fir valid" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:17.13-17.18|../src/ddc_14.v:268.2-275.3" *)
  wire \u_ddc.u_fir.valid ;
  wire \u_ddc.u_fir.valid_LUT4_D_Z ;
  (* hdlname = "u_ddc u_fir w_addr" *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:24.19-24.25|../src/ddc_14.v:268.2-275.3" *)
  wire [7:0] \u_ddc.u_fir.w_addr ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:35.27-35.37|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [7:0] \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:35.27-35.37|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7" *)
  wire [7:0] \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:35.27-35.37|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 7" *)
  wire [7:0] \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  (* hdlname = "u_ddc u_sat_i in" *)
  (* src = "ocadc.v:102.5-112.6|../src/sat_flag.v:10.25-10.27|../src/ddc_14.v:140.9-140.84" *)
  wire [22:0] \u_ddc.u_sat_i.in ;
  (* hdlname = "u_ddc u_sat_i out" *)
  (* src = "ocadc.v:102.5-112.6|../src/sat_flag.v:11.26-11.29|../src/ddc_14.v:140.9-140.84" *)
  wire [15:0] \u_ddc.u_sat_i.out ;
  (* hdlname = "u_ddc u_sat_q in" *)
  (* src = "ocadc.v:102.5-112.6|../src/sat_flag.v:10.25-10.27|../src/ddc_14.v:142.9-142.84" *)
  wire [22:0] \u_ddc.u_sat_q.in ;
  (* hdlname = "u_ddc u_sat_q out" *)
  (* src = "ocadc.v:102.5-112.6|../src/sat_flag.v:11.26-11.29|../src/ddc_14.v:142.9-142.84" *)
  wire [15:0] \u_ddc.u_sat_q.out ;
  (* hdlname = "u_ddc u_tuner acc" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:17.19-17.22|../src/ddc_14.v:75.5-83.6" *)
  wire [25:0] \u_ddc.u_tuner.acc ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 8 10 12 14 16 18 20 22 24 25" *)
  wire [25:0] \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7 9 11 13 15 17 19 21 23 25" *)
  wire [25:0] \u_ddc.u_tuner.acc_CCU2C_B0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [25:0] \u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_tuner clk" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:10.11-10.14|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.clk ;
  (* hdlname = "u_ddc u_tuner frq" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:12.21-12.24|../src/ddc_14.v:75.5-83.6" *)
  wire [25:0] \u_ddc.u_tuner.frq ;
  (* hdlname = "u_ddc u_tuner i_out" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:14.29-14.34|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.i_out ;
  (* hdlname = "u_ddc u_tuner in" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:11.28-11.30|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.in ;
  (* hdlname = "u_ddc u_tuner ns_ena" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:13.11-13.17|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.ns_ena ;
  (* hdlname = "u_ddc u_tuner phs" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:32.19-32.22|../src/ddc_14.v:75.5-83.6" *)
  wire [11:0] \u_ddc.u_tuner.phs ;
  (* hdlname = "u_ddc u_tuner q_out" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:14.36-14.41|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.q_out ;
  (* hdlname = "u_ddc u_tuner res" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:33.20-33.23|../src/ddc_14.v:75.5-83.6" *)
  wire [25:0] \u_ddc.u_tuner.res ;
  (* hdlname = "u_ddc u_tuner reset" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:10.16-10.21|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.reset ;
  (* hdlname = "u_ddc u_tuner u_slice_i addr" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:17.19-17.23|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_i.addr ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_1_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_2_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_3_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_4_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_5_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_6_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_7_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_8_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_9_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:30.21-30.54|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_tuner u_slice_i clk" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:9.11-9.14|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.clk ;
  (* hdlname = "u_ddc u_tuner u_slice_i in" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:10.28-10.30|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_i.in ;
  (* hdlname = "u_ddc u_tuner u_slice_i mult" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:64.29-64.33|../src/ddc_14.v:75.5-83.6" *)
  wire [25:0] \u_ddc.u_tuner.u_slice_i.mult ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 8 10 11" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7 9 11" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:81.21-81.32|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13" *)
  wire [25:0] \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_tuner u_slice_i out" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:12.33-12.36|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_i.out ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_tuner u_slice_i out_rnd" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:65.26-65.33|../src/ddc_14.v:75.5-83.6" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_i.out_rnd ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  (* unused_bits = "0" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_tuner u_slice_i out_sat" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:66.27-66.34|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_i.out_sat ;
  (* hdlname = "u_ddc u_tuner u_slice_i p_quad" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:15.16-15.22|../src/ddc_14.v:75.5-83.6" *)
  (* unused_bits = "0" *)
  wire [1:0] \u_ddc.u_tuner.u_slice_i.p_quad ;
  (* hdlname = "u_ddc u_tuner u_slice_i phs" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:11.21-11.24|../src/ddc_14.v:75.5-83.6" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_i.phs ;
  (* hdlname = "u_ddc u_tuner u_slice_i quad" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:16.15-16.19|../src/ddc_14.v:75.5-83.6" *)
  wire [1:0] \u_ddc.u_tuner.u_slice_i.quad ;
  (* hdlname = "u_ddc u_tuner u_slice_i reset" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:9.16-9.21|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.reset ;
  (* hdlname = "u_ddc u_tuner u_slice_i shf_90" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:9.23-9.29|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.shf_90 ;
  (* hdlname = "u_ddc u_tuner u_slice_i sincos" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:48.33-48.39|../src/ddc_14.v:75.5-83.6" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_i.sincos ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:81.21-81.32|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:104.5-108.4|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:1.68-1.69" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 ;
  (* hdlname = "u_ddc u_tuner u_slice_i sincos_p" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:48.23-48.31|../src/ddc_14.v:75.5-83.6" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_i.sincos_p ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_10_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_11_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_12_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_13_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_14_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_15_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_1_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_2_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_3_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_4_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_5_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_6_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_7_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_8_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_9_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 15" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT ;
  (* hdlname = "u_ddc u_tuner u_slice_i sincos_raw" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:37.23-37.33|../src/ddc_14.v:75.5-83.6" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_i.sincos_raw ;
  (* hdlname = "u_ddc u_tuner u_slice_i sincos_sign" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:18.9-18.20|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_i.sincos_sign ;
  (* unused_bits = "16 17" *)
  wire [17:0] \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 ;
  (* hdlname = "u_ddc u_tuner u_slice_i u_sat in" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/sat.v:10.25-10.27|../src/tuner_slice_1k.v:69.9-69.51|../src/ddc_14.v:75.5-83.6" *)
  wire [10:0] \u_ddc.u_tuner.u_slice_i.u_sat.in ;
  (* hdlname = "u_ddc u_tuner u_slice_i u_sat out" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/sat.v:11.26-11.29|../src/tuner_slice_1k.v:69.9-69.51|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_i.u_sat.out ;
  (* hdlname = "u_ddc u_tuner u_slice_q addr" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:17.19-17.23|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_q.addr ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_1_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_2_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_3_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_4_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_5_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_6_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_7_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_8_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_9_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_tuner u_slice_q clk" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:9.11-9.14|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.clk ;
  (* hdlname = "u_ddc u_tuner u_slice_q in" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:10.28-10.30|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_q.in ;
  (* hdlname = "u_ddc u_tuner u_slice_q mult" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:64.29-64.33|../src/ddc_14.v:75.5-83.6" *)
  wire [25:0] \u_ddc.u_tuner.u_slice_q.mult ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "2 4 6 8 10 11" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "3 5 7 9 11" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:81.21-81.32|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13" *)
  wire [25:0] \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_tuner u_slice_q out" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:12.33-12.36|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_q.out ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 23" *)
  wire [23:0] \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" *)
  wire [23:0] \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT ;
  (* hdlname = "u_ddc u_tuner u_slice_q out_rnd" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:65.26-65.33|../src/ddc_14.v:75.5-83.6" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_q.out_rnd ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  (* unused_bits = "0" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_ddc u_tuner u_slice_q out_sat" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:66.27-66.34|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_q.out_sat ;
  (* hdlname = "u_ddc u_tuner u_slice_q p_quad" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:15.16-15.22|../src/ddc_14.v:75.5-83.6" *)
  wire [1:0] \u_ddc.u_tuner.u_slice_q.p_quad ;
  (* hdlname = "u_ddc u_tuner u_slice_q phs" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:11.21-11.24|../src/ddc_14.v:75.5-83.6" *)
  wire [11:0] \u_ddc.u_tuner.u_slice_q.phs ;
  (* hdlname = "u_ddc u_tuner u_slice_q quad" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:16.15-16.19|../src/ddc_14.v:75.5-83.6" *)
  wire [1:0] \u_ddc.u_tuner.u_slice_q.quad ;
  (* hdlname = "u_ddc u_tuner u_slice_q reset" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:9.16-9.21|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.reset ;
  (* hdlname = "u_ddc u_tuner u_slice_q shf_90" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:9.23-9.29|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.shf_90 ;
  (* hdlname = "u_ddc u_tuner u_slice_q sincos" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:48.33-48.39|../src/ddc_14.v:75.5-83.6" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_q.sincos ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:81.21-81.32|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:104.5-108.4|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:1.68-1.69" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 ;
  (* hdlname = "u_ddc u_tuner u_slice_q sincos_p" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:48.23-48.31|../src/ddc_14.v:75.5-83.6" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_q.sincos_p ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_10_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_11_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_12_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_13_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_14_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_15_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_1_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_2_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_3_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_4_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_5_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_6_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_7_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_8_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_9_DI ;
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.25-58.63|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 15" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT ;
  (* hdlname = "u_ddc u_tuner u_slice_q sincos_raw" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:37.23-37.33|../src/ddc_14.v:75.5-83.6" *)
  wire [15:0] \u_ddc.u_tuner.u_slice_q.sincos_raw ;
  (* hdlname = "u_ddc u_tuner u_slice_q sincos_sign" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:18.9-18.20|../src/ddc_14.v:75.5-83.6" *)
  wire \u_ddc.u_tuner.u_slice_q.sincos_sign ;
  (* unused_bits = "16 17" *)
  wire [17:0] \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 ;
  (* hdlname = "u_ddc u_tuner u_slice_q u_sat in" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/sat.v:10.25-10.27|../src/tuner_slice_1k.v:69.9-69.51|../src/ddc_14.v:75.5-83.6" *)
  wire [10:0] \u_ddc.u_tuner.u_slice_q.u_sat.in ;
  (* hdlname = "u_ddc u_tuner u_slice_q u_sat out" *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/sat.v:11.26-11.29|../src/tuner_slice_1k.v:69.9-69.51|../src/ddc_14.v:75.5-83.6" *)
  wire [9:0] \u_ddc.u_tuner.u_slice_q.u_sat.out ;
  (* hdlname = "u_ddc valid" *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:24.12-24.17" *)
  wire \u_ddc.valid ;
  (* hdlname = "u_demods am" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:37.27-37.29" *)
  wire [15:0] \u_demods.am ;
  (* hdlname = "u_demods clk" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:10.11-10.14" *)
  wire \u_demods.clk ;
  (* hdlname = "u_demods ena" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:12.11-12.14" *)
  wire \u_demods.ena ;
  (* hdlname = "u_demods i" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:11.28-11.29" *)
  wire [15:0] \u_demods.i ;
  (* hdlname = "u_demods l_out" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:15.33-15.38" *)
  wire [15:0] \u_demods.l_out ;
  (* hdlname = "u_demods mag" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:18.27-18.30" *)
  wire [15:0] \u_demods.mag ;
  (* hdlname = "u_demods q" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:11.31-11.32" *)
  wire [15:0] \u_demods.q ;
  (* hdlname = "u_demods r2p_v" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:19.10-19.15" *)
  wire \u_demods.r2p_v ;
  (* hdlname = "u_demods r_out" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:15.40-15.45" *)
  wire [15:0] \u_demods.r_out ;
  (* hdlname = "u_demods reset" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:10.16-10.21" *)
  wire \u_demods.reset ;
  (* hdlname = "u_demods type" *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:13.14-13.18" *)
  wire [2:0] \u_demods.type ;
  (* hdlname = "u_demods u_am_dcb clk" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:11.11-11.14|../src/demods.v:43.5-50.6" *)
  wire \u_demods.u_am_dcb.clk ;
  (* hdlname = "u_demods u_am_dcb dcb_acc" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:18.33-18.40|../src/demods.v:43.5-50.6" *)
  wire [26:0] \u_demods.u_am_dcb.dcb_acc ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [26:0] \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 26 27" *)
  wire [27:0] \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 26 27" *)
  wire [27:0] \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27" *)
  wire [27:0] \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  (* hdlname = "u_demods u_am_dcb dcb_out" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:19.24-19.31|../src/demods.v:43.5-50.6" *)
  wire [16:0] \u_demods.u_am_dcb.dcb_out ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [16:0] \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI ;
  (* hdlname = "u_demods u_am_dcb ena" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:13.11-13.14|../src/demods.v:43.5-50.6" *)
  wire \u_demods.u_am_dcb.ena ;
  (* hdlname = "u_demods u_am_dcb in" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:12.28-12.30|../src/demods.v:43.5-50.6" *)
  wire [15:0] \u_demods.u_am_dcb.in ;
  (* hdlname = "u_demods u_am_dcb out" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:15.33-15.36|../src/demods.v:43.5-50.6" *)
  wire [15:0] \u_demods.u_am_dcb.out ;
  (* hdlname = "u_demods u_am_dcb reset" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:11.16-11.21|../src/demods.v:43.5-50.6" *)
  wire \u_demods.u_am_dcb.reset ;
  (* hdlname = "u_demods u_am_dcb sat_out" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:42.27-42.34|../src/demods.v:43.5-50.6" *)
  wire [15:0] \u_demods.u_am_dcb.sat_out ;
  (* hdlname = "u_demods u_am_dcb u_sat in" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:47.5-50.6|../src/sat.v:10.25-10.27|../src/demods.v:43.5-50.6" *)
  wire [16:0] \u_demods.u_am_dcb.u_sat.in ;
  (* hdlname = "u_demods u_am_dcb u_sat out" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:47.5-50.6|../src/sat.v:11.26-11.29|../src/demods.v:43.5-50.6" *)
  wire [15:0] \u_demods.u_am_dcb.u_sat.out ;
  (* hdlname = "u_demods u_fm_dcb clk" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:11.11-11.14|../src/demods.v:82.5-89.6" *)
  wire \u_demods.u_fm_dcb.clk ;
  (* hdlname = "u_demods u_fm_dcb reset" *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:11.16-11.21|../src/demods.v:82.5-89.6" *)
  wire \u_demods.u_fm_dcb.reset ;
  (* hdlname = "u_demods u_r2p State" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:45.9-45.14|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.State ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:0.0-0.0|../src/r2p.v:59.13-76.20|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/techmap.v:605.21-605.22" *)
  wire \u_demods.u_r2p.State_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:0.0-0.0|../src/r2p.v:59.13-76.20|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/techmap.v:605.21-605.22" *)
  wire [3:0] \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [3:0] \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z_C ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C_Z ;
  (* hdlname = "u_demods u_r2p clk" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:11.11-11.14|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.clk ;
  (* hdlname = "u_demods u_r2p done" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:137.15-137.19|../src/demods.v:24.5-31.6" *)
  wire [1:0] \u_demods.u_r2p.done ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:152.31-152.42|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.done_TRELLIS_FF_Q_1_DI ;
  (* hdlname = "u_demods u_r2p ena" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:13.11-13.14|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.ena ;
  (* hdlname = "u_demods u_r2p ena_d1" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:26.9-26.15|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.ena_d1 ;
  wire \u_demods.u_r2p.ena_d1_TRELLIS_FF_Q_CE ;
  (* hdlname = "u_demods u_r2p itr" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:46.15-46.18|../src/demods.v:24.5-31.6" *)
  wire [3:0] \u_demods.u_r2p.itr ;
  (* hdlname = "u_demods u_r2p itr_d1" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:46.20-46.26|../src/demods.v:24.5-31.6" *)
  wire [3:0] \u_demods.u_r2p.itr_d1 ;
  (* hdlname = "u_demods u_r2p mag" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:15.26-15.29|../src/demods.v:24.5-31.6" *)
  wire [15:0] \u_demods.u_r2p.mag ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 16 17" *)
  wire [17:0] \u_demods.u_r2p.mag_CCU2C_A0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 16 17" *)
  wire [17:0] \u_demods.u_r2p.mag_CCU2C_A0_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17" *)
  wire [17:0] \u_demods.u_r2p.mag_CCU2C_A0_COUT ;
  (* hdlname = "u_demods u_r2p mscale" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:138.19-138.25|../src/demods.v:24.5-31.6" *)
  wire [32:0] \u_demods.u_r2p.mscale ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:155.27-155.34|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 30" *)
  wire [30:0] \u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:155.27-155.34|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:1.68-1.69" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI_MULT18X18D_P0_P31 ;
  (* hdlname = "u_demods u_r2p reset" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:11.16-11.21|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.reset ;
  (* hdlname = "u_demods u_r2p run" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:47.10-47.13|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.run ;
  (* hdlname = "u_demods u_r2p run_d1" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:45.16-45.22|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.run_d1 ;
  wire \u_demods.u_r2p.run_d1_LUT4_C_1_Z ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [20:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [20:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_S1 ;
  (* hdlname = "u_demods u_r2p sx" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:100.31-100.33|../src/demods.v:24.5-31.6" *)
  wire [21:0] \u_demods.u_r2p.sx ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_11_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_11_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_11_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_11_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_11_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_11_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_12_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_12_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_12_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_12_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_12_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_12_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_3_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_3_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_3_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_3_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_3_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_3_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_4_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_4_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_4_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_4_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_4_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_4_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_5_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_5_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_5_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_5_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_5_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_5_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_6_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_6_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_6_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_6_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_6_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_6_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_7_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_7_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_7_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_7_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_7_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_7_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_8_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_8_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_8_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_8_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_8_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_8_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sx_LUT4_Z_1_A ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_1_A_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_1_A_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sx_LUT4_Z_2_A ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sx_LUT4_Z_3_A ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sx_LUT4_Z_A ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [6:0] \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [6:0] \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* hdlname = "u_demods u_r2p sy" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:101.29-101.31|../src/demods.v:24.5-31.6" *)
  wire [20:0] \u_demods.u_r2p.sy ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_10_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_10_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_10_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_10_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_10_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_10_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_11_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_11_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_11_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_11_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_11_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_11_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_3_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_3_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_3_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_3_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_3_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_3_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_4_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_4_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_4_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_4_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_4_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_4_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_5_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_5_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_5_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_5_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_5_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_5_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_6_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_6_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_6_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_6_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_6_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_6_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_7_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_7_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_7_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_7_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_7_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_7_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_8_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_8_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_8_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_8_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_8_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_8_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sy_LUT4_Z_1_A ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_1_A_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_1_A_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sy_LUT4_Z_2_A ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sy_LUT4_Z_3_A ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sy_LUT4_Z_A ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [6:0] \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [5:0] \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" *)
  wire \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  (* hdlname = "u_demods u_r2p uxacc" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:139.18-139.23|../src/demods.v:24.5-31.6" *)
  wire [16:0] \u_demods.u_r2p.uxacc ;
  (* hdlname = "u_demods u_r2p valid" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:14.16-14.21|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.valid ;
  (* hdlname = "u_demods u_r2p x" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:12.28-12.29|../src/demods.v:24.5-31.6" *)
  wire [15:0] \u_demods.u_r2p.x ;
  (* hdlname = "u_demods u_r2p xacc" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:97.30-97.34|../src/demods.v:24.5-31.6" *)
  wire [21:0] \u_demods.u_r2p.xacc ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_18_DI ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_19_DI ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_20_DI ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_21_DI ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [21:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 21" *)
  wire [21:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [21:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 ;
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 21" *)
  wire [21:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 21" *)
  wire [21:0] \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT ;
  (* hdlname = "u_demods u_r2p xi" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:24.26-24.28|../src/demods.v:24.5-31.6" *)
  wire [15:0] \u_demods.u_r2p.xi ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_10_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_11_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_12_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_13_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_14_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_15_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_1_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_2_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_3_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_4_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_5_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_6_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_7_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_8_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_9_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [15:0] \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 15" *)
  wire [15:0] \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT ;
  (* hdlname = "u_demods u_r2p y" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:12.31-12.32|../src/demods.v:24.5-31.6" *)
  wire [15:0] \u_demods.u_r2p.y ;
  (* hdlname = "u_demods u_r2p yacc" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:98.28-98.32|../src/demods.v:24.5-31.6" *)
  wire [20:0] \u_demods.u_r2p.yacc ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_17_DI ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_18_DI ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_19_DI ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_20_DI ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ;
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" *)
  wire \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" *)
  wire [4:0] \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 17 19 20 21" *)
  wire [21:0] \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 ;
  (* hdlname = "u_demods u_r2p yi" *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:24.30-24.32|../src/demods.v:24.5-31.6" *)
  wire [15:0] \u_demods.u_r2p.yi ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_10_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_11_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_12_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_13_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_14_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_15_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_1_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_2_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_3_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_4_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_5_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_6_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_7_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_8_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_9_DI ;
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6" *)
  wire \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [15:0] \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" *)
  (* unused_bits = "0 2 4 6 8 10 12 14 15" *)
  wire [15:0] \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT ;
  (* hdlname = "udac clk" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:6.8-6.11" *)
  wire \udac.clk ;
  (* hdlname = "udac lin" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:9.22-9.25" *)
  wire [15:0] \udac.lin ;
  (* hdlname = "udac load" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:8.8-8.12" *)
  wire \udac.load ;
  (* hdlname = "udac lob" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:13.13-13.16" *)
  wire [15:0] \udac.lob ;
  wire \udac.lob_TRELLIS_FF_Q_DI ;
  (* hdlname = "udac lpdm" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:10.9-10.13" *)
  wire \udac.lpdm ;
  (* hdlname = "udac lsdacc" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:21.13-21.19" *)
  wire [16:0] \udac.lsdacc ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [17:0] \udac.lsdacc_CCU2C_B0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [16:0] \udac.lsdacc_CCU2C_B0_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 16 17" *)
  wire [17:0] \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 16 17" *)
  wire [17:0] \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 ;
  (* hdlname = "udac reset" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:7.8-7.13" *)
  wire \udac.reset ;
  (* hdlname = "udac rin" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:9.27-9.30" *)
  wire [15:0] \udac.rin ;
  (* hdlname = "udac rob" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:13.18-13.21" *)
  wire [15:0] \udac.rob ;
  (* hdlname = "udac rpdm" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:10.15-10.19" *)
  wire \udac.rpdm ;
  (* hdlname = "udac rsdacc" *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:21.21-21.27" *)
  wire [16:0] \udac.rsdacc ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [17:0] \udac.rsdacc_CCU2C_B0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" *)
  wire [16:0] \udac.rsdacc_CCU2C_B0_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 16 17" *)
  wire [17:0] \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" *)
  (* unused_bits = "1 3 5 7 9 11 13 15 16 17" *)
  wire [17:0] \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 ;
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[22]),
    .B1(LED1),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[22]),
    .COUT(LED1_CCU2C_B1_COUT[23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[22]),
    .S1(LED1_CCU2C_B1_S0[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[8]),
    .B1(main_div[9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[8]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[8]),
    .S1(LED1_CCU2C_B1_S0[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_1 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[6]),
    .B1(main_div[7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[6]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[6]),
    .S1(LED1_CCU2C_B1_S0[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_10 (
    .A0(1'h1),
    .A1(1'h0),
    .B0(main_div[0]),
    .B1(main_div[1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[0]),
    .S1(LED1_CCU2C_B1_S0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_2 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[4]),
    .B1(main_div[5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[4]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[4]),
    .S1(LED1_CCU2C_B1_S0[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_3 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[2]),
    .B1(main_div[3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[2]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[2]),
    .S1(LED1_CCU2C_B1_S0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_4 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[20]),
    .B1(main_div[21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[20]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[20]),
    .S1(LED1_CCU2C_B1_S0[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_5 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[18]),
    .B1(main_div[19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[18]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[18]),
    .S1(LED1_CCU2C_B1_S0[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_6 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[16]),
    .B1(main_div[17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[16]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[16]),
    .S1(LED1_CCU2C_B1_S0[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_7 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[14]),
    .B1(main_div[15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[14]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[14]),
    .S1(LED1_CCU2C_B1_S0[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_8 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[12]),
    .B1(main_div[13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[12]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[12]),
    .S1(LED1_CCU2C_B1_S0[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:151.25-151.37|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED1_CCU2C_B1_S0_CCU2C_S0_9 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(main_div[10]),
    .B1(main_div[11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[10]),
    .COUT(LED1_CCU2C_B1_S0_CCU2C_S0_COUT[12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED1_CCU2C_B1_S0[10]),
    .S1(LED1_CCU2C_B1_S0[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) LED1_TRELLIS_FF_Q (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[23]),
    .LSR(reset),
    .Q(LED1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[22]),
    .B1(LED2),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[22]),
    .COUT(LED2_CCU2C_B1_COUT[23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[22]),
    .S1(LED2_CCU2C_B1_S0[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[8]),
    .B1(adc_div[9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[8]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[8]),
    .S1(LED2_CCU2C_B1_S0[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_1 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[6]),
    .B1(adc_div[7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[6]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[6]),
    .S1(LED2_CCU2C_B1_S0[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_10 (
    .A0(1'h1),
    .A1(1'h0),
    .B0(adc_div[0]),
    .B1(adc_div[1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[0]),
    .S1(LED2_CCU2C_B1_S0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_2 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[4]),
    .B1(adc_div[5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[4]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[4]),
    .S1(LED2_CCU2C_B1_S0[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_3 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[2]),
    .B1(adc_div[3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[2]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[2]),
    .S1(LED2_CCU2C_B1_S0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_4 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[20]),
    .B1(adc_div[21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[20]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[20]),
    .S1(LED2_CCU2C_B1_S0[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_5 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[18]),
    .B1(adc_div[19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[18]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[18]),
    .S1(LED2_CCU2C_B1_S0[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_6 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[16]),
    .B1(adc_div[17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[16]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[16]),
    .S1(LED2_CCU2C_B1_S0[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_7 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[14]),
    .B1(adc_div[15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[14]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[14]),
    .S1(LED2_CCU2C_B1_S0[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_8 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[12]),
    .B1(adc_div[13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[12]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[12]),
    .S1(LED2_CCU2C_B1_S0[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:159.24-159.35|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) LED2_CCU2C_B1_S0_CCU2C_S0_9 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(adc_div[10]),
    .B1(adc_div[11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[10]),
    .COUT(LED2_CCU2C_B1_S0_CCU2C_S0_COUT[12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(LED2_CCU2C_B1_S0[10]),
    .S1(LED2_CCU2C_B1_S0[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) LED2_TRELLIS_FF_Q (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[23]),
    .LSR(\udac.reset ),
    .Q(LED2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) LED3_TRELLIS_FF_Q (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0 [16]),
    .LSR(1'h0),
    .Q(PDM_L)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) PDM_R_TRELLIS_FF_Q (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0 [16]),
    .LSR(1'h0),
    .Q(PDM_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[22]),
    .LSR(\udac.reset ),
    .Q(adc_div[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_1 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[21]),
    .LSR(\udac.reset ),
    .Q(adc_div[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_10 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[12]),
    .LSR(\udac.reset ),
    .Q(adc_div[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_11 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[11]),
    .LSR(\udac.reset ),
    .Q(adc_div[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_12 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[10]),
    .LSR(\udac.reset ),
    .Q(adc_div[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_13 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[9]),
    .LSR(\udac.reset ),
    .Q(adc_div[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_14 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[8]),
    .LSR(\udac.reset ),
    .Q(adc_div[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_15 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[7]),
    .LSR(\udac.reset ),
    .Q(adc_div[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_16 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[6]),
    .LSR(\udac.reset ),
    .Q(adc_div[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_17 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[5]),
    .LSR(\udac.reset ),
    .Q(adc_div[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_18 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[4]),
    .LSR(\udac.reset ),
    .Q(adc_div[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_19 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[3]),
    .LSR(\udac.reset ),
    .Q(adc_div[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_2 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[20]),
    .LSR(\udac.reset ),
    .Q(adc_div[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_20 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[2]),
    .LSR(\udac.reset ),
    .Q(adc_div[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_21 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[1]),
    .LSR(\udac.reset ),
    .Q(adc_div[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_22 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[0]),
    .LSR(\udac.reset ),
    .Q(adc_div[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_3 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[19]),
    .LSR(\udac.reset ),
    .Q(adc_div[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_4 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[18]),
    .LSR(\udac.reset ),
    .Q(adc_div[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_5 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[17]),
    .LSR(\udac.reset ),
    .Q(adc_div[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_6 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[16]),
    .LSR(\udac.reset ),
    .Q(adc_div[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_7 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[15]),
    .LSR(\udac.reset ),
    .Q(adc_div[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_8 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[14]),
    .LSR(\udac.reset ),
    .Q(adc_div[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:155.5-159.36|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) adc_div_TRELLIS_FF_Q_9 (
    .CLK(clk_adc),
    .DI(LED2_CCU2C_B1_S0[13]),
    .LSR(\udac.reset ),
    .Q(adc_div[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q (
    .CLK(clk_adc),
    .DI(adc_data[9]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q_1 (
    .CLK(clk_adc),
    .DI(adc_data[8]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q_2 (
    .CLK(clk_adc),
    .DI(adc_data[7]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q_3 (
    .CLK(clk_adc),
    .DI(adc_data[6]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q_4 (
    .CLK(clk_adc),
    .DI(adc_data[5]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q_5 (
    .CLK(clk_adc),
    .DI(adc_data[4]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q_6 (
    .CLK(clk_adc),
    .DI(adc_data[3]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q_7 (
    .CLK(clk_adc),
    .DI(adc_data[2]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q_8 (
    .CLK(clk_adc),
    .DI(adc_data[1]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:89.5-90.29|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  (* syn_useioff = 32'd1 *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) adc_reg_TRELLIS_FF_Q_9 (
    .CLK(clk_adc),
    .DI(adc_data[0]),
    .LSR(1'h0),
    .Q(\u_ddc.u_tuner.u_slice_q.in [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[22]),
    .LSR(reset),
    .Q(main_div[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_1 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[21]),
    .LSR(reset),
    .Q(main_div[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_10 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[12]),
    .LSR(reset),
    .Q(main_div[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_11 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[11]),
    .LSR(reset),
    .Q(main_div[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_12 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[10]),
    .LSR(reset),
    .Q(main_div[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_13 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[9]),
    .LSR(reset),
    .Q(main_div[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_14 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[8]),
    .LSR(reset),
    .Q(main_div[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_15 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[7]),
    .LSR(reset),
    .Q(main_div[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_16 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[6]),
    .LSR(reset),
    .Q(main_div[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_17 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[5]),
    .LSR(reset),
    .Q(main_div[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_18 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[4]),
    .LSR(reset),
    .Q(main_div[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_19 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[3]),
    .LSR(reset),
    .Q(main_div[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_2 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[20]),
    .LSR(reset),
    .Q(main_div[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_20 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[2]),
    .LSR(reset),
    .Q(main_div[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_21 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[1]),
    .LSR(reset),
    .Q(main_div[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_22 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[0]),
    .LSR(reset),
    .Q(main_div[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_3 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[19]),
    .LSR(reset),
    .Q(main_div[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_4 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[18]),
    .LSR(reset),
    .Q(main_div[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_5 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[17]),
    .LSR(reset),
    .Q(main_div[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_6 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[16]),
    .LSR(reset),
    .Q(main_div[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_7 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[15]),
    .LSR(reset),
    .Q(main_div[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_8 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[14]),
    .LSR(reset),
    .Q(main_div[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:147.5-151.38|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) main_div_TRELLIS_FF_Q_9 (
    .CLK(CLK),
    .DI(LED1_CCU2C_B1_S0[13]),
    .LSR(reset),
    .Q(main_div[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:40.2-49.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_TRELLIS_FF_Q (
    .CLK(CLK),
    .DI(reset_TRELLIS_FF_Q_DI),
    .LSR(1'h0),
    .Q(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX reset_TRELLIS_FF_Q_DI_PFUMX_Z (
    .ALUT(reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT),
    .BLUT(reset_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT),
    .C0(reset_cnt[5]),
    .Z(reset_TRELLIS_FF_Q_DI)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z (
    .A(reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A[0]),
    .B(reset_cnt[2]),
    .C(reset_cnt[3]),
    .D(reset_cnt[4]),
    .Z(reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h1000)
  ) reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_Z (
    .A(reset_cnt[6]),
    .B(reset_cnt[7]),
    .C(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[0]),
    .D(reset_cnt[1]),
    .Z(reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) reset_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(reset_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:57.2-66.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_adc_TRELLIS_FF_Q (
    .CLK(clk_adc),
    .DI(reset_TRELLIS_FF_Q_DI),
    .LSR(1'h0),
    .Q(\udac.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:40.2-49.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_cnt_TRELLIS_FF_Q (
    .CE(reset_TRELLIS_FF_Q_DI),
    .CLK(CLK),
    .DI(reset_cnt_TRELLIS_FF_Q_DI[7]),
    .LSR(1'h0),
    .Q(reset_cnt[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:40.2-49.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_cnt_TRELLIS_FF_Q_1 (
    .CE(reset_TRELLIS_FF_Q_DI),
    .CLK(CLK),
    .DI(reset_cnt_TRELLIS_FF_Q_DI[6]),
    .LSR(1'h0),
    .Q(reset_cnt[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:40.2-49.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_cnt_TRELLIS_FF_Q_2 (
    .CE(reset_TRELLIS_FF_Q_DI),
    .CLK(CLK),
    .DI(reset_cnt_TRELLIS_FF_Q_DI[5]),
    .LSR(1'h0),
    .Q(reset_cnt[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:40.2-49.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_cnt_TRELLIS_FF_Q_3 (
    .CE(reset_TRELLIS_FF_Q_DI),
    .CLK(CLK),
    .DI(reset_cnt_TRELLIS_FF_Q_DI[4]),
    .LSR(1'h0),
    .Q(reset_cnt[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:40.2-49.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_cnt_TRELLIS_FF_Q_4 (
    .CE(reset_TRELLIS_FF_Q_DI),
    .CLK(CLK),
    .DI(reset_cnt_TRELLIS_FF_Q_DI[3]),
    .LSR(1'h0),
    .Q(reset_cnt[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:40.2-49.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_cnt_TRELLIS_FF_Q_5 (
    .CE(reset_TRELLIS_FF_Q_DI),
    .CLK(CLK),
    .DI(reset_cnt_TRELLIS_FF_Q_DI[2]),
    .LSR(1'h0),
    .Q(reset_cnt[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:40.2-49.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_cnt_TRELLIS_FF_Q_6 (
    .CE(reset_TRELLIS_FF_Q_DI),
    .CLK(CLK),
    .DI(reset_cnt_TRELLIS_FF_Q_DI[1]),
    .LSR(1'h0),
    .Q(reset_cnt[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:40.2-49.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) reset_cnt_TRELLIS_FF_Q_7 (
    .CE(reset_TRELLIS_FF_Q_DI),
    .CLK(CLK),
    .DI(reset_cnt_TRELLIS_FF_Q_DI[0]),
    .LSR(1'h0),
    .Q(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:44.26-44.43|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(reset_cnt[6]),
    .B1(reset_cnt[7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[5]),
    .COUT(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[7]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(reset_cnt_TRELLIS_FF_Q_DI[6]),
    .S1(reset_cnt_TRELLIS_FF_Q_DI[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:44.26-44.43|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_1 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(reset_cnt[4]),
    .B1(reset_cnt[5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[3]),
    .COUT(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[5]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(reset_cnt_TRELLIS_FF_Q_DI[4]),
    .S1(reset_cnt_TRELLIS_FF_Q_DI[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:44.26-44.43|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_2 (
    .A0(1'h0),
    .A1(1'h0),
    .B0(reset_cnt[2]),
    .B1(reset_cnt[3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[1]),
    .COUT(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[3]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(reset_cnt_TRELLIS_FF_Q_DI[2]),
    .S1(reset_cnt_TRELLIS_FF_Q_DI[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:44.26-44.43|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3 (
    .A0(1'h1),
    .A1(1'h0),
    .B0(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[0]),
    .B1(reset_cnt[1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[1]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(reset_cnt_TRELLIS_FF_Q_DI[0]),
    .S1(reset_cnt_TRELLIS_FF_Q_DI[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:165.2-167.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:14.98-14.152" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET")
  ) reset_sr_TRELLIS_FF_Q (
    .CLK(CLK),
    .DI(BTN_N),
    .LSR(1'h0),
    .Q(RST_N)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [14]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_1  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [13]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_10  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [4]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_11  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [3]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_12  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [2]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_13  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [1]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_14  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [0]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_2  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [12]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_3  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [11]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_4  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [10]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_5  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [9]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_6  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [8]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_7  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [7]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_8  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [6]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_i_sat_LUT4_Z_9  (
    .A(1'h0),
    .B(\u_ddc.cic_i_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_i.in [5]),
    .D(\u_ddc.cic_i_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_i.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h00fe)
  ) \u_ddc.cic_i_sat_LUT4_Z_B_LUT4_Z  (
    .A(\u_ddc.u_sat_i.in [17]),
    .B(\u_ddc.u_sat_i.in [15]),
    .C(\u_ddc.u_sat_i.in [16]),
    .D(\u_ddc.u_sat_i.out [15]),
    .Z(\u_ddc.cic_i_sat_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \u_ddc.cic_i_sat_LUT4_Z_B_LUT4_Z_1  (
    .A(\u_ddc.u_sat_i.in [17]),
    .B(\u_ddc.u_sat_i.in [15]),
    .C(\u_ddc.u_sat_i.in [16]),
    .D(\u_ddc.u_sat_i.out [15]),
    .Z(\u_ddc.cic_i_sat_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_sat_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [20]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.out [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [19]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [18]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [9]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [8]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [7]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [6]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [5]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [4]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [3]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [2]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [17]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [16]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [15]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [14]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [13]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [12]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [11]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_shf_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.y [10]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_i.in [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [15]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [14]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [5]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [4]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [3]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [2]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [1]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [0]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [13]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [12]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [11]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [10]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [9]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [8]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [7]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_i_trim_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_i.out [6]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.iin [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [14]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_1  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [13]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_10  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [4]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_11  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [3]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_12  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [2]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_13  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [1]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_14  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [0]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_2  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [12]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_3  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [11]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_4  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [10]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_5  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [9]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_6  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [8]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_7  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [7]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_8  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [6]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.cic_q_sat_LUT4_Z_9  (
    .A(1'h0),
    .B(\u_ddc.cic_q_sat_LUT4_Z_B [0]),
    .C(\u_ddc.u_sat_q.in [5]),
    .D(\u_ddc.cic_q_sat_LUT4_Z_B [2]),
    .Z(\u_ddc.u_sat_q.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h00fe)
  ) \u_ddc.cic_q_sat_LUT4_Z_B_LUT4_Z  (
    .A(\u_ddc.u_sat_q.in [17]),
    .B(\u_ddc.u_sat_q.in [15]),
    .C(\u_ddc.u_sat_q.in [16]),
    .D(\u_ddc.u_sat_q.out [15]),
    .Z(\u_ddc.cic_q_sat_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \u_ddc.cic_q_sat_LUT4_Z_B_LUT4_Z_1  (
    .A(\u_ddc.u_sat_q.in [17]),
    .B(\u_ddc.u_sat_q.in [15]),
    .C(\u_ddc.u_sat_q.in [16]),
    .D(\u_ddc.u_sat_q.out [15]),
    .Z(\u_ddc.cic_q_sat_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_sat_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [20]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.out [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [19]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [18]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [9]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [8]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [7]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [6]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [5]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [4]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [3]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [2]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [17]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [16]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [15]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [14]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [13]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [12]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [11]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_shf_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.y [10]),
    .LSR(1'h0),
    .Q(\u_ddc.u_sat_q.in [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [15]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [14]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [5]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [4]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [3]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [2]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [1]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [0]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [13]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [12]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [11]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [10]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [9]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [8]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [7]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:143.5-171.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.cic_q_trim_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_sat_q.out [6]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.qin [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.cic_v_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_ena [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.ena )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:45.5-65.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.dcnt_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.dcnt_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.dcnt [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:45.5-65.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.dcnt_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.dcnt [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hffc0)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .D(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:45.5-65.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.dcnt_TRELLIS_FF_Q_2_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.dcnt [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hffc0)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .D(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [5]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:45.5-65.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.dcnt_TRELLIS_FF_Q_3_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.dcnt [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hffc0)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .D(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:45.5-65.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.dcnt_TRELLIS_FF_Q_4_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.dcnt [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hffc0)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .D(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:45.5-65.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.dcnt_TRELLIS_FF_Q_5_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.dcnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hffc0)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .D(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:45.5-65.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.dcnt_TRELLIS_FF_Q_6_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.dcnt [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hffc0)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .D(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [1]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:45.5-65.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.dcnt_TRELLIS_FF_Q_7_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hffc0)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .D(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hffc0)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .D(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [7]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z  (
    .A(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [0]),
    .B(\u_ddc.dcnt [1]),
    .C(\u_ddc.dcnt [2]),
    .D(\u_ddc.dcnt [3]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_1  (
    .A(\u_ddc.dcnt [4]),
    .B(\u_ddc.dcnt [5]),
    .C(\u_ddc.dcnt [6]),
    .D(\u_ddc.dcnt [7]),
    .Z(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:61.13-61.21|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0  (
    .A0(\u_ddc.dcnt [6]),
    .A1(\u_ddc.dcnt [7]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [5]),
    .COUT(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [7]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .S1(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:61.13-61.21|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_1  (
    .A0(\u_ddc.dcnt [4]),
    .A1(\u_ddc.dcnt [5]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [3]),
    .COUT(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [5]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .S1(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:61.13-61.21|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_2  (
    .A0(\u_ddc.dcnt [2]),
    .A1(\u_ddc.dcnt [3]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [1]),
    .COUT(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [3]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .S1(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:61.13-61.21|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3  (
    .A0(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [0]),
    .A1(\u_ddc.dcnt [1]),
    .B0(1'h1),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [1]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .S1(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/ddc_14.v:45.5-65.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.ena_cic_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.ena_cic_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.ena_out )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.ena_cic_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .D(\u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .Z(\u_ddc.ena_cic_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [41]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [40]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [31]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [30]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [29]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [28]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [27]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [26]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [25]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [24]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.low_pipe [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [39]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.low_pipe [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [38]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [37]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [36]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [35]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [34]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [33]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[0]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_out [32]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[0] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[1] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[2] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_diff[3] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.y [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [8]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [9]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [8]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [6]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [7]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [6]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [0]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [1]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [0]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [4]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [5]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [4]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [2]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [3]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [2]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [20]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [20]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [18]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [19]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [18]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [16]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [17]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [16]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [14]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [15]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [14]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [12]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [13]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [12]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_i.comb_diff[0] [10]),
    .A1(\u_ddc.u_cic_i.comb_diff[0] [11]),
    .B0(\u_ddc.u_cic_i.comb_dly[0] [10]),
    .B1(\u_ddc.u_cic_i.comb_dly[0] [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[0]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[0] [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[0] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [8]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [9]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [8]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [6]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [7]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [6]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [0]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [1]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [0]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [4]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [5]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [4]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [2]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [3]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [2]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [20]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [20]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [18]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [19]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [18]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [16]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [17]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [16]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [14]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [15]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [14]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [12]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [13]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [12]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_i.comb_diff[1] [10]),
    .A1(\u_ddc.u_cic_i.comb_diff[1] [11]),
    .B0(\u_ddc.u_cic_i.comb_dly[1] [10]),
    .B1(\u_ddc.u_cic_i.comb_dly[1] [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[1]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[1] [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[1] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [8]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [9]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [8]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [6]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [7]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [6]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [0]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [1]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [0]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [4]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [5]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [4]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [2]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [3]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [2]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [20]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [20]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [18]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [19]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [18]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [16]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [17]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [16]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [14]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [15]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [14]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [12]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [13]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [12]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_i.comb_diff[2] [10]),
    .A1(\u_ddc.u_cic_i.comb_diff[2] [11]),
    .B0(\u_ddc.u_cic_i.comb_dly[2] [10]),
    .B1(\u_ddc.u_cic_i.comb_dly[2] [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[2]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[2] [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[2] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [8]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [9]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [8]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [6]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [7]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [6]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [0]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [1]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [0]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [4]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [5]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [4]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [2]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [3]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [2]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [20]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [20]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [18]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [19]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [18]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [16]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [17]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [16]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [14]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [15]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [14]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [12]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [13]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [12]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_i.comb_diff[3] [10]),
    .A1(\u_ddc.u_cic_i.comb_diff[3] [11]),
    .B0(\u_ddc.u_cic_i.comb_dly[3] [10]),
    .B1(\u_ddc.u_cic_i.comb_dly[3] [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_dly[3]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.comb_diff[3] [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.comb_dly[3] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_ena_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_ena [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_ena [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_ena_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_ena [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_ena [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_ena_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_ena [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_ena [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.comb_ena_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.ena_out ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_ena [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[0]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[0] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [8]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [9]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [8]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_1  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [6]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [7]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [6]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_10  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [8]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [9]),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [8]),
    .B1(\u_ddc.u_cic_i.integrator_h[0] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [8]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_11  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [6]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [7]),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [6]),
    .B1(\u_ddc.u_cic_i.integrator_h[0] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [6]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_12  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [4]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [5]),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [4]),
    .B1(\u_ddc.u_cic_i.integrator_h[0] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [4]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_13  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [2]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [3]),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [2]),
    .B1(\u_ddc.u_cic_i.integrator_h[0] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [2]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [18]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [18]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [18]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_15  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [16]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [17]),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [16]),
    .B1(\u_ddc.u_cic_i.integrator_h[0] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [16]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_16  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [14]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [15]),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [14]),
    .B1(\u_ddc.u_cic_i.integrator_h[0] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [14]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_17  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [12]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [13]),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [12]),
    .B1(\u_ddc.u_cic_i.integrator_h[0] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [12]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_18  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [10]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [11]),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [10]),
    .B1(\u_ddc.u_cic_i.integrator_h[0] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [10]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [0]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [1]),
    .B0(\u_ddc.u_cic_i.integrator_h[0] [0]),
    .B1(\u_ddc.u_cic_i.integrator_h[0] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1] [23]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_2  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [4]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [5]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [4]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_3  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [2]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [3]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [2]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [18]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [18]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_5  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [16]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [17]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [16]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_6  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [14]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [15]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [14]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_7  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [12]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [13]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [12]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_8  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [10]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [11]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [10]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_9  (
    .A0(\u_ddc.u_cic_i.integrator_h[1] [0]),
    .A1(\u_ddc.u_cic_i.integrator_h[1] [1]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [0]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2] [23]),
    .COUT(\u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[1] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_h[2] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0  (
    .A0(\u_ddc.u_cic_i.integrator_out [31]),
    .A1(\u_ddc.u_cic_i.integrator_out [32]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [8]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_1  (
    .A0(\u_ddc.u_cic_i.integrator_out [29]),
    .A1(\u_ddc.u_cic_i.integrator_out [30]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [6]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_2  (
    .A0(\u_ddc.u_cic_i.integrator_out [27]),
    .A1(\u_ddc.u_cic_i.integrator_out [28]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [4]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_3  (
    .A0(\u_ddc.u_cic_i.integrator_out [25]),
    .A1(\u_ddc.u_cic_i.integrator_out [26]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [2]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4  (
    .A0(\u_ddc.u_cic_i.integrator_out [41]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [18]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_5  (
    .A0(\u_ddc.u_cic_i.integrator_out [39]),
    .A1(\u_ddc.u_cic_i.integrator_out [40]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [16]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_6  (
    .A0(\u_ddc.u_cic_i.integrator_out [37]),
    .A1(\u_ddc.u_cic_i.integrator_out [38]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [14]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_7  (
    .A0(\u_ddc.u_cic_i.integrator_out [35]),
    .A1(\u_ddc.u_cic_i.integrator_out [36]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [12]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_8  (
    .A0(\u_ddc.u_cic_i.integrator_out [33]),
    .A1(\u_ddc.u_cic_i.integrator_out [34]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [10]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_out [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[0] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[1] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [8]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [9]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [8]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [6]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [7]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [6]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_10  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [10]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [11]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [10]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_11  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [0]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [1]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [0]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [4]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [5]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [4]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_3  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [2]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [3]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [2]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [22]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [22]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [22]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_5  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [20]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [21]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [20]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_6  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [18]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [19]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [18]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_7  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [16]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [17]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [16]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_8  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [14]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [15]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [14]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_9  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [12]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [13]),
    .B0(\u_ddc.u_cic_i.integrator_l[0] [12]),
    .B1(\u_ddc.u_cic_i.integrator_l[0] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[2] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [8]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [9]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [8]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [6]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [7]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [6]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_10  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [10]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [11]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [10]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_11  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [0]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [1]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [0]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [4]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [5]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [4]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_3  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [2]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [3]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [2]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [22]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [22]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [22]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_5  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [20]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [21]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [20]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_6  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [18]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [19]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [18]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_7  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [16]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [17]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [16]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_8  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [14]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [15]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [14]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_9  (
    .A0(\u_ddc.u_cic_i.integrator_l[1] [12]),
    .A1(\u_ddc.u_cic_i.integrator_l[1] [13]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [12]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [8]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [9]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [8]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_1  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [6]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [7]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [6]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_10  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [10]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [11]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [10]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_11  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [0]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [1]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [0]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_2  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [4]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [5]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [4]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_3  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [2]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [3]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [2]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [22]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [22]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [22]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [22]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_5  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [20]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [21]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [20]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [20]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_6  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [18]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [19]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [18]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_7  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [16]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [17]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [16]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_8  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [14]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [15]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [14]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_9  (
    .A0(\u_ddc.u_cic_i.integrator_l[3] [12]),
    .A1(\u_ddc.u_cic_i.integrator_l[3] [13]),
    .B0(\u_ddc.u_cic_i.integrator_l[2] [12]),
    .B1(\u_ddc.u_cic_i.integrator_l[2] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.integrator_l[3]_CCU2C_CIN  (
    .A0(\u_ddc.u_cic_i.integrator_out [23]),
    .A1(\u_ddc.u_cic_i.integrator_out [24]),
    .B0(\u_ddc.u_cic_i.integrator_h[2] [0]),
    .B1(\u_ddc.u_cic_i.integrator_h[2] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.integrator_l[3] [23]),
    .COUT(\u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_i.integrator_l[3] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:69.5-70.48|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_cic_i.low_pipe_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3] [22]),
    .LSR(1'h0),
    .Q(\u_ddc.u_cic_i.low_pipe [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:69.5-70.48|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_cic_i.low_pipe_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_i.integrator_l[3] [21]),
    .LSR(1'h0),
    .Q(\u_ddc.u_cic_i.low_pipe [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [8]),
    .A1(\u_ddc.u_cic_i.integrator_h[0] [9]),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(\u_ddc.u_cic_i.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [8]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [6]),
    .A1(\u_ddc.u_cic_i.integrator_h[0] [7]),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(\u_ddc.u_cic_i.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [6]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [4]),
    .A1(\u_ddc.u_cic_i.integrator_h[0] [5]),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(\u_ddc.u_cic_i.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [4]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [2]),
    .A1(\u_ddc.u_cic_i.integrator_h[0] [3]),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(\u_ddc.u_cic_i.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [2]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [18]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [18]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [16]),
    .A1(\u_ddc.u_cic_i.integrator_h[0] [17]),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(\u_ddc.u_cic_i.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [16]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [14]),
    .A1(\u_ddc.u_cic_i.integrator_h[0] [15]),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(\u_ddc.u_cic_i.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [14]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [12]),
    .A1(\u_ddc.u_cic_i.integrator_h[0] [13]),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(\u_ddc.u_cic_i.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [12]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [10]),
    .A1(\u_ddc.u_cic_i.integrator_h[0] [11]),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(\u_ddc.u_cic_i.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [10]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_i.integrator_h[0] [0]),
    .A1(\u_ddc.u_cic_i.integrator_h[0] [1]),
    .B0(\u_ddc.u_cic_i.x_sx_h [0]),
    .B1(\u_ddc.u_cic_i.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [0]),
    .COUT(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [0]),
    .S1(\u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:28.5-29.35|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_cic_i.x_sx_h_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out [9]),
    .LSR(1'h0),
    .Q(\u_ddc.u_cic_i.x_sx_h [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [41]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [40]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [31]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [30]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [29]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [28]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [27]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [26]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [25]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [24]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.low_pipe [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [39]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.low_pipe [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [38]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [37]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [36]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [35]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [34]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [33]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[0]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_out [32]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[0] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[1] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[2] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_diff[3] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [3]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.y [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [8]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [9]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [8]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [6]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [7]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [6]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [0]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [1]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [0]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [4]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [5]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [4]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [2]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [3]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [2]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [20]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [20]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [18]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [19]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [18]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [16]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [17]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [16]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [14]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [15]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [14]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [12]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [13]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [12]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_q.comb_diff[0] [10]),
    .A1(\u_ddc.u_cic_q.comb_diff[0] [11]),
    .B0(\u_ddc.u_cic_q.comb_dly[0] [10]),
    .B1(\u_ddc.u_cic_q.comb_dly[0] [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:77.2-94.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[0]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.ena_out ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[0] [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[0] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [8]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [9]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [8]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [6]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [7]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [6]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [0]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [1]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [0]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [4]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [5]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [4]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [2]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [3]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [2]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [20]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [20]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [18]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [19]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [18]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [16]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [17]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [16]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [14]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [15]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [14]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [12]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [13]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [12]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_q.comb_diff[1] [10]),
    .A1(\u_ddc.u_cic_q.comb_diff[1] [11]),
    .B0(\u_ddc.u_cic_q.comb_dly[1] [10]),
    .B1(\u_ddc.u_cic_q.comb_dly[1] [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[1]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [0]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[1] [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[1] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [8]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [9]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [8]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [6]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [7]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [6]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [0]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [1]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [0]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [4]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [5]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [4]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [2]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [3]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [2]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [20]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [20]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [18]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [19]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [18]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [16]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [17]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [16]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [14]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [15]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [14]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [12]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [13]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [12]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_q.comb_diff[2] [10]),
    .A1(\u_ddc.u_cic_q.comb_diff[2] [11]),
    .B0(\u_ddc.u_cic_q.comb_dly[2] [10]),
    .B1(\u_ddc.u_cic_q.comb_dly[2] [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[2]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[2] [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[2] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [8]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [9]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [8]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [6]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [7]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [6]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [0]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [1]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [0]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [4]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [5]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [4]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [2]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [3]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [2]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [20]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [20]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [18]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [19]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [18]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [16]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [17]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [16]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [14]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [15]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [14]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [12]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [13]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [12]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:108.22-108.52|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_q.comb_diff[3] [10]),
    .A1(\u_ddc.u_cic_q.comb_diff[3] [11]),
    .B0(\u_ddc.u_cic_q.comb_dly[3] [10]),
    .B1(\u_ddc.u_cic_q.comb_dly[3] [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_16  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_17  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_18  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_19  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_20  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:99.4-111.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.comb_dly[3]_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_cic_q.comb_ena [2]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.comb_diff[3] [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.comb_dly[3] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [8]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [9]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [8]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_1  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [6]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [7]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [6]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_2  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [4]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [5]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [4]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_3  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [2]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [3]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [2]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [18]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [18]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_5  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [16]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [17]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [16]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_6  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [14]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [15]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [14]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_7  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [12]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [13]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [12]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_8  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [10]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [11]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [10]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_9  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [0]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [1]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [0]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1] [23]),
    .COUT(\u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[0]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[0] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[1] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [8]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [9]),
    .B0(\u_ddc.u_cic_q.integrator_out [31]),
    .B1(\u_ddc.u_cic_q.integrator_out [32]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_1  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [6]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [7]),
    .B0(\u_ddc.u_cic_q.integrator_out [29]),
    .B1(\u_ddc.u_cic_q.integrator_out [30]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_10  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [6]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [7]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [6]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [6]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_11  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [4]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [5]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [4]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [4]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_12  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [2]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [3]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [2]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [2]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [18]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [18]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [18]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_14  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [16]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [17]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [16]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [16]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_15  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [14]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [15]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [14]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [14]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_16  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [12]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [13]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [12]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [12]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_17  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [10]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [11]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [10]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [10]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_18  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [0]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [1]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [0]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2] [23]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_2  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [4]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [5]),
    .B0(\u_ddc.u_cic_q.integrator_out [27]),
    .B1(\u_ddc.u_cic_q.integrator_out [28]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_3  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [2]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [3]),
    .B0(\u_ddc.u_cic_q.integrator_out [25]),
    .B1(\u_ddc.u_cic_q.integrator_out [26]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [18]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.integrator_out [41]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_5  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [16]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [17]),
    .B0(\u_ddc.u_cic_q.integrator_out [39]),
    .B1(\u_ddc.u_cic_q.integrator_out [40]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_6  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [14]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [15]),
    .B0(\u_ddc.u_cic_q.integrator_out [37]),
    .B1(\u_ddc.u_cic_q.integrator_out [38]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_7  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [12]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [13]),
    .B0(\u_ddc.u_cic_q.integrator_out [35]),
    .B1(\u_ddc.u_cic_q.integrator_out [36]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_8  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [10]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [11]),
    .B0(\u_ddc.u_cic_q.integrator_out [33]),
    .B1(\u_ddc.u_cic_q.integrator_out [34]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [8]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [9]),
    .B0(\u_ddc.u_cic_q.integrator_h[1] [8]),
    .B1(\u_ddc.u_cic_q.integrator_h[1] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [8]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_h[2] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_out [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:34.2-46.5|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[0] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[1] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [8]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [9]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [8]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [6]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [7]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [6]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_10  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [10]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [11]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [10]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_11  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [0]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [1]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [0]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [4]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [5]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [4]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_3  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [2]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [3]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [2]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [22]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [22]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [22]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_5  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [20]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [21]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [20]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_6  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [18]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [19]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [18]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_7  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [16]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [17]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [16]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_8  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [14]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [15]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [14]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_9  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [12]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [13]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [12]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[2] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [8]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [9]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [8]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [6]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [7]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [6]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_10  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [10]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [11]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [10]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_11  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [0]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [1]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [0]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [4]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [5]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [4]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_3  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [2]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [3]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [2]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [22]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [22]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [22]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_5  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [20]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [21]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [20]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_6  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [18]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [19]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [18]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_7  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [16]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [17]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [16]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_8  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [14]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [15]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [14]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_9  (
    .A0(\u_ddc.u_cic_q.integrator_l[2] [12]),
    .A1(\u_ddc.u_cic_q.integrator_l[2] [13]),
    .B0(\u_ddc.u_cic_q.integrator_l[1] [12]),
    .B1(\u_ddc.u_cic_q.integrator_l[1] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [8]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [9]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [8]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_1  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [6]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [7]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [6]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_10  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [10]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [11]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [10]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_11  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [0]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [1]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [0]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_2  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [4]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [5]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [4]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_3  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [2]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [3]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [2]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [22]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [22]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [22]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [22]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_5  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [20]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [21]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [20]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [20]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_6  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [18]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [19]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [18]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_7  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [16]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [17]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [16]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_8  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [14]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [15]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [14]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:60.25-60.78|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_9  (
    .A0(\u_ddc.u_cic_q.integrator_l[3] [12]),
    .A1(\u_ddc.u_cic_q.integrator_l[3] [13]),
    .B0(\u_ddc.u_cic_q.integrator_l[2] [12]),
    .B1(\u_ddc.u_cic_q.integrator_l[2] [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:61.25-61.83|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.integrator_l[3]_CCU2C_CIN  (
    .A0(\u_ddc.u_cic_q.integrator_h[2] [0]),
    .A1(\u_ddc.u_cic_q.integrator_h[2] [1]),
    .B0(\u_ddc.u_cic_q.integrator_out [23]),
    .B1(\u_ddc.u_cic_q.integrator_out [24]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.integrator_l[3] [23]),
    .COUT(\u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:51.4-63.7|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3]_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_cic_q.integrator_l[3] [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:69.5-70.48|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_cic_q.low_pipe_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3] [22]),
    .LSR(1'h0),
    .Q(\u_ddc.u_cic_q.low_pipe [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:69.5-70.48|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_cic_q.low_pipe_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_cic_q.integrator_l[3] [21]),
    .LSR(1'h0),
    .Q(\u_ddc.u_cic_q.low_pipe [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [8]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [9]),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(\u_ddc.u_cic_q.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [8]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [6]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [7]),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(\u_ddc.u_cic_q.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [6]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [4]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [5]),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(\u_ddc.u_cic_q.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [4]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [2]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [3]),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(\u_ddc.u_cic_q.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [2]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [18]),
    .A1(1'h0),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [18]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [16]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [17]),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(\u_ddc.u_cic_q.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [16]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [14]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [15]),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(\u_ddc.u_cic_q.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [14]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [12]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [13]),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(\u_ddc.u_cic_q.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [12]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [10]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [11]),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(\u_ddc.u_cic_q.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [10]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:44.32-44.79|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_q.integrator_h[0] [0]),
    .A1(\u_ddc.u_cic_q.integrator_h[0] [1]),
    .B0(\u_ddc.u_cic_q.x_sx_h [0]),
    .B1(\u_ddc.u_cic_q.x_sx_h [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [0]),
    .COUT(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [0]),
    .S1(\u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:28.5-29.35|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_cic_q.x_sx_h_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out [9]),
    .LSR(1'h0),
    .Q(\u_ddc.u_cic_q.x_sx_h [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/brams_map.v:147.4-153.3" *)
  PDPW16KD #(
    .CLKRMUX("CLKB"),
    .CLKWMUX("CLKA"),
    .DATA_WIDTH_R(32'd36),
    .DATA_WIDTH_W(32'd36),
    .GSR("DISABLED"),
    .INITVAL_00(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_01(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_02(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_03(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_04(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_05(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_06(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_07(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_08(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_09(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_0A(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_0B(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_0C(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_0D(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_0E(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_0F(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_10(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_11(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_12(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_13(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_14(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_15(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_16(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_17(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_18(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_19(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1A(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1B(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1C(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1D(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1E(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1F(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_20(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_21(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_22(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_23(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_24(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_25(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_26(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_27(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_28(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_29(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2A(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2B(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2C(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2D(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2E(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2F(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_30(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_31(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_32(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_33(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_34(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_35(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_36(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_37(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_38(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_39(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3A(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3B(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3C(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3D(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3E(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3F(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx)
  ) \u_ddc.u_fir.buf_mem.0.0.0  (
    .ADR0(1'h0),
    .ADR1(1'h0),
    .ADR10(\u_ddc.u_fir.r_addr_d [5]),
    .ADR11(\u_ddc.u_fir.r_addr_d [6]),
    .ADR12(\u_ddc.u_fir.r_addr_d [7]),
    .ADR13(1'h0),
    .ADR2(1'h0),
    .ADR3(1'h0),
    .ADR4(1'h0),
    .ADR5(\u_ddc.u_fir.r_addr_d [0]),
    .ADR6(\u_ddc.u_fir.r_addr_d [1]),
    .ADR7(\u_ddc.u_fir.r_addr_d [2]),
    .ADR8(\u_ddc.u_fir.r_addr_d [3]),
    .ADR9(\u_ddc.u_fir.r_addr_d [4]),
    .ADW0(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0]),
    .ADW1(\u_ddc.u_fir.w_addr [1]),
    .ADW2(\u_ddc.u_fir.w_addr [2]),
    .ADW3(\u_ddc.u_fir.w_addr [3]),
    .ADW4(\u_ddc.u_fir.w_addr [4]),
    .ADW5(\u_ddc.u_fir.w_addr [5]),
    .ADW6(\u_ddc.u_fir.w_addr [6]),
    .ADW7(\u_ddc.u_fir.w_addr [7]),
    .ADW8(1'h0),
    .BE0(\u_ddc.u_fir.ena ),
    .BE1(\u_ddc.u_fir.ena ),
    .BE2(\u_ddc.u_fir.ena ),
    .BE3(\u_ddc.u_fir.ena ),
    .CER(1'h1),
    .CEW(1'h1),
    .CLKR(clk_adc),
    .CLKW(clk_adc),
    .DI0(\u_ddc.u_fir.qin [0]),
    .DI1(\u_ddc.u_fir.qin [1]),
    .DI10(\u_ddc.u_fir.qin [10]),
    .DI11(\u_ddc.u_fir.qin [11]),
    .DI12(\u_ddc.u_fir.qin [12]),
    .DI13(\u_ddc.u_fir.qin [13]),
    .DI14(\u_ddc.u_fir.qin [14]),
    .DI15(\u_ddc.u_fir.qin [15]),
    .DI16(\u_ddc.u_fir.iin [0]),
    .DI17(\u_ddc.u_fir.iin [1]),
    .DI18(\u_ddc.u_fir.iin [2]),
    .DI19(\u_ddc.u_fir.iin [3]),
    .DI2(\u_ddc.u_fir.qin [2]),
    .DI20(\u_ddc.u_fir.iin [4]),
    .DI21(\u_ddc.u_fir.iin [5]),
    .DI22(\u_ddc.u_fir.iin [6]),
    .DI23(\u_ddc.u_fir.iin [7]),
    .DI24(\u_ddc.u_fir.iin [8]),
    .DI25(\u_ddc.u_fir.iin [9]),
    .DI26(\u_ddc.u_fir.iin [10]),
    .DI27(\u_ddc.u_fir.iin [11]),
    .DI28(\u_ddc.u_fir.iin [12]),
    .DI29(\u_ddc.u_fir.iin [13]),
    .DI3(\u_ddc.u_fir.qin [3]),
    .DI30(\u_ddc.u_fir.iin [14]),
    .DI31(\u_ddc.u_fir.iin [15]),
    .DI32(1'h0),
    .DI33(1'h0),
    .DI34(1'h0),
    .DI35(1'h0),
    .DI4(\u_ddc.u_fir.qin [4]),
    .DI5(\u_ddc.u_fir.qin [5]),
    .DI6(\u_ddc.u_fir.qin [6]),
    .DI7(\u_ddc.u_fir.qin [7]),
    .DI8(\u_ddc.u_fir.qin [8]),
    .DI9(\u_ddc.u_fir.qin [9]),
    .DO0(\u_ddc.u_fir.ird [2]),
    .DO1(\u_ddc.u_fir.ird [3]),
    .DO10(\u_ddc.u_fir.ird [12]),
    .DO11(\u_ddc.u_fir.ird [13]),
    .DO12(\u_ddc.u_fir.ird [14]),
    .DO13(\u_ddc.u_fir.ird [15]),
    .DO14(\u_ddc.u_fir.buf_mem.0.0.0_DO14 [32]),
    .DO15(\u_ddc.u_fir.buf_mem.0.0.0_DO14 [33]),
    .DO16(\u_ddc.u_fir.buf_mem.0.0.0_DO14 [34]),
    .DO17(\u_ddc.u_fir.buf_mem.0.0.0_DO14 [35]),
    .DO18(\u_ddc.u_fir.qrd [0]),
    .DO19(\u_ddc.u_fir.qrd [1]),
    .DO2(\u_ddc.u_fir.ird [4]),
    .DO20(\u_ddc.u_fir.qrd [2]),
    .DO21(\u_ddc.u_fir.qrd [3]),
    .DO22(\u_ddc.u_fir.qrd [4]),
    .DO23(\u_ddc.u_fir.qrd [5]),
    .DO24(\u_ddc.u_fir.qrd [6]),
    .DO25(\u_ddc.u_fir.qrd [7]),
    .DO26(\u_ddc.u_fir.qrd [8]),
    .DO27(\u_ddc.u_fir.qrd [9]),
    .DO28(\u_ddc.u_fir.qrd [10]),
    .DO29(\u_ddc.u_fir.qrd [11]),
    .DO3(\u_ddc.u_fir.ird [5]),
    .DO30(\u_ddc.u_fir.qrd [12]),
    .DO31(\u_ddc.u_fir.qrd [13]),
    .DO32(\u_ddc.u_fir.qrd [14]),
    .DO33(\u_ddc.u_fir.qrd [15]),
    .DO34(\u_ddc.u_fir.ird [0]),
    .DO35(\u_ddc.u_fir.ird [1]),
    .DO4(\u_ddc.u_fir.ird [6]),
    .DO5(\u_ddc.u_fir.ird [7]),
    .DO6(\u_ddc.u_fir.ird [8]),
    .DO7(\u_ddc.u_fir.ird [9]),
    .DO8(\u_ddc.u_fir.ird [10]),
    .DO9(\u_ddc.u_fir.ird [11]),
    .OCER(1'h1),
    .RST(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.c_addr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.c_addr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.c_addr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.c_addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.c_addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.c_addr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [3]),
    .Z(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [6]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .D(\u_ddc.u_fir.c_addr [6]),
    .Z(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [5]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .D(\u_ddc.u_fir.c_addr [5]),
    .Z(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [4]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .D(\u_ddc.u_fir.c_addr [4]),
    .Z(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [3]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .D(\u_ddc.u_fir.c_addr [3]),
    .Z(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_5  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .D(\u_ddc.u_fir.c_addr [2]),
    .Z(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_6  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .D(\u_ddc.u_fir.c_addr [1]),
    .Z(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_7  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .D(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0]),
    .Z(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:86.35-86.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.c_addr [6]),
    .B1(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [5]),
    .COUT(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [7]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [6]),
    .S1(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:86.35-86.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.c_addr [4]),
    .B1(\u_ddc.u_fir.c_addr [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [3]),
    .COUT(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [5]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [4]),
    .S1(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:86.35-86.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.c_addr [2]),
    .B1(\u_ddc.u_fir.c_addr [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [1]),
    .COUT(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [3]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .S1(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:86.35-86.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0]),
    .B1(\u_ddc.u_fir.c_addr [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [1]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .S1(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:145.5-149.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.c_addr_d_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [3]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.c_addr_d [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:145.5-149.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.c_addr_d_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr [6]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.c_addr_d [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:145.5-149.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.c_addr_d_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr [5]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.c_addr_d [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:145.5-149.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.c_addr_d_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr [4]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.c_addr_d [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:145.5-149.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.c_addr_d_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr [3]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.c_addr_d [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:145.5-149.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.c_addr_d_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr [2]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.c_addr_d [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:145.5-149.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.c_addr_d_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr [1]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.c_addr_d [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:145.5-149.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.c_addr_d_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.c_addr_d [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hf800)
  ) \u_ddc.u_fir.coeff_end_LUT4_A  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .C(\u_ddc.u_fir.state [0]),
    .D(\u_ddc.u_fir.r_addr [2]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_A_Z [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hf800)
  ) \u_ddc.u_fir.coeff_end_LUT4_A_1  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .C(\u_ddc.u_fir.state [0]),
    .D(\u_ddc.u_fir.r_addr [1]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_A_1_Z [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hf800)
  ) \u_ddc.u_fir.coeff_end_LUT4_A_2  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .C(\u_ddc.u_fir.state [0]),
    .D(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [0]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_A_2_Z [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h3000)
  ) \u_ddc.u_fir.coeff_end_LUT4_B  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .D(\u_ddc.u_fir.coeff_end_LUT4_B_D [7]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_B_Z [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h3000)
  ) \u_ddc.u_fir.coeff_end_LUT4_B_1  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .D(\u_ddc.u_fir.coeff_end_LUT4_B_D [6]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_B_1_Z [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h3000)
  ) \u_ddc.u_fir.coeff_end_LUT4_B_2  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .D(\u_ddc.u_fir.coeff_end_LUT4_B_D [5]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_B_2_Z [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h3000)
  ) \u_ddc.u_fir.coeff_end_LUT4_B_3  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .D(\u_ddc.u_fir.coeff_end_LUT4_B_D [4]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_B_3_Z [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h3000)
  ) \u_ddc.u_fir.coeff_end_LUT4_B_4  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .D(\u_ddc.u_fir.coeff_end_LUT4_B_D [3]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_B_4_Z [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_ddc.u_fir.coeff_end_LUT4_B_4_Z_L6MUX21_Z  (
    .D0(\u_ddc.u_fir.coeff_end_LUT4_B_4_Z_L6MUX21_Z_D0 ),
    .D1(\u_ddc.u_fir.coeff_end_LUT4_B_4_Z_L6MUX21_Z_D1 ),
    .SD(\u_ddc.u_fir.w_addr [2]),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_ddc.u_fir.coeff_end_LUT4_B_4_Z_LUT4_Z  (
    .A(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0]),
    .B(\u_ddc.u_fir.state [0]),
    .C(\u_ddc.u_fir.w_addr [1]),
    .D(\u_ddc.u_fir.w_addr [2]),
    .Z(\u_ddc.u_fir.mac_ena_LUT4_C_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h3f15)
  ) \u_ddc.u_fir.coeff_end_LUT4_B_5  (
    .A(\u_ddc.u_fir.state [0]),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .D(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_B_5_Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h0333)
  ) \u_ddc.u_fir.coeff_end_LUT4_C  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state [0]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_C_Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h0333)
  ) \u_ddc.u_fir.coeff_end_LUT4_C_1  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state [0]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_C_1_Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_ddc.u_fir.coeff_end_LUT4_C_1_Z_PFUMX_ALUT  (
    .ALUT(\u_ddc.u_fir.coeff_end_LUT4_C_1_Z ),
    .BLUT(\u_ddc.u_fir.coeff_end_LUT4_C_2_Z ),
    .C0(\u_ddc.u_fir.w_addr [1]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_B_4_Z_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h0333)
  ) \u_ddc.u_fir.coeff_end_LUT4_C_2  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state [0]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_C_2_Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0f00)
  ) \u_ddc.u_fir.coeff_end_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_ddc.u_fir.coeff_end_LUT4_C_Z_PFUMX_BLUT  (
    .ALUT(\u_ddc.u_fir.coeff_end_LUT4_B_5_Z ),
    .BLUT(\u_ddc.u_fir.coeff_end_LUT4_C_Z ),
    .C0(\u_ddc.u_fir.w_addr [1]),
    .Z(\u_ddc.u_fir.coeff_end_LUT4_B_4_Z_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.coeff_end_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .Z(\u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hffea)
  ) \u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [1]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [2]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .Z(\u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [1]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [2]),
    .Z(\u_ddc.u_fir.coeff_end_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/brams_map.v:105.5-111.4" *)
  DP16KD #(
    .CLKAMUX("CLKA"),
    .CLKBMUX("CLKB"),
    .DATA_WIDTH_A(32'd18),
    .DATA_WIDTH_B(32'd18),
    .GSR("DISABLED"),
    .INITVAL_00(320'b00xx111111111111011000xx111111111111011100xx111111111111101000xx111111111111110100xx111111111111111100xx000000000000000100xx000000000000001100xx000000000000001100xx000000000000001100xx000000000000001100xx000000000000001000xx000000000000000100xx000000000000000000xx000000000000000000xx000000000000000000xx1111111111111111),
    .INITVAL_01(320'b00xx111111111100110100xx111111111101001000xx111111111101110000xx111111111110101100xx111111111111101000xx000000000000011100xx000000000001000100xx000000000001011100xx000000000001100000xx000000000001011000xx000000000001000000xx000000000000100100xx000000000000001100xx111111111111110100xx111111111111100000xx1111111111110110),
    .INITVAL_02(320'b00xx111111110101001100xx111111110101111100xx111111111000001000xx111111111011001000xx111111111110100000xx000000000001101000xx000000000100001000xx000000000101101000xx000000000110001000xx000000000101101000xx000000000100011000xx000000000010101000xx000000000000110100xx111111111111001000xx111111111101110100xx1111111111010000),
    .INITVAL_03(320'b00xx111111100011001100xx111111100100111000xx111111101010011000xx111111110010100000xx111111111011101100xx000000000100100000xx000000001011101100xx000000010000011000xx000000010010000100xx000000010000111100xx000000001101011000xx000000001000010100xx000000000010101000xx111111111101001100xx111111111000111000xx1111111101100010),
    .INITVAL_04(320'b00xx111110111101011000xx111111000000110100xx111111001101001100xx111111011111111100xx111111110101100100xx000000001010101000xx000000011100001000xx000000100111110000xx000000101100010100xx000000101001111100xx000000100001101000xx000000010101001000xx000000000110110100xx111111111000111100xx111111101101100100xx1111111001100001),
    .INITVAL_05(320'b00xx111101101011001000xx111101110010111100xx111110001110101100xx111110111000010100xx111111101000011100xx000000010111011000xx000000111110011000xx000001011000100000xx000001100011000100xx000001011110001000xx000001001011110000xx000000101111111100xx000000001111101100xx111111110000001100xx111111010110000000xx1111110001000111),
    .INITVAL_06(320'b00xx111001010100000000xx111001111001010000xx111011001111111000xx111101000100101000xx111111000011011100xx000000111001100100xx000010010111110100xx000011010100010100xx000011101010101100xx000011011100011000xx000010101111101100xx000001101110011100xx000000100100010000xx111111011100101000xx111110100001110000xx1111011110101011),
    .INITVAL_07(320'b00xx010001101001110100xx010110110000010100xx011011000011101100xx011110001010111000xx011111110011011000xx011111110011011000xx011110001010111000xx011011000011101100xx010110110000010100xx010001101001110100xx001100001101001000xx000110110111110000xx000010000100110100xx111110001010001100xx111011010110011100xx1110011011111100),
    .INITVAL_08(320'b00xx000011011100011000xx000011101010101100xx000011010100010100xx000010010111110100xx000000111001100100xx111111000011011100xx111101000100101000xx111011001111111000xx111001111001010000xx111001010100000000xx111001101111110000xx111011010110011100xx111110001010001100xx000010000100110100xx000110110111110000xx0011000011010010),
    .INITVAL_09(320'b00xx000001011110001000xx000001100011000100xx000001011000100000xx000000111110011000xx000000010111011000xx111111101000011100xx111110111000010100xx111110001110101100xx111101110010111100xx111101101011001000xx111101111010101100xx111110100001110000xx111111011100101000xx000000100100010000xx000001101110011100xx0000101011111011),
    .INITVAL_0A(320'b00xx000000101001111100xx000000101100010100xx000000100111110000xx000000011100001000xx000000001010101000xx111111110101100100xx111111011111111100xx111111001101001100xx111111000000110100xx111110111101011000xx111111000100011100xx111111010110000000xx111111110000001100xx000000001111101100xx000000101111111100xx0000010010111100),
    .INITVAL_0B(320'b00xx000000010000111100xx000000010010000100xx000000010000011000xx000000001011101100xx000000000100100000xx111111111011101100xx111111110010100000xx111111101010011000xx111111100100111000xx111111100011001100xx111111100110000100xx111111101101100100xx111111111000111100xx000000000110110100xx000000010101001000xx0000001000011010),
    .INITVAL_0C(320'b00xx000000000101101000xx000000000110001000xx000000000101101000xx000000000100001000xx000000000001101000xx111111111110100000xx111111111011001000xx111111111000001000xx111111110101111100xx111111110101001100xx111111110110001000xx111111111000111000xx111111111101001100xx000000000010101000xx000000001000010100xx0000000011010110),
    .INITVAL_0D(320'b00xx000000000001011000xx000000000001100000xx000000000001011100xx000000000001000100xx000000000000011100xx111111111111101000xx111111111110101100xx111111111101110000xx111111111101001000xx111111111100110100xx111111111101000000xx111111111101110100xx111111111111001000xx000000000000110100xx000000000010101000xx0000000001000110),
    .INITVAL_0E(320'b00xx000000000000001100xx000000000000001100xx000000000000001100xx000000000000001100xx000000000000000100xx111111111111111100xx111111111111110100xx111111111111101000xx111111111111011100xx111111111111011000xx111111111111011000xx111111111111100000xx111111111111110100xx000000000000001100xx000000000000100100xx0000000000010000),
    .INITVAL_0F(320'b00xx000000000000000000xx000000000000000000xx000000000000000000xx000000000000000000xx000000000000000000xx000000000000000000xx000000000000000000xx000000000000000000xx000000000000000000xx000000000000000000xx111111111111111100xx000000000000000000xx000000000000000000xx000000000000000000xx000000000000000100xx0000000000000010),
    .INITVAL_10(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_11(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_12(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_13(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_14(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_15(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_16(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_17(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_18(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_19(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1A(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1B(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1C(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1D(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1E(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_1F(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_20(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_21(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_22(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_23(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_24(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_25(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_26(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_27(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_28(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_29(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2A(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2B(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2C(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2D(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2E(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_2F(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_30(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_31(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_32(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_33(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_34(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_35(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_36(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_37(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_38(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_39(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3A(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3B(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3C(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3D(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3E(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .INITVAL_3F(320'b00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx00xxxxxxxxxxxxxxxxxx),
    .WRITEMODE_A("READBEFOREWRITE"),
    .WRITEMODE_B("READBEFOREWRITE")
  ) \u_ddc.u_fir.coeff_rom.0.0.0  (
    .ADA0(1'h0),
    .ADA1(1'h0),
    .ADA10(1'h0),
    .ADA11(1'h0),
    .ADA12(1'h0),
    .ADA13(1'h0),
    .ADA2(1'h0),
    .ADA3(1'h0),
    .ADA4(1'h0),
    .ADA5(1'h0),
    .ADA6(1'h0),
    .ADA7(1'h0),
    .ADA8(1'h0),
    .ADA9(1'h0),
    .ADB0(1'h0),
    .ADB1(1'h0),
    .ADB10(\u_ddc.u_fir.c_addr_d [6]),
    .ADB11(\u_ddc.u_fir.c_addr_d [7]),
    .ADB12(1'h0),
    .ADB13(1'h0),
    .ADB2(1'h0),
    .ADB3(1'h0),
    .ADB4(\u_ddc.u_fir.c_addr_d [0]),
    .ADB5(\u_ddc.u_fir.c_addr_d [1]),
    .ADB6(\u_ddc.u_fir.c_addr_d [2]),
    .ADB7(\u_ddc.u_fir.c_addr_d [3]),
    .ADB8(\u_ddc.u_fir.c_addr_d [4]),
    .ADB9(\u_ddc.u_fir.c_addr_d [5]),
    .CEA(1'h1),
    .CEB(1'h1),
    .CLKA(1'h0),
    .CLKB(clk_adc),
    .DIA0(1'h0),
    .DIA1(1'h0),
    .DIA10(1'h0),
    .DIA11(1'h0),
    .DIA12(1'h0),
    .DIA13(1'h0),
    .DIA14(1'h0),
    .DIA15(1'h0),
    .DIA16(1'h0),
    .DIA17(1'h0),
    .DIA2(1'h0),
    .DIA3(1'h0),
    .DIA4(1'h0),
    .DIA5(1'h0),
    .DIA6(1'h0),
    .DIA7(1'h0),
    .DIA8(1'h0),
    .DIA9(1'h0),
    .DOB0(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [0]),
    .DOB1(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [1]),
    .DOB10(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [10]),
    .DOB11(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [11]),
    .DOB12(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [12]),
    .DOB13(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [13]),
    .DOB14(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [14]),
    .DOB15(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [15]),
    .DOB16(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [16]),
    .DOB17(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [17]),
    .DOB2(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [2]),
    .DOB3(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [3]),
    .DOB4(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [4]),
    .DOB5(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [5]),
    .DOB6(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [6]),
    .DOB7(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [7]),
    .DOB8(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [8]),
    .DOB9(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [9]),
    .OCEA(1'h1),
    .OCEB(1'h1),
    .RSTA(1'h0),
    .RSTB(1'h0),
    .WEA(1'h0),
    .WEB(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hfac0)
  ) \u_ddc.u_fir.dump_LUT4_C  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .B(\u_ddc.u_fir.state [0]),
    .C(\u_ddc.u_fir.dump ),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .Z(\u_ddc.u_fir.dump_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.dump_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.dump_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.dump )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.dump_pipe_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.dump_pipe [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.dump_pipe [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.dump_pipe_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.dump ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.dump_pipe [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.out [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_10_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [24]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_10_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_11_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [22]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_11_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_12_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [22]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_12_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_13_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [20]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_13_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_14_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [20]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_14_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_15_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [18]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_15_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_16_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_16_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [18]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_16_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_17_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf0ff)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_17_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [16]),
    .D(\u_ddc.u_fir.mac_ena_pipe [1]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_17_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_18_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_18_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [16]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_18_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_19_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_19_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [14]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_19_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [32]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_2_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_20_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_20_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [14]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_20_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_21_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_21_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [12]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_21_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_22_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_22_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [12]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_22_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_23_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_23_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [10]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_23_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_24  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_24_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_24_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [10]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_24_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_25  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_25_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_25_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [8]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_25_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_26  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_26_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_26_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [8]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_26_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_27  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_27_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_27_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [6]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_27_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_28  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_28_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_28_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_28_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_29  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_29_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_29_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [4]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_29_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [32]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_3_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_30  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_30_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_30_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_30_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_31  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_31_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_31_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [2]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_31_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_32  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_32_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_32_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_32_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_33  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_33_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_33_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [0]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_33_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_34  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_34_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.iacc [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_34_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_34_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [30]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_4_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [30]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_5_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [28]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_6_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [28]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_7_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [26]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_8_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [26]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_9_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_isat.in [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [24]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [34]),
    .Z(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0  (
    .A0(\u_ddc.u_fir.iacc [8]),
    .A1(\u_ddc.u_fir.iacc [9]),
    .B0(\u_ddc.u_fir.imult [8]),
    .B1(\u_ddc.u_fir.imult [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [8]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_1  (
    .A0(\u_ddc.u_fir.iacc [6]),
    .A1(\u_ddc.u_fir.iacc [7]),
    .B0(\u_ddc.u_fir.imult [6]),
    .B1(\u_ddc.u_fir.imult [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_10  (
    .A0(\u_ddc.u_fir.u_isat.in [4]),
    .A1(\u_ddc.u_fir.u_isat.in [5]),
    .B0(\u_ddc.u_fir.imult [22]),
    .B1(\u_ddc.u_fir.imult [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [22]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [24]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [22]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_11  (
    .A0(\u_ddc.u_fir.u_isat.in [2]),
    .A1(\u_ddc.u_fir.u_isat.in [3]),
    .B0(\u_ddc.u_fir.imult [20]),
    .B1(\u_ddc.u_fir.imult [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [20]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_12  (
    .A0(\u_ddc.u_fir.u_isat.in [0]),
    .A1(\u_ddc.u_fir.u_isat.in [1]),
    .B0(\u_ddc.u_fir.imult [18]),
    .B1(\u_ddc.u_fir.imult [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [18]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_13  (
    .A0(\u_ddc.u_fir.iacc [16]),
    .A1(\u_ddc.u_fir.iacc [17]),
    .B0(\u_ddc.u_fir.imult [16]),
    .B1(\u_ddc.u_fir.imult [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [16]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_14  (
    .A0(\u_ddc.u_fir.iacc [14]),
    .A1(\u_ddc.u_fir.iacc [15]),
    .B0(\u_ddc.u_fir.imult [14]),
    .B1(\u_ddc.u_fir.imult [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [14]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_15  (
    .A0(\u_ddc.u_fir.iacc [12]),
    .A1(\u_ddc.u_fir.iacc [13]),
    .B0(\u_ddc.u_fir.imult [12]),
    .B1(\u_ddc.u_fir.imult [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [12]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_16  (
    .A0(\u_ddc.u_fir.iacc [10]),
    .A1(\u_ddc.u_fir.iacc [11]),
    .B0(\u_ddc.u_fir.imult [10]),
    .B1(\u_ddc.u_fir.imult [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [10]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_17  (
    .A0(\u_ddc.u_fir.iacc [0]),
    .A1(\u_ddc.u_fir.iacc [1]),
    .B0(\u_ddc.u_fir.imult [0]),
    .B1(\u_ddc.u_fir.imult [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_2  (
    .A0(\u_ddc.u_fir.iacc [4]),
    .A1(\u_ddc.u_fir.iacc [5]),
    .B0(\u_ddc.u_fir.imult [4]),
    .B1(\u_ddc.u_fir.imult [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_3  (
    .A0(\u_ddc.u_fir.u_isat.out [15]),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.imult [31]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [34]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_3_COUT [34]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [34]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_4  (
    .A0(\u_ddc.u_fir.u_isat.in [14]),
    .A1(\u_ddc.u_fir.u_isat.in [15]),
    .B0(\u_ddc.u_fir.imult [31]),
    .B1(\u_ddc.u_fir.imult [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [32]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [34]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [32]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_5  (
    .A0(\u_ddc.u_fir.u_isat.in [12]),
    .A1(\u_ddc.u_fir.u_isat.in [13]),
    .B0(\u_ddc.u_fir.imult [30]),
    .B1(\u_ddc.u_fir.imult [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [30]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [32]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [30]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_6  (
    .A0(\u_ddc.u_fir.iacc [2]),
    .A1(\u_ddc.u_fir.iacc [3]),
    .B0(\u_ddc.u_fir.imult [2]),
    .B1(\u_ddc.u_fir.imult [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_7  (
    .A0(\u_ddc.u_fir.u_isat.in [10]),
    .A1(\u_ddc.u_fir.u_isat.in [11]),
    .B0(\u_ddc.u_fir.imult [28]),
    .B1(\u_ddc.u_fir.imult [29]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [28]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [30]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [28]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_8  (
    .A0(\u_ddc.u_fir.u_isat.in [8]),
    .A1(\u_ddc.u_fir.u_isat.in [9]),
    .B0(\u_ddc.u_fir.imult [26]),
    .B1(\u_ddc.u_fir.imult [27]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [26]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [28]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [26]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:195.25-195.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.imult_CCU2C_B0_9  (
    .A0(\u_ddc.u_fir.u_isat.in [6]),
    .A1(\u_ddc.u_fir.u_isat.in [7]),
    .B0(\u_ddc.u_fir.imult [24]),
    .B1(\u_ddc.u_fir.imult [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.imult_CCU2C_B0_COUT [24]),
    .COUT(\u_ddc.u_fir.imult_CCU2C_B0_COUT [26]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [24]),
    .S1(\u_ddc.u_fir.imult_CCU2C_B0_3_S1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [31]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [30]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [29]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_24  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_25  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_26  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_27  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_28  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_29  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [28]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_30  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_31  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [27]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [26]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [25]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [24]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.imult_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.imult [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [15]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [14]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [5]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [4]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [3]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [2]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [1]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [13]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [12]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [11]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [10]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [9]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [8]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [7]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.iout_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_isat.out [6]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.x [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:188.22-188.34|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:9.13-16.3" *)
  MULT18X18D \u_ddc.u_fir.ird_MULT18X18D_A0  (
    .A0(\u_ddc.u_fir.ird [0]),
    .A1(\u_ddc.u_fir.ird [1]),
    .A10(\u_ddc.u_fir.ird [10]),
    .A11(\u_ddc.u_fir.ird [11]),
    .A12(\u_ddc.u_fir.ird [12]),
    .A13(\u_ddc.u_fir.ird [13]),
    .A14(\u_ddc.u_fir.ird [14]),
    .A15(\u_ddc.u_fir.ird [15]),
    .A16(\u_ddc.u_fir.ird [15]),
    .A17(\u_ddc.u_fir.ird [15]),
    .A2(\u_ddc.u_fir.ird [2]),
    .A3(\u_ddc.u_fir.ird [3]),
    .A4(\u_ddc.u_fir.ird [4]),
    .A5(\u_ddc.u_fir.ird [5]),
    .A6(\u_ddc.u_fir.ird [6]),
    .A7(\u_ddc.u_fir.ird [7]),
    .A8(\u_ddc.u_fir.ird [8]),
    .A9(\u_ddc.u_fir.ird [9]),
    .B0(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [0]),
    .B1(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [1]),
    .B10(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [10]),
    .B11(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [11]),
    .B12(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [12]),
    .B13(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [13]),
    .B14(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [14]),
    .B15(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [15]),
    .B16(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [15]),
    .B17(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [15]),
    .B2(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [2]),
    .B3(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [3]),
    .B4(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [4]),
    .B5(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [5]),
    .B6(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [6]),
    .B7(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [7]),
    .B8(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [8]),
    .B9(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [9]),
    .C0(1'h0),
    .C1(1'h0),
    .C10(1'h0),
    .C11(1'h0),
    .C12(1'h0),
    .C13(1'h0),
    .C14(1'h0),
    .C15(1'h0),
    .C16(1'h0),
    .C17(1'h0),
    .C2(1'h0),
    .C3(1'h0),
    .C4(1'h0),
    .C5(1'h0),
    .C6(1'h0),
    .C7(1'h0),
    .C8(1'h0),
    .C9(1'h0),
    .P0(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [0]),
    .P1(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [1]),
    .P10(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [10]),
    .P11(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [11]),
    .P12(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [12]),
    .P13(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [13]),
    .P14(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [14]),
    .P15(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [15]),
    .P16(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [16]),
    .P17(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [17]),
    .P18(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [18]),
    .P19(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [19]),
    .P2(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [2]),
    .P20(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [20]),
    .P21(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [21]),
    .P22(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [22]),
    .P23(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [23]),
    .P24(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [24]),
    .P25(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [25]),
    .P26(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [26]),
    .P27(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [27]),
    .P28(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [28]),
    .P29(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [29]),
    .P3(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [3]),
    .P30(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [30]),
    .P31(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [31]),
    .P32(\u_ddc.u_fir.ird_MULT18X18D_A0_P32 [32]),
    .P33(\u_ddc.u_fir.ird_MULT18X18D_A0_P32 [33]),
    .P34(\u_ddc.u_fir.ird_MULT18X18D_A0_P32 [34]),
    .P35(\u_ddc.u_fir.ird_MULT18X18D_A0_P32 [35]),
    .P4(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [4]),
    .P5(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [5]),
    .P6(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [6]),
    .P7(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [7]),
    .P8(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [8]),
    .P9(\u_ddc.u_fir.imult_TRELLIS_FF_Q_DI [9]),
    .SIGNEDA(1'h1),
    .SIGNEDB(1'h1),
    .SOURCEA(1'h0),
    .SOURCEB(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [14]),
    .Z(\u_ddc.u_fir.u_isat.out [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_1  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [13]),
    .Z(\u_ddc.u_fir.u_isat.out [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_10  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [4]),
    .Z(\u_ddc.u_fir.u_isat.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_11  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [3]),
    .Z(\u_ddc.u_fir.u_isat.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_12  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [2]),
    .Z(\u_ddc.u_fir.u_isat.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_13  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [1]),
    .Z(\u_ddc.u_fir.u_isat.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_14  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [0]),
    .Z(\u_ddc.u_fir.u_isat.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_2  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [12]),
    .Z(\u_ddc.u_fir.u_isat.out [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_3  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [11]),
    .Z(\u_ddc.u_fir.u_isat.out [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_4  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [10]),
    .Z(\u_ddc.u_fir.u_isat.out [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_5  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [9]),
    .Z(\u_ddc.u_fir.u_isat.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_6  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [8]),
    .Z(\u_ddc.u_fir.u_isat.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_7  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [7]),
    .Z(\u_ddc.u_fir.u_isat.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_8  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [6]),
    .Z(\u_ddc.u_fir.u_isat.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.isat_LUT4_Z_9  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_isat.in [15]),
    .C(\u_ddc.u_fir.u_isat.out [15]),
    .D(\u_ddc.u_fir.u_isat.in [5]),
    .Z(\u_ddc.u_fir.u_isat.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.u_fir.mac_ena_LUT4_C  (
    .A(1'h0),
    .B(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .C(\u_ddc.u_fir.mac_ena_LUT4_C_D [1]),
    .D(\u_ddc.u_fir.mac_ena_LUT4_C_D [2]),
    .Z(\u_ddc.u_fir.mac_ena_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h000b)
  ) \u_ddc.u_fir.mac_ena_LUT4_C_D_LUT4_Z  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .C(\u_ddc.u_fir.state [1]),
    .D(\u_ddc.u_fir.state [0]),
    .Z(\u_ddc.u_fir.mac_ena_LUT4_C_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.mac_ena_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.mac_ena_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.mac_ena_LUT4_C_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.mac_ena_pipe_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.mac_ena_pipe [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.mac_ena_pipe [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.mac_ena_pipe_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.mac_ena_LUT4_C_D [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.mac_ena_pipe [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.out [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_10_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [24]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_10_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_11_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [22]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_11_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_12_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [22]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_12_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_13_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [20]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_13_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_14_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [20]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_14_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_15_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [18]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_15_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_16_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_16_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [18]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_16_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_17_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf0ff)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_17_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [16]),
    .D(\u_ddc.u_fir.mac_ena_pipe [1]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_17_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_18_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_18_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [16]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_18_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_19_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_19_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [14]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_19_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [32]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_2_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_20_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_20_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [14]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_20_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_21_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_21_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [12]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_21_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_22_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_22_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [12]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_22_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_23_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_23_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [10]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_23_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_24  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_24_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_24_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [10]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_24_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_25  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_25_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_25_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [8]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_25_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_26  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_26_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_26_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [8]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_26_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_27  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_27_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_27_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [6]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_27_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_28  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_28_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_28_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_28_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_29  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_29_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_29_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [4]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_29_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [32]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_3_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_30  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_30_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_30_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_30_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_31  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_31_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_31_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [2]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_31_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_32  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_32_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_32_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_32_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_33  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_33_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_33_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [0]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_33_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_34  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_34_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qacc [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_34_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .D(\u_ddc.u_fir.mac_ena_pipe [1]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_34_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [30]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_4_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [30]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_5_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [28]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_6_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [28]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_7_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [26]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_8_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [26]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_9_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.u_qsat.in [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [24]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.mac_ena_pipe [1]),
    .D(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [34]),
    .Z(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0  (
    .A0(\u_ddc.u_fir.qacc [8]),
    .A1(\u_ddc.u_fir.qacc [9]),
    .B0(\u_ddc.u_fir.qmult [8]),
    .B1(\u_ddc.u_fir.qmult [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [8]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_1  (
    .A0(\u_ddc.u_fir.qacc [6]),
    .A1(\u_ddc.u_fir.qacc [7]),
    .B0(\u_ddc.u_fir.qmult [6]),
    .B1(\u_ddc.u_fir.qmult [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_10  (
    .A0(\u_ddc.u_fir.u_qsat.in [4]),
    .A1(\u_ddc.u_fir.u_qsat.in [5]),
    .B0(\u_ddc.u_fir.qmult [22]),
    .B1(\u_ddc.u_fir.qmult [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [22]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [24]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [22]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_11  (
    .A0(\u_ddc.u_fir.u_qsat.in [2]),
    .A1(\u_ddc.u_fir.u_qsat.in [3]),
    .B0(\u_ddc.u_fir.qmult [20]),
    .B1(\u_ddc.u_fir.qmult [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [20]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_12  (
    .A0(\u_ddc.u_fir.u_qsat.in [0]),
    .A1(\u_ddc.u_fir.u_qsat.in [1]),
    .B0(\u_ddc.u_fir.qmult [18]),
    .B1(\u_ddc.u_fir.qmult [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [18]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_13  (
    .A0(\u_ddc.u_fir.qacc [16]),
    .A1(\u_ddc.u_fir.qacc [17]),
    .B0(\u_ddc.u_fir.qmult [16]),
    .B1(\u_ddc.u_fir.qmult [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [16]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_14  (
    .A0(\u_ddc.u_fir.qacc [14]),
    .A1(\u_ddc.u_fir.qacc [15]),
    .B0(\u_ddc.u_fir.qmult [14]),
    .B1(\u_ddc.u_fir.qmult [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [14]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_15  (
    .A0(\u_ddc.u_fir.qacc [12]),
    .A1(\u_ddc.u_fir.qacc [13]),
    .B0(\u_ddc.u_fir.qmult [12]),
    .B1(\u_ddc.u_fir.qmult [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [12]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_16  (
    .A0(\u_ddc.u_fir.qacc [10]),
    .A1(\u_ddc.u_fir.qacc [11]),
    .B0(\u_ddc.u_fir.qmult [10]),
    .B1(\u_ddc.u_fir.qmult [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [10]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_17  (
    .A0(\u_ddc.u_fir.qacc [0]),
    .A1(\u_ddc.u_fir.qacc [1]),
    .B0(\u_ddc.u_fir.qmult [0]),
    .B1(\u_ddc.u_fir.qmult [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_2  (
    .A0(\u_ddc.u_fir.qacc [4]),
    .A1(\u_ddc.u_fir.qacc [5]),
    .B0(\u_ddc.u_fir.qmult [4]),
    .B1(\u_ddc.u_fir.qmult [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_3  (
    .A0(\u_ddc.u_fir.u_qsat.out [15]),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.qmult [31]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [34]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [34]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [34]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_4  (
    .A0(\u_ddc.u_fir.u_qsat.in [14]),
    .A1(\u_ddc.u_fir.u_qsat.in [15]),
    .B0(\u_ddc.u_fir.qmult [31]),
    .B1(\u_ddc.u_fir.qmult [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [32]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [34]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [32]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_5  (
    .A0(\u_ddc.u_fir.u_qsat.in [12]),
    .A1(\u_ddc.u_fir.u_qsat.in [13]),
    .B0(\u_ddc.u_fir.qmult [30]),
    .B1(\u_ddc.u_fir.qmult [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [30]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [32]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [30]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_6  (
    .A0(\u_ddc.u_fir.qacc [2]),
    .A1(\u_ddc.u_fir.qacc [3]),
    .B0(\u_ddc.u_fir.qmult [2]),
    .B1(\u_ddc.u_fir.qmult [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_7  (
    .A0(\u_ddc.u_fir.u_qsat.in [10]),
    .A1(\u_ddc.u_fir.u_qsat.in [11]),
    .B0(\u_ddc.u_fir.qmult [28]),
    .B1(\u_ddc.u_fir.qmult [29]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [28]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [30]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [28]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_8  (
    .A0(\u_ddc.u_fir.u_qsat.in [8]),
    .A1(\u_ddc.u_fir.u_qsat.in [9]),
    .B0(\u_ddc.u_fir.qmult [26]),
    .B1(\u_ddc.u_fir.qmult [27]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [26]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [28]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [26]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:196.25-196.64|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.qmult_CCU2C_B0_9  (
    .A0(\u_ddc.u_fir.u_qsat.in [6]),
    .A1(\u_ddc.u_fir.u_qsat.in [7]),
    .B0(\u_ddc.u_fir.qmult [24]),
    .B1(\u_ddc.u_fir.qmult [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [24]),
    .COUT(\u_ddc.u_fir.qmult_CCU2C_B0_COUT [26]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [24]),
    .S1(\u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [31]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [30]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [29]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_24  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_25  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_26  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_27  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_28  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_29  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [28]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_30  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_31  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [27]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [26]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [25]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [24]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qmult_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.qmult [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [15]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [14]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [5]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [4]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [3]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [2]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [1]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [13]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [12]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [11]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [10]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [9]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [8]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [7]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.qout_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_fir.dump_pipe [1]),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.u_qsat.out [6]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.y [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:189.22-189.34|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:9.13-16.3" *)
  MULT18X18D \u_ddc.u_fir.qrd_MULT18X18D_A0  (
    .A0(\u_ddc.u_fir.qrd [0]),
    .A1(\u_ddc.u_fir.qrd [1]),
    .A10(\u_ddc.u_fir.qrd [10]),
    .A11(\u_ddc.u_fir.qrd [11]),
    .A12(\u_ddc.u_fir.qrd [12]),
    .A13(\u_ddc.u_fir.qrd [13]),
    .A14(\u_ddc.u_fir.qrd [14]),
    .A15(\u_ddc.u_fir.qrd [15]),
    .A16(\u_ddc.u_fir.qrd [15]),
    .A17(\u_ddc.u_fir.qrd [15]),
    .A2(\u_ddc.u_fir.qrd [2]),
    .A3(\u_ddc.u_fir.qrd [3]),
    .A4(\u_ddc.u_fir.qrd [4]),
    .A5(\u_ddc.u_fir.qrd [5]),
    .A6(\u_ddc.u_fir.qrd [6]),
    .A7(\u_ddc.u_fir.qrd [7]),
    .A8(\u_ddc.u_fir.qrd [8]),
    .A9(\u_ddc.u_fir.qrd [9]),
    .B0(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [0]),
    .B1(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [1]),
    .B10(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [10]),
    .B11(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [11]),
    .B12(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [12]),
    .B13(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [13]),
    .B14(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [14]),
    .B15(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [15]),
    .B16(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [15]),
    .B17(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [15]),
    .B2(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [2]),
    .B3(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [3]),
    .B4(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [4]),
    .B5(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [5]),
    .B6(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [6]),
    .B7(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [7]),
    .B8(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [8]),
    .B9(\u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [9]),
    .C0(1'h0),
    .C1(1'h0),
    .C10(1'h0),
    .C11(1'h0),
    .C12(1'h0),
    .C13(1'h0),
    .C14(1'h0),
    .C15(1'h0),
    .C16(1'h0),
    .C17(1'h0),
    .C2(1'h0),
    .C3(1'h0),
    .C4(1'h0),
    .C5(1'h0),
    .C6(1'h0),
    .C7(1'h0),
    .C8(1'h0),
    .C9(1'h0),
    .P0(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [0]),
    .P1(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [1]),
    .P10(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [10]),
    .P11(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [11]),
    .P12(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [12]),
    .P13(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [13]),
    .P14(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [14]),
    .P15(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [15]),
    .P16(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [16]),
    .P17(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [17]),
    .P18(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [18]),
    .P19(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [19]),
    .P2(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [2]),
    .P20(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [20]),
    .P21(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [21]),
    .P22(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [22]),
    .P23(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [23]),
    .P24(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [24]),
    .P25(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [25]),
    .P26(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [26]),
    .P27(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [27]),
    .P28(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [28]),
    .P29(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [29]),
    .P3(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [3]),
    .P30(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [30]),
    .P31(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [31]),
    .P32(\u_ddc.u_fir.qrd_MULT18X18D_A0_P32 [32]),
    .P33(\u_ddc.u_fir.qrd_MULT18X18D_A0_P32 [33]),
    .P34(\u_ddc.u_fir.qrd_MULT18X18D_A0_P32 [34]),
    .P35(\u_ddc.u_fir.qrd_MULT18X18D_A0_P32 [35]),
    .P4(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [4]),
    .P5(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [5]),
    .P6(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [6]),
    .P7(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [7]),
    .P8(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [8]),
    .P9(\u_ddc.u_fir.qmult_TRELLIS_FF_Q_DI [9]),
    .SIGNEDA(1'h1),
    .SIGNEDB(1'h1),
    .SOURCEA(1'h0),
    .SOURCEB(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [14]),
    .Z(\u_ddc.u_fir.u_qsat.out [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_1  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [13]),
    .Z(\u_ddc.u_fir.u_qsat.out [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_10  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [4]),
    .Z(\u_ddc.u_fir.u_qsat.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_11  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [3]),
    .Z(\u_ddc.u_fir.u_qsat.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_12  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [2]),
    .Z(\u_ddc.u_fir.u_qsat.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_13  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [1]),
    .Z(\u_ddc.u_fir.u_qsat.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_14  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [0]),
    .Z(\u_ddc.u_fir.u_qsat.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_2  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [12]),
    .Z(\u_ddc.u_fir.u_qsat.out [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_3  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [11]),
    .Z(\u_ddc.u_fir.u_qsat.out [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_4  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [10]),
    .Z(\u_ddc.u_fir.u_qsat.out [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_5  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [9]),
    .Z(\u_ddc.u_fir.u_qsat.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_6  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [8]),
    .Z(\u_ddc.u_fir.u_qsat.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_7  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [7]),
    .Z(\u_ddc.u_fir.u_qsat.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_8  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [6]),
    .Z(\u_ddc.u_fir.u_qsat.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_fir.qsat_LUT4_Z_9  (
    .A(1'h0),
    .B(\u_ddc.u_fir.u_qsat.in [15]),
    .C(\u_ddc.u_fir.u_qsat.out [15]),
    .D(\u_ddc.u_fir.u_qsat.in [5]),
    .Z(\u_ddc.u_fir.u_qsat.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:85.35-85.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.r_addr_CCU2C_A0  (
    .A0(\u_ddc.u_fir.r_addr [6]),
    .A1(\u_ddc.u_fir.r_addr [7]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [5]),
    .COUT(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [7]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.coeff_end_LUT4_B_D [6]),
    .S1(\u_ddc.u_fir.coeff_end_LUT4_B_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:85.35-85.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.r_addr_CCU2C_A0_1  (
    .A0(\u_ddc.u_fir.r_addr [4]),
    .A1(\u_ddc.u_fir.r_addr [5]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [3]),
    .COUT(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [5]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.coeff_end_LUT4_B_D [4]),
    .S1(\u_ddc.u_fir.coeff_end_LUT4_B_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:85.35-85.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.r_addr_CCU2C_A0_2  (
    .A0(\u_ddc.u_fir.r_addr [2]),
    .A1(\u_ddc.u_fir.r_addr [3]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [1]),
    .COUT(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [3]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.coeff_end_LUT4_B_D [2]),
    .S1(\u_ddc.u_fir.coeff_end_LUT4_B_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:85.35-85.45|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.r_addr_CCU2C_A0_3  (
    .A0(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [0]),
    .A1(\u_ddc.u_fir.r_addr [1]),
    .B0(1'h1),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [1]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.coeff_end_LUT4_B_D [0]),
    .S1(\u_ddc.u_fir.coeff_end_LUT4_B_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.r_addr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.r_addr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.r_addr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.r_addr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.r_addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.r_addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.r_addr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:51.5-113.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hfff0)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .D(\u_ddc.u_fir.state [0]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_CE )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hfff8)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.coeff_end_LUT4_B_D [2]),
    .C(\u_ddc.u_fir.coeff_end_LUT4_A_Z [2]),
    .D(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hfff8)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.coeff_end_LUT4_B_D [1]),
    .C(\u_ddc.u_fir.coeff_end_LUT4_A_1_Z [2]),
    .D(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hfff8)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .B(\u_ddc.u_fir.coeff_end_LUT4_B_D [0]),
    .C(\u_ddc.u_fir.coeff_end_LUT4_A_2_Z [2]),
    .D(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\u_ddc.u_fir.coeff_end_LUT4_B_Z [4]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1  (
    .ALUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ),
    .BLUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ),
    .C0(\u_ddc.u_fir.coeff_end_LUT4_B_1_Z [4]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h88f8)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .B(\u_ddc.u_fir.w_addr [6]),
    .C(\u_ddc.u_fir.r_addr [6]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2  (
    .ALUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ),
    .BLUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ),
    .C0(\u_ddc.u_fir.coeff_end_LUT4_B_2_Z [4]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h88f8)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .B(\u_ddc.u_fir.w_addr [5]),
    .C(\u_ddc.u_fir.r_addr [5]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3  (
    .ALUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ),
    .BLUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ),
    .C0(\u_ddc.u_fir.coeff_end_LUT4_B_3_Z [4]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h88f8)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .B(\u_ddc.u_fir.w_addr [4]),
    .C(\u_ddc.u_fir.r_addr [4]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4  (
    .ALUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ),
    .BLUT(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ),
    .C0(\u_ddc.u_fir.coeff_end_LUT4_B_4_Z [4]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h88f8)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .B(\u_ddc.u_fir.w_addr [3]),
    .C(\u_ddc.u_fir.r_addr [3]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h88f8)
  ) \u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .B(\u_ddc.u_fir.w_addr [7]),
    .C(\u_ddc.u_fir.r_addr [7]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .Z(\u_ddc.u_fir.r_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:129.2-133.5|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.r_addr_d_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr [7]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.r_addr_d [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:129.2-133.5|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.r_addr_d_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr [6]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.r_addr_d [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:129.2-133.5|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.r_addr_d_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr [5]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.r_addr_d [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:129.2-133.5|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.r_addr_d_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr [4]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.r_addr_d [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:129.2-133.5|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.r_addr_d_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr [3]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.r_addr_d [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:129.2-133.5|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.r_addr_d_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr [2]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.r_addr_d [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:129.2-133.5|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.r_addr_d_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr [1]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.r_addr_d [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:129.2-133.5|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.r_addr_d_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.r_addr_CCU2C_A0_COUT [0]),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.r_addr_d [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.state_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h3000)
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\udac.reset ),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4]),
    .D(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\u_ddc.u_fir.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hfffc)
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [0]),
    .C(\udac.reset ),
    .D(\u_ddc.u_fir.state [1]),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z  (
    .A(\u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0]),
    .B(\u_ddc.u_fir.c_addr [3]),
    .C(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [3]),
    .D(\u_ddc.u_fir.c_addr [6]),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h7f00)
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_LUT4_Z_1  (
    .A(\u_ddc.u_fir.w_addr [1]),
    .B(\u_ddc.u_fir.w_addr [2]),
    .C(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0]),
    .D(\u_ddc.u_fir.state [0]),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\u_ddc.u_fir.c_addr [5]),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3]),
    .B(\u_ddc.u_fir.c_addr [1]),
    .C(\u_ddc.u_fir.c_addr [2]),
    .D(\u_ddc.u_fir.c_addr [4]),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'h00fc)
  ) \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_ddc.u_fir.mac_ena_LUT4_C_D [0]),
    .D(\udac.reset ),
    .Z(\u_ddc.u_fir.state_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0f00)
  ) \u_ddc.u_fir.valid_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\udac.reset ),
    .D(\udac.load ),
    .Z(\u_ddc.u_fir.valid_LUT4_D_Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:167.5-215.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.valid_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.dump_pipe [1]),
    .LSR(\udac.reset ),
    .Q(\udac.load )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:25.5-38.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_fir.ena ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.w_addr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:25.5-38.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_fir.ena ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.w_addr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:25.5-38.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_fir.ena ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.w_addr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:25.5-38.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_fir.ena ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.w_addr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:25.5-38.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_fir.ena ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.w_addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:25.5-38.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_fir.ena ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.w_addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:25.5-38.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_fir.ena ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.w_addr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:25.5-38.8|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_fir.ena ),
    .CLK(clk_adc),
    .DI(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:35.27-35.37|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.w_addr [6]),
    .B1(\u_ddc.u_fir.w_addr [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [5]),
    .COUT(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [7]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:35.27-35.37|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.w_addr [4]),
    .B1(\u_ddc.u_fir.w_addr [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [3]),
    .COUT(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [5]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:35.27-35.37|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.w_addr [2]),
    .B1(\u_ddc.u_fir.w_addr [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1]),
    .COUT(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [3]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/fir8dec_par.v:35.27-35.37|../src/ddc_14.v:268.2-275.3|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0]),
    .B1(\u_ddc.u_fir.w_addr [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.acc [8]),
    .B1(\u_ddc.u_tuner.acc [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_1  (
    .A0(1'h0),
    .A1(1'h1),
    .B0(\u_ddc.u_tuner.acc [6]),
    .B1(\u_ddc.u_tuner.acc [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_10  (
    .A0(1'h1),
    .A1(1'h1),
    .B0(\u_ddc.u_tuner.acc [12]),
    .B1(\u_ddc.u_tuner.acc [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_11  (
    .A0(1'h1),
    .A1(1'h1),
    .B0(\u_ddc.u_tuner.acc [10]),
    .B1(\u_ddc.u_tuner.acc [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_12  (
    .A0(1'h1),
    .A1(1'h1),
    .B0(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [1]),
    .B1(\u_ddc.u_tuner.acc [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_2  (
    .A0(1'h1),
    .A1(1'h1),
    .B0(\u_ddc.u_tuner.acc [4]),
    .B1(\u_ddc.u_tuner.acc [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_3  (
    .A0(1'h1),
    .A1(1'h1),
    .B0(\u_ddc.u_tuner.acc [2]),
    .B1(\u_ddc.u_tuner.acc [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.acc [24]),
    .B1(\u_ddc.u_tuner.acc [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [24]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [25]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [24]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.acc [22]),
    .B1(\u_ddc.u_tuner.acc [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [22]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [24]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [22]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_6  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.acc [20]),
    .B1(\u_ddc.u_tuner.acc [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_7  (
    .A0(1'h1),
    .A1(1'h1),
    .B0(\u_ddc.u_tuner.acc [18]),
    .B1(\u_ddc.u_tuner.acc [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_8  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.acc [16]),
    .B1(\u_ddc.u_tuner.acc [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:26.20-26.29|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.acc_CCU2C_B0_9  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.acc [14]),
    .B1(\u_ddc.u_tuner.acc [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [25]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [24]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_16  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_17  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_18  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_19  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_20  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_21  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_22  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_23  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_24  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_25  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc_CCU2C_B0_COUT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:18.5-28.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.acc_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.acc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [25]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [24]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:34.5-46.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.phs_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.acc [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.phs [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_1_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_2_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_2_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_3_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_3_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_4_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_4_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_5_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_5_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_6_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_6_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_7_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_7_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_8_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_8_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_9_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.addr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_9_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_DI ),
    .Z(\u_ddc.u_tuner.u_slice_i.addr_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.mult [22]),
    .B1(\u_ddc.u_tuner.u_slice_i.mult [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.mult [20]),
    .B1(\u_ddc.u_tuner.u_slice_i.mult [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.mult [18]),
    .B1(\u_ddc.u_tuner.u_slice_i.mult [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.mult [16]),
    .B1(\u_ddc.u_tuner.u_slice_i.mult [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.mult [24]),
    .B1(\u_ddc.u_tuner.u_slice_i.mult [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [11]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_5  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [1]),
    .B1(\u_ddc.u_tuner.u_slice_i.mult [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [25]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [24]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.mult [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [8]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [9]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [8]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [6]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [7]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [6]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [10]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [11]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_11  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [0]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [1]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [0]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [4]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [5]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [4]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [2]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [3]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [2]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [22]),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.out [9]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [22]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [22]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [20]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [21]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [18]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [19]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [16]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [17]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [14]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [15]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:101.5-108.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_i.integrator_l[0] [12]),
    .A1(\u_ddc.u_cic_i.integrator_l[0] [13]),
    .B0(\u_ddc.u_tuner.u_slice_i.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_i.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_i.integrator_l[0]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.u_sat.out [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.out_rnd_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.u_sat.in [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_i.out_sat_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_i.u_sat.in [8]),
    .Z(\u_ddc.u_tuner.u_slice_i.u_sat.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_i.out_sat_LUT4_Z_1  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_i.u_sat.in [7]),
    .Z(\u_ddc.u_tuner.u_slice_i.u_sat.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_i.out_sat_LUT4_Z_2  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_i.u_sat.in [6]),
    .Z(\u_ddc.u_tuner.u_slice_i.u_sat.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_i.out_sat_LUT4_Z_3  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_i.u_sat.in [5]),
    .Z(\u_ddc.u_tuner.u_slice_i.u_sat.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_i.out_sat_LUT4_Z_4  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_i.u_sat.in [4]),
    .Z(\u_ddc.u_tuner.u_slice_i.u_sat.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_i.out_sat_LUT4_Z_5  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_i.u_sat.in [3]),
    .Z(\u_ddc.u_tuner.u_slice_i.u_sat.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_i.out_sat_LUT4_Z_6  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_i.u_sat.in [2]),
    .Z(\u_ddc.u_tuner.u_slice_i.u_sat.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_i.out_sat_LUT4_Z_7  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_i.u_sat.in [1]),
    .Z(\u_ddc.u_tuner.u_slice_i.u_sat.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_i.out_sat_LUT4_Z_8  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_i.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_i.u_sat.in [0]),
    .Z(\u_ddc.u_tuner.u_slice_i.u_sat.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_i.p_quad_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [11]),
    .Z(\u_ddc.u_tuner.u_slice_i.p_quad [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.quad_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.p_quad [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.quad [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:81.21-81.32|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:104.5-108.4|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:9.13-16.3" *)
  MULT18X18D \u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0  (
    .A0(\u_ddc.u_tuner.u_slice_i.sincos [0]),
    .A1(\u_ddc.u_tuner.u_slice_i.sincos [1]),
    .A10(\u_ddc.u_tuner.u_slice_i.sincos [10]),
    .A11(\u_ddc.u_tuner.u_slice_i.sincos [11]),
    .A12(\u_ddc.u_tuner.u_slice_i.sincos [12]),
    .A13(\u_ddc.u_tuner.u_slice_i.sincos [13]),
    .A14(\u_ddc.u_tuner.u_slice_i.sincos [14]),
    .A15(\u_ddc.u_tuner.u_slice_i.sincos [15]),
    .A16(\u_ddc.u_tuner.u_slice_i.sincos [15]),
    .A17(\u_ddc.u_tuner.u_slice_i.sincos [15]),
    .A2(\u_ddc.u_tuner.u_slice_i.sincos [2]),
    .A3(\u_ddc.u_tuner.u_slice_i.sincos [3]),
    .A4(\u_ddc.u_tuner.u_slice_i.sincos [4]),
    .A5(\u_ddc.u_tuner.u_slice_i.sincos [5]),
    .A6(\u_ddc.u_tuner.u_slice_i.sincos [6]),
    .A7(\u_ddc.u_tuner.u_slice_i.sincos [7]),
    .A8(\u_ddc.u_tuner.u_slice_i.sincos [8]),
    .A9(\u_ddc.u_tuner.u_slice_i.sincos [9]),
    .B0(\u_ddc.u_tuner.u_slice_q.in [0]),
    .B1(\u_ddc.u_tuner.u_slice_q.in [1]),
    .B10(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B11(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B12(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B13(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B14(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B15(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B16(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B17(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B2(\u_ddc.u_tuner.u_slice_q.in [2]),
    .B3(\u_ddc.u_tuner.u_slice_q.in [3]),
    .B4(\u_ddc.u_tuner.u_slice_q.in [4]),
    .B5(\u_ddc.u_tuner.u_slice_q.in [5]),
    .B6(\u_ddc.u_tuner.u_slice_q.in [6]),
    .B7(\u_ddc.u_tuner.u_slice_q.in [7]),
    .B8(\u_ddc.u_tuner.u_slice_q.in [8]),
    .B9(\u_ddc.u_tuner.u_slice_q.in [9]),
    .C0(1'h0),
    .C1(1'h0),
    .C10(1'h0),
    .C11(1'h0),
    .C12(1'h0),
    .C13(1'h0),
    .C14(1'h0),
    .C15(1'h0),
    .C16(1'h0),
    .C17(1'h0),
    .C2(1'h0),
    .C3(1'h0),
    .C4(1'h0),
    .C5(1'h0),
    .C6(1'h0),
    .C7(1'h0),
    .C8(1'h0),
    .C9(1'h0),
    .P0(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [0]),
    .P1(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [1]),
    .P10(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [10]),
    .P11(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [11]),
    .P12(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [12]),
    .P13(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [13]),
    .P14(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [14]),
    .P15(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [15]),
    .P16(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [16]),
    .P17(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [17]),
    .P18(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [18]),
    .P19(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [19]),
    .P2(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [2]),
    .P20(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [20]),
    .P21(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [21]),
    .P22(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [22]),
    .P23(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [23]),
    .P24(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [24]),
    .P25(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [25]),
    .P26(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [26]),
    .P27(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [27]),
    .P28(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [28]),
    .P29(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [29]),
    .P3(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [3]),
    .P30(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [30]),
    .P31(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [31]),
    .P32(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [32]),
    .P33(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [33]),
    .P34(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [34]),
    .P35(\u_ddc.u_tuner.u_slice_i.sincos_MULT18X18D_A0_P26 [35]),
    .P4(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [4]),
    .P5(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [5]),
    .P6(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [6]),
    .P7(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [7]),
    .P8(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [8]),
    .P9(\u_ddc.u_tuner.u_slice_i.mult_TRELLIS_FF_Q_DI [9]),
    .SIGNEDA(1'h1),
    .SIGNEDB(1'h1),
    .SOURCEA(1'h0),
    .SOURCEB(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_10_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [5]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [5]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_10_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_11_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [4]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [4]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_11_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_12_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [3]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [3]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_12_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_13_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [2]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_13_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_14_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [1]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_14_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_15_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hf0cc)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [0]),
    .C(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_15_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [14]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [14]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_2_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [13]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [13]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_3_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [12]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [12]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_4_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [11]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [11]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_5_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [10]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [10]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_6_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [9]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [9]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_7_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [8]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [8]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_8_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [7]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [7]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_9_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_p [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [6]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [6]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [15]),
    .C(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [15]),
    .D(\u_ddc.u_tuner.u_slice_i.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [8]),
    .B1(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [8]),
    .COUT(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [8]),
    .S1(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [6]),
    .B1(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6]),
    .COUT(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [6]),
    .S1(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [4]),
    .B1(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4]),
    .COUT(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [4]),
    .S1(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [2]),
    .B1(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2]),
    .COUT(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .S1(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [14]),
    .B1(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [14]),
    .COUT(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [14]),
    .S1(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [12]),
    .B1(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [12]),
    .COUT(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [12]),
    .S1(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_6  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [10]),
    .B1(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [10]),
    .COUT(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [10]),
    .S1(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_7  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [0]),
    .B1(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .S1(\u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:55.5-62.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_i.sincos_sign_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_i.quad [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_i.sincos_sign )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/brams_map.v:105.5-111.4" *)
  DP16KD #(
    .CLKAMUX("CLKA"),
    .CLKBMUX("CLKB"),
    .DATA_WIDTH_A(32'd18),
    .DATA_WIDTH_B(32'd18),
    .GSR("DISABLED"),
    .INITVAL_00(320'b00xx000000110000101100xx000000101101100100xx000000101010011100xx000000100111010000xx000000100100001000xx000000100001000000xx000000011101110100xx000000011010101100xx000000010111100100xx000000010100011100xx000000010001010000xx000000001110001000xx000000001011000000xx000000000111111000xx000000000100101100xx0000000000011001),
    .INITVAL_01(320'b00xx000001100010111100xx000001011111110000xx000001011100101000xx000001011001100000xx000001010110011000xx000001010011010000xx000001010000000100xx000001001100111100xx000001001001110100xx000001000110101100xx000001000011100000xx000001000000011000xx000000111101010000xx000000111010001000xx000000110111000000xx0000001100111101),
    .INITVAL_02(320'b00xx000010010101000100xx000010010001111100xx000010001110110100xx000010001011101100xx000010001000100100xx000010000101011100xx000010000010010100xx000001111111001000xx000001111100000000xx000001111000111000xx000001110101110000xx000001110010101000xx000001101111011100xx000001101100010100xx000001101001001100xx0000011001100001),
    .INITVAL_03(320'b00xx000011000111001100xx000011000100000100xx000011000000111100xx000010111101110100xx000010111010101100xx000010110111100000xx000010110100011000xx000010110001010000xx000010101110001000xx000010101011000000xx000010100111111000xx000010100100110000xx000010100001101000xx000010011110100000xx000010011011011000xx0000100110000100),
    .INITVAL_04(320'b00xx000011111001001000xx000011110110000000xx000011110010111000xx000011101111110000xx000011101100101000xx000011101001100100xx000011100110011100xx000011100011010100xx000011100000001100xx000011011101000100xx000011011001111100xx000011010110110100xx000011010011101100xx000011010000100100xx000011001101011100xx0000110010100101),
    .INITVAL_05(320'b00xx000100101010111100xx000100100111110100xx000100100100110000xx000100100001101000xx000100011110100000xx000100011011011000xx000100011000010100xx000100010101001100xx000100010010000100xx000100001110111100xx000100001011110100xx000100001000101100xx000100000101101000xx000100000010100000xx000011111111011000xx0000111111000100),
    .INITVAL_06(320'b00xx000101011100100100xx000101011001100000xx000101010110011000xx000101010011010000xx000101010000001100xx000101001101000100xx000101001010000000xx000101000110111000xx000101000011110000xx000101000000101100xx000100111101100100xx000100111010100000xx000100110111011000xx000100110100010000xx000100110001001000xx0001001011100001),
    .INITVAL_07(320'b00xx000110001110000000xx000110001010111100xx000110000111110100xx000110000100110000xx000110000001101100xx000101111110100100xx000101111011100000xx000101111000011000xx000101110101010100xx000101110010010000xx000101101111001000xx000101101100000100xx000101101000111100xx000101100101111000xx000101100010110000xx0001010111111011),
    .INITVAL_08(320'b00xx000110111111001100xx000110111100001000xx000110111001000100xx000110110110000000xx000110110010111000xx000110101111110100xx000110101100110000xx000110101001101100xx000110100110101000xx000110100011100100xx000110100000011100xx000110011101011000xx000110011010010100xx000110010111010000xx000110010100001000xx0001100100010001),
    .INITVAL_09(320'b00xx000111110000000100xx000111101101000100xx000111101010000000xx000111100110111100xx000111100011111000xx000111100000110100xx000111011101110000xx000111011010110000xx000111010111101100xx000111010100101000xx000111010001100100xx000111001110100000xx000111001011011100xx000111001000011000xx000111000101010100xx0001110000100100),
    .INITVAL_0A(320'b00xx001000100000101100xx001000011101101100xx001000011010101000xx001000010111101000xx001000010100100100xx001000010001100100xx001000001110100000xx001000001011011100xx001000001000011100xx001000000101011000xx001000000010011000xx000111111111010100xx000111111100010000xx000111111001010000xx000111110110001100xx0001111100110010),
    .INITVAL_0B(320'b00xx001001010001000000xx001001001110000000xx001001001010111100xx001001000111111100xx001001000100111100xx001001000001111100xx001000111110111100xx001000111011111000xx001000111000111000xx001000110101111000xx001000110010111000xx001000101111110100xx001000101100110100xx001000101001110000xx001000100110110000xx0010001000111100),
    .INITVAL_0C(320'b00xx001010000000111100xx001001111101111100xx001001111010111100xx001001110111111100xx001001110100111100xx001001110010000000xx001001101111000000xx001001101100000000xx001001101001000000xx001001100110000000xx001001100011000000xx001001100000000000xx001001011101000000xx001001011010000000xx001001010111000000xx0010010101000000),
    .INITVAL_0D(320'b00xx001010110000011100xx001010101101100000xx001010101010100000xx001010100111100100xx001010100100101000xx001010100001101000xx001010011110101100xx001010011011101100xx001010011000110000xx001010010101110000xx001010010010110100xx001010001111110100xx001010001100110100xx001010001001111000xx001010000110111000xx0010100000111110),
    .INITVAL_0E(320'b00xx001011011111100100xx001011011100101000xx001011011001101100xx001011010110110000xx001011010011110100xx001011010000111000xx001011001101111100xx001011001011000000xx001011001000000100xx001011000101001000xx001011000010001100xx001010111111010000xx001010111100010000xx001010111001010100xx001010110110011000xx0010101100110111),
    .INITVAL_0F(320'b00xx001100001110010000xx001100001011011000xx001100001000011100xx001100000101100100xx001100000010101000xx001011111111110000xx001011111100110100xx001011111001111000xx001011110111000000xx001011110100000100xx001011110001001000xx001011101110001100xx001011101011010100xx001011101000011000xx001011100101011100xx0010111000101000),
    .INITVAL_10(320'b00xx001100111100100000xx001100111001101000xx001100110110110000xx001100110011111000xx001100110000111100xx001100101110000100xx001100101011001100xx001100101000010100xx001100100101011100xx001100100010100100xx001100011111101000xx001100011100110000xx001100011001111000xx001100010110111100xx001100010100000100xx0011000100010011),
    .INITVAL_11(320'b00xx001101101010001100xx001101100111011000xx001101100100100000xx001101100001101000xx001101011110110100xx001101011011111100xx001101011001001000xx001101010110010000xx001101010011011000xx001101010000100100xx001101001101101100xx001101001010110100xx001101000111111100xx001101000101000100xx001101000010001100xx0011001111110110),
    .INITVAL_12(320'b00xx001110010111011000xx001110010100100100xx001110010001110000xx001110001110111100xx001110001100001000xx001110001001010100xx001110000110100000xx001110000011101100xx001110000000111000xx001101111110000000xx001101111011001100xx001101111000011000xx001101110101100100xx001101110010101100xx001101101111111000xx0011011011010000),
    .INITVAL_13(320'b00xx001111000100000000xx001111000001010000xx001110111110011100xx001110111011101100xx001110111000111000xx001110110110001000xx001110110011010100xx001110110000100100xx001110101101110000xx001110101011000000xx001110101000001100xx001110100101011000xx001110100010100100xx001110011111110100xx001110011101000000xx0011100110100011),
    .INITVAL_14(320'b00xx001111110000000100xx001111101101010100xx001111101010100100xx001111100111110100xx001111100101001000xx001111100010011000xx001111011111101000xx001111011100111000xx001111011010001000xx001111010111011000xx001111010100101000xx001111010001110100xx001111001111000100xx001111001100010100xx001111001001100100xx0011110001101100),
    .INITVAL_15(320'b00xx010000011011100000xx010000011000110100xx010000010110001000xx010000010011011000xx010000010000101100xx010000001110000000xx010000001011010100xx010000001000100100xx010000000101111000xx010000000011001000xx010000000000011100xx001111111101101100xx001111111011000000xx001111111000010000xx001111110101100000xx0011111100101101),
    .INITVAL_16(320'b00xx010001000110010100xx010001000011101100xx010001000001000000xx010000111110010100xx010000111011101100xx010000111001000000xx010000110110010100xx010000110011101100xx010000110001000000xx010000101110010100xx010000101011101000xx010000101000111100xx010000100110010000xx010000100011100100xx010000100000111000xx0100000111100011),
    .INITVAL_17(320'b00xx010001110000011100xx010001101101111000xx010001101011010000xx010001101000101000xx010001100110000000xx010001100011011000xx010001100000110000xx010001011110001000xx010001011011100000xx010001011000110100xx010001010110001100xx010001010011100100xx010001010000111100xx010001001110010000xx010001001011101000xx0100010010001111),
    .INITVAL_18(320'b00xx010010011001111100xx010010010111011000xx010010010100110100xx010010010010001100xx010010001111101000xx010010001101000100xx010010001010011100xx010010000111111000xx010010000101010100xx010010000010101100xx010010000000001000xx010001111101100000xx010001111010111000xx010001111000010100xx010001110101101100xx0100011100110001),
    .INITVAL_19(320'b00xx010011000010101100xx010011000000001100xx010010111101101000xx010010111011001000xx010010111000100100xx010010110110000100xx010010110011100000xx010010110000111100xx010010101110011000xx010010101011111000xx010010101001010100xx010010100110110000xx010010100100001100xx010010100001101000xx010010011111000100xx0100100111001000),
    .INITVAL_1A(320'b00xx010011101010101100xx010011101000010000xx010011100101110000xx010011100011010000xx010011100000110100xx010011011110010100xx010011011011110100xx010011011001010100xx010011010110110100xx010011010100010100xx010011010001110100xx010011001111010000xx010011001100110000xx010011001010010000xx010011000111110000xx0100110001010011),
    .INITVAL_1B(320'b00xx010100010010000000xx010100001111100100xx010100001101001000xx010100001010101100xx010100001000010000xx010100000101110100xx010100000011011000xx010100000000111000xx010011111110011100xx010011111100000000xx010011111001100100xx010011110111000100xx010011110100101000xx010011110010001000xx010011101111101100xx0100111011010011),
    .INITVAL_1C(320'b00xx010100111000011100xx010100110110000100xx010100110011101100xx010100110001010100xx010100101110111100xx010100101100100000xx010100101010001000xx010100100111110000xx010100100101010100xx010100100010111100xx010100100000100000xx010100011110001000xx010100011011101100xx010100011001010000xx010100010110110100xx0101000101000111),
    .INITVAL_1D(320'b00xx010101011110001000xx010101011011110100xx010101011001100000xx010101010111001000xx010101010100110100xx010101010010011100xx010101010000001000xx010101001101110000xx010101001011011100xx010101001001000100xx010101000110101100xx010101000100010100xx010101000001111100xx010100111111101000xx010100111101010000xx0101001110101110),
    .INITVAL_1E(320'b00xx010110000011000000xx010110000000110000xx010101111110011100xx010101111100001000xx010101111001111000xx010101110111100100xx010101110101010000xx010101110011000000xx010101110000101100xx010101101110011000xx010101101100000100xx010101101001110000xx010101100111011100xx010101100101001000xx010101100010110100xx0101011000001000),
    .INITVAL_1F(320'b00xx010110100111000000xx010110100100110000xx010110100010100100xx010110100000010100xx010110011110000100xx010110011011110100xx010110011001101000xx010110010111011000xx010110010101001000xx010110010010111000xx010110010000101000xx010110001110010100xx010110001100000100xx010110001001110100xx010110000111100100xx0101100001010100),
    .INITVAL_20(320'b00xx010111001010001000xx010111000111111100xx010111000101110100xx010111000011101000xx010111000001011100xx010110111111010000xx010110111101000100xx010110111010111000xx010110111000101100xx010110110110100000xx010110110100010000xx010110110010000100xx010110101111111000xx010110101101101000xx010110101011011100xx0101101010010100),
    .INITVAL_21(320'b00xx010111101100011000xx010111101010010000xx010111101000001000xx010111100110000000xx010111100011111000xx010111100001110000xx010111011111101000xx010111011101100000xx010111011011011000xx010111011001010000xx010111010111000100xx010111010100111100xx010111010010110000xx010111010000101000xx010111001110011100xx0101110011000101),
    .INITVAL_22(320'b00xx011000001101101100xx011000001011101000xx011000001001100100xx011000000111100000xx011000000101011100xx011000000011011000xx011000000001010100xx010111111111010000xx010111111101001000xx010111111011000100xx010111111001000000xx010111110110111000xx010111110100110100xx010111110010101100xx010111110000100100xx0101111011101000),
    .INITVAL_23(320'b00xx011000101110000100xx011000101100000100xx011000101010000100xx011000101000000100xx011000100110000100xx011000100100000100xx011000100010000100xx011000100000000000xx011000011110000000xx011000011100000000xx011000011001111100xx011000010111111100xx011000010101111000xx011000010011110100xx011000010001110100xx0110000011111100),
    .INITVAL_24(320'b00xx011001001101100000xx011001001011100100xx011001001001101000xx011001000111101100xx011001000101110000xx011001000011110100xx011001000001110100xx011000111111111000xx011000111101111100xx011000111011111100xx011000111010000000xx011000111000000000xx011000110110000000xx011000110100000100xx011000110010000100xx0110001100000001),
    .INITVAL_25(320'b00xx011001101100000000xx011001101010001000xx011001101000010000xx011001100110011000xx011001100100011100xx011001100010100100xx011001100000101100xx011001011110110000xx011001011100111000xx011001011010111100xx011001011001000100xx011001010111001000xx011001010101010000xx011001010011010100xx011001010001011000xx0110010011110111),
    .INITVAL_26(320'b00xx011010001001011100xx011010000111101000xx011010000101110100xx011010000100000000xx011010000010001100xx011010000000011000xx011001111110100000xx011001111100101100xx011001111010111000xx011001111001000000xx011001110111001000xx011001110101010100xx011001110011011100xx011001110001100100xx011001101111110000xx0110011011011110),
    .INITVAL_27(320'b00xx011010100101111100xx011010100100001100xx011010100010011100xx011010100000101100xx011010011110111000xx011010011101001000xx011010011011011000xx011010011001101000xx011010010111110100xx011010010110000100xx011010010100010000xx011010010010011100xx011010010000101100xx011010001110111000xx011010001101000100xx0110100010110100),
    .INITVAL_28(320'b00xx011011000001011000xx011010111111101100xx011010111110000000xx011010111100010100xx011010111010101000xx011010111000111000xx011010110111001100xx011010110101100000xx011010110011110000xx011010110010000100xx011010110000010100xx011010101110101000xx011010101100111000xx011010101011001000xx011010101001011100xx0110101001111011),
    .INITVAL_29(320'b00xx011011011011110000xx011011011010001000xx011011011000100000xx011011010110111000xx011011010101010000xx011011010011101000xx011011010010000000xx011011010000011000xx011011001110101100xx011011001101000100xx011011001011011000xx011011001001110000xx011011001000000100xx011011000110011000xx011011000100110000xx0110110000110001),
    .INITVAL_2A(320'b00xx011011110101001000xx011011110011100100xx011011110010000000xx011011110000011100xx011011101110111000xx011011101101010100xx011011101011110000xx011011101010001000xx011011101000100100xx011011100111000000xx011011100101011000xx011011100011110100xx011011100010001100xx011011100000101000xx011011011111000000xx0110110111010110),
    .INITVAL_2B(320'b00xx011100001101011000xx011100001011111000xx011100001010011000xx011100001000111100xx011100000111011100xx011100000101111100xx011100000100011000xx011100000010111000xx011100000001011000xx011011111111111000xx011011111110010100xx011011111100110100xx011011111011010000xx011011111001110000xx011011111000001100xx0110111101101011),
    .INITVAL_2C(320'b00xx011100100100100100xx011100100011001000xx011100100001110000xx011100100000010100xx011100011110111000xx011100011101011100xx011100011100000000xx011100011010100100xx011100011001001000xx011100010111101000xx011100010110001100xx011100010100110000xx011100010011010000xx011100010001110100xx011100010000010100xx0111000011101110),
    .INITVAL_2D(320'b00xx011100111010101000xx011100111001010100xx011100110111111100xx011100110110100100xx011100110101010000xx011100110011111000xx011100110010100000xx011100110001001000xx011100101111110000xx011100101110011000xx011100101101000000xx011100101011100100xx011100101010001100xx011100101000110100xx011100100111011000xx0111001001100000),
    .INITVAL_2E(320'b00xx011101001111101000xx011101001110010100xx011101001101000100xx011101001011110000xx011101001010100000xx011101001001001100xx011101000111111000xx011101000110100100xx011101000101010000xx011101000011111100xx011101000010101000xx011101000001010100xx011101000000000000xx011100111110101100xx011100111101010100xx0111001111000000),
    .INITVAL_2F(320'b00xx011101100011011100xx011101100010010000xx011101100001000000xx011101011111110100xx011101011110100100xx011101011101011000xx011101011100001000xx011101011010111000xx011101011001101100xx011101011000011100xx011101010111001100xx011101010101111100xx011101010100101100xx011101010011011100xx011101010010001000xx0111010100001110),
    .INITVAL_30(320'b00xx011101110110001000xx011101110101000000xx011101110011111000xx011101110010110000xx011101110001100100xx011101110000011100xx011101101111010000xx011101101110001000xx011101101100111100xx011101101011110000xx011101101010100100xx011101101001011100xx011101101000010000xx011101100111000100xx011101100101111000xx0111011001001010),
    .INITVAL_31(320'b00xx011110000111101100xx011110000110101000xx011110000101100100xx011110000100100000xx011110000011011100xx011110000010010100xx011110000001010000xx011110000000001100xx011101111111000100xx011101111101111100xx011101111100111000xx011101111011110000xx011101111010101000xx011101111001100000xx011101111000011000xx0111011101110100),
    .INITVAL_32(320'b00xx011110011000000100xx011110010111000100xx011110010110001000xx011110010101001000xx011110010100000100xx011110010011000100xx011110010010000100xx011110010001000100xx011110010000000100xx011110001111000000xx011110001110000000xx011110001100111100xx011110001011111000xx011110001010111000xx011110001001110100xx0111100010001100),
    .INITVAL_33(320'b00xx011110100111010100xx011110100110011000xx011110100101011100xx011110100100100100xx011110100011101000xx011110100010101100xx011110100001110000xx011110100000110100xx011110011111110100xx011110011110111000xx011110011101111100xx011110011100111100xx011110011100000000xx011110011011000000xx011110011010000100xx0111100110010001),
    .INITVAL_34(320'b00xx011110110101010100xx011110110100100000xx011110110011101000xx011110110010110100xx011110110001111100xx011110110001000100xx011110110000001100xx011110101111010100xx011110101110011100xx011110101101100100xx011110101100101100xx011110101011110100xx011110101010111100xx011110101010000000xx011110101001001000xx0111101010000011),
    .INITVAL_35(320'b00xx011111000010001100xx011111000001011100xx011111000000101000xx011110111111111000xx011110111111000100xx011110111110010100xx011110111101100000xx011110111100101100xx011110111011111100xx011110111011001000xx011110111010010100xx011110111001100000xx011110111000101100xx011110110111110100xx011110110111000000xx0111101101100011),
    .INITVAL_36(320'b00xx011111001101110100xx011111001101001000xx011111001100011100xx011111001011110000xx011111001011000100xx011111001010010100xx011111001001101000xx011111001000111000xx011111001000001100xx011111000111011100xx011111000110101100xx011111000101111100xx011111000101001100xx011111000100011100xx011111000011101100xx0111110000101111),
    .INITVAL_37(320'b00xx011111011000010000xx011111010111101100xx011111010111000100xx011111010110011100xx011111010101110000xx011111010101001000xx011111010100100000xx011111010011111000xx011111010011001100xx011111010010100100xx011111010001111000xx011111010001010000xx011111010000100100xx011111001111111000xx011111001111001100xx0111110011101000),
    .INITVAL_38(320'b00xx011111100001100000xx011111100001000000xx011111100000011100xx011111011111111000xx011111011111010100xx011111011110110000xx011111011110001100xx011111011101101000xx011111011101000100xx011111011100100000xx011111011011111000xx011111011011010100xx011111011010101100xx011111011010001000xx011111011001100000xx0111110110001110),
    .INITVAL_39(320'b00xx011111101001100100xx011111101001000100xx011111101000101000xx011111101000001000xx011111100111101000xx011111100111001100xx011111100110101100xx011111100110001100xx011111100101101100xx011111100101001100xx011111100100101100xx011111100100001000xx011111100011101000xx011111100011001000xx011111100010100100xx0111111000100001),
    .INITVAL_3A(320'b00xx011111110000010100xx011111101111111100xx011111101111100100xx011111101111001100xx011111101110110000xx011111101110011000xx011111101101111100xx011111101101100000xx011111101101001000xx011111101100101100xx011111101100010000xx011111101011110100xx011111101011011000xx011111101010111100xx011111101010011100xx0111111010100000),
    .INITVAL_3B(320'b00xx011111110101111100xx011111110101101000xx011111110101010100xx011111110101000000xx011111110100101000xx011111110100010100xx011111110100000000xx011111110011101000xx011111110011010100xx011111110010111100xx011111110010100100xx011111110010001100xx011111110001111000xx011111110001100000xx011111110001001000xx0111111100001100),
    .INITVAL_3C(320'b00xx011111111010010000xx011111111010000100xx011111111001110100xx011111111001100100xx011111111001010100xx011111111001000100xx011111111000110100xx011111111000100000xx011111111000010000xx011111111000000000xx011111110111101100xx011111110111011100xx011111110111001000xx011111110110110100xx011111110110100100xx0111111101100100),
    .INITVAL_3D(320'b00xx011111111101011000xx011111111101010000xx011111111101000100xx011111111100111000xx011111111100110000xx011111111100100100xx011111111100011000xx011111111100001100xx011111111100000000xx011111111011110100xx011111111011100100xx011111111011011000xx011111111011001100xx011111111010111100xx011111111010110000xx0111111110101000),
    .INITVAL_3E(320'b00xx011111111111010100xx011111111111001100xx011111111111001000xx011111111111000000xx011111111110111100xx011111111110110100xx011111111110101100xx011111111110101000xx011111111110100000xx011111111110011000xx011111111110010000xx011111111110001000xx011111111110000000xx011111111101110100xx011111111101101100xx0111111111011001),
    .INITVAL_3F(320'b00xx011111111111111100xx011111111111111100xx011111111111111100xx011111111111111100xx011111111111111000xx011111111111111000xx011111111111110100xx011111111111110100xx011111111111110000xx011111111111110000xx011111111111101100xx011111111111101000xx011111111111100100xx011111111111100000xx011111111111011100xx0111111111110110),
    .WRITEMODE_A("READBEFOREWRITE"),
    .WRITEMODE_B("READBEFOREWRITE")
  ) \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0  (
    .ADA0(1'h0),
    .ADA1(1'h0),
    .ADA10(1'h0),
    .ADA11(1'h0),
    .ADA12(1'h0),
    .ADA13(1'h0),
    .ADA2(1'h0),
    .ADA3(1'h0),
    .ADA4(1'h0),
    .ADA5(1'h0),
    .ADA6(1'h0),
    .ADA7(1'h0),
    .ADA8(1'h0),
    .ADA9(1'h0),
    .ADB0(1'h0),
    .ADB1(1'h0),
    .ADB10(\u_ddc.u_tuner.u_slice_i.addr [6]),
    .ADB11(\u_ddc.u_tuner.u_slice_i.addr [7]),
    .ADB12(\u_ddc.u_tuner.u_slice_i.addr [8]),
    .ADB13(\u_ddc.u_tuner.u_slice_i.addr [9]),
    .ADB2(1'h0),
    .ADB3(1'h0),
    .ADB4(\u_ddc.u_tuner.u_slice_i.addr [0]),
    .ADB5(\u_ddc.u_tuner.u_slice_i.addr [1]),
    .ADB6(\u_ddc.u_tuner.u_slice_i.addr [2]),
    .ADB7(\u_ddc.u_tuner.u_slice_i.addr [3]),
    .ADB8(\u_ddc.u_tuner.u_slice_i.addr [4]),
    .ADB9(\u_ddc.u_tuner.u_slice_i.addr [5]),
    .CEA(1'h1),
    .CEB(1'h1),
    .CLKA(1'h0),
    .CLKB(clk_adc),
    .DIA0(1'h0),
    .DIA1(1'h0),
    .DIA10(1'h0),
    .DIA11(1'h0),
    .DIA12(1'h0),
    .DIA13(1'h0),
    .DIA14(1'h0),
    .DIA15(1'h0),
    .DIA16(1'h0),
    .DIA17(1'h0),
    .DIA2(1'h0),
    .DIA3(1'h0),
    .DIA4(1'h0),
    .DIA5(1'h0),
    .DIA6(1'h0),
    .DIA7(1'h0),
    .DIA8(1'h0),
    .DIA9(1'h0),
    .DOB0(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [0]),
    .DOB1(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [1]),
    .DOB10(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [10]),
    .DOB11(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [11]),
    .DOB12(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [12]),
    .DOB13(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [13]),
    .DOB14(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [14]),
    .DOB15(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [15]),
    .DOB16(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [16]),
    .DOB17(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [17]),
    .DOB2(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [2]),
    .DOB3(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [3]),
    .DOB4(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [4]),
    .DOB5(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [5]),
    .DOB6(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [6]),
    .DOB7(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [7]),
    .DOB8(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [8]),
    .DOB9(\u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [9]),
    .OCEA(1'h1),
    .OCEB(1'h1),
    .RSTA(1'h0),
    .RSTB(1'h0),
    .WEA(1'h0),
    .WEB(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [8]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_2_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [7]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_3_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [6]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_4_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [5]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_5_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [4]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_6_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [3]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_7_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [2]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_8_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [1]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_9_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.addr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [0]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0ff0)
  ) \u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_ddc.u_tuner.u_slice_q.phs [10]),
    .D(\u_ddc.u_tuner.u_slice_q.phs [9]),
    .Z(\u_ddc.u_tuner.u_slice_q.addr_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.mult [22]),
    .B1(\u_ddc.u_tuner.u_slice_q.mult [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.mult [20]),
    .B1(\u_ddc.u_tuner.u_slice_q.mult [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.mult [18]),
    .B1(\u_ddc.u_tuner.u_slice_q.mult [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.mult [16]),
    .B1(\u_ddc.u_tuner.u_slice_q.mult [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.mult [24]),
    .B1(\u_ddc.u_tuner.u_slice_q.mult [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [11]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:82.24-82.45|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_5  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [1]),
    .B1(\u_ddc.u_tuner.u_slice_q.mult [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [25]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [24]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.mult [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [8]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [9]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [8]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [8]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [8]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_1  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [6]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [7]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [6]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [6]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [6]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_10  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [10]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [11]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [10]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [10]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_11  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [0]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [1]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [0]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [0]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_2  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [4]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [5]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [4]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [4]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [4]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_3  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [2]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [3]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [2]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [2]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [2]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [22]),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.out [9]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [22]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [22]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_5  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [20]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [21]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [20]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [20]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_6  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [18]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [19]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [18]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [18]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_7  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [16]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [17]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [16]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [16]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_8  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [14]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [15]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [14]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [14]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/cic_dec_4.v:43.23-43.56|../src/ddc_14.v:120.5-127.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_9  (
    .A0(\u_ddc.u_cic_q.integrator_l[0] [12]),
    .A1(\u_ddc.u_cic_q.integrator_l[0] [13]),
    .B0(\u_ddc.u_tuner.u_slice_q.out [9]),
    .B1(\u_ddc.u_tuner.u_slice_q.out [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [12]),
    .COUT(\u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [12]),
    .S1(\u_ddc.u_cic_q.integrator_l[0]_TRELLIS_FF_Q_DI [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.u_sat.out [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:71.5-85.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.out_rnd_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.u_sat.in [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_q.out_sat_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_q.u_sat.in [8]),
    .Z(\u_ddc.u_tuner.u_slice_q.u_sat.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_q.out_sat_LUT4_Z_1  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_q.u_sat.in [7]),
    .Z(\u_ddc.u_tuner.u_slice_q.u_sat.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_q.out_sat_LUT4_Z_2  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_q.u_sat.in [6]),
    .Z(\u_ddc.u_tuner.u_slice_q.u_sat.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_q.out_sat_LUT4_Z_3  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_q.u_sat.in [5]),
    .Z(\u_ddc.u_tuner.u_slice_q.u_sat.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_q.out_sat_LUT4_Z_4  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_q.u_sat.in [4]),
    .Z(\u_ddc.u_tuner.u_slice_q.u_sat.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_q.out_sat_LUT4_Z_5  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_q.u_sat.in [3]),
    .Z(\u_ddc.u_tuner.u_slice_q.u_sat.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_q.out_sat_LUT4_Z_6  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_q.u_sat.in [2]),
    .Z(\u_ddc.u_tuner.u_slice_q.u_sat.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_q.out_sat_LUT4_Z_7  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_q.u_sat.in [1]),
    .Z(\u_ddc.u_tuner.u_slice_q.u_sat.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_ddc.u_tuner.u_slice_q.out_sat_LUT4_Z_8  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.u_sat.in [9]),
    .C(\u_ddc.u_tuner.u_slice_q.u_sat.out [9]),
    .D(\u_ddc.u_tuner.u_slice_q.u_sat.in [0]),
    .Z(\u_ddc.u_tuner.u_slice_q.u_sat.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.quad_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.phs [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.quad [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:81.21-81.32|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:104.5-108.4|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:9.13-16.3" *)
  MULT18X18D \u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0  (
    .A0(\u_ddc.u_tuner.u_slice_q.sincos [0]),
    .A1(\u_ddc.u_tuner.u_slice_q.sincos [1]),
    .A10(\u_ddc.u_tuner.u_slice_q.sincos [10]),
    .A11(\u_ddc.u_tuner.u_slice_q.sincos [11]),
    .A12(\u_ddc.u_tuner.u_slice_q.sincos [12]),
    .A13(\u_ddc.u_tuner.u_slice_q.sincos [13]),
    .A14(\u_ddc.u_tuner.u_slice_q.sincos [14]),
    .A15(\u_ddc.u_tuner.u_slice_q.sincos [15]),
    .A16(\u_ddc.u_tuner.u_slice_q.sincos [15]),
    .A17(\u_ddc.u_tuner.u_slice_q.sincos [15]),
    .A2(\u_ddc.u_tuner.u_slice_q.sincos [2]),
    .A3(\u_ddc.u_tuner.u_slice_q.sincos [3]),
    .A4(\u_ddc.u_tuner.u_slice_q.sincos [4]),
    .A5(\u_ddc.u_tuner.u_slice_q.sincos [5]),
    .A6(\u_ddc.u_tuner.u_slice_q.sincos [6]),
    .A7(\u_ddc.u_tuner.u_slice_q.sincos [7]),
    .A8(\u_ddc.u_tuner.u_slice_q.sincos [8]),
    .A9(\u_ddc.u_tuner.u_slice_q.sincos [9]),
    .B0(\u_ddc.u_tuner.u_slice_q.in [0]),
    .B1(\u_ddc.u_tuner.u_slice_q.in [1]),
    .B10(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B11(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B12(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B13(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B14(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B15(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B16(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B17(\u_ddc.u_tuner.u_slice_q.in [9]),
    .B2(\u_ddc.u_tuner.u_slice_q.in [2]),
    .B3(\u_ddc.u_tuner.u_slice_q.in [3]),
    .B4(\u_ddc.u_tuner.u_slice_q.in [4]),
    .B5(\u_ddc.u_tuner.u_slice_q.in [5]),
    .B6(\u_ddc.u_tuner.u_slice_q.in [6]),
    .B7(\u_ddc.u_tuner.u_slice_q.in [7]),
    .B8(\u_ddc.u_tuner.u_slice_q.in [8]),
    .B9(\u_ddc.u_tuner.u_slice_q.in [9]),
    .C0(1'h0),
    .C1(1'h0),
    .C10(1'h0),
    .C11(1'h0),
    .C12(1'h0),
    .C13(1'h0),
    .C14(1'h0),
    .C15(1'h0),
    .C16(1'h0),
    .C17(1'h0),
    .C2(1'h0),
    .C3(1'h0),
    .C4(1'h0),
    .C5(1'h0),
    .C6(1'h0),
    .C7(1'h0),
    .C8(1'h0),
    .C9(1'h0),
    .P0(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [0]),
    .P1(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [1]),
    .P10(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [10]),
    .P11(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [11]),
    .P12(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [12]),
    .P13(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [13]),
    .P14(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [14]),
    .P15(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [15]),
    .P16(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [16]),
    .P17(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [17]),
    .P18(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [18]),
    .P19(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [19]),
    .P2(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [2]),
    .P20(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [20]),
    .P21(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [21]),
    .P22(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [22]),
    .P23(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [23]),
    .P24(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [24]),
    .P25(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [25]),
    .P26(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [26]),
    .P27(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [27]),
    .P28(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [28]),
    .P29(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [29]),
    .P3(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [3]),
    .P30(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [30]),
    .P31(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [31]),
    .P32(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [32]),
    .P33(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [33]),
    .P34(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [34]),
    .P35(\u_ddc.u_tuner.u_slice_q.sincos_MULT18X18D_A0_P26 [35]),
    .P4(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [4]),
    .P5(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [5]),
    .P6(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [6]),
    .P7(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [7]),
    .P8(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [8]),
    .P9(\u_ddc.u_tuner.u_slice_q.mult_TRELLIS_FF_Q_DI [9]),
    .SIGNEDA(1'h1),
    .SIGNEDB(1'h1),
    .SOURCEA(1'h0),
    .SOURCEB(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [15]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [14]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [5]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [4]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [3]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [2]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [0]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [13]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [12]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [11]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [10]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [9]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [8]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [7]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p [6]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_10_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [5]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [5]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_10_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_11_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [4]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [4]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_11_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_12_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [3]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [3]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_12_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_13_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [2]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_13_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_14_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [1]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_14_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_15_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hf0cc)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [0]),
    .C(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_15_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [14]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [14]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_2_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [13]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [13]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_3_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [12]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [12]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_4_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [11]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [11]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_5_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [10]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [10]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_6_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [9]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [9]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_7_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [8]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [8]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_8_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [7]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [7]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:49.5-61.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_9_DI ),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_p [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [6]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [6]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [15]),
    .C(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [15]),
    .D(\u_ddc.u_tuner.u_slice_q.sincos_sign ),
    .Z(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [8]),
    .B1(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [8]),
    .COUT(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [8]),
    .S1(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [6]),
    .B1(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6]),
    .COUT(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [6]),
    .S1(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [4]),
    .B1(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4]),
    .COUT(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [4]),
    .S1(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [2]),
    .B1(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2]),
    .COUT(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .S1(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [14]),
    .B1(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [14]),
    .COUT(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [14]),
    .S1(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [12]),
    .B1(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [12]),
    .COUT(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [12]),
    .S1(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_6  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [10]),
    .B1(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [10]),
    .COUT(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [10]),
    .S1(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:58.39-58.50|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_7  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [0]),
    .B1(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .S1(\u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:102.5-112.6|../src/tuner_2.v:71.5-78.6|../src/tuner_slice_1k.v:19.5-33.8|../src/ddc_14.v:75.5-83.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_ddc.u_tuner.u_slice_q.sincos_sign_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_ddc.u_tuner.u_slice_q.quad [1]),
    .LSR(\udac.reset ),
    .Q(\u_ddc.u_tuner.u_slice_q.sincos_sign )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/brams_map.v:105.5-111.4" *)
  DP16KD #(
    .CLKAMUX("CLKA"),
    .CLKBMUX("CLKB"),
    .DATA_WIDTH_A(32'd18),
    .DATA_WIDTH_B(32'd18),
    .GSR("DISABLED"),
    .INITVAL_00(320'b00xx000000110000101100xx000000101101100100xx000000101010011100xx000000100111010000xx000000100100001000xx000000100001000000xx000000011101110100xx000000011010101100xx000000010111100100xx000000010100011100xx000000010001010000xx000000001110001000xx000000001011000000xx000000000111111000xx000000000100101100xx0000000000011001),
    .INITVAL_01(320'b00xx000001100010111100xx000001011111110000xx000001011100101000xx000001011001100000xx000001010110011000xx000001010011010000xx000001010000000100xx000001001100111100xx000001001001110100xx000001000110101100xx000001000011100000xx000001000000011000xx000000111101010000xx000000111010001000xx000000110111000000xx0000001100111101),
    .INITVAL_02(320'b00xx000010010101000100xx000010010001111100xx000010001110110100xx000010001011101100xx000010001000100100xx000010000101011100xx000010000010010100xx000001111111001000xx000001111100000000xx000001111000111000xx000001110101110000xx000001110010101000xx000001101111011100xx000001101100010100xx000001101001001100xx0000011001100001),
    .INITVAL_03(320'b00xx000011000111001100xx000011000100000100xx000011000000111100xx000010111101110100xx000010111010101100xx000010110111100000xx000010110100011000xx000010110001010000xx000010101110001000xx000010101011000000xx000010100111111000xx000010100100110000xx000010100001101000xx000010011110100000xx000010011011011000xx0000100110000100),
    .INITVAL_04(320'b00xx000011111001001000xx000011110110000000xx000011110010111000xx000011101111110000xx000011101100101000xx000011101001100100xx000011100110011100xx000011100011010100xx000011100000001100xx000011011101000100xx000011011001111100xx000011010110110100xx000011010011101100xx000011010000100100xx000011001101011100xx0000110010100101),
    .INITVAL_05(320'b00xx000100101010111100xx000100100111110100xx000100100100110000xx000100100001101000xx000100011110100000xx000100011011011000xx000100011000010100xx000100010101001100xx000100010010000100xx000100001110111100xx000100001011110100xx000100001000101100xx000100000101101000xx000100000010100000xx000011111111011000xx0000111111000100),
    .INITVAL_06(320'b00xx000101011100100100xx000101011001100000xx000101010110011000xx000101010011010000xx000101010000001100xx000101001101000100xx000101001010000000xx000101000110111000xx000101000011110000xx000101000000101100xx000100111101100100xx000100111010100000xx000100110111011000xx000100110100010000xx000100110001001000xx0001001011100001),
    .INITVAL_07(320'b00xx000110001110000000xx000110001010111100xx000110000111110100xx000110000100110000xx000110000001101100xx000101111110100100xx000101111011100000xx000101111000011000xx000101110101010100xx000101110010010000xx000101101111001000xx000101101100000100xx000101101000111100xx000101100101111000xx000101100010110000xx0001010111111011),
    .INITVAL_08(320'b00xx000110111111001100xx000110111100001000xx000110111001000100xx000110110110000000xx000110110010111000xx000110101111110100xx000110101100110000xx000110101001101100xx000110100110101000xx000110100011100100xx000110100000011100xx000110011101011000xx000110011010010100xx000110010111010000xx000110010100001000xx0001100100010001),
    .INITVAL_09(320'b00xx000111110000000100xx000111101101000100xx000111101010000000xx000111100110111100xx000111100011111000xx000111100000110100xx000111011101110000xx000111011010110000xx000111010111101100xx000111010100101000xx000111010001100100xx000111001110100000xx000111001011011100xx000111001000011000xx000111000101010100xx0001110000100100),
    .INITVAL_0A(320'b00xx001000100000101100xx001000011101101100xx001000011010101000xx001000010111101000xx001000010100100100xx001000010001100100xx001000001110100000xx001000001011011100xx001000001000011100xx001000000101011000xx001000000010011000xx000111111111010100xx000111111100010000xx000111111001010000xx000111110110001100xx0001111100110010),
    .INITVAL_0B(320'b00xx001001010001000000xx001001001110000000xx001001001010111100xx001001000111111100xx001001000100111100xx001001000001111100xx001000111110111100xx001000111011111000xx001000111000111000xx001000110101111000xx001000110010111000xx001000101111110100xx001000101100110100xx001000101001110000xx001000100110110000xx0010001000111100),
    .INITVAL_0C(320'b00xx001010000000111100xx001001111101111100xx001001111010111100xx001001110111111100xx001001110100111100xx001001110010000000xx001001101111000000xx001001101100000000xx001001101001000000xx001001100110000000xx001001100011000000xx001001100000000000xx001001011101000000xx001001011010000000xx001001010111000000xx0010010101000000),
    .INITVAL_0D(320'b00xx001010110000011100xx001010101101100000xx001010101010100000xx001010100111100100xx001010100100101000xx001010100001101000xx001010011110101100xx001010011011101100xx001010011000110000xx001010010101110000xx001010010010110100xx001010001111110100xx001010001100110100xx001010001001111000xx001010000110111000xx0010100000111110),
    .INITVAL_0E(320'b00xx001011011111100100xx001011011100101000xx001011011001101100xx001011010110110000xx001011010011110100xx001011010000111000xx001011001101111100xx001011001011000000xx001011001000000100xx001011000101001000xx001011000010001100xx001010111111010000xx001010111100010000xx001010111001010100xx001010110110011000xx0010101100110111),
    .INITVAL_0F(320'b00xx001100001110010000xx001100001011011000xx001100001000011100xx001100000101100100xx001100000010101000xx001011111111110000xx001011111100110100xx001011111001111000xx001011110111000000xx001011110100000100xx001011110001001000xx001011101110001100xx001011101011010100xx001011101000011000xx001011100101011100xx0010111000101000),
    .INITVAL_10(320'b00xx001100111100100000xx001100111001101000xx001100110110110000xx001100110011111000xx001100110000111100xx001100101110000100xx001100101011001100xx001100101000010100xx001100100101011100xx001100100010100100xx001100011111101000xx001100011100110000xx001100011001111000xx001100010110111100xx001100010100000100xx0011000100010011),
    .INITVAL_11(320'b00xx001101101010001100xx001101100111011000xx001101100100100000xx001101100001101000xx001101011110110100xx001101011011111100xx001101011001001000xx001101010110010000xx001101010011011000xx001101010000100100xx001101001101101100xx001101001010110100xx001101000111111100xx001101000101000100xx001101000010001100xx0011001111110110),
    .INITVAL_12(320'b00xx001110010111011000xx001110010100100100xx001110010001110000xx001110001110111100xx001110001100001000xx001110001001010100xx001110000110100000xx001110000011101100xx001110000000111000xx001101111110000000xx001101111011001100xx001101111000011000xx001101110101100100xx001101110010101100xx001101101111111000xx0011011011010000),
    .INITVAL_13(320'b00xx001111000100000000xx001111000001010000xx001110111110011100xx001110111011101100xx001110111000111000xx001110110110001000xx001110110011010100xx001110110000100100xx001110101101110000xx001110101011000000xx001110101000001100xx001110100101011000xx001110100010100100xx001110011111110100xx001110011101000000xx0011100110100011),
    .INITVAL_14(320'b00xx001111110000000100xx001111101101010100xx001111101010100100xx001111100111110100xx001111100101001000xx001111100010011000xx001111011111101000xx001111011100111000xx001111011010001000xx001111010111011000xx001111010100101000xx001111010001110100xx001111001111000100xx001111001100010100xx001111001001100100xx0011110001101100),
    .INITVAL_15(320'b00xx010000011011100000xx010000011000110100xx010000010110001000xx010000010011011000xx010000010000101100xx010000001110000000xx010000001011010100xx010000001000100100xx010000000101111000xx010000000011001000xx010000000000011100xx001111111101101100xx001111111011000000xx001111111000010000xx001111110101100000xx0011111100101101),
    .INITVAL_16(320'b00xx010001000110010100xx010001000011101100xx010001000001000000xx010000111110010100xx010000111011101100xx010000111001000000xx010000110110010100xx010000110011101100xx010000110001000000xx010000101110010100xx010000101011101000xx010000101000111100xx010000100110010000xx010000100011100100xx010000100000111000xx0100000111100011),
    .INITVAL_17(320'b00xx010001110000011100xx010001101101111000xx010001101011010000xx010001101000101000xx010001100110000000xx010001100011011000xx010001100000110000xx010001011110001000xx010001011011100000xx010001011000110100xx010001010110001100xx010001010011100100xx010001010000111100xx010001001110010000xx010001001011101000xx0100010010001111),
    .INITVAL_18(320'b00xx010010011001111100xx010010010111011000xx010010010100110100xx010010010010001100xx010010001111101000xx010010001101000100xx010010001010011100xx010010000111111000xx010010000101010100xx010010000010101100xx010010000000001000xx010001111101100000xx010001111010111000xx010001111000010100xx010001110101101100xx0100011100110001),
    .INITVAL_19(320'b00xx010011000010101100xx010011000000001100xx010010111101101000xx010010111011001000xx010010111000100100xx010010110110000100xx010010110011100000xx010010110000111100xx010010101110011000xx010010101011111000xx010010101001010100xx010010100110110000xx010010100100001100xx010010100001101000xx010010011111000100xx0100100111001000),
    .INITVAL_1A(320'b00xx010011101010101100xx010011101000010000xx010011100101110000xx010011100011010000xx010011100000110100xx010011011110010100xx010011011011110100xx010011011001010100xx010011010110110100xx010011010100010100xx010011010001110100xx010011001111010000xx010011001100110000xx010011001010010000xx010011000111110000xx0100110001010011),
    .INITVAL_1B(320'b00xx010100010010000000xx010100001111100100xx010100001101001000xx010100001010101100xx010100001000010000xx010100000101110100xx010100000011011000xx010100000000111000xx010011111110011100xx010011111100000000xx010011111001100100xx010011110111000100xx010011110100101000xx010011110010001000xx010011101111101100xx0100111011010011),
    .INITVAL_1C(320'b00xx010100111000011100xx010100110110000100xx010100110011101100xx010100110001010100xx010100101110111100xx010100101100100000xx010100101010001000xx010100100111110000xx010100100101010100xx010100100010111100xx010100100000100000xx010100011110001000xx010100011011101100xx010100011001010000xx010100010110110100xx0101000101000111),
    .INITVAL_1D(320'b00xx010101011110001000xx010101011011110100xx010101011001100000xx010101010111001000xx010101010100110100xx010101010010011100xx010101010000001000xx010101001101110000xx010101001011011100xx010101001001000100xx010101000110101100xx010101000100010100xx010101000001111100xx010100111111101000xx010100111101010000xx0101001110101110),
    .INITVAL_1E(320'b00xx010110000011000000xx010110000000110000xx010101111110011100xx010101111100001000xx010101111001111000xx010101110111100100xx010101110101010000xx010101110011000000xx010101110000101100xx010101101110011000xx010101101100000100xx010101101001110000xx010101100111011100xx010101100101001000xx010101100010110100xx0101011000001000),
    .INITVAL_1F(320'b00xx010110100111000000xx010110100100110000xx010110100010100100xx010110100000010100xx010110011110000100xx010110011011110100xx010110011001101000xx010110010111011000xx010110010101001000xx010110010010111000xx010110010000101000xx010110001110010100xx010110001100000100xx010110001001110100xx010110000111100100xx0101100001010100),
    .INITVAL_20(320'b00xx010111001010001000xx010111000111111100xx010111000101110100xx010111000011101000xx010111000001011100xx010110111111010000xx010110111101000100xx010110111010111000xx010110111000101100xx010110110110100000xx010110110100010000xx010110110010000100xx010110101111111000xx010110101101101000xx010110101011011100xx0101101010010100),
    .INITVAL_21(320'b00xx010111101100011000xx010111101010010000xx010111101000001000xx010111100110000000xx010111100011111000xx010111100001110000xx010111011111101000xx010111011101100000xx010111011011011000xx010111011001010000xx010111010111000100xx010111010100111100xx010111010010110000xx010111010000101000xx010111001110011100xx0101110011000101),
    .INITVAL_22(320'b00xx011000001101101100xx011000001011101000xx011000001001100100xx011000000111100000xx011000000101011100xx011000000011011000xx011000000001010100xx010111111111010000xx010111111101001000xx010111111011000100xx010111111001000000xx010111110110111000xx010111110100110100xx010111110010101100xx010111110000100100xx0101111011101000),
    .INITVAL_23(320'b00xx011000101110000100xx011000101100000100xx011000101010000100xx011000101000000100xx011000100110000100xx011000100100000100xx011000100010000100xx011000100000000000xx011000011110000000xx011000011100000000xx011000011001111100xx011000010111111100xx011000010101111000xx011000010011110100xx011000010001110100xx0110000011111100),
    .INITVAL_24(320'b00xx011001001101100000xx011001001011100100xx011001001001101000xx011001000111101100xx011001000101110000xx011001000011110100xx011001000001110100xx011000111111111000xx011000111101111100xx011000111011111100xx011000111010000000xx011000111000000000xx011000110110000000xx011000110100000100xx011000110010000100xx0110001100000001),
    .INITVAL_25(320'b00xx011001101100000000xx011001101010001000xx011001101000010000xx011001100110011000xx011001100100011100xx011001100010100100xx011001100000101100xx011001011110110000xx011001011100111000xx011001011010111100xx011001011001000100xx011001010111001000xx011001010101010000xx011001010011010100xx011001010001011000xx0110010011110111),
    .INITVAL_26(320'b00xx011010001001011100xx011010000111101000xx011010000101110100xx011010000100000000xx011010000010001100xx011010000000011000xx011001111110100000xx011001111100101100xx011001111010111000xx011001111001000000xx011001110111001000xx011001110101010100xx011001110011011100xx011001110001100100xx011001101111110000xx0110011011011110),
    .INITVAL_27(320'b00xx011010100101111100xx011010100100001100xx011010100010011100xx011010100000101100xx011010011110111000xx011010011101001000xx011010011011011000xx011010011001101000xx011010010111110100xx011010010110000100xx011010010100010000xx011010010010011100xx011010010000101100xx011010001110111000xx011010001101000100xx0110100010110100),
    .INITVAL_28(320'b00xx011011000001011000xx011010111111101100xx011010111110000000xx011010111100010100xx011010111010101000xx011010111000111000xx011010110111001100xx011010110101100000xx011010110011110000xx011010110010000100xx011010110000010100xx011010101110101000xx011010101100111000xx011010101011001000xx011010101001011100xx0110101001111011),
    .INITVAL_29(320'b00xx011011011011110000xx011011011010001000xx011011011000100000xx011011010110111000xx011011010101010000xx011011010011101000xx011011010010000000xx011011010000011000xx011011001110101100xx011011001101000100xx011011001011011000xx011011001001110000xx011011001000000100xx011011000110011000xx011011000100110000xx0110110000110001),
    .INITVAL_2A(320'b00xx011011110101001000xx011011110011100100xx011011110010000000xx011011110000011100xx011011101110111000xx011011101101010100xx011011101011110000xx011011101010001000xx011011101000100100xx011011100111000000xx011011100101011000xx011011100011110100xx011011100010001100xx011011100000101000xx011011011111000000xx0110110111010110),
    .INITVAL_2B(320'b00xx011100001101011000xx011100001011111000xx011100001010011000xx011100001000111100xx011100000111011100xx011100000101111100xx011100000100011000xx011100000010111000xx011100000001011000xx011011111111111000xx011011111110010100xx011011111100110100xx011011111011010000xx011011111001110000xx011011111000001100xx0110111101101011),
    .INITVAL_2C(320'b00xx011100100100100100xx011100100011001000xx011100100001110000xx011100100000010100xx011100011110111000xx011100011101011100xx011100011100000000xx011100011010100100xx011100011001001000xx011100010111101000xx011100010110001100xx011100010100110000xx011100010011010000xx011100010001110100xx011100010000010100xx0111000011101110),
    .INITVAL_2D(320'b00xx011100111010101000xx011100111001010100xx011100110111111100xx011100110110100100xx011100110101010000xx011100110011111000xx011100110010100000xx011100110001001000xx011100101111110000xx011100101110011000xx011100101101000000xx011100101011100100xx011100101010001100xx011100101000110100xx011100100111011000xx0111001001100000),
    .INITVAL_2E(320'b00xx011101001111101000xx011101001110010100xx011101001101000100xx011101001011110000xx011101001010100000xx011101001001001100xx011101000111111000xx011101000110100100xx011101000101010000xx011101000011111100xx011101000010101000xx011101000001010100xx011101000000000000xx011100111110101100xx011100111101010100xx0111001111000000),
    .INITVAL_2F(320'b00xx011101100011011100xx011101100010010000xx011101100001000000xx011101011111110100xx011101011110100100xx011101011101011000xx011101011100001000xx011101011010111000xx011101011001101100xx011101011000011100xx011101010111001100xx011101010101111100xx011101010100101100xx011101010011011100xx011101010010001000xx0111010100001110),
    .INITVAL_30(320'b00xx011101110110001000xx011101110101000000xx011101110011111000xx011101110010110000xx011101110001100100xx011101110000011100xx011101101111010000xx011101101110001000xx011101101100111100xx011101101011110000xx011101101010100100xx011101101001011100xx011101101000010000xx011101100111000100xx011101100101111000xx0111011001001010),
    .INITVAL_31(320'b00xx011110000111101100xx011110000110101000xx011110000101100100xx011110000100100000xx011110000011011100xx011110000010010100xx011110000001010000xx011110000000001100xx011101111111000100xx011101111101111100xx011101111100111000xx011101111011110000xx011101111010101000xx011101111001100000xx011101111000011000xx0111011101110100),
    .INITVAL_32(320'b00xx011110011000000100xx011110010111000100xx011110010110001000xx011110010101001000xx011110010100000100xx011110010011000100xx011110010010000100xx011110010001000100xx011110010000000100xx011110001111000000xx011110001110000000xx011110001100111100xx011110001011111000xx011110001010111000xx011110001001110100xx0111100010001100),
    .INITVAL_33(320'b00xx011110100111010100xx011110100110011000xx011110100101011100xx011110100100100100xx011110100011101000xx011110100010101100xx011110100001110000xx011110100000110100xx011110011111110100xx011110011110111000xx011110011101111100xx011110011100111100xx011110011100000000xx011110011011000000xx011110011010000100xx0111100110010001),
    .INITVAL_34(320'b00xx011110110101010100xx011110110100100000xx011110110011101000xx011110110010110100xx011110110001111100xx011110110001000100xx011110110000001100xx011110101111010100xx011110101110011100xx011110101101100100xx011110101100101100xx011110101011110100xx011110101010111100xx011110101010000000xx011110101001001000xx0111101010000011),
    .INITVAL_35(320'b00xx011111000010001100xx011111000001011100xx011111000000101000xx011110111111111000xx011110111111000100xx011110111110010100xx011110111101100000xx011110111100101100xx011110111011111100xx011110111011001000xx011110111010010100xx011110111001100000xx011110111000101100xx011110110111110100xx011110110111000000xx0111101101100011),
    .INITVAL_36(320'b00xx011111001101110100xx011111001101001000xx011111001100011100xx011111001011110000xx011111001011000100xx011111001010010100xx011111001001101000xx011111001000111000xx011111001000001100xx011111000111011100xx011111000110101100xx011111000101111100xx011111000101001100xx011111000100011100xx011111000011101100xx0111110000101111),
    .INITVAL_37(320'b00xx011111011000010000xx011111010111101100xx011111010111000100xx011111010110011100xx011111010101110000xx011111010101001000xx011111010100100000xx011111010011111000xx011111010011001100xx011111010010100100xx011111010001111000xx011111010001010000xx011111010000100100xx011111001111111000xx011111001111001100xx0111110011101000),
    .INITVAL_38(320'b00xx011111100001100000xx011111100001000000xx011111100000011100xx011111011111111000xx011111011111010100xx011111011110110000xx011111011110001100xx011111011101101000xx011111011101000100xx011111011100100000xx011111011011111000xx011111011011010100xx011111011010101100xx011111011010001000xx011111011001100000xx0111110110001110),
    .INITVAL_39(320'b00xx011111101001100100xx011111101001000100xx011111101000101000xx011111101000001000xx011111100111101000xx011111100111001100xx011111100110101100xx011111100110001100xx011111100101101100xx011111100101001100xx011111100100101100xx011111100100001000xx011111100011101000xx011111100011001000xx011111100010100100xx0111111000100001),
    .INITVAL_3A(320'b00xx011111110000010100xx011111101111111100xx011111101111100100xx011111101111001100xx011111101110110000xx011111101110011000xx011111101101111100xx011111101101100000xx011111101101001000xx011111101100101100xx011111101100010000xx011111101011110100xx011111101011011000xx011111101010111100xx011111101010011100xx0111111010100000),
    .INITVAL_3B(320'b00xx011111110101111100xx011111110101101000xx011111110101010100xx011111110101000000xx011111110100101000xx011111110100010100xx011111110100000000xx011111110011101000xx011111110011010100xx011111110010111100xx011111110010100100xx011111110010001100xx011111110001111000xx011111110001100000xx011111110001001000xx0111111100001100),
    .INITVAL_3C(320'b00xx011111111010010000xx011111111010000100xx011111111001110100xx011111111001100100xx011111111001010100xx011111111001000100xx011111111000110100xx011111111000100000xx011111111000010000xx011111111000000000xx011111110111101100xx011111110111011100xx011111110111001000xx011111110110110100xx011111110110100100xx0111111101100100),
    .INITVAL_3D(320'b00xx011111111101011000xx011111111101010000xx011111111101000100xx011111111100111000xx011111111100110000xx011111111100100100xx011111111100011000xx011111111100001100xx011111111100000000xx011111111011110100xx011111111011100100xx011111111011011000xx011111111011001100xx011111111010111100xx011111111010110000xx0111111110101000),
    .INITVAL_3E(320'b00xx011111111111010100xx011111111111001100xx011111111111001000xx011111111111000000xx011111111110111100xx011111111110110100xx011111111110101100xx011111111110101000xx011111111110100000xx011111111110011000xx011111111110010000xx011111111110001000xx011111111110000000xx011111111101110100xx011111111101101100xx0111111111011001),
    .INITVAL_3F(320'b00xx011111111111111100xx011111111111111100xx011111111111111100xx011111111111111100xx011111111111111000xx011111111111111000xx011111111111110100xx011111111111110100xx011111111111110000xx011111111111110000xx011111111111101100xx011111111111101000xx011111111111100100xx011111111111100000xx011111111111011100xx0111111111110110),
    .WRITEMODE_A("READBEFOREWRITE"),
    .WRITEMODE_B("READBEFOREWRITE")
  ) \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0  (
    .ADA0(1'h0),
    .ADA1(1'h0),
    .ADA10(1'h0),
    .ADA11(1'h0),
    .ADA12(1'h0),
    .ADA13(1'h0),
    .ADA2(1'h0),
    .ADA3(1'h0),
    .ADA4(1'h0),
    .ADA5(1'h0),
    .ADA6(1'h0),
    .ADA7(1'h0),
    .ADA8(1'h0),
    .ADA9(1'h0),
    .ADB0(1'h0),
    .ADB1(1'h0),
    .ADB10(\u_ddc.u_tuner.u_slice_q.addr [6]),
    .ADB11(\u_ddc.u_tuner.u_slice_q.addr [7]),
    .ADB12(\u_ddc.u_tuner.u_slice_q.addr [8]),
    .ADB13(\u_ddc.u_tuner.u_slice_q.addr [9]),
    .ADB2(1'h0),
    .ADB3(1'h0),
    .ADB4(\u_ddc.u_tuner.u_slice_q.addr [0]),
    .ADB5(\u_ddc.u_tuner.u_slice_q.addr [1]),
    .ADB6(\u_ddc.u_tuner.u_slice_q.addr [2]),
    .ADB7(\u_ddc.u_tuner.u_slice_q.addr [3]),
    .ADB8(\u_ddc.u_tuner.u_slice_q.addr [4]),
    .ADB9(\u_ddc.u_tuner.u_slice_q.addr [5]),
    .CEA(1'h1),
    .CEB(1'h1),
    .CLKA(1'h0),
    .CLKB(clk_adc),
    .DIA0(1'h0),
    .DIA1(1'h0),
    .DIA10(1'h0),
    .DIA11(1'h0),
    .DIA12(1'h0),
    .DIA13(1'h0),
    .DIA14(1'h0),
    .DIA15(1'h0),
    .DIA16(1'h0),
    .DIA17(1'h0),
    .DIA2(1'h0),
    .DIA3(1'h0),
    .DIA4(1'h0),
    .DIA5(1'h0),
    .DIA6(1'h0),
    .DIA7(1'h0),
    .DIA8(1'h0),
    .DIA9(1'h0),
    .DOB0(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [0]),
    .DOB1(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [1]),
    .DOB10(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [10]),
    .DOB11(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [11]),
    .DOB12(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [12]),
    .DOB13(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [13]),
    .DOB14(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [14]),
    .DOB15(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [15]),
    .DOB16(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [16]),
    .DOB17(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [17]),
    .DOB2(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [2]),
    .DOB3(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [3]),
    .DOB4(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [4]),
    .DOB5(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [5]),
    .DOB6(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [6]),
    .DOB7(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [7]),
    .DOB8(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [8]),
    .DOB9(\u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [9]),
    .OCEA(1'h1),
    .OCEB(1'h1),
    .RSTA(1'h0),
    .RSTB(1'h0),
    .WEA(1'h0),
    .WEB(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [15]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [14]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [5]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [4]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [3]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [2]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [1]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [0]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [13]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [12]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [11]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [10]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [9]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [8]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [7]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/demods.v:114.5-154.8|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.l_out_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.out [6]),
    .LSR(\udac.reset ),
    .Q(\udac.rin [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [26]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_1  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [24]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_10  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_11  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_12  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_13  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_14  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_15  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_16  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_17  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_18  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_19  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_2  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [24]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_20  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_21  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_22  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_23  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_24  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_25  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_26  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_3  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [22]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_4  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_5  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [20]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_6  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_7  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [18]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_8  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_9  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [16]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.dcb_acc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(\u_demods.u_am_dcb.u_sat.in [8]),
    .A1(\u_demods.u_am_dcb.u_sat.in [9]),
    .B0(\u_demods.u_am_dcb.dcb_acc [8]),
    .B1(\u_demods.u_am_dcb.dcb_acc [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [8]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(\u_demods.u_am_dcb.u_sat.in [6]),
    .A1(\u_demods.u_am_dcb.u_sat.in [7]),
    .B0(\u_demods.u_am_dcb.dcb_acc [6]),
    .B1(\u_demods.u_am_dcb.dcb_acc [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [6]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_10  (
    .A0(\u_demods.u_am_dcb.u_sat.in [14]),
    .A1(\u_demods.u_am_dcb.u_sat.in [15]),
    .B0(\u_demods.u_am_dcb.dcb_acc [14]),
    .B1(\u_demods.u_am_dcb.dcb_acc [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [14]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_11  (
    .A0(\u_demods.u_am_dcb.u_sat.in [12]),
    .A1(\u_demods.u_am_dcb.u_sat.in [13]),
    .B0(\u_demods.u_am_dcb.dcb_acc [12]),
    .B1(\u_demods.u_am_dcb.dcb_acc [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [12]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_12  (
    .A0(\u_demods.u_am_dcb.u_sat.in [10]),
    .A1(\u_demods.u_am_dcb.u_sat.in [11]),
    .B0(\u_demods.u_am_dcb.dcb_acc [10]),
    .B1(\u_demods.u_am_dcb.dcb_acc [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [10]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_13  (
    .A0(\u_demods.u_am_dcb.u_sat.in [0]),
    .A1(\u_demods.u_am_dcb.u_sat.in [1]),
    .B0(\u_demods.u_am_dcb.dcb_acc [0]),
    .B1(\u_demods.u_am_dcb.dcb_acc [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [0]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(\u_demods.u_am_dcb.u_sat.in [4]),
    .A1(\u_demods.u_am_dcb.u_sat.in [5]),
    .B0(\u_demods.u_am_dcb.dcb_acc [4]),
    .B1(\u_demods.u_am_dcb.dcb_acc [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [4]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_3  (
    .A0(\u_demods.u_am_dcb.u_sat.in [2]),
    .A1(\u_demods.u_am_dcb.u_sat.in [3]),
    .B0(\u_demods.u_am_dcb.dcb_acc [2]),
    .B1(\u_demods.u_am_dcb.dcb_acc [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [2]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4  (
    .A0(\u_demods.u_am_dcb.u_sat.out [15]),
    .A1(1'h0),
    .B0(\u_demods.u_am_dcb.dcb_acc [26]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [26]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [26]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [26]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_5  (
    .A0(\u_demods.u_am_dcb.u_sat.out [15]),
    .A1(\u_demods.u_am_dcb.u_sat.out [15]),
    .B0(\u_demods.u_am_dcb.dcb_acc [24]),
    .B1(\u_demods.u_am_dcb.dcb_acc [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [24]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [26]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [24]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_6  (
    .A0(\u_demods.u_am_dcb.u_sat.out [15]),
    .A1(\u_demods.u_am_dcb.u_sat.out [15]),
    .B0(\u_demods.u_am_dcb.dcb_acc [22]),
    .B1(\u_demods.u_am_dcb.dcb_acc [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [24]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [22]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_7  (
    .A0(\u_demods.u_am_dcb.u_sat.out [15]),
    .A1(\u_demods.u_am_dcb.u_sat.out [15]),
    .B0(\u_demods.u_am_dcb.dcb_acc [20]),
    .B1(\u_demods.u_am_dcb.dcb_acc [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [20]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_8  (
    .A0(\u_demods.u_am_dcb.u_sat.out [15]),
    .A1(\u_demods.u_am_dcb.u_sat.out [15]),
    .B0(\u_demods.u_am_dcb.dcb_acc [18]),
    .B1(\u_demods.u_am_dcb.dcb_acc [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [18]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:33.28-33.45|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_9  (
    .A0(\u_demods.u_am_dcb.u_sat.out [15]),
    .A1(\u_demods.u_am_dcb.u_sat.out [15]),
    .B0(\u_demods.u_am_dcb.dcb_acc [16]),
    .B1(\u_demods.u_am_dcb.dcb_acc [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .COUT(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [16]),
    .S1(\u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.out [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_1  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [14]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_10  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [6]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_11  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [4]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_12  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [4]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_13  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [2]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_14  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [2]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_15  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_16  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_2  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_3  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [12]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_4  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [12]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_5  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [10]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_6  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [10]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_7  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [8]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_8  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [8]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:21.5-39.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_9  (
    .CE(\u_demods.u_r2p.valid ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [6]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.u_sat.in [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [15]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [14]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [5]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [4]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [3]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [2]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [1]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [13]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [12]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [11]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [10]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [9]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [8]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [7]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:52.5-58.8|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_am_dcb.out_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\u_demods.u_am_dcb.u_sat.out [6]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_am_dcb.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [14]),
    .Z(\u_demods.u_am_dcb.u_sat.out [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_1  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [13]),
    .Z(\u_demods.u_am_dcb.u_sat.out [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_10  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [4]),
    .Z(\u_demods.u_am_dcb.u_sat.out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_11  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [3]),
    .Z(\u_demods.u_am_dcb.u_sat.out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_12  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [2]),
    .Z(\u_demods.u_am_dcb.u_sat.out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_13  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [1]),
    .Z(\u_demods.u_am_dcb.u_sat.out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_14  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [0]),
    .Z(\u_demods.u_am_dcb.u_sat.out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_2  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [12]),
    .Z(\u_demods.u_am_dcb.u_sat.out [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_3  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [11]),
    .Z(\u_demods.u_am_dcb.u_sat.out [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_4  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [10]),
    .Z(\u_demods.u_am_dcb.u_sat.out [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_5  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [9]),
    .Z(\u_demods.u_am_dcb.u_sat.out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_6  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [8]),
    .Z(\u_demods.u_am_dcb.u_sat.out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_7  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [7]),
    .Z(\u_demods.u_am_dcb.u_sat.out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_8  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [6]),
    .Z(\u_demods.u_am_dcb.u_sat.out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hcf0c)
  ) \u_demods.u_am_dcb.sat_out_LUT4_Z_9  (
    .A(1'h0),
    .B(\u_demods.u_am_dcb.u_sat.in [15]),
    .C(\u_demods.u_am_dcb.u_sat.out [15]),
    .D(\u_demods.u_am_dcb.u_sat.in [5]),
    .Z(\u_demods.u_am_dcb.u_sat.out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.run )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h77f0)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A [1]),
    .B(\u_demods.u_r2p.itr [3]),
    .C(\u_demods.u_r2p.ena_d1 ),
    .D(\u_demods.u_r2p.run ),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hfa30)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A  (
    .A(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A [1]),
    .B(\u_demods.u_r2p.ena_d1 ),
    .C(\u_demods.u_r2p.itr [3]),
    .D(\u_demods.u_r2p.run ),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h00f4)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z  (
    .A(\u_demods.u_r2p.ena_d1 ),
    .B(\u_demods.u_r2p.itr [1]),
    .C(\u_demods.u_r2p.run ),
    .D(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D [3]),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.run ),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'h700f)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\u_demods.u_r2p.itr [2]),
    .B(\u_demods.u_r2p.itr [3]),
    .C(\u_demods.u_r2p.itr [0]),
    .D(\u_demods.u_r2p.itr [1]),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C_Z ),
    .BLUT(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.run ),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1  (
    .ALUT(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT ),
    .BLUT(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_BLUT ),
    .C0(\u_demods.u_r2p.run ),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hcff0)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.itr [3]),
    .C(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z_C [2]),
    .D(\u_demods.u_r2p.itr [2]),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.itr [0]),
    .D(\u_demods.u_r2p.itr [1]),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z_C [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f00)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.ena_d1 ),
    .D(\u_demods.u_r2p.itr [2]),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f00)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.ena_d1 ),
    .D(\u_demods.u_r2p.itr [0]),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hc0ff)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C  (
    .A(1'h0),
    .B(\u_demods.u_r2p.itr [3]),
    .C(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A [1]),
    .D(\u_demods.u_r2p.itr [0]),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_C_Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hc000)
  ) \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.itr [0]),
    .C(\u_demods.u_r2p.itr [1]),
    .D(\u_demods.u_r2p.itr [2]),
    .Z(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.done_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.done [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.done [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.done_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.done_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.done [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0f00)
  ) \u_demods.u_r2p.done_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.run ),
    .D(\u_demods.u_r2p.run_d1 ),
    .Z(\u_demods.u_r2p.done_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.ena_d1_TRELLIS_FF_Q  (
    .CE(\u_demods.u_r2p.ena_d1_TRELLIS_FF_Q_CE ),
    .CLK(clk_adc),
    .DI(\udac.load ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.ena_d1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.ena_d1_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\udac.reset ),
    .Z(\u_demods.u_r2p.ena_d1_TRELLIS_FF_Q_CE )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.itr_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [3]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.itr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.itr_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [2]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.itr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.itr_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [1]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.itr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.itr_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.itr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.itr_d1_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.itr [3]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.itr_d1_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.itr [2]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.itr_d1_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.itr [1]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.itr_d1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.itr_d1_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.itr [0]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.itr_d1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.mag_CCU2C_A0  (
    .A0(\u_demods.u_r2p.mag [8]),
    .A1(\u_demods.u_r2p.mag [9]),
    .B0(\u_demods.u_am_dcb.dcb_acc [18]),
    .B1(\u_demods.u_am_dcb.dcb_acc [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.mag_CCU2C_A0_COUT [8]),
    .COUT(\u_demods.u_r2p.mag_CCU2C_A0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [8]),
    .S1(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.mag_CCU2C_A0_1  (
    .A0(\u_demods.u_r2p.mag [6]),
    .A1(\u_demods.u_r2p.mag [7]),
    .B0(\u_demods.u_am_dcb.dcb_acc [16]),
    .B1(\u_demods.u_am_dcb.dcb_acc [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.mag_CCU2C_A0_COUT [6]),
    .COUT(\u_demods.u_r2p.mag_CCU2C_A0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [6]),
    .S1(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.mag_CCU2C_A0_2  (
    .A0(\u_demods.u_r2p.mag [4]),
    .A1(\u_demods.u_r2p.mag [5]),
    .B0(\u_demods.u_am_dcb.dcb_acc [14]),
    .B1(\u_demods.u_am_dcb.dcb_acc [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.mag_CCU2C_A0_COUT [4]),
    .COUT(\u_demods.u_r2p.mag_CCU2C_A0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [4]),
    .S1(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.mag_CCU2C_A0_3  (
    .A0(\u_demods.u_r2p.mag [2]),
    .A1(\u_demods.u_r2p.mag [3]),
    .B0(\u_demods.u_am_dcb.dcb_acc [12]),
    .B1(\u_demods.u_am_dcb.dcb_acc [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.mag_CCU2C_A0_COUT [2]),
    .COUT(\u_demods.u_r2p.mag_CCU2C_A0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [2]),
    .S1(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.mag_CCU2C_A0_4  (
    .A0(\u_demods.u_r2p.mag [15]),
    .A1(1'h0),
    .B0(\u_demods.u_am_dcb.dcb_acc [26]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.mag_CCU2C_A0_COUT [16]),
    .COUT(\u_demods.u_r2p.mag_CCU2C_A0_4_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [16]),
    .S1(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.mag_CCU2C_A0_5  (
    .A0(\u_demods.u_r2p.mag [14]),
    .A1(\u_demods.u_r2p.mag [15]),
    .B0(\u_demods.u_am_dcb.dcb_acc [24]),
    .B1(\u_demods.u_am_dcb.dcb_acc [25]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.mag_CCU2C_A0_COUT [14]),
    .COUT(\u_demods.u_r2p.mag_CCU2C_A0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [14]),
    .S1(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.mag_CCU2C_A0_6  (
    .A0(\u_demods.u_r2p.mag [12]),
    .A1(\u_demods.u_r2p.mag [13]),
    .B0(\u_demods.u_am_dcb.dcb_acc [22]),
    .B1(\u_demods.u_am_dcb.dcb_acc [23]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.mag_CCU2C_A0_COUT [12]),
    .COUT(\u_demods.u_r2p.mag_CCU2C_A0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [12]),
    .S1(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.mag_CCU2C_A0_7  (
    .A0(\u_demods.u_r2p.mag [10]),
    .A1(\u_demods.u_r2p.mag [11]),
    .B0(\u_demods.u_am_dcb.dcb_acc [20]),
    .B1(\u_demods.u_am_dcb.dcb_acc [21]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.mag_CCU2C_A0_COUT [10]),
    .COUT(\u_demods.u_r2p.mag_CCU2C_A0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [10]),
    .S1(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/dcb.v:34.28-34.53|../src/demods.v:43.5-50.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.mag_CCU2C_A0_8  (
    .A0(\u_demods.u_r2p.mag [0]),
    .A1(\u_demods.u_r2p.mag [1]),
    .B0(\u_demods.u_am_dcb.dcb_acc [10]),
    .B1(\u_demods.u_am_dcb.dcb_acc [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_demods.u_r2p.mag_CCU2C_A0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [0]),
    .S1(\u_demods.u_r2p.mag_CCU2C_A0_4_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [31]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_1  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [30]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_10  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [21]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_11  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [20]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_12  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [19]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_13  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [18]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_14  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [17]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_15  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [16]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_2  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [29]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_3  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [28]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_4  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [27]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_5  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [26]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_6  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [25]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_7  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [24]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_8  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [23]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mag_TRELLIS_FF_Q_9  (
    .CE(\u_demods.u_r2p.done [1]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale [22]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mag [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [29]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_1  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [28]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_10  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [19]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_11  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [18]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_12  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [17]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_13  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [16]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_14  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [15]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_15  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [14]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_2  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [27]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_3  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [26]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_4  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [25]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_5  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [24]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_6  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [23]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_7  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [22]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_8  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [21]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.mscale_TRELLIS_FF_Q_9  (
    .CE(\u_demods.u_r2p.done [0]),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [20]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.mscale [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:155.27-155.34|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/mul2dsp.v:249.6-253.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v:9.13-16.3" *)
  MULT18X18D \u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI_MULT18X18D_P0  (
    .A0(\u_demods.u_r2p.xacc [4]),
    .A1(\u_demods.u_r2p.xacc [5]),
    .A10(\u_demods.u_r2p.xacc [14]),
    .A11(\u_demods.u_r2p.xacc [15]),
    .A12(\u_demods.u_r2p.xacc [16]),
    .A13(\u_demods.u_r2p.xacc [17]),
    .A14(\u_demods.u_r2p.xacc [18]),
    .A15(\u_demods.u_r2p.xacc [19]),
    .A16(\u_demods.u_r2p.xacc [20]),
    .A17(1'h0),
    .A2(\u_demods.u_r2p.xacc [6]),
    .A3(\u_demods.u_r2p.xacc [7]),
    .A4(\u_demods.u_r2p.xacc [8]),
    .A5(\u_demods.u_r2p.xacc [9]),
    .A6(\u_demods.u_r2p.xacc [10]),
    .A7(\u_demods.u_r2p.xacc [11]),
    .A8(\u_demods.u_r2p.xacc [12]),
    .A9(\u_demods.u_r2p.xacc [13]),
    .B0(1'h1),
    .B1(1'h0),
    .B10(1'h1),
    .B11(1'h0),
    .B12(1'h0),
    .B13(1'h1),
    .B14(1'h0),
    .B15(1'h0),
    .B16(1'h0),
    .B17(1'h0),
    .B2(1'h1),
    .B3(1'h1),
    .B4(1'h1),
    .B5(1'h0),
    .B6(1'h1),
    .B7(1'h1),
    .B8(1'h0),
    .B9(1'h1),
    .C0(1'h0),
    .C1(1'h0),
    .C10(1'h0),
    .C11(1'h0),
    .C12(1'h0),
    .C13(1'h0),
    .C14(1'h0),
    .C15(1'h0),
    .C16(1'h0),
    .C17(1'h0),
    .C2(1'h0),
    .C3(1'h0),
    .C4(1'h0),
    .C5(1'h0),
    .C6(1'h0),
    .C7(1'h0),
    .C8(1'h0),
    .C9(1'h0),
    .P0(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [0]),
    .P1(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [1]),
    .P10(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [10]),
    .P11(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [11]),
    .P12(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [12]),
    .P13(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [13]),
    .P14(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [14]),
    .P15(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [15]),
    .P16(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [16]),
    .P17(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [17]),
    .P18(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [18]),
    .P19(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [19]),
    .P2(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [2]),
    .P20(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [20]),
    .P21(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [21]),
    .P22(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [22]),
    .P23(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [23]),
    .P24(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [24]),
    .P25(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [25]),
    .P26(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [26]),
    .P27(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [27]),
    .P28(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [28]),
    .P29(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [29]),
    .P3(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [3]),
    .P30(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [30]),
    .P31(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI_MULT18X18D_P0_P31 [31]),
    .P32(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI_MULT18X18D_P0_P31 [32]),
    .P33(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI_MULT18X18D_P0_P31 [33]),
    .P34(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI_MULT18X18D_P0_P31 [34]),
    .P35(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI_MULT18X18D_P0_P31 [35]),
    .P4(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [4]),
    .P5(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [5]),
    .P6(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [6]),
    .P7(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [7]),
    .P8(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [8]),
    .P9(\u_demods.u_r2p.mscale_TRELLIS_FF_Q_DI [9]),
    .SIGNEDA(1'h0),
    .SIGNEDB(1'h0),
    .SOURCEA(1'h0),
    .SOURCEB(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'h0f00)
  ) \u_demods.u_r2p.run_d1_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.run_d1 ),
    .D(\u_demods.u_r2p.run ),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hfff0)
  ) \u_demods.u_r2p.run_d1_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.run_d1 ),
    .D(\u_demods.u_r2p.run ),
    .Z(\u_demods.u_r2p.run_d1_LUT4_C_1_Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0  (
    .A0(\u_demods.u_r2p.yacc [4]),
    .A1(\u_demods.u_r2p.yacc [5]),
    .B0(\u_demods.u_r2p.sx [4]),
    .B1(\u_demods.u_r2p.sx [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [2]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [4]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.yacc [4]),
    .A1(\u_demods.u_r2p.yacc [5]),
    .B0(\u_demods.u_r2p.sx [4]),
    .B1(\u_demods.u_r2p.sx [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [2]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [4]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT  (
    .A0(\u_demods.u_r2p.yacc [8]),
    .A1(\u_demods.u_r2p.yacc [9]),
    .B0(\u_demods.u_r2p.sx [8]),
    .B1(\u_demods.u_r2p.sx [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [6]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 [1]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_1  (
    .A0(\u_demods.u_r2p.yacc [6]),
    .A1(\u_demods.u_r2p.yacc [7]),
    .B0(\u_demods.u_r2p.sx [6]),
    .B1(\u_demods.u_r2p.sx [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [4]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S0 [1]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_2  (
    .A0(\u_demods.u_r2p.yacc [2]),
    .A1(\u_demods.u_r2p.yacc [3]),
    .B0(\u_demods.u_r2p.sx [2]),
    .B1(\u_demods.u_r2p.sx [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [0]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [2]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_3  (
    .A0(\u_demods.u_r2p.yacc [18]),
    .A1(\u_demods.u_r2p.yacc [19]),
    .B0(\u_demods.u_r2p.sx [18]),
    .B1(\u_demods.u_r2p.sx [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [16]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S0 [1]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_4  (
    .A0(\u_demods.u_r2p.yacc [16]),
    .A1(\u_demods.u_r2p.yacc [17]),
    .B0(\u_demods.u_r2p.sx [16]),
    .B1(\u_demods.u_r2p.sx [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [14]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S0 [1]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_5  (
    .A0(\u_demods.u_r2p.yacc [14]),
    .A1(\u_demods.u_r2p.yacc [15]),
    .B0(\u_demods.u_r2p.sx [14]),
    .B1(\u_demods.u_r2p.sx [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [12]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S0 [1]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_6  (
    .A0(\u_demods.u_r2p.yacc [12]),
    .A1(\u_demods.u_r2p.yacc [13]),
    .B0(\u_demods.u_r2p.sx [12]),
    .B1(\u_demods.u_r2p.sx [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [10]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S0 [1]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_7  (
    .A0(\u_demods.u_r2p.yacc [10]),
    .A1(\u_demods.u_r2p.yacc [11]),
    .B0(\u_demods.u_r2p.sx [10]),
    .B1(\u_demods.u_r2p.sx [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [8]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S0 [1]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8  (
    .A0(\u_demods.u_r2p.yacc [0]),
    .A1(\u_demods.u_r2p.yacc [1]),
    .B0(\u_demods.u_r2p.sx [0]),
    .B1(\u_demods.u_r2p.sx [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [0]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [0]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT  (
    .A0(\u_demods.u_r2p.yacc [8]),
    .A1(\u_demods.u_r2p.yacc [9]),
    .B0(\u_demods.u_r2p.sx [8]),
    .B1(\u_demods.u_r2p.sx [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [6]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 [0]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1  (
    .A0(\u_demods.u_r2p.yacc [6]),
    .A1(\u_demods.u_r2p.yacc [7]),
    .B0(\u_demods.u_r2p.sx [6]),
    .B1(\u_demods.u_r2p.sx [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [4]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [6]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_2  (
    .A0(\u_demods.u_r2p.yacc [2]),
    .A1(\u_demods.u_r2p.yacc [3]),
    .B0(\u_demods.u_r2p.sx [2]),
    .B1(\u_demods.u_r2p.sx [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [0]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [2]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3  (
    .A0(\u_demods.u_r2p.yacc [18]),
    .A1(\u_demods.u_r2p.yacc [19]),
    .B0(\u_demods.u_r2p.sx [18]),
    .B1(\u_demods.u_r2p.sx [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [16]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [18]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4  (
    .A0(\u_demods.u_r2p.yacc [16]),
    .A1(\u_demods.u_r2p.yacc [17]),
    .B0(\u_demods.u_r2p.sx [16]),
    .B1(\u_demods.u_r2p.sx [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [14]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [16]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5  (
    .A0(\u_demods.u_r2p.yacc [14]),
    .A1(\u_demods.u_r2p.yacc [15]),
    .B0(\u_demods.u_r2p.sx [14]),
    .B1(\u_demods.u_r2p.sx [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [12]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [14]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6  (
    .A0(\u_demods.u_r2p.yacc [12]),
    .A1(\u_demods.u_r2p.yacc [13]),
    .B0(\u_demods.u_r2p.sx [12]),
    .B1(\u_demods.u_r2p.sx [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [10]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [12]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7  (
    .A0(\u_demods.u_r2p.yacc [10]),
    .A1(\u_demods.u_r2p.yacc [11]),
    .B0(\u_demods.u_r2p.sx [10]),
    .B1(\u_demods.u_r2p.sx [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [8]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [10]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8  (
    .A0(\u_demods.u_r2p.yacc [0]),
    .A1(\u_demods.u_r2p.yacc [1]),
    .B0(\u_demods.u_r2p.sx [0]),
    .B1(\u_demods.u_r2p.sx [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [0]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [0]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:48.5-80.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.run_d1_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.run ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.run_d1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_10  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" *)
  LUT4 #(
    .INIT(16'h000f)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" *)
  LUT4 #(
    .INIT(16'h000f)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_10_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_11  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_11_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_11_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_11_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_11_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_11_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_11_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'hff0f)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_11_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_11_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_11_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_11_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_11_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_11_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_11_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_11_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_11_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_11_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_11_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_11_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_12  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_12_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_12_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_12_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_12_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_12_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_12_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'hff0f)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_12_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_12_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_12_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_12_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_12_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_12_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_12_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_12_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_12_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_12_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_12_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_12_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_LUT4_Z_1_A [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_LUT4_Z_2_A [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_3  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_3_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_3_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_3_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_3_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_3_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_3_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_3_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_LUT4_Z_3_A [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_3_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_3_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_3_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_3_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_3_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_3_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_3_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_3_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_3_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_3_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_4  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_4_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_4_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_4_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_4_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_4_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_4_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_4_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_4_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_4_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_4_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_4_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_4_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_4_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_4_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_4_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_LUT4_Z_A [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_4_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_4_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_4_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_5  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_5_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_5_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_5_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_5_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_5_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_5_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_5_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_5_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_5_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_5_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_5_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_5_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_5_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_5_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_5_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_LUT4_Z_1_A [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_5_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_5_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_5_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_6  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_6_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_6_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_6_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_6_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_6_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_6_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_6_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_6_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_6_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_6_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_6_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_6_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_6_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_6_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_6_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_LUT4_Z_2_A [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_6_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_6_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_6_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_7  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_7_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_7_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_7_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_7_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_7_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_7_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_7_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_7_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_7_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_7_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_7_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_7_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_7_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_7_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_7_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_LUT4_Z_3_A [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_7_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_7_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_7_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_8  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_8_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_8_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_8_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_8_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_8_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_8_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_8_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_8_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_8_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_8_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_8_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_8_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_8_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_8_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_8_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_8_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_8_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_8_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_9  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" *)
  LUT4 #(
    .INIT(16'hfff0)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" *)
  LUT4 #(
    .INIT(16'hfff0)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_LUT4_Z_A [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [9]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [8]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [11]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [10]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [5]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [7]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [6]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [1]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" *)
  L6MUX21 \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [2]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [13]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [12]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [15]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [14]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sx_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hccc5)
  ) \u_demods.u_r2p.sx_LUT4_Z  (
    .A(\u_demods.u_r2p.sx_LUT4_Z_A [3]),
    .B(\u_demods.u_r2p.xacc [21]),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hccc5)
  ) \u_demods.u_r2p.sx_LUT4_Z_1  (
    .A(\u_demods.u_r2p.sx_LUT4_Z_1_A [3]),
    .B(\u_demods.u_r2p.xacc [21]),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sx_LUT4_Z_1_A_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_LUT4_Z_1_A_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_LUT4_Z_1_A_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_1_A [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_LUT4_Z_1_A_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_1_A_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h330f)
  ) \u_demods.u_r2p.sx_LUT4_Z_1_A_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc [20]),
    .C(\u_demods.u_r2p.xacc [19]),
    .D(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_1_A_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hccc5)
  ) \u_demods.u_r2p.sx_LUT4_Z_2  (
    .A(\u_demods.u_r2p.sx_LUT4_Z_2_A [3]),
    .B(\u_demods.u_r2p.xacc [21]),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_2_A [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [19]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [18]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [20]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hccc5)
  ) \u_demods.u_r2p.sx_LUT4_Z_3  (
    .A(\u_demods.u_r2p.sx_LUT4_Z_3_A [3]),
    .B(\u_demods.u_r2p.xacc [21]),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_3_A [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [18]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [17]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [20]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [19]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h3335)
  ) \u_demods.u_r2p.sx_LUT4_Z_A_LUT4_Z  (
    .A(\u_demods.u_r2p.xacc [20]),
    .B(\u_demods.u_r2p.xacc [21]),
    .C(\u_demods.u_r2p.itr_d1 [1]),
    .D(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_LUT4_Z_A [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_1  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_1_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f33)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .C(\u_demods.u_r2p.sx_LUT4_Z_1_A [3]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [12]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [11]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [14]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [13]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [8]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [7]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [10]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [9]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [16]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [15]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [18]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [17]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_LUT4_Z  (
    .A(\u_demods.u_r2p.xacc [4]),
    .B(\u_demods.u_r2p.xacc [3]),
    .C(\u_demods.u_r2p.itr_d1 [1]),
    .D(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hac00)
  ) \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B_LUT4_Z_1  (
    .A(\u_demods.u_r2p.xacc [6]),
    .B(\u_demods.u_r2p.xacc [5]),
    .C(\u_demods.u_r2p.itr_d1 [0]),
    .D(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_2  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_2_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f33)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [4]),
    .C(\u_demods.u_r2p.sx_LUT4_Z_2_A [3]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [11]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [10]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [13]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [12]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [7]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [6]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [9]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [8]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [15]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [14]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [17]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [16]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0503)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z  (
    .A(\u_demods.u_r2p.xacc [3]),
    .B(\u_demods.u_r2p.xacc [2]),
    .C(\u_demods.u_r2p.itr_d1 [1]),
    .D(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h5300)
  ) \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1  (
    .A(\u_demods.u_r2p.xacc [5]),
    .B(\u_demods.u_r2p.xacc [4]),
    .C(\u_demods.u_r2p.itr_d1 [0]),
    .D(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sx [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f33)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [2]),
    .C(\u_demods.u_r2p.sx_LUT4_Z_3_A [3]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [10]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [9]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [12]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [11]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [6]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [5]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [8]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [7]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [2]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [3]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [4]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [14]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [13]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [16]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [15]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sx_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [21]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f33)
  ) \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .C(\u_demods.u_r2p.sx_LUT4_Z_A [3]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [17]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [16]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [19]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xacc [18]),
    .Z(\u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_10  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_10_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_10_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_10_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_10_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_10_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_10_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'hff0f)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_10_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_10_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_10_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_10_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_10_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_10_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_10_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_10_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_10_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_10_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_10_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_10_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_11  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_11_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_11_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_11_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_11_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_11_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_11_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'hff0f)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_11_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_11_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_11_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_11_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_11_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_11_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_11_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_11_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_11_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_11_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_11_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_11_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_LUT4_Z_1_A [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_LUT4_Z_2_A [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_3  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_3_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_3_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_3_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_3_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_3_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_3_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_3_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_LUT4_Z_3_A [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_3_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_3_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_3_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_3_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_3_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_3_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_3_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_3_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_3_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_3_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_4  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_4_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_4_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_4_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_4_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_4_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_4_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_4_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_4_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_4_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_4_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_4_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_4_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_4_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_4_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_4_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_LUT4_Z_A [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_4_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_4_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_4_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_5  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_5_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_5_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_5_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_5_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_5_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_5_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_5_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_5_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_5_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_5_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_5_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_5_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_5_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_5_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_5_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_LUT4_Z_1_A [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_5_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_5_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_5_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_6  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_6_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_6_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_6_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_6_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_6_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_6_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_6_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_6_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_6_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [0]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_6_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_6_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_6_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_6_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_6_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_6_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_LUT4_Z_2_A [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_6_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_6_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_6_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_7  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_7_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_7_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_7_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_7_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_7_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_7_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_7_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_7_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_7_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [0]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_7_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_7_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_7_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_7_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_7_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_7_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_LUT4_Z_3_A [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_7_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_7_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_7_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_8  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_8_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_8_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_8_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_8_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_8_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_8_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_8_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_8_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_8_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_8_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_8_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_8_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_8_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_8_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_8_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_8_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_8_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_8_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_9  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" *)
  LUT4 #(
    .INIT(16'h000f)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" *)
  LUT4 #(
    .INIT(16'h000f)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [0]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [1]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" *)
  L6MUX21 \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" *)
  LUT4 #(
    .INIT(16'hffff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_9_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_LUT4_Z_A [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [2]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hccc5)
  ) \u_demods.u_r2p.sy_LUT4_Z  (
    .A(\u_demods.u_r2p.sy_LUT4_Z_A [3]),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hccc5)
  ) \u_demods.u_r2p.sy_LUT4_Z_1  (
    .A(\u_demods.u_r2p.sy_LUT4_Z_1_A [3]),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sy_LUT4_Z_1_A_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_LUT4_Z_1_A_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_LUT4_Z_1_A_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_1_A [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_LUT4_Z_1_A_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_1_A_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h330f)
  ) \u_demods.u_r2p.sy_LUT4_Z_1_A_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc [19]),
    .C(\u_demods.u_r2p.yacc [18]),
    .D(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_1_A_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hccc5)
  ) \u_demods.u_r2p.sy_LUT4_Z_2  (
    .A(\u_demods.u_r2p.sy_LUT4_Z_2_A [3]),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_2_A [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [18]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [17]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [19]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_2_A_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'hccc5)
  ) \u_demods.u_r2p.sy_LUT4_Z_3  (
    .A(\u_demods.u_r2p.sy_LUT4_Z_3_A [3]),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .C(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_3_A [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [17]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [16]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [19]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [18]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h3335)
  ) \u_demods.u_r2p.sy_LUT4_Z_A_LUT4_Z  (
    .A(\u_demods.u_r2p.yacc [19]),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .C(\u_demods.u_r2p.itr_d1 [1]),
    .D(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_LUT4_Z_A [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_1  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_1_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f33)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [4]),
    .C(\u_demods.u_r2p.sy_LUT4_Z_1_A [3]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [11]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [10]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [13]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [12]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [7]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [6]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [9]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [8]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [15]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [14]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [17]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [16]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0503)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_LUT4_Z  (
    .A(\u_demods.u_r2p.yacc [3]),
    .B(\u_demods.u_r2p.yacc [2]),
    .C(\u_demods.u_r2p.itr_d1 [1]),
    .D(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h5300)
  ) \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B_LUT4_Z_1  (
    .A(\u_demods.u_r2p.yacc [5]),
    .B(\u_demods.u_r2p.yacc [4]),
    .C(\u_demods.u_r2p.itr_d1 [0]),
    .D(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f33)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [2]),
    .C(\u_demods.u_r2p.sy_LUT4_Z_2_A [3]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [10]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [9]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [12]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [11]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [6]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [8]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [7]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [2]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [3]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [4]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [14]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [13]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [16]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [15]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.sy [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f33)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [2]),
    .C(\u_demods.u_r2p.sy_LUT4_Z_3_A [3]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [9]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [8]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [11]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [10]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [4]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [7]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [6]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [2]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" *)
  LUT4 #(
    .INIT(16'h0000)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [3]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [13]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [12]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [15]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [14]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.sy_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'h0f33)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .C(\u_demods.u_r2p.sy_LUT4_Z_A [3]),
    .D(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [12]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [11]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [14]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [13]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [8]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [7]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [10]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [9]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" *)
  L6MUX21 \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3  (
    .D0(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 ),
    .D1(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 ),
    .SD(\u_demods.u_r2p.itr_d1 [1]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [4]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [3]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [6]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [5]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_3_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [16]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [15]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" *)
  PFUMX \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.itr_d1 [0]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [18]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yacc [17]),
    .Z(\u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:140.5-162.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.valid_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.done [1]),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [7]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [11]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [11]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [6]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [10]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [10]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0  (
    .A0(\u_demods.u_r2p.sy [10]),
    .A1(\u_demods.u_r2p.sy [11]),
    .B0(\u_demods.u_r2p.xacc [10]),
    .B1(\u_demods.u_r2p.xacc [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [9]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [11]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [10]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.xacc [10]),
    .A1(\u_demods.u_r2p.xacc [11]),
    .B0(\u_demods.u_r2p.sy [10]),
    .B1(\u_demods.u_r2p.sy [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [9]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [11]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [10]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [5]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [9]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [9]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [8]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [8]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0  (
    .A0(\u_demods.u_r2p.sy [8]),
    .A1(\u_demods.u_r2p.sy [9]),
    .B0(\u_demods.u_r2p.xacc [8]),
    .B1(\u_demods.u_r2p.xacc [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [7]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [9]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [8]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.xacc [8]),
    .A1(\u_demods.u_r2p.xacc [9]),
    .B0(\u_demods.u_r2p.sy [8]),
    .B1(\u_demods.u_r2p.sy [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [7]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [9]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [8]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [7]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [7]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [2]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [6]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [6]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0  (
    .A0(\u_demods.u_r2p.sy [6]),
    .A1(\u_demods.u_r2p.sy [7]),
    .B0(\u_demods.u_r2p.xacc [6]),
    .B1(\u_demods.u_r2p.xacc [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [5]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [7]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [6]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.xacc [6]),
    .A1(\u_demods.u_r2p.xacc [7]),
    .B0(\u_demods.u_r2p.sy [6]),
    .B1(\u_demods.u_r2p.sy [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [5]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [7]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [6]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [1]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [5]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [5]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [0]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [4]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0  (
    .A0(\u_demods.u_r2p.sy [4]),
    .A1(\u_demods.u_r2p.sy [5]),
    .B0(\u_demods.u_r2p.xacc [4]),
    .B1(\u_demods.u_r2p.xacc [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [3]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [5]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [4]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.xacc [4]),
    .A1(\u_demods.u_r2p.xacc [5]),
    .B0(\u_demods.u_r2p.sy [4]),
    .B1(\u_demods.u_r2p.sy [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [3]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [5]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [4]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_18  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_18_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_18_DI_LUT4_Z  (
    .A(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [3]),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [3]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_18_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_19  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_19_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_19_DI_LUT4_Z  (
    .A(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [2]),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [2]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_19_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [15]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [20]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [20]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_20  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_20_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_20_DI_LUT4_Z  (
    .A(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [1]),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [1]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_20_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_21  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_21_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_21_DI_LUT4_Z  (
    .A(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [0]),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [0]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_21_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [15]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [19]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [19]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [14]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [18]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [18]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0  (
    .A0(\u_demods.u_r2p.sy [18]),
    .A1(\u_demods.u_r2p.sy [19]),
    .B0(\u_demods.u_r2p.xacc [18]),
    .B1(\u_demods.u_r2p.xacc [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [17]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [19]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [18]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.xacc [18]),
    .A1(\u_demods.u_r2p.xacc [19]),
    .B0(\u_demods.u_r2p.sy [18]),
    .B1(\u_demods.u_r2p.sy [19]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [17]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [19]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [18]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [13]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [17]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [17]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [12]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [16]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [16]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0  (
    .A0(\u_demods.u_r2p.sy [16]),
    .A1(\u_demods.u_r2p.sy [17]),
    .B0(\u_demods.u_r2p.xacc [16]),
    .B1(\u_demods.u_r2p.xacc [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [15]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [17]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [16]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.xacc [16]),
    .A1(\u_demods.u_r2p.xacc [17]),
    .B0(\u_demods.u_r2p.sy [16]),
    .B1(\u_demods.u_r2p.sy [17]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [15]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [17]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [16]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [11]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [15]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [15]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [10]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [14]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [14]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0  (
    .A0(\u_demods.u_r2p.sy [14]),
    .A1(\u_demods.u_r2p.sy [15]),
    .B0(\u_demods.u_r2p.xacc [14]),
    .B1(\u_demods.u_r2p.xacc [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [13]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [14]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.xacc [14]),
    .A1(\u_demods.u_r2p.xacc [15]),
    .B0(\u_demods.u_r2p.sy [14]),
    .B1(\u_demods.u_r2p.sy [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [13]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [14]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [9]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [13]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [13]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.xacc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [8]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [12]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [12]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0  (
    .A0(\u_demods.u_r2p.sy [12]),
    .A1(\u_demods.u_r2p.sy [13]),
    .B0(\u_demods.u_r2p.xacc [12]),
    .B1(\u_demods.u_r2p.xacc [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [11]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [13]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [12]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.xacc [12]),
    .A1(\u_demods.u_r2p.xacc [13]),
    .B0(\u_demods.u_r2p.sy [12]),
    .B1(\u_demods.u_r2p.sy [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [11]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [13]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [12]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT  (
    .A0(\u_demods.u_r2p.xacc [2]),
    .A1(\u_demods.u_r2p.xacc [3]),
    .B0(\u_demods.u_r2p.sy [2]),
    .B1(\u_demods.u_r2p.sy [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [1]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [3]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [2]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_1  (
    .A0(\u_demods.u_r2p.xacc [0]),
    .A1(\u_demods.u_r2p.xacc [1]),
    .B0(\u_demods.u_r2p.sy [0]),
    .B1(\u_demods.u_r2p.sy [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [1]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [0]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT  (
    .A0(\u_demods.u_r2p.sy [2]),
    .A1(\u_demods.u_r2p.sy [3]),
    .B0(\u_demods.u_r2p.xacc [2]),
    .B1(\u_demods.u_r2p.xacc [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [1]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [3]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [2]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_1  (
    .A0(\u_demods.u_r2p.sy [0]),
    .A1(\u_demods.u_r2p.sy [1]),
    .B0(\u_demods.u_r2p.xacc [0]),
    .B1(\u_demods.u_r2p.xacc [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [1]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [0]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.xi [15]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .C(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [1]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:128.29-128.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1  (
    .A0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .A1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .B0(\u_demods.u_r2p.xacc [20]),
    .B1(\u_demods.u_r2p.xacc [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [19]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [21]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [20]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:122.29-122.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1  (
    .A0(\u_demods.u_r2p.xacc [20]),
    .A1(\u_demods.u_r2p.xacc [21]),
    .B0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .B1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [19]),
    .COUT(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [21]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [20]),
    .S1(\u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [5]),
    .C(\u_demods.u_r2p.x [5]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_10_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .C(\u_demods.u_r2p.x [4]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_11_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .C(\u_demods.u_r2p.x [3]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_12_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .C(\u_demods.u_r2p.x [2]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_13_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [1]),
    .C(\u_demods.u_r2p.x [1]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_14_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hf0cc)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.x [0]),
    .C(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_15_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [14]),
    .C(\u_demods.u_r2p.x [14]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [13]),
    .C(\u_demods.u_r2p.x [13]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [12]),
    .C(\u_demods.u_r2p.x [12]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [11]),
    .C(\u_demods.u_r2p.x [11]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [10]),
    .C(\u_demods.u_r2p.x [10]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [9]),
    .C(\u_demods.u_r2p.x [9]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [8]),
    .C(\u_demods.u_r2p.x [8]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [7]),
    .C(\u_demods.u_r2p.x [7]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.xi_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.xi [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .C(\u_demods.u_r2p.x [6]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" *)
  LUT4 #(
    .INIT(16'hf000)
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\u_demods.u_r2p.x [15]),
    .D(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [15]),
    .Z(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.x [8]),
    .B1(\u_demods.u_r2p.x [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [8]),
    .COUT(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [8]),
    .S1(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.x [6]),
    .B1(\u_demods.u_r2p.x [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [6]),
    .COUT(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .S1(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.x [4]),
    .B1(\u_demods.u_r2p.x [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [4]),
    .COUT(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .S1(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.x [2]),
    .B1(\u_demods.u_r2p.x [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [2]),
    .COUT(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .S1(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.x [14]),
    .B1(\u_demods.u_r2p.x [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [14]),
    .COUT(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [14]),
    .S1(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.x [12]),
    .B1(\u_demods.u_r2p.x [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [12]),
    .COUT(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [12]),
    .S1(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_6  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.x [10]),
    .B1(\u_demods.u_r2p.x [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [10]),
    .COUT(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [10]),
    .S1(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:36.34-36.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_7  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.x [0]),
    .B1(\u_demods.u_r2p.x [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .S1(\u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_1  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_10  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [6]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [10]),
    .C(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S0 [1]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_11  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [5]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [8]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [8]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_12  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 [0]),
    .C(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 [1]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_13  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [6]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [6]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_14  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [2]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [6]),
    .C(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S0 [1]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_15  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [1]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [4]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_16  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [0]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [4]),
    .C(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_17  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_17_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_17_DI_LUT4_Z  (
    .A(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [2]),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [2]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_17_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_18  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_18_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_18_DI_LUT4_Z  (
    .A(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [2]),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [2]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_18_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_19  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_19_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_19_DI_LUT4_Z  (
    .A(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [0]),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [0]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_19_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [15]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [18]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [18]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_2  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_20  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_20_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_20_DI_LUT4_Z  (
    .A(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [0]),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [0]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_20_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [14]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [18]),
    .C(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S0 [1]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_3  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [13]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [16]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [16]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_4  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [12]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [16]),
    .C(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S0 [1]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_5  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [11]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [14]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [14]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_6  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [10]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [14]),
    .C(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S0 [1]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_7  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [9]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [12]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [12]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_8  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [8]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [12]),
    .C(\u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S0 [1]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:102.5-134.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_9  (
    .CE(\u_demods.u_r2p.run_d1_LUT4_C_1_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI ),
    .LSR(\udac.reset ),
    .Q(\u_demods.u_r2p.yacc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [7]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [10]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [10]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" *)
  PFUMX \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" *)
  LUT4 #(
    .INIT(16'hff00)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\u_demods.u_r2p.yi [15]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .C(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [1]),
    .D(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .Z(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:123.29-123.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0  (
    .A0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.sx [20]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [18]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:129.29-129.38|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1  (
    .A0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3]),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.sx [20]),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [18]),
    .COUT(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [1]),
    .S1(\u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_1  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_10  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [5]),
    .C(\u_demods.u_r2p.y [5]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_10_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_11  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [4]),
    .C(\u_demods.u_r2p.y [4]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_11_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_12  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [3]),
    .C(\u_demods.u_r2p.y [3]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_12_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_13  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .C(\u_demods.u_r2p.y [2]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_13_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_14  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .C(\u_demods.u_r2p.y [1]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_14_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_15  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\u_demods.u_r2p.y [0]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_15_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [14]),
    .C(\u_demods.u_r2p.y [14]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_1_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_2  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [13]),
    .C(\u_demods.u_r2p.y [13]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_2_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_3  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [12]),
    .C(\u_demods.u_r2p.y [12]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_3_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_4  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [11]),
    .C(\u_demods.u_r2p.y [11]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_4_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_5  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [10]),
    .C(\u_demods.u_r2p.y [10]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_5_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_6  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [9]),
    .C(\u_demods.u_r2p.y [9]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_6_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_7  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [8]),
    .C(\u_demods.u_r2p.y [8]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_7_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_8  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [7]),
    .C(\u_demods.u_r2p.y [7]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_8_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:27.5-42.8|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" *)
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_9  (
    .CE(\u_ddc.u_fir.valid_LUT4_D_Z ),
    .CLK(clk_adc),
    .DI(\u_demods.u_r2p.yi_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\u_demods.u_r2p.yi [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [6]),
    .C(\u_demods.u_r2p.y [6]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_9_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" *)
  LUT4 #(
    .INIT(16'hccf0)
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [15]),
    .C(\u_demods.u_r2p.y [15]),
    .D(\u_demods.u_r2p.x [15]),
    .Z(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.y [8]),
    .B1(\u_demods.u_r2p.y [9]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [8]),
    .COUT(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [8]),
    .S1(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.y [6]),
    .B1(\u_demods.u_r2p.y [7]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6]),
    .COUT(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [6]),
    .S1(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.y [4]),
    .B1(\u_demods.u_r2p.y [5]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4]),
    .COUT(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [4]),
    .S1(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.y [2]),
    .B1(\u_demods.u_r2p.y [3]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2]),
    .COUT(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [2]),
    .S1(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.y [14]),
    .B1(\u_demods.u_r2p.y [15]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [14]),
    .COUT(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [14]),
    .S1(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.y [12]),
    .B1(\u_demods.u_r2p.y [13]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [12]),
    .COUT(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [12]),
    .S1(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_6  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.y [10]),
    .B1(\u_demods.u_r2p.y [11]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [10]),
    .COUT(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [10]),
    .S1(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:122.5-129.6|../src/r2p.v:37.34-37.36|../src/demods.v:24.5-31.6|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_7  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\u_demods.u_r2p.y [0]),
    .B1(\u_demods.u_r2p.y [1]),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .S1(\u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\udac.lob_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\udac.rob [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\udac.rin [14]),
    .LSR(1'h0),
    .Q(\udac.rob [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\udac.rin [5]),
    .LSR(1'h0),
    .Q(\udac.rob [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\udac.rin [4]),
    .LSR(1'h0),
    .Q(\udac.rob [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\udac.rin [3]),
    .LSR(1'h0),
    .Q(\udac.rob [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\udac.rin [2]),
    .LSR(1'h0),
    .Q(\udac.rob [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\udac.rin [1]),
    .LSR(1'h0),
    .Q(\udac.rob [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\udac.rin [0]),
    .LSR(1'h0),
    .Q(\udac.rob [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\udac.rin [13]),
    .LSR(1'h0),
    .Q(\udac.rob [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\udac.rin [12]),
    .LSR(1'h0),
    .Q(\udac.rob [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\udac.rin [11]),
    .LSR(1'h0),
    .Q(\udac.rob [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\udac.rin [10]),
    .LSR(1'h0),
    .Q(\udac.rob [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\udac.rin [9]),
    .LSR(1'h0),
    .Q(\udac.rob [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\udac.rin [8]),
    .LSR(1'h0),
    .Q(\udac.rob [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\udac.rin [7]),
    .LSR(1'h0),
    .Q(\udac.rob [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:14.2-18.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lob_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\udac.rin [6]),
    .LSR(1'h0),
    .Q(\udac.rob [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" *)
  LUT4 #(
    .INIT(16'h00ff)
  ) \udac.lob_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\udac.rin [15]),
    .Z(\udac.lob_TRELLIS_FF_Q_DI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.lsdacc_CCU2C_B0  (
    .A0(\udac.rob [8]),
    .A1(\udac.rob [9]),
    .B0(\udac.lsdacc [8]),
    .B1(\udac.lsdacc [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [6]),
    .COUT(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.lsdacc_CCU2C_B0_S0 [8]),
    .S1(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.lsdacc_CCU2C_B0_1  (
    .A0(\udac.rob [6]),
    .A1(\udac.rob [7]),
    .B0(\udac.lsdacc [6]),
    .B1(\udac.lsdacc [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [4]),
    .COUT(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.lsdacc_CCU2C_B0_S0 [6]),
    .S1(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.lsdacc_CCU2C_B0_2  (
    .A0(\udac.rob [4]),
    .A1(\udac.rob [5]),
    .B0(\udac.lsdacc [4]),
    .B1(\udac.lsdacc [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [2]),
    .COUT(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.lsdacc_CCU2C_B0_S0 [4]),
    .S1(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.lsdacc_CCU2C_B0_3  (
    .A0(\udac.rob [2]),
    .A1(\udac.rob [3]),
    .B0(\udac.lsdacc [2]),
    .B1(\udac.lsdacc [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [0]),
    .COUT(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.lsdacc_CCU2C_B0_S0 [2]),
    .S1(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.lsdacc_CCU2C_B0_4  (
    .A0(\udac.rob [14]),
    .A1(\udac.rob [15]),
    .B0(\udac.lsdacc [14]),
    .B1(\udac.lsdacc [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [12]),
    .COUT(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.lsdacc_CCU2C_B0_S0 [14]),
    .S1(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.lsdacc_CCU2C_B0_5  (
    .A0(\udac.rob [12]),
    .A1(\udac.rob [13]),
    .B0(\udac.lsdacc [12]),
    .B1(\udac.lsdacc [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [10]),
    .COUT(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.lsdacc_CCU2C_B0_S0 [12]),
    .S1(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.lsdacc_CCU2C_B0_6  (
    .A0(\udac.rob [10]),
    .A1(\udac.rob [11]),
    .B0(\udac.lsdacc [10]),
    .B1(\udac.lsdacc [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [8]),
    .COUT(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.lsdacc_CCU2C_B0_S0 [10]),
    .S1(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.lsdacc_CCU2C_B0_7  (
    .A0(\udac.rob [0]),
    .A1(\udac.rob [1]),
    .B0(\udac.lsdacc [0]),
    .B1(\udac.lsdacc [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [0]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.lsdacc_CCU2C_B0_S0 [0]),
    .S1(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:24.13-24.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [14]),
    .COUT(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.lsdacc_CCU2C_B0_S0 [16]),
    .S1(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [14]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0 [14]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [4]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0 [4]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [2]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0 [2]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [0]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0 [0]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [12]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0 [12]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [10]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0 [10]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [8]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0 [8]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [6]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.lsdacc_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\udac.lsdacc_CCU2C_B0_S0 [6]),
    .LSR(1'h0),
    .Q(\udac.lsdacc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.rsdacc_CCU2C_B0  (
    .A0(\udac.rob [8]),
    .A1(\udac.rob [9]),
    .B0(\udac.rsdacc [8]),
    .B1(\udac.rsdacc [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [6]),
    .COUT(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.rsdacc_CCU2C_B0_S0 [8]),
    .S1(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.rsdacc_CCU2C_B0_1  (
    .A0(\udac.rob [6]),
    .A1(\udac.rob [7]),
    .B0(\udac.rsdacc [6]),
    .B1(\udac.rsdacc [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [4]),
    .COUT(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.rsdacc_CCU2C_B0_S0 [6]),
    .S1(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.rsdacc_CCU2C_B0_2  (
    .A0(\udac.rob [4]),
    .A1(\udac.rob [5]),
    .B0(\udac.rsdacc [4]),
    .B1(\udac.rsdacc [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [2]),
    .COUT(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.rsdacc_CCU2C_B0_S0 [4]),
    .S1(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.rsdacc_CCU2C_B0_3  (
    .A0(\udac.rob [2]),
    .A1(\udac.rob [3]),
    .B0(\udac.rsdacc [2]),
    .B1(\udac.rsdacc [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [0]),
    .COUT(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.rsdacc_CCU2C_B0_S0 [2]),
    .S1(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.rsdacc_CCU2C_B0_4  (
    .A0(\udac.rob [14]),
    .A1(\udac.rob [15]),
    .B0(\udac.rsdacc [14]),
    .B1(\udac.rsdacc [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [12]),
    .COUT(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.rsdacc_CCU2C_B0_S0 [14]),
    .S1(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.rsdacc_CCU2C_B0_5  (
    .A0(\udac.rob [12]),
    .A1(\udac.rob [13]),
    .B0(\udac.rsdacc [12]),
    .B1(\udac.rsdacc [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [10]),
    .COUT(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.rsdacc_CCU2C_B0_S0 [12]),
    .S1(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.rsdacc_CCU2C_B0_6  (
    .A0(\udac.rob [10]),
    .A1(\udac.rob [11]),
    .B0(\udac.rsdacc [10]),
    .B1(\udac.rsdacc [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [8]),
    .COUT(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.rsdacc_CCU2C_B0_S0 [10]),
    .S1(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.rsdacc_CCU2C_B0_7  (
    .A0(\udac.rob [0]),
    .A1(\udac.rob [1]),
    .B0(\udac.rsdacc [0]),
    .B1(\udac.rsdacc [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [0]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.rsdacc_CCU2C_B0_S0 [0]),
    .S1(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:25.13-25.45|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" *)
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [14]),
    .COUT(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\udac.rsdacc_CCU2C_B0_S0 [16]),
    .S1(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [14]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_1  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0 [14]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_10  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [4]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_11  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0 [4]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_12  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [2]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_13  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0 [2]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_14  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [0]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_15  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0 [0]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_2  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [12]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_3  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0 [12]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_4  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [10]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_5  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0 [10]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_6  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [8]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_7  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0 [8]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_8  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [6]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ocadc.v:134.10-139.3|../src/pdm_dac.v:22.2-26.5|/opt/openfpga/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" *)
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \udac.rsdacc_TRELLIS_FF_Q_9  (
    .CLK(clk_adc),
    .DI(\udac.rsdacc_CCU2C_B0_S0 [6]),
    .LSR(1'h0),
    .Q(\udac.rsdacc [6])
  );
  assign USB_PULLUP = 1'hx;
  assign LED3 = PDM_L;
  assign \udac.rsdacc_CCU2C_B0_S0 [1] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [0];
  assign \udac.rsdacc_CCU2C_B0_S0 [3] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [2];
  assign \udac.rsdacc_CCU2C_B0_S0 [5] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [4];
  assign \udac.rsdacc_CCU2C_B0_S0 [7] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [6];
  assign \udac.rsdacc_CCU2C_B0_S0 [9] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [8];
  assign \udac.rsdacc_CCU2C_B0_S0 [11] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [10];
  assign \udac.rsdacc_CCU2C_B0_S0 [13] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [12];
  assign \udac.rsdacc_CCU2C_B0_S0 [15] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [14];
  assign \udac.rsdacc_CCU2C_B0_COUT [0] = 1'h0;
  assign \udac.rsdacc_CCU2C_B0_COUT [2] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [0];
  assign \udac.rsdacc_CCU2C_B0_COUT [4] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [2];
  assign \udac.rsdacc_CCU2C_B0_COUT [6] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [4];
  assign \udac.rsdacc_CCU2C_B0_COUT [8] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [6];
  assign \udac.rsdacc_CCU2C_B0_COUT [10] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [8];
  assign \udac.rsdacc_CCU2C_B0_COUT [12] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [10];
  assign \udac.rsdacc_CCU2C_B0_COUT [14] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [12];
  assign \udac.rsdacc_CCU2C_B0_COUT [16] = \udac.rsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [14];
  assign \udac.rsdacc_CCU2C_B0_COUT [17] = 1'h0;
  assign \udac.rsdacc [16] = PDM_R;
  assign \udac.rpdm  = PDM_R;
  assign \udac.lsdacc_CCU2C_B0_S0 [1] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [0];
  assign \udac.lsdacc_CCU2C_B0_S0 [3] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [2];
  assign \udac.lsdacc_CCU2C_B0_S0 [5] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [4];
  assign \udac.lsdacc_CCU2C_B0_S0 [7] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [6];
  assign \udac.lsdacc_CCU2C_B0_S0 [9] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [8];
  assign \udac.lsdacc_CCU2C_B0_S0 [11] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [10];
  assign \udac.lsdacc_CCU2C_B0_S0 [13] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [12];
  assign \udac.lsdacc_CCU2C_B0_S0 [15] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_S1 [14];
  assign \udac.lsdacc_CCU2C_B0_COUT [0] = 1'h0;
  assign \udac.lsdacc_CCU2C_B0_COUT [2] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [0];
  assign \udac.lsdacc_CCU2C_B0_COUT [4] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [2];
  assign \udac.lsdacc_CCU2C_B0_COUT [6] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [4];
  assign \udac.lsdacc_CCU2C_B0_COUT [8] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [6];
  assign \udac.lsdacc_CCU2C_B0_COUT [10] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [8];
  assign \udac.lsdacc_CCU2C_B0_COUT [12] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [10];
  assign \udac.lsdacc_CCU2C_B0_COUT [14] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [12];
  assign \udac.lsdacc_CCU2C_B0_COUT [16] = \udac.lsdacc_CCU2C_B0_S0_CCU2C_S0_COUT [14];
  assign \udac.lsdacc_CCU2C_B0_COUT [17] = 1'h0;
  assign \udac.lsdacc [16] = PDM_L;
  assign \udac.lpdm  = PDM_L;
  assign \udac.lob [0] = \udac.rob [0];
  assign \udac.lob [1] = \udac.rob [1];
  assign \udac.lob [2] = \udac.rob [2];
  assign \udac.lob [3] = \udac.rob [3];
  assign \udac.lob [4] = \udac.rob [4];
  assign \udac.lob [5] = \udac.rob [5];
  assign \udac.lob [6] = \udac.rob [6];
  assign \udac.lob [7] = \udac.rob [7];
  assign \udac.lob [8] = \udac.rob [8];
  assign \udac.lob [9] = \udac.rob [9];
  assign \udac.lob [10] = \udac.rob [10];
  assign \udac.lob [11] = \udac.rob [11];
  assign \udac.lob [12] = \udac.rob [12];
  assign \udac.lob [13] = \udac.rob [13];
  assign \udac.lob [14] = \udac.rob [14];
  assign \udac.lob [15] = \udac.rob [15];
  assign \udac.lin [0] = \udac.rin [0];
  assign \udac.lin [1] = \udac.rin [1];
  assign \udac.lin [2] = \udac.rin [2];
  assign \udac.lin [3] = \udac.rin [3];
  assign \udac.lin [4] = \udac.rin [4];
  assign \udac.lin [5] = \udac.rin [5];
  assign \udac.lin [6] = \udac.rin [6];
  assign \udac.lin [7] = \udac.rin [7];
  assign \udac.lin [8] = \udac.rin [8];
  assign \udac.lin [9] = \udac.rin [9];
  assign \udac.lin [10] = \udac.rin [10];
  assign \udac.lin [11] = \udac.rin [11];
  assign \udac.lin [12] = \udac.rin [12];
  assign \udac.lin [13] = \udac.rin [13];
  assign \udac.lin [14] = \udac.rin [14];
  assign \udac.lin [15] = \udac.rin [15];
  assign \udac.clk  = clk_adc;
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0] = 1'h1;
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [1] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [2] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [3];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [3] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [4] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [5];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [5] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [6] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [7];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [7] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [8];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [8] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [9];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [9] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [10];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [10] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [11];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [11] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [12];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [12] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [13];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [13] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [14];
  assign \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [14] = \u_demods.u_r2p.yi_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [15];
  assign \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.yi [15];
  assign \u_demods.u_r2p.yacc [20] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [0] = 1'h1;
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [1] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [2];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [2] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [3];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [3] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [4];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [4] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [5];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [5] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [6];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [6] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [7];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [7] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [8];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [8] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [9];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [9] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [10];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [10] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [11];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [11] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [12];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [12] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [13];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [13] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [14];
  assign \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_4_COUT [14] = \u_demods.u_r2p.xi_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [15];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [15];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [21] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [1];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [0] = 1'h0;
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [0];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [2] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [1];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [3] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [2];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [4] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [5] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [6] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [5];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [7] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [6];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [8] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [7];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [9] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [8];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [10] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [9];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [11] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [10];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [12] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [11];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [13] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [12];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [14] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [13];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [15] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [14];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [16] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [15];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [17] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [16];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [18] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [17];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [19] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [18];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [20] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [19];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [21] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_COUT [20];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [21] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [0];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [0] = 1'h1;
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [0];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [2] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [1];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [3] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [2];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [4] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [5] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [6] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [5];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [7] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [6];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [8] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [7];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [9] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [8];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [10] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [9];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [11] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [10];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [12] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [11];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [13] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [12];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [14] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [13];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [15] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [14];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [16] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [15];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [17] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [16];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [18] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [17];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [19] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [18];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [20] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [19];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [21] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_1_COUT [20];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [12];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [12];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [8];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [13];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [13];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [9];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [14];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [14];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [10];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [15];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [15];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [11];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [16];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [16];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [12];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [17];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [17];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [13];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [18];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [18];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [14];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [19];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [19];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [15];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [20];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [20];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [15];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [0];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [5];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [5];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [1];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [6];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [6];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [2];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [7];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [7];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [8];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [8];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [9];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [9];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [5];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [10];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [10];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [6];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_B [0] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT_CCU2C_COUT_S0 [11];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_B [1] = \u_demods.u_r2p.xacc_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT_CCU2C_COUT_S0 [11];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_B [2] = \u_demods.u_r2p.xi [7];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_B [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.xacc_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.uxacc [0] = \u_demods.u_r2p.xacc [4];
  assign \u_demods.u_r2p.uxacc [1] = \u_demods.u_r2p.xacc [5];
  assign \u_demods.u_r2p.uxacc [2] = \u_demods.u_r2p.xacc [6];
  assign \u_demods.u_r2p.uxacc [3] = \u_demods.u_r2p.xacc [7];
  assign \u_demods.u_r2p.uxacc [4] = \u_demods.u_r2p.xacc [8];
  assign \u_demods.u_r2p.uxacc [5] = \u_demods.u_r2p.xacc [9];
  assign \u_demods.u_r2p.uxacc [6] = \u_demods.u_r2p.xacc [10];
  assign \u_demods.u_r2p.uxacc [7] = \u_demods.u_r2p.xacc [11];
  assign \u_demods.u_r2p.uxacc [8] = \u_demods.u_r2p.xacc [12];
  assign \u_demods.u_r2p.uxacc [9] = \u_demods.u_r2p.xacc [13];
  assign \u_demods.u_r2p.uxacc [10] = \u_demods.u_r2p.xacc [14];
  assign \u_demods.u_r2p.uxacc [11] = \u_demods.u_r2p.xacc [15];
  assign \u_demods.u_r2p.uxacc [12] = \u_demods.u_r2p.xacc [16];
  assign \u_demods.u_r2p.uxacc [13] = \u_demods.u_r2p.xacc [17];
  assign \u_demods.u_r2p.uxacc [14] = \u_demods.u_r2p.xacc [18];
  assign \u_demods.u_r2p.uxacc [15] = \u_demods.u_r2p.xacc [19];
  assign \u_demods.u_r2p.uxacc [16] = \u_demods.u_r2p.xacc [20];
  assign \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [6] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sy_LUT4_Z_A [0] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [1];
  assign \u_demods.u_r2p.sy_LUT4_Z_A [1] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [2];
  assign \u_demods.u_r2p.sy_LUT4_Z_A [2] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.sy_LUT4_Z_A [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sy_LUT4_Z_A [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sy_LUT4_Z_3_A [0] = \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [0];
  assign \u_demods.u_r2p.sy_LUT4_Z_3_A [1] = \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [1];
  assign \u_demods.u_r2p.sy_LUT4_Z_3_A [2] = \u_demods.u_r2p.sy_PFUMX_Z_3_BLUT_LUT4_Z_B [2];
  assign \u_demods.u_r2p.sy_LUT4_Z_3_A [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sy_LUT4_Z_3_A [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sy_LUT4_Z_2_A [0] = \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [0];
  assign \u_demods.u_r2p.sy_LUT4_Z_2_A [1] = \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [1];
  assign \u_demods.u_r2p.sy_LUT4_Z_2_A [2] = \u_demods.u_r2p.sy_PFUMX_Z_2_BLUT_LUT4_Z_B [2];
  assign \u_demods.u_r2p.sy_LUT4_Z_2_A [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sy_LUT4_Z_2_A [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sy_LUT4_Z_1_A [0] = \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [2];
  assign \u_demods.u_r2p.sy_LUT4_Z_1_A [1] = \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.sy_LUT4_Z_1_A [2] = \u_demods.u_r2p.sy_PFUMX_Z_1_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sy_LUT4_Z_1_A [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sy_LUT4_Z_1_A [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sy [20] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [6] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [6] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sx_LUT4_Z_A [0] = \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [1];
  assign \u_demods.u_r2p.sx_LUT4_Z_A [1] = \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [2];
  assign \u_demods.u_r2p.sx_LUT4_Z_A [2] = \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.sx_LUT4_Z_A [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_LUT4_Z_A [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sx_LUT4_Z_3_A [0] = \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [0];
  assign \u_demods.u_r2p.sx_LUT4_Z_3_A [1] = \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [1];
  assign \u_demods.u_r2p.sx_LUT4_Z_3_A [2] = \u_demods.u_r2p.sx_PFUMX_Z_3_BLUT_LUT4_Z_B [2];
  assign \u_demods.u_r2p.sx_LUT4_Z_3_A [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_LUT4_Z_3_A [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sx_LUT4_Z_2_A [0] = \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [2];
  assign \u_demods.u_r2p.sx_LUT4_Z_2_A [1] = \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.sx_LUT4_Z_2_A [2] = \u_demods.u_r2p.sx_PFUMX_Z_2_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_LUT4_Z_2_A [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_LUT4_Z_2_A [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sx_LUT4_Z_1_A [0] = \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [2];
  assign \u_demods.u_r2p.sx_LUT4_Z_1_A [1] = \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.sx_LUT4_Z_1_A [2] = \u_demods.u_r2p.sx_PFUMX_Z_1_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_LUT4_Z_1_A [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx_LUT4_Z_1_A [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [0] = \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [0];
  assign \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [1] = \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [1];
  assign \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [2] = \u_demods.u_r2p.sx_PFUMX_Z_BLUT_LUT4_Z_B [2];
  assign \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [4] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.sx_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_D [5] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.sx [21] = 1'hx;
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_S1 [0] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_S1 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_S1 [2] = \u_demods.u_r2p.yi [1];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_S1 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_S1 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S1 [0] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [8];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S1 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [8];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S1 [2] = \u_demods.u_r2p.yi [5];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S1 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S1 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 [2] = \u_demods.u_r2p.yi [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [0];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [2];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [5] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [7] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [6];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [8] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 [0];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [9] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [8];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [11] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [10];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [13] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [12];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [15] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [14];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [17] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [16];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [19] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [18];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [20] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [0];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S1 [0] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [10];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S1 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [10];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S1 [2] = \u_demods.u_r2p.yi [7];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S1 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S1 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S0 [0] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [10];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S0 [2] = \u_demods.u_r2p.yi [6];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S0 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S0 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S1 [0] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [12];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S1 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [12];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S1 [2] = \u_demods.u_r2p.yi [9];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S1 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S1 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S0 [0] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [12];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S0 [2] = \u_demods.u_r2p.yi [8];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S0 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S0 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S1 [0] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [14];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S1 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [14];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S1 [2] = \u_demods.u_r2p.yi [11];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S1 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S1 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S0 [0] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [14];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S0 [2] = \u_demods.u_r2p.yi [10];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S0 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S0 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1 [0] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [16];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [16];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1 [2] = \u_demods.u_r2p.yi [13];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S1 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S0 [0] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [16];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S0 [2] = \u_demods.u_r2p.yi [12];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S0 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S0 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1 [0] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [18];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [18];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1 [2] = \u_demods.u_r2p.yi [15];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S1 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S0 [0] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [18];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S0 [2] = \u_demods.u_r2p.yi [14];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S0 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S0 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S1 [0] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_S1 [6];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S1 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [6];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S1 [2] = \u_demods.u_r2p.yi [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S1 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S1 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S0 [0] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [6];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S0 [2] = \u_demods.u_r2p.yi [2];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S0 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S0 [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [0] = 1'h0;
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [2] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [0];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [2];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [6] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [8] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [6];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [10] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [8];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [12] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [10];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [14] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [12];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [16] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [14];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [18] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [16];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT [20] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_COUT [18];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [1] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [0];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [2];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [5] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [6] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_1_S0 [1];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [7] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [6];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [8] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_S0 [1];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [9] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [8];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [10] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_7_S0 [1];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [11] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [10];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [12] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_6_S0 [1];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [13] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [12];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [14] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_5_S0 [1];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [15] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [14];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [16] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_4_S0 [1];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [17] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [16];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [18] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_3_S0 [1];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [19] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_S1 [18];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [20] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [1];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [0] = 1'h1;
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [2] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [0];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [2];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [6] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [8] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [6];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [10] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [8];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [12] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [10];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [14] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [12];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [16] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [14];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [18] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [16];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT [20] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S0_1_COUT [18];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z [0] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_COUT_CCU2C_COUT_8_S0 [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z [1] = \u_demods.u_r2p.run_d1_LUT4_C_Z_CCU2C_S0_1_COUT_CCU2C_COUT_8_S0 [4];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z [2] = \u_demods.u_r2p.yi [0];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z [3] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [3];
  assign \u_demods.u_r2p.run_d1_LUT4_C_Z [4] = \u_demods.u_r2p.yacc_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.reset  = \udac.reset ;
  assign \u_demods.u_r2p.mscale [0] = 1'h0;
  assign \u_demods.u_r2p.mscale [1] = 1'h0;
  assign \u_demods.u_r2p.mscale [2] = 1'hx;
  assign \u_demods.u_r2p.mscale [3] = 1'hx;
  assign \u_demods.u_r2p.mscale [4] = 1'hx;
  assign \u_demods.u_r2p.mscale [5] = 1'hx;
  assign \u_demods.u_r2p.mscale [6] = 1'hx;
  assign \u_demods.u_r2p.mscale [7] = 1'hx;
  assign \u_demods.u_r2p.mscale [8] = 1'hx;
  assign \u_demods.u_r2p.mscale [9] = 1'hx;
  assign \u_demods.u_r2p.mscale [10] = 1'hx;
  assign \u_demods.u_r2p.mscale [11] = 1'hx;
  assign \u_demods.u_r2p.mscale [12] = 1'hx;
  assign \u_demods.u_r2p.mscale [13] = 1'hx;
  assign \u_demods.u_r2p.mscale [14] = 1'hx;
  assign \u_demods.u_r2p.mscale [15] = 1'hx;
  assign \u_demods.u_r2p.mscale [32] = 1'hx;
  assign \u_demods.u_r2p.mag_CCU2C_A0_COUT [0] = 1'h1;
  assign \u_demods.u_r2p.mag_CCU2C_A0_4_COUT [0] = \u_demods.u_r2p.mag_CCU2C_A0_COUT [2];
  assign \u_demods.u_r2p.mag_CCU2C_A0_4_COUT [2] = \u_demods.u_r2p.mag_CCU2C_A0_COUT [4];
  assign \u_demods.u_r2p.mag_CCU2C_A0_4_COUT [4] = \u_demods.u_r2p.mag_CCU2C_A0_COUT [6];
  assign \u_demods.u_r2p.mag_CCU2C_A0_4_COUT [6] = \u_demods.u_r2p.mag_CCU2C_A0_COUT [8];
  assign \u_demods.u_r2p.mag_CCU2C_A0_4_COUT [8] = \u_demods.u_r2p.mag_CCU2C_A0_COUT [10];
  assign \u_demods.u_r2p.mag_CCU2C_A0_4_COUT [10] = \u_demods.u_r2p.mag_CCU2C_A0_COUT [12];
  assign \u_demods.u_r2p.mag_CCU2C_A0_4_COUT [12] = \u_demods.u_r2p.mag_CCU2C_A0_COUT [14];
  assign \u_demods.u_r2p.mag_CCU2C_A0_4_COUT [14] = \u_demods.u_r2p.mag_CCU2C_A0_COUT [16];
  assign \u_demods.u_r2p.itr_d1 [2] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [5];
  assign \u_demods.u_r2p.itr_d1 [3] = \u_demods.u_r2p.sy_PFUMX_Z_BLUT_LUT4_Z_B [4];
  assign \u_demods.u_r2p.ena  = \udac.load ;
  assign \u_demods.u_r2p.clk  = clk_adc;
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z_C [0] = \u_demods.u_r2p.itr [3];
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z_C [1] = \u_demods.u_r2p.ena_d1 ;
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z_C [3] = \u_demods.u_r2p.itr [2];
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_Z_1_ALUT_LUT4_Z_C [4] = \u_demods.u_r2p.run ;
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D [0] = \u_demods.u_r2p.ena_d1 ;
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D [1] = \u_demods.u_r2p.itr [1];
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_A_Z_LUT4_Z_D [2] = \u_demods.u_r2p.run ;
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A [0] = \u_demods.u_r2p.itr [3];
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A [2] = \u_demods.u_r2p.ena_d1 ;
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A [3] = \u_demods.u_r2p.itr [0];
  assign \u_demods.u_r2p.State_TRELLIS_FF_Q_DI_LUT4_Z_A [4] = \u_demods.u_r2p.run ;
  assign \u_demods.u_r2p.State  = \u_demods.u_r2p.run ;
  assign \u_demods.u_fm_dcb.reset  = \udac.reset ;
  assign \u_demods.u_fm_dcb.clk  = clk_adc;
  assign \u_demods.u_am_dcb.u_sat.in [16] = \u_demods.u_am_dcb.u_sat.out [15];
  assign \u_demods.u_am_dcb.sat_out [0] = \u_demods.u_am_dcb.u_sat.out [0];
  assign \u_demods.u_am_dcb.sat_out [1] = \u_demods.u_am_dcb.u_sat.out [1];
  assign \u_demods.u_am_dcb.sat_out [2] = \u_demods.u_am_dcb.u_sat.out [2];
  assign \u_demods.u_am_dcb.sat_out [3] = \u_demods.u_am_dcb.u_sat.out [3];
  assign \u_demods.u_am_dcb.sat_out [4] = \u_demods.u_am_dcb.u_sat.out [4];
  assign \u_demods.u_am_dcb.sat_out [5] = \u_demods.u_am_dcb.u_sat.out [5];
  assign \u_demods.u_am_dcb.sat_out [6] = \u_demods.u_am_dcb.u_sat.out [6];
  assign \u_demods.u_am_dcb.sat_out [7] = \u_demods.u_am_dcb.u_sat.out [7];
  assign \u_demods.u_am_dcb.sat_out [8] = \u_demods.u_am_dcb.u_sat.out [8];
  assign \u_demods.u_am_dcb.sat_out [9] = \u_demods.u_am_dcb.u_sat.out [9];
  assign \u_demods.u_am_dcb.sat_out [10] = \u_demods.u_am_dcb.u_sat.out [10];
  assign \u_demods.u_am_dcb.sat_out [11] = \u_demods.u_am_dcb.u_sat.out [11];
  assign \u_demods.u_am_dcb.sat_out [12] = \u_demods.u_am_dcb.u_sat.out [12];
  assign \u_demods.u_am_dcb.sat_out [13] = \u_demods.u_am_dcb.u_sat.out [13];
  assign \u_demods.u_am_dcb.sat_out [14] = \u_demods.u_am_dcb.u_sat.out [14];
  assign \u_demods.u_am_dcb.sat_out [15] = \u_demods.u_am_dcb.u_sat.out [15];
  assign \u_demods.u_am_dcb.reset  = \udac.reset ;
  assign \u_demods.u_am_dcb.in [0] = \u_demods.u_r2p.mag [0];
  assign \u_demods.u_am_dcb.in [1] = \u_demods.u_r2p.mag [1];
  assign \u_demods.u_am_dcb.in [2] = \u_demods.u_r2p.mag [2];
  assign \u_demods.u_am_dcb.in [3] = \u_demods.u_r2p.mag [3];
  assign \u_demods.u_am_dcb.in [4] = \u_demods.u_r2p.mag [4];
  assign \u_demods.u_am_dcb.in [5] = \u_demods.u_r2p.mag [5];
  assign \u_demods.u_am_dcb.in [6] = \u_demods.u_r2p.mag [6];
  assign \u_demods.u_am_dcb.in [7] = \u_demods.u_r2p.mag [7];
  assign \u_demods.u_am_dcb.in [8] = \u_demods.u_r2p.mag [8];
  assign \u_demods.u_am_dcb.in [9] = \u_demods.u_r2p.mag [9];
  assign \u_demods.u_am_dcb.in [10] = \u_demods.u_r2p.mag [10];
  assign \u_demods.u_am_dcb.in [11] = \u_demods.u_r2p.mag [11];
  assign \u_demods.u_am_dcb.in [12] = \u_demods.u_r2p.mag [12];
  assign \u_demods.u_am_dcb.in [13] = \u_demods.u_r2p.mag [13];
  assign \u_demods.u_am_dcb.in [14] = \u_demods.u_r2p.mag [14];
  assign \u_demods.u_am_dcb.in [15] = \u_demods.u_r2p.mag [15];
  assign \u_demods.u_am_dcb.ena  = \u_demods.u_r2p.valid ;
  assign \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [1] = \u_demods.u_r2p.mag_CCU2C_A0_4_S1 [0];
  assign \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [3] = \u_demods.u_r2p.mag_CCU2C_A0_4_S1 [2];
  assign \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [5] = \u_demods.u_r2p.mag_CCU2C_A0_4_S1 [4];
  assign \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [7] = \u_demods.u_r2p.mag_CCU2C_A0_4_S1 [6];
  assign \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [9] = \u_demods.u_r2p.mag_CCU2C_A0_4_S1 [8];
  assign \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [11] = \u_demods.u_r2p.mag_CCU2C_A0_4_S1 [10];
  assign \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [13] = \u_demods.u_r2p.mag_CCU2C_A0_4_S1 [12];
  assign \u_demods.u_am_dcb.dcb_out_TRELLIS_FF_Q_DI [15] = \u_demods.u_r2p.mag_CCU2C_A0_4_S1 [14];
  assign \u_demods.u_am_dcb.dcb_out [0] = \u_demods.u_am_dcb.u_sat.in [0];
  assign \u_demods.u_am_dcb.dcb_out [1] = \u_demods.u_am_dcb.u_sat.in [1];
  assign \u_demods.u_am_dcb.dcb_out [2] = \u_demods.u_am_dcb.u_sat.in [2];
  assign \u_demods.u_am_dcb.dcb_out [3] = \u_demods.u_am_dcb.u_sat.in [3];
  assign \u_demods.u_am_dcb.dcb_out [4] = \u_demods.u_am_dcb.u_sat.in [4];
  assign \u_demods.u_am_dcb.dcb_out [5] = \u_demods.u_am_dcb.u_sat.in [5];
  assign \u_demods.u_am_dcb.dcb_out [6] = \u_demods.u_am_dcb.u_sat.in [6];
  assign \u_demods.u_am_dcb.dcb_out [7] = \u_demods.u_am_dcb.u_sat.in [7];
  assign \u_demods.u_am_dcb.dcb_out [8] = \u_demods.u_am_dcb.u_sat.in [8];
  assign \u_demods.u_am_dcb.dcb_out [9] = \u_demods.u_am_dcb.u_sat.in [9];
  assign \u_demods.u_am_dcb.dcb_out [10] = \u_demods.u_am_dcb.u_sat.in [10];
  assign \u_demods.u_am_dcb.dcb_out [11] = \u_demods.u_am_dcb.u_sat.in [11];
  assign \u_demods.u_am_dcb.dcb_out [12] = \u_demods.u_am_dcb.u_sat.in [12];
  assign \u_demods.u_am_dcb.dcb_out [13] = \u_demods.u_am_dcb.u_sat.in [13];
  assign \u_demods.u_am_dcb.dcb_out [14] = \u_demods.u_am_dcb.u_sat.in [14];
  assign \u_demods.u_am_dcb.dcb_out [15] = \u_demods.u_am_dcb.u_sat.in [15];
  assign \u_demods.u_am_dcb.dcb_out [16] = \u_demods.u_am_dcb.u_sat.out [15];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0] = 1'h0;
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [0] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [2] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [4] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [6] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [8] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [10] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [12] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [14] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [16] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [18] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [20] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [22] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [24];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [24] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [26];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [1] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [0];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [3] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [2];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [5] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [4];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [7] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [6];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [9] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [8];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [11] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [10];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [13] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [12];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [15] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [14];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [17] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [16];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [19] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [18];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [21] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [20];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [23] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [22];
  assign \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI [25] = \u_demods.u_am_dcb.dcb_acc_TRELLIS_FF_Q_DI_CCU2C_S0_4_S1 [24];
  assign \u_demods.u_am_dcb.clk  = clk_adc;
  assign \u_demods.type [0] = 1'h0;
  assign \u_demods.type [1] = 1'h0;
  assign \u_demods.type [2] = 1'h0;
  assign \u_demods.reset  = \udac.reset ;
  assign \u_demods.r_out [0] = \udac.rin [0];
  assign \u_demods.r_out [1] = \udac.rin [1];
  assign \u_demods.r_out [2] = \udac.rin [2];
  assign \u_demods.r_out [3] = \udac.rin [3];
  assign \u_demods.r_out [4] = \udac.rin [4];
  assign \u_demods.r_out [5] = \udac.rin [5];
  assign \u_demods.r_out [6] = \udac.rin [6];
  assign \u_demods.r_out [7] = \udac.rin [7];
  assign \u_demods.r_out [8] = \udac.rin [8];
  assign \u_demods.r_out [9] = \udac.rin [9];
  assign \u_demods.r_out [10] = \udac.rin [10];
  assign \u_demods.r_out [11] = \udac.rin [11];
  assign \u_demods.r_out [12] = \udac.rin [12];
  assign \u_demods.r_out [13] = \udac.rin [13];
  assign \u_demods.r_out [14] = \udac.rin [14];
  assign \u_demods.r_out [15] = \udac.rin [15];
  assign \u_demods.r2p_v  = \u_demods.u_r2p.valid ;
  assign \u_demods.q [0] = \u_demods.u_r2p.y [0];
  assign \u_demods.q [1] = \u_demods.u_r2p.y [1];
  assign \u_demods.q [2] = \u_demods.u_r2p.y [2];
  assign \u_demods.q [3] = \u_demods.u_r2p.y [3];
  assign \u_demods.q [4] = \u_demods.u_r2p.y [4];
  assign \u_demods.q [5] = \u_demods.u_r2p.y [5];
  assign \u_demods.q [6] = \u_demods.u_r2p.y [6];
  assign \u_demods.q [7] = \u_demods.u_r2p.y [7];
  assign \u_demods.q [8] = \u_demods.u_r2p.y [8];
  assign \u_demods.q [9] = \u_demods.u_r2p.y [9];
  assign \u_demods.q [10] = \u_demods.u_r2p.y [10];
  assign \u_demods.q [11] = \u_demods.u_r2p.y [11];
  assign \u_demods.q [12] = \u_demods.u_r2p.y [12];
  assign \u_demods.q [13] = \u_demods.u_r2p.y [13];
  assign \u_demods.q [14] = \u_demods.u_r2p.y [14];
  assign \u_demods.q [15] = \u_demods.u_r2p.y [15];
  assign \u_demods.mag [0] = \u_demods.u_r2p.mag [0];
  assign \u_demods.mag [1] = \u_demods.u_r2p.mag [1];
  assign \u_demods.mag [2] = \u_demods.u_r2p.mag [2];
  assign \u_demods.mag [3] = \u_demods.u_r2p.mag [3];
  assign \u_demods.mag [4] = \u_demods.u_r2p.mag [4];
  assign \u_demods.mag [5] = \u_demods.u_r2p.mag [5];
  assign \u_demods.mag [6] = \u_demods.u_r2p.mag [6];
  assign \u_demods.mag [7] = \u_demods.u_r2p.mag [7];
  assign \u_demods.mag [8] = \u_demods.u_r2p.mag [8];
  assign \u_demods.mag [9] = \u_demods.u_r2p.mag [9];
  assign \u_demods.mag [10] = \u_demods.u_r2p.mag [10];
  assign \u_demods.mag [11] = \u_demods.u_r2p.mag [11];
  assign \u_demods.mag [12] = \u_demods.u_r2p.mag [12];
  assign \u_demods.mag [13] = \u_demods.u_r2p.mag [13];
  assign \u_demods.mag [14] = \u_demods.u_r2p.mag [14];
  assign \u_demods.mag [15] = \u_demods.u_r2p.mag [15];
  assign \u_demods.l_out [0] = \udac.rin [0];
  assign \u_demods.l_out [1] = \udac.rin [1];
  assign \u_demods.l_out [2] = \udac.rin [2];
  assign \u_demods.l_out [3] = \udac.rin [3];
  assign \u_demods.l_out [4] = \udac.rin [4];
  assign \u_demods.l_out [5] = \udac.rin [5];
  assign \u_demods.l_out [6] = \udac.rin [6];
  assign \u_demods.l_out [7] = \udac.rin [7];
  assign \u_demods.l_out [8] = \udac.rin [8];
  assign \u_demods.l_out [9] = \udac.rin [9];
  assign \u_demods.l_out [10] = \udac.rin [10];
  assign \u_demods.l_out [11] = \udac.rin [11];
  assign \u_demods.l_out [12] = \udac.rin [12];
  assign \u_demods.l_out [13] = \udac.rin [13];
  assign \u_demods.l_out [14] = \udac.rin [14];
  assign \u_demods.l_out [15] = \udac.rin [15];
  assign \u_demods.i [0] = \u_demods.u_r2p.x [0];
  assign \u_demods.i [1] = \u_demods.u_r2p.x [1];
  assign \u_demods.i [2] = \u_demods.u_r2p.x [2];
  assign \u_demods.i [3] = \u_demods.u_r2p.x [3];
  assign \u_demods.i [4] = \u_demods.u_r2p.x [4];
  assign \u_demods.i [5] = \u_demods.u_r2p.x [5];
  assign \u_demods.i [6] = \u_demods.u_r2p.x [6];
  assign \u_demods.i [7] = \u_demods.u_r2p.x [7];
  assign \u_demods.i [8] = \u_demods.u_r2p.x [8];
  assign \u_demods.i [9] = \u_demods.u_r2p.x [9];
  assign \u_demods.i [10] = \u_demods.u_r2p.x [10];
  assign \u_demods.i [11] = \u_demods.u_r2p.x [11];
  assign \u_demods.i [12] = \u_demods.u_r2p.x [12];
  assign \u_demods.i [13] = \u_demods.u_r2p.x [13];
  assign \u_demods.i [14] = \u_demods.u_r2p.x [14];
  assign \u_demods.i [15] = \u_demods.u_r2p.x [15];
  assign \u_demods.ena  = \udac.load ;
  assign \u_demods.clk  = clk_adc;
  assign \u_demods.am [0] = \u_demods.u_am_dcb.out [0];
  assign \u_demods.am [1] = \u_demods.u_am_dcb.out [1];
  assign \u_demods.am [2] = \u_demods.u_am_dcb.out [2];
  assign \u_demods.am [3] = \u_demods.u_am_dcb.out [3];
  assign \u_demods.am [4] = \u_demods.u_am_dcb.out [4];
  assign \u_demods.am [5] = \u_demods.u_am_dcb.out [5];
  assign \u_demods.am [6] = \u_demods.u_am_dcb.out [6];
  assign \u_demods.am [7] = \u_demods.u_am_dcb.out [7];
  assign \u_demods.am [8] = \u_demods.u_am_dcb.out [8];
  assign \u_demods.am [9] = \u_demods.u_am_dcb.out [9];
  assign \u_demods.am [10] = \u_demods.u_am_dcb.out [10];
  assign \u_demods.am [11] = \u_demods.u_am_dcb.out [11];
  assign \u_demods.am [12] = \u_demods.u_am_dcb.out [12];
  assign \u_demods.am [13] = \u_demods.u_am_dcb.out [13];
  assign \u_demods.am [14] = \u_demods.u_am_dcb.out [14];
  assign \u_demods.am [15] = \u_demods.u_am_dcb.out [15];
  assign \u_ddc.valid  = \udac.load ;
  assign \u_ddc.u_tuner.u_slice_q.u_sat.in [10] = \u_ddc.u_tuner.u_slice_q.u_sat.out [9];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [0] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [0];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [1] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [1];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [2] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [2];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [3] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [3];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [4] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [4];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [5] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [5];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [6] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [6];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [7] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [7];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [8] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [8];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [9] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [9];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [10] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [10];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [11] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [11];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [12] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [12];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [13] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [13];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [14] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [14];
  assign \u_ddc.u_tuner.u_slice_q.sincos_raw [15] = \u_ddc.u_tuner.u_slice_q.sine_lut.0.0.0_DOB16 [15];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0] = 1'h1;
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [1] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [2] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [3];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [3] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [4] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [5];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [5] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [6] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [7];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [7] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [8];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [8] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [9];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [9] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [10];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [10] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [11];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [11] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [12];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [12] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [13];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [13] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [14];
  assign \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [14] = \u_ddc.u_tuner.u_slice_q.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [15];
  assign \u_ddc.u_tuner.u_slice_q.shf_90  = 1'h0;
  assign \u_ddc.u_tuner.u_slice_q.reset  = \udac.reset ;
  assign \u_ddc.u_tuner.u_slice_q.quad [0] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.p_quad [0] = \u_ddc.u_tuner.u_slice_q.phs [10];
  assign \u_ddc.u_tuner.u_slice_q.p_quad [1] = \u_ddc.u_tuner.u_slice_q.phs [11];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [0] = \u_ddc.u_tuner.u_slice_q.u_sat.out [0];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [1] = \u_ddc.u_tuner.u_slice_q.u_sat.out [1];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [2] = \u_ddc.u_tuner.u_slice_q.u_sat.out [2];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [3] = \u_ddc.u_tuner.u_slice_q.u_sat.out [3];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [4] = \u_ddc.u_tuner.u_slice_q.u_sat.out [4];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [5] = \u_ddc.u_tuner.u_slice_q.u_sat.out [5];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [6] = \u_ddc.u_tuner.u_slice_q.u_sat.out [6];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [7] = \u_ddc.u_tuner.u_slice_q.u_sat.out [7];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [8] = \u_ddc.u_tuner.u_slice_q.u_sat.out [8];
  assign \u_ddc.u_tuner.u_slice_q.out_sat [9] = \u_ddc.u_tuner.u_slice_q.u_sat.out [9];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [0] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [1] = \u_ddc.u_tuner.u_slice_q.u_sat.in [0];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [2] = \u_ddc.u_tuner.u_slice_q.u_sat.in [1];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [3] = \u_ddc.u_tuner.u_slice_q.u_sat.in [2];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [4] = \u_ddc.u_tuner.u_slice_q.u_sat.in [3];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [5] = \u_ddc.u_tuner.u_slice_q.u_sat.in [4];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [6] = \u_ddc.u_tuner.u_slice_q.u_sat.in [5];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [7] = \u_ddc.u_tuner.u_slice_q.u_sat.in [6];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [8] = \u_ddc.u_tuner.u_slice_q.u_sat.in [7];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [9] = \u_ddc.u_tuner.u_slice_q.u_sat.in [8];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [10] = \u_ddc.u_tuner.u_slice_q.u_sat.in [9];
  assign \u_ddc.u_tuner.u_slice_q.out_rnd [11] = \u_ddc.u_tuner.u_slice_q.u_sat.out [9];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [0] = 1'h0;
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [0] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [1];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [1] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [2];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [2] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [3];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [3] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [4];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [4] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [5];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [5] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [6];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [6] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [7];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [7] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [8];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [8] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [9];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [9] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [10];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [10] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [11];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [11] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [12];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [12] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [13];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [13] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [14];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [14] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [15];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [15] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [16];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [16] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [17];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [17] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [18];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [18] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [19];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [19] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [20];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [20] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [21];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [21] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [22];
  assign \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_4_COUT [22] = \u_ddc.u_tuner.u_slice_q.out_CCU2C_B0_COUT [23];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [0] = 1'h0;
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [0] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [1];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [1] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [2];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [2] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [3];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [3] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [4];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [4] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [5];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [5] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [6];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [6] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [7];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [7] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [8];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [8] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [9];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [9] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [10];
  assign \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_4_COUT [10] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [11];
  assign \u_ddc.u_tuner.u_slice_q.mult [0] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [1] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [2] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [3] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [4] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [5] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [6] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [7] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [8] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [9] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [10] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [11] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [12] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [13] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_q.mult [14] = \u_ddc.u_tuner.u_slice_q.mult_CCU2C_B0_COUT [1];
  assign \u_ddc.u_tuner.u_slice_q.clk  = clk_adc;
  assign \u_ddc.u_tuner.u_slice_i.u_sat.in [10] = \u_ddc.u_tuner.u_slice_i.u_sat.out [9];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [0] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [0];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [1] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [1];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [2] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [2];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [3] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [3];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [4] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [4];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [5] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [5];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [6] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [6];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [7] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [7];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [8] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [8];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [9] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [9];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [10] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [10];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [11] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [11];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [12] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [12];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [13] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [13];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [14] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [14];
  assign \u_ddc.u_tuner.u_slice_i.sincos_raw [15] = \u_ddc.u_tuner.u_slice_i.sine_lut.0.0.0_DOB16 [15];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0] = 1'h1;
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [1] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [2] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [3];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [3] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [4] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [5];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [5] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [6] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [7];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [7] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [8];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [8] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [9];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [9] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [10];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [10] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [11];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [11] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [12];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [12] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [13];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [13] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [14];
  assign \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_4_COUT [14] = \u_ddc.u_tuner.u_slice_i.sincos_p_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [15];
  assign \u_ddc.u_tuner.u_slice_i.shf_90  = 1'h1;
  assign \u_ddc.u_tuner.u_slice_i.reset  = \udac.reset ;
  assign \u_ddc.u_tuner.u_slice_i.quad [0] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.phs [0] = \u_ddc.u_tuner.u_slice_q.phs [0];
  assign \u_ddc.u_tuner.u_slice_i.phs [1] = \u_ddc.u_tuner.u_slice_q.phs [1];
  assign \u_ddc.u_tuner.u_slice_i.phs [2] = \u_ddc.u_tuner.u_slice_q.phs [2];
  assign \u_ddc.u_tuner.u_slice_i.phs [3] = \u_ddc.u_tuner.u_slice_q.phs [3];
  assign \u_ddc.u_tuner.u_slice_i.phs [4] = \u_ddc.u_tuner.u_slice_q.phs [4];
  assign \u_ddc.u_tuner.u_slice_i.phs [5] = \u_ddc.u_tuner.u_slice_q.phs [5];
  assign \u_ddc.u_tuner.u_slice_i.phs [6] = \u_ddc.u_tuner.u_slice_q.phs [6];
  assign \u_ddc.u_tuner.u_slice_i.phs [7] = \u_ddc.u_tuner.u_slice_q.phs [7];
  assign \u_ddc.u_tuner.u_slice_i.phs [8] = \u_ddc.u_tuner.u_slice_q.phs [8];
  assign \u_ddc.u_tuner.u_slice_i.phs [9] = \u_ddc.u_tuner.u_slice_q.phs [9];
  assign \u_ddc.u_tuner.u_slice_i.phs [10] = \u_ddc.u_tuner.u_slice_q.phs [10];
  assign \u_ddc.u_tuner.u_slice_i.phs [11] = \u_ddc.u_tuner.u_slice_q.phs [11];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [0] = \u_ddc.u_tuner.u_slice_i.u_sat.out [0];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [1] = \u_ddc.u_tuner.u_slice_i.u_sat.out [1];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [2] = \u_ddc.u_tuner.u_slice_i.u_sat.out [2];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [3] = \u_ddc.u_tuner.u_slice_i.u_sat.out [3];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [4] = \u_ddc.u_tuner.u_slice_i.u_sat.out [4];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [5] = \u_ddc.u_tuner.u_slice_i.u_sat.out [5];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [6] = \u_ddc.u_tuner.u_slice_i.u_sat.out [6];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [7] = \u_ddc.u_tuner.u_slice_i.u_sat.out [7];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [8] = \u_ddc.u_tuner.u_slice_i.u_sat.out [8];
  assign \u_ddc.u_tuner.u_slice_i.out_sat [9] = \u_ddc.u_tuner.u_slice_i.u_sat.out [9];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [0] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [1] = \u_ddc.u_tuner.u_slice_i.u_sat.in [0];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [2] = \u_ddc.u_tuner.u_slice_i.u_sat.in [1];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [3] = \u_ddc.u_tuner.u_slice_i.u_sat.in [2];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [4] = \u_ddc.u_tuner.u_slice_i.u_sat.in [3];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [5] = \u_ddc.u_tuner.u_slice_i.u_sat.in [4];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [6] = \u_ddc.u_tuner.u_slice_i.u_sat.in [5];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [7] = \u_ddc.u_tuner.u_slice_i.u_sat.in [6];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [8] = \u_ddc.u_tuner.u_slice_i.u_sat.in [7];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [9] = \u_ddc.u_tuner.u_slice_i.u_sat.in [8];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [10] = \u_ddc.u_tuner.u_slice_i.u_sat.in [9];
  assign \u_ddc.u_tuner.u_slice_i.out_rnd [11] = \u_ddc.u_tuner.u_slice_i.u_sat.out [9];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [0] = 1'h0;
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [0] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [1];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [1] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [2];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [2] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [3];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [3] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [4];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [4] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [5];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [5] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [6];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [6] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [7];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [7] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [8];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [8] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [9];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [9] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [10];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [10] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [11];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [11] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [12];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [12] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [13];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [13] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [14];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [14] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [15];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [15] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [16];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [16] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [17];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [17] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [18];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [18] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [19];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [19] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [20];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [20] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [21];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [21] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [22];
  assign \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_4_COUT [22] = \u_ddc.u_tuner.u_slice_i.out_CCU2C_B0_COUT [23];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [0] = 1'h0;
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [0] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [1];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [1] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [2];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [2] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [3];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [3] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [4];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [4] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [5];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [5] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [6];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [6] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [7];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [7] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [8];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [8] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [9];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [9] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [10];
  assign \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_4_COUT [10] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [11];
  assign \u_ddc.u_tuner.u_slice_i.mult [0] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [1] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [2] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [3] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [4] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [5] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [6] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [7] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [8] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [9] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [10] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [11] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [12] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [13] = 1'hx;
  assign \u_ddc.u_tuner.u_slice_i.mult [14] = \u_ddc.u_tuner.u_slice_i.mult_CCU2C_B0_COUT [1];
  assign \u_ddc.u_tuner.u_slice_i.in [0] = \u_ddc.u_tuner.u_slice_q.in [0];
  assign \u_ddc.u_tuner.u_slice_i.in [1] = \u_ddc.u_tuner.u_slice_q.in [1];
  assign \u_ddc.u_tuner.u_slice_i.in [2] = \u_ddc.u_tuner.u_slice_q.in [2];
  assign \u_ddc.u_tuner.u_slice_i.in [3] = \u_ddc.u_tuner.u_slice_q.in [3];
  assign \u_ddc.u_tuner.u_slice_i.in [4] = \u_ddc.u_tuner.u_slice_q.in [4];
  assign \u_ddc.u_tuner.u_slice_i.in [5] = \u_ddc.u_tuner.u_slice_q.in [5];
  assign \u_ddc.u_tuner.u_slice_i.in [6] = \u_ddc.u_tuner.u_slice_q.in [6];
  assign \u_ddc.u_tuner.u_slice_i.in [7] = \u_ddc.u_tuner.u_slice_q.in [7];
  assign \u_ddc.u_tuner.u_slice_i.in [8] = \u_ddc.u_tuner.u_slice_q.in [8];
  assign \u_ddc.u_tuner.u_slice_i.in [9] = \u_ddc.u_tuner.u_slice_q.in [9];
  assign \u_ddc.u_tuner.u_slice_i.clk  = clk_adc;
  assign \u_ddc.u_tuner.reset  = \udac.reset ;
  assign \u_ddc.u_tuner.res [0] = 1'hx;
  assign \u_ddc.u_tuner.res [1] = 1'hx;
  assign \u_ddc.u_tuner.res [2] = 1'hx;
  assign \u_ddc.u_tuner.res [3] = 1'hx;
  assign \u_ddc.u_tuner.res [4] = 1'hx;
  assign \u_ddc.u_tuner.res [5] = 1'hx;
  assign \u_ddc.u_tuner.res [6] = 1'hx;
  assign \u_ddc.u_tuner.res [7] = 1'hx;
  assign \u_ddc.u_tuner.res [8] = 1'hx;
  assign \u_ddc.u_tuner.res [9] = 1'hx;
  assign \u_ddc.u_tuner.res [10] = 1'hx;
  assign \u_ddc.u_tuner.res [11] = 1'hx;
  assign \u_ddc.u_tuner.res [12] = 1'hx;
  assign \u_ddc.u_tuner.res [13] = 1'hx;
  assign \u_ddc.u_tuner.res [14] = 1'h0;
  assign \u_ddc.u_tuner.res [15] = 1'h0;
  assign \u_ddc.u_tuner.res [16] = 1'h0;
  assign \u_ddc.u_tuner.res [17] = 1'h0;
  assign \u_ddc.u_tuner.res [18] = 1'h0;
  assign \u_ddc.u_tuner.res [19] = 1'h0;
  assign \u_ddc.u_tuner.res [20] = 1'h0;
  assign \u_ddc.u_tuner.res [21] = 1'h0;
  assign \u_ddc.u_tuner.res [22] = 1'h0;
  assign \u_ddc.u_tuner.res [23] = 1'h0;
  assign \u_ddc.u_tuner.res [24] = 1'h0;
  assign \u_ddc.u_tuner.res [25] = 1'h0;
  assign \u_ddc.u_tuner.q_out [0] = \u_ddc.u_tuner.u_slice_q.out [0];
  assign \u_ddc.u_tuner.q_out [1] = \u_ddc.u_tuner.u_slice_q.out [1];
  assign \u_ddc.u_tuner.q_out [2] = \u_ddc.u_tuner.u_slice_q.out [2];
  assign \u_ddc.u_tuner.q_out [3] = \u_ddc.u_tuner.u_slice_q.out [3];
  assign \u_ddc.u_tuner.q_out [4] = \u_ddc.u_tuner.u_slice_q.out [4];
  assign \u_ddc.u_tuner.q_out [5] = \u_ddc.u_tuner.u_slice_q.out [5];
  assign \u_ddc.u_tuner.q_out [6] = \u_ddc.u_tuner.u_slice_q.out [6];
  assign \u_ddc.u_tuner.q_out [7] = \u_ddc.u_tuner.u_slice_q.out [7];
  assign \u_ddc.u_tuner.q_out [8] = \u_ddc.u_tuner.u_slice_q.out [8];
  assign \u_ddc.u_tuner.q_out [9] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_tuner.phs [0] = \u_ddc.u_tuner.u_slice_q.phs [0];
  assign \u_ddc.u_tuner.phs [1] = \u_ddc.u_tuner.u_slice_q.phs [1];
  assign \u_ddc.u_tuner.phs [2] = \u_ddc.u_tuner.u_slice_q.phs [2];
  assign \u_ddc.u_tuner.phs [3] = \u_ddc.u_tuner.u_slice_q.phs [3];
  assign \u_ddc.u_tuner.phs [4] = \u_ddc.u_tuner.u_slice_q.phs [4];
  assign \u_ddc.u_tuner.phs [5] = \u_ddc.u_tuner.u_slice_q.phs [5];
  assign \u_ddc.u_tuner.phs [6] = \u_ddc.u_tuner.u_slice_q.phs [6];
  assign \u_ddc.u_tuner.phs [7] = \u_ddc.u_tuner.u_slice_q.phs [7];
  assign \u_ddc.u_tuner.phs [8] = \u_ddc.u_tuner.u_slice_q.phs [8];
  assign \u_ddc.u_tuner.phs [9] = \u_ddc.u_tuner.u_slice_q.phs [9];
  assign \u_ddc.u_tuner.phs [10] = \u_ddc.u_tuner.u_slice_q.phs [10];
  assign \u_ddc.u_tuner.phs [11] = \u_ddc.u_tuner.u_slice_q.phs [11];
  assign \u_ddc.u_tuner.ns_ena  = 1'h0;
  assign \u_ddc.u_tuner.in [0] = \u_ddc.u_tuner.u_slice_q.in [0];
  assign \u_ddc.u_tuner.in [1] = \u_ddc.u_tuner.u_slice_q.in [1];
  assign \u_ddc.u_tuner.in [2] = \u_ddc.u_tuner.u_slice_q.in [2];
  assign \u_ddc.u_tuner.in [3] = \u_ddc.u_tuner.u_slice_q.in [3];
  assign \u_ddc.u_tuner.in [4] = \u_ddc.u_tuner.u_slice_q.in [4];
  assign \u_ddc.u_tuner.in [5] = \u_ddc.u_tuner.u_slice_q.in [5];
  assign \u_ddc.u_tuner.in [6] = \u_ddc.u_tuner.u_slice_q.in [6];
  assign \u_ddc.u_tuner.in [7] = \u_ddc.u_tuner.u_slice_q.in [7];
  assign \u_ddc.u_tuner.in [8] = \u_ddc.u_tuner.u_slice_q.in [8];
  assign \u_ddc.u_tuner.in [9] = \u_ddc.u_tuner.u_slice_q.in [9];
  assign \u_ddc.u_tuner.i_out [0] = \u_ddc.u_tuner.u_slice_i.out [0];
  assign \u_ddc.u_tuner.i_out [1] = \u_ddc.u_tuner.u_slice_i.out [1];
  assign \u_ddc.u_tuner.i_out [2] = \u_ddc.u_tuner.u_slice_i.out [2];
  assign \u_ddc.u_tuner.i_out [3] = \u_ddc.u_tuner.u_slice_i.out [3];
  assign \u_ddc.u_tuner.i_out [4] = \u_ddc.u_tuner.u_slice_i.out [4];
  assign \u_ddc.u_tuner.i_out [5] = \u_ddc.u_tuner.u_slice_i.out [5];
  assign \u_ddc.u_tuner.i_out [6] = \u_ddc.u_tuner.u_slice_i.out [6];
  assign \u_ddc.u_tuner.i_out [7] = \u_ddc.u_tuner.u_slice_i.out [7];
  assign \u_ddc.u_tuner.i_out [8] = \u_ddc.u_tuner.u_slice_i.out [8];
  assign \u_ddc.u_tuner.i_out [9] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_tuner.frq [0] = 1'h1;
  assign \u_ddc.u_tuner.frq [1] = 1'h1;
  assign \u_ddc.u_tuner.frq [2] = 1'h1;
  assign \u_ddc.u_tuner.frq [3] = 1'h1;
  assign \u_ddc.u_tuner.frq [4] = 1'h1;
  assign \u_ddc.u_tuner.frq [5] = 1'h1;
  assign \u_ddc.u_tuner.frq [6] = 1'h0;
  assign \u_ddc.u_tuner.frq [7] = 1'h1;
  assign \u_ddc.u_tuner.frq [8] = 1'h1;
  assign \u_ddc.u_tuner.frq [9] = 1'h0;
  assign \u_ddc.u_tuner.frq [10] = 1'h1;
  assign \u_ddc.u_tuner.frq [11] = 1'h1;
  assign \u_ddc.u_tuner.frq [12] = 1'h1;
  assign \u_ddc.u_tuner.frq [13] = 1'h1;
  assign \u_ddc.u_tuner.frq [14] = 1'h1;
  assign \u_ddc.u_tuner.frq [15] = 1'h0;
  assign \u_ddc.u_tuner.frq [16] = 1'h1;
  assign \u_ddc.u_tuner.frq [17] = 1'h0;
  assign \u_ddc.u_tuner.frq [18] = 1'h1;
  assign \u_ddc.u_tuner.frq [19] = 1'h1;
  assign \u_ddc.u_tuner.frq [20] = 1'h1;
  assign \u_ddc.u_tuner.frq [21] = 1'h0;
  assign \u_ddc.u_tuner.frq [22] = 1'h0;
  assign \u_ddc.u_tuner.frq [23] = 1'h0;
  assign \u_ddc.u_tuner.frq [24] = 1'h0;
  assign \u_ddc.u_tuner.frq [25] = 1'h0;
  assign \u_ddc.u_tuner.clk  = clk_adc;
  assign \u_ddc.u_tuner.acc_CCU2C_B0_COUT [0] = 1'h0;
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [0] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [1];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [1] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [2];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [2] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [3];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [3] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [4];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [4] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [5];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [5] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [6];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [6] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [7];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [7] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [8];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [8] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [9];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [9] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [10];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [10] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [11];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [11] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [12];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [12] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [13];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [13] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [14];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [14] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [15];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [15] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [16];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [16] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [17];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [17] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [18];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [18] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [19];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [19] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [20];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [20] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [21];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [21] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [22];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [22] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [23];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [23] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [24];
  assign \u_ddc.u_tuner.acc_CCU2C_B0_4_COUT [24] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [25];
  assign \u_ddc.u_tuner.acc [0] = \u_ddc.u_tuner.acc_CCU2C_B0_COUT [1];
  assign \u_ddc.u_sat_q.in [18] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.u_sat_q.in [19] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.u_sat_q.in [20] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.u_sat_q.in [21] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.u_sat_q.in [22] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.u_sat_i.in [18] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.u_sat_i.in [19] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.u_sat_i.in [20] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.u_sat_i.in [21] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.u_sat_i.in [22] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [0] = 1'h0;
  assign \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [1] = \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0];
  assign \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [2] = \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1];
  assign \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [3] = \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2];
  assign \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [4] = \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [3];
  assign \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [5] = \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4];
  assign \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [6] = \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [5];
  assign \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [7] = \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6];
  assign \u_ddc.u_fir.w_addr [0] = \u_ddc.u_fir.w_addr_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0];
  assign \u_ddc.u_fir.valid  = \udac.load ;
  assign \u_ddc.u_fir.u_qsat.in [16] = \u_ddc.u_fir.u_qsat.out [15];
  assign \u_ddc.u_fir.u_isat.in [16] = \u_ddc.u_fir.u_isat.out [15];
  assign \u_ddc.u_fir.state [2] = \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [3];
  assign \u_ddc.u_fir.rnd_const [0] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [1] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [2] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [3] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [4] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [5] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [6] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [7] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [8] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [9] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [10] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [11] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [12] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [13] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [14] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [15] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [16] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [17] = 1'h1;
  assign \u_ddc.u_fir.rnd_const [18] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [19] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [20] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [21] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [22] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [23] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [24] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [25] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [26] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [27] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [28] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [29] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [30] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [31] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [32] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [33] = 1'h0;
  assign \u_ddc.u_fir.rnd_const [34] = 1'h0;
  assign \u_ddc.u_fir.reset  = \udac.reset ;
  assign \u_ddc.u_fir.r_addr_CCU2C_A0_3_COUT [0] = 1'h1;
  assign \u_ddc.u_fir.r_addr_CCU2C_A0_3_COUT [1] = \u_ddc.u_fir.r_addr_CCU2C_A0_COUT [0];
  assign \u_ddc.u_fir.r_addr_CCU2C_A0_3_COUT [2] = \u_ddc.u_fir.r_addr_CCU2C_A0_COUT [1];
  assign \u_ddc.u_fir.r_addr_CCU2C_A0_3_COUT [3] = \u_ddc.u_fir.r_addr_CCU2C_A0_COUT [2];
  assign \u_ddc.u_fir.r_addr_CCU2C_A0_3_COUT [4] = \u_ddc.u_fir.r_addr_CCU2C_A0_COUT [3];
  assign \u_ddc.u_fir.r_addr_CCU2C_A0_3_COUT [5] = \u_ddc.u_fir.r_addr_CCU2C_A0_COUT [4];
  assign \u_ddc.u_fir.r_addr_CCU2C_A0_3_COUT [6] = \u_ddc.u_fir.r_addr_CCU2C_A0_COUT [5];
  assign \u_ddc.u_fir.r_addr_CCU2C_A0_3_COUT [7] = \u_ddc.u_fir.r_addr_CCU2C_A0_COUT [6];
  assign \u_ddc.u_fir.r_addr [0] = \u_ddc.u_fir.r_addr_CCU2C_A0_COUT [0];
  assign \u_ddc.u_fir.qsat [0] = \u_ddc.u_fir.u_qsat.out [0];
  assign \u_ddc.u_fir.qsat [1] = \u_ddc.u_fir.u_qsat.out [1];
  assign \u_ddc.u_fir.qsat [2] = \u_ddc.u_fir.u_qsat.out [2];
  assign \u_ddc.u_fir.qsat [3] = \u_ddc.u_fir.u_qsat.out [3];
  assign \u_ddc.u_fir.qsat [4] = \u_ddc.u_fir.u_qsat.out [4];
  assign \u_ddc.u_fir.qsat [5] = \u_ddc.u_fir.u_qsat.out [5];
  assign \u_ddc.u_fir.qsat [6] = \u_ddc.u_fir.u_qsat.out [6];
  assign \u_ddc.u_fir.qsat [7] = \u_ddc.u_fir.u_qsat.out [7];
  assign \u_ddc.u_fir.qsat [8] = \u_ddc.u_fir.u_qsat.out [8];
  assign \u_ddc.u_fir.qsat [9] = \u_ddc.u_fir.u_qsat.out [9];
  assign \u_ddc.u_fir.qsat [10] = \u_ddc.u_fir.u_qsat.out [10];
  assign \u_ddc.u_fir.qsat [11] = \u_ddc.u_fir.u_qsat.out [11];
  assign \u_ddc.u_fir.qsat [12] = \u_ddc.u_fir.u_qsat.out [12];
  assign \u_ddc.u_fir.qsat [13] = \u_ddc.u_fir.u_qsat.out [13];
  assign \u_ddc.u_fir.qsat [14] = \u_ddc.u_fir.u_qsat.out [14];
  assign \u_ddc.u_fir.qsat [15] = \u_ddc.u_fir.u_qsat.out [15];
  assign \u_ddc.u_fir.qout [0] = \u_demods.u_r2p.y [0];
  assign \u_ddc.u_fir.qout [1] = \u_demods.u_r2p.y [1];
  assign \u_ddc.u_fir.qout [2] = \u_demods.u_r2p.y [2];
  assign \u_ddc.u_fir.qout [3] = \u_demods.u_r2p.y [3];
  assign \u_ddc.u_fir.qout [4] = \u_demods.u_r2p.y [4];
  assign \u_ddc.u_fir.qout [5] = \u_demods.u_r2p.y [5];
  assign \u_ddc.u_fir.qout [6] = \u_demods.u_r2p.y [6];
  assign \u_ddc.u_fir.qout [7] = \u_demods.u_r2p.y [7];
  assign \u_ddc.u_fir.qout [8] = \u_demods.u_r2p.y [8];
  assign \u_ddc.u_fir.qout [9] = \u_demods.u_r2p.y [9];
  assign \u_ddc.u_fir.qout [10] = \u_demods.u_r2p.y [10];
  assign \u_ddc.u_fir.qout [11] = \u_demods.u_r2p.y [11];
  assign \u_ddc.u_fir.qout [12] = \u_demods.u_r2p.y [12];
  assign \u_ddc.u_fir.qout [13] = \u_demods.u_r2p.y [13];
  assign \u_ddc.u_fir.qout [14] = \u_demods.u_r2p.y [14];
  assign \u_ddc.u_fir.qout [15] = \u_demods.u_r2p.y [15];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_COUT [0] = 1'h0;
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [0] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [2];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [2] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [4];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [4] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [6];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [6] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [8];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [8] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [10];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [10] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [12];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [12] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [14];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [14] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [16];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [16] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [18];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [18] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [20];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [20] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [22];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [22] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [24];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [24] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [26];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [26] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [28];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [28] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [30];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [30] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [32];
  assign \u_ddc.u_fir.qmult_CCU2C_B0_3_COUT [32] = \u_ddc.u_fir.qmult_CCU2C_B0_COUT [34];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [1] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [0];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [3] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [2];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [5] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [4];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [7] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [6];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [9] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [8];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [11] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [10];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [13] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [12];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [15] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [14];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [17] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [16];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [19] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [18];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [21] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [20];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [23] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [22];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [25] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [24];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [27] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [26];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [29] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [28];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [31] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [30];
  assign \u_ddc.u_fir.qacc_TRELLIS_FF_Q_DI_LUT4_Z_D [33] = \u_ddc.u_fir.qmult_CCU2C_B0_3_S1 [32];
  assign \u_ddc.u_fir.qacc [18] = \u_ddc.u_fir.u_qsat.in [0];
  assign \u_ddc.u_fir.qacc [19] = \u_ddc.u_fir.u_qsat.in [1];
  assign \u_ddc.u_fir.qacc [20] = \u_ddc.u_fir.u_qsat.in [2];
  assign \u_ddc.u_fir.qacc [21] = \u_ddc.u_fir.u_qsat.in [3];
  assign \u_ddc.u_fir.qacc [22] = \u_ddc.u_fir.u_qsat.in [4];
  assign \u_ddc.u_fir.qacc [23] = \u_ddc.u_fir.u_qsat.in [5];
  assign \u_ddc.u_fir.qacc [24] = \u_ddc.u_fir.u_qsat.in [6];
  assign \u_ddc.u_fir.qacc [25] = \u_ddc.u_fir.u_qsat.in [7];
  assign \u_ddc.u_fir.qacc [26] = \u_ddc.u_fir.u_qsat.in [8];
  assign \u_ddc.u_fir.qacc [27] = \u_ddc.u_fir.u_qsat.in [9];
  assign \u_ddc.u_fir.qacc [28] = \u_ddc.u_fir.u_qsat.in [10];
  assign \u_ddc.u_fir.qacc [29] = \u_ddc.u_fir.u_qsat.in [11];
  assign \u_ddc.u_fir.qacc [30] = \u_ddc.u_fir.u_qsat.in [12];
  assign \u_ddc.u_fir.qacc [31] = \u_ddc.u_fir.u_qsat.in [13];
  assign \u_ddc.u_fir.qacc [32] = \u_ddc.u_fir.u_qsat.in [14];
  assign \u_ddc.u_fir.qacc [33] = \u_ddc.u_fir.u_qsat.in [15];
  assign \u_ddc.u_fir.qacc [34] = \u_ddc.u_fir.u_qsat.out [15];
  assign \u_ddc.u_fir.mac_ena_pipe [2] = 1'hx;
  assign \u_ddc.u_fir.mac_ena  = \u_ddc.u_fir.mac_ena_LUT4_C_D [1];
  assign \u_ddc.u_fir.isat [0] = \u_ddc.u_fir.u_isat.out [0];
  assign \u_ddc.u_fir.isat [1] = \u_ddc.u_fir.u_isat.out [1];
  assign \u_ddc.u_fir.isat [2] = \u_ddc.u_fir.u_isat.out [2];
  assign \u_ddc.u_fir.isat [3] = \u_ddc.u_fir.u_isat.out [3];
  assign \u_ddc.u_fir.isat [4] = \u_ddc.u_fir.u_isat.out [4];
  assign \u_ddc.u_fir.isat [5] = \u_ddc.u_fir.u_isat.out [5];
  assign \u_ddc.u_fir.isat [6] = \u_ddc.u_fir.u_isat.out [6];
  assign \u_ddc.u_fir.isat [7] = \u_ddc.u_fir.u_isat.out [7];
  assign \u_ddc.u_fir.isat [8] = \u_ddc.u_fir.u_isat.out [8];
  assign \u_ddc.u_fir.isat [9] = \u_ddc.u_fir.u_isat.out [9];
  assign \u_ddc.u_fir.isat [10] = \u_ddc.u_fir.u_isat.out [10];
  assign \u_ddc.u_fir.isat [11] = \u_ddc.u_fir.u_isat.out [11];
  assign \u_ddc.u_fir.isat [12] = \u_ddc.u_fir.u_isat.out [12];
  assign \u_ddc.u_fir.isat [13] = \u_ddc.u_fir.u_isat.out [13];
  assign \u_ddc.u_fir.isat [14] = \u_ddc.u_fir.u_isat.out [14];
  assign \u_ddc.u_fir.isat [15] = \u_ddc.u_fir.u_isat.out [15];
  assign \u_ddc.u_fir.iout [0] = \u_demods.u_r2p.x [0];
  assign \u_ddc.u_fir.iout [1] = \u_demods.u_r2p.x [1];
  assign \u_ddc.u_fir.iout [2] = \u_demods.u_r2p.x [2];
  assign \u_ddc.u_fir.iout [3] = \u_demods.u_r2p.x [3];
  assign \u_ddc.u_fir.iout [4] = \u_demods.u_r2p.x [4];
  assign \u_ddc.u_fir.iout [5] = \u_demods.u_r2p.x [5];
  assign \u_ddc.u_fir.iout [6] = \u_demods.u_r2p.x [6];
  assign \u_ddc.u_fir.iout [7] = \u_demods.u_r2p.x [7];
  assign \u_ddc.u_fir.iout [8] = \u_demods.u_r2p.x [8];
  assign \u_ddc.u_fir.iout [9] = \u_demods.u_r2p.x [9];
  assign \u_ddc.u_fir.iout [10] = \u_demods.u_r2p.x [10];
  assign \u_ddc.u_fir.iout [11] = \u_demods.u_r2p.x [11];
  assign \u_ddc.u_fir.iout [12] = \u_demods.u_r2p.x [12];
  assign \u_ddc.u_fir.iout [13] = \u_demods.u_r2p.x [13];
  assign \u_ddc.u_fir.iout [14] = \u_demods.u_r2p.x [14];
  assign \u_ddc.u_fir.iout [15] = \u_demods.u_r2p.x [15];
  assign \u_ddc.u_fir.imult_CCU2C_B0_COUT [0] = 1'h0;
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [0] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [2];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [2] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [4];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [4] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [6];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [6] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [8];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [8] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [10];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [10] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [12];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [12] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [14];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [14] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [16];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [16] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [18];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [18] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [20];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [20] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [22];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [22] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [24];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [24] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [26];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [26] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [28];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [28] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [30];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [30] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [32];
  assign \u_ddc.u_fir.imult_CCU2C_B0_3_COUT [32] = \u_ddc.u_fir.imult_CCU2C_B0_COUT [34];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [1] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [0];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [3] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [2];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [5] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [4];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [7] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [6];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [9] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [8];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [11] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [10];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [13] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [12];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [15] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [14];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [17] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [16];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [19] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [18];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [21] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [20];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [23] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [22];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [25] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [24];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [27] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [26];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [29] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [28];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [31] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [30];
  assign \u_ddc.u_fir.iacc_TRELLIS_FF_Q_DI_LUT4_Z_D [33] = \u_ddc.u_fir.imult_CCU2C_B0_3_S1 [32];
  assign \u_ddc.u_fir.iacc [18] = \u_ddc.u_fir.u_isat.in [0];
  assign \u_ddc.u_fir.iacc [19] = \u_ddc.u_fir.u_isat.in [1];
  assign \u_ddc.u_fir.iacc [20] = \u_ddc.u_fir.u_isat.in [2];
  assign \u_ddc.u_fir.iacc [21] = \u_ddc.u_fir.u_isat.in [3];
  assign \u_ddc.u_fir.iacc [22] = \u_ddc.u_fir.u_isat.in [4];
  assign \u_ddc.u_fir.iacc [23] = \u_ddc.u_fir.u_isat.in [5];
  assign \u_ddc.u_fir.iacc [24] = \u_ddc.u_fir.u_isat.in [6];
  assign \u_ddc.u_fir.iacc [25] = \u_ddc.u_fir.u_isat.in [7];
  assign \u_ddc.u_fir.iacc [26] = \u_ddc.u_fir.u_isat.in [8];
  assign \u_ddc.u_fir.iacc [27] = \u_ddc.u_fir.u_isat.in [9];
  assign \u_ddc.u_fir.iacc [28] = \u_ddc.u_fir.u_isat.in [10];
  assign \u_ddc.u_fir.iacc [29] = \u_ddc.u_fir.u_isat.in [11];
  assign \u_ddc.u_fir.iacc [30] = \u_ddc.u_fir.u_isat.in [12];
  assign \u_ddc.u_fir.iacc [31] = \u_ddc.u_fir.u_isat.in [13];
  assign \u_ddc.u_fir.iacc [32] = \u_ddc.u_fir.u_isat.in [14];
  assign \u_ddc.u_fir.iacc [33] = \u_ddc.u_fir.u_isat.in [15];
  assign \u_ddc.u_fir.iacc [34] = \u_ddc.u_fir.u_isat.out [15];
  assign \u_ddc.u_fir.dump_pipe [2] = 1'hx;
  assign \u_ddc.u_fir.coeff_end_LUT4_B_Z [0] = \u_ddc.u_fir.mac_ena_LUT4_C_D [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_Z [1] = \u_ddc.u_fir.w_addr [7];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_Z [2] = \u_ddc.u_fir.r_addr [7];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_Z [3] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_4_Z [0] = \u_ddc.u_fir.mac_ena_LUT4_C_D [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_4_Z [1] = \u_ddc.u_fir.w_addr [3];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_4_Z [2] = \u_ddc.u_fir.r_addr [3];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_4_Z [3] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_3_Z [0] = \u_ddc.u_fir.mac_ena_LUT4_C_D [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_3_Z [1] = \u_ddc.u_fir.w_addr [4];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_3_Z [2] = \u_ddc.u_fir.r_addr [4];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_3_Z [3] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_2_Z [0] = \u_ddc.u_fir.mac_ena_LUT4_C_D [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_2_Z [1] = \u_ddc.u_fir.w_addr [5];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_2_Z [2] = \u_ddc.u_fir.r_addr [5];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_2_Z [3] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_1_Z [0] = \u_ddc.u_fir.mac_ena_LUT4_C_D [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_1_Z [1] = \u_ddc.u_fir.w_addr [6];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_1_Z [2] = \u_ddc.u_fir.r_addr [6];
  assign \u_ddc.u_fir.coeff_end_LUT4_B_1_Z [3] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [2];
  assign \u_ddc.u_fir.coeff_end_LUT4_A_Z [0] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_A_Z [1] = \u_ddc.u_fir.coeff_end_LUT4_B_D [2];
  assign \u_ddc.u_fir.coeff_end_LUT4_A_Z [3] = \u_ddc.u_fir.mac_ena_LUT4_C_D [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_A_2_Z [0] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_A_2_Z [1] = \u_ddc.u_fir.coeff_end_LUT4_B_D [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_A_2_Z [3] = \u_ddc.u_fir.mac_ena_LUT4_C_D [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_A_1_Z [0] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [0];
  assign \u_ddc.u_fir.coeff_end_LUT4_A_1_Z [1] = \u_ddc.u_fir.coeff_end_LUT4_B_D [1];
  assign \u_ddc.u_fir.coeff_end_LUT4_A_1_Z [3] = \u_ddc.u_fir.mac_ena_LUT4_C_D [0];
  assign \u_ddc.u_fir.coeff_end  = \u_ddc.u_fir.state_TRELLIS_FF_Q_2_DI_LUT4_Z_B [4];
  assign \u_ddc.u_fir.clk  = clk_adc;
  assign \u_ddc.u_fir.c_data [0] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [0];
  assign \u_ddc.u_fir.c_data [1] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [1];
  assign \u_ddc.u_fir.c_data [2] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [2];
  assign \u_ddc.u_fir.c_data [3] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [3];
  assign \u_ddc.u_fir.c_data [4] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [4];
  assign \u_ddc.u_fir.c_data [5] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [5];
  assign \u_ddc.u_fir.c_data [6] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [6];
  assign \u_ddc.u_fir.c_data [7] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [7];
  assign \u_ddc.u_fir.c_data [8] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [8];
  assign \u_ddc.u_fir.c_data [9] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [9];
  assign \u_ddc.u_fir.c_data [10] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [10];
  assign \u_ddc.u_fir.c_data [11] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [11];
  assign \u_ddc.u_fir.c_data [12] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [12];
  assign \u_ddc.u_fir.c_data [13] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [13];
  assign \u_ddc.u_fir.c_data [14] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [14];
  assign \u_ddc.u_fir.c_data [15] = \u_ddc.u_fir.coeff_rom.0.0.0_DOB16 [15];
  assign \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3_COUT [0] = 1'h0;
  assign \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3_COUT [1] = \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0];
  assign \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3_COUT [2] = \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [1];
  assign \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3_COUT [3] = \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [2];
  assign \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3_COUT [4] = \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [3];
  assign \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3_COUT [5] = \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [4];
  assign \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3_COUT [6] = \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [5];
  assign \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_3_COUT [7] = \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [6];
  assign \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B [7] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [1];
  assign \u_ddc.u_fir.c_addr [0] = \u_ddc.u_fir.c_addr_TRELLIS_FF_Q_DI_LUT4_Z_B_CCU2C_S0_COUT [0];
  assign \u_ddc.u_fir.c_addr [7] = \u_ddc.u_fir.state_TRELLIS_FF_Q_DI_LUT4_Z_B [3];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [0] = \u_ddc.u_fir.qrd [0];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [1] = \u_ddc.u_fir.qrd [1];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [2] = \u_ddc.u_fir.qrd [2];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [3] = \u_ddc.u_fir.qrd [3];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [4] = \u_ddc.u_fir.qrd [4];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [5] = \u_ddc.u_fir.qrd [5];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [6] = \u_ddc.u_fir.qrd [6];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [7] = \u_ddc.u_fir.qrd [7];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [8] = \u_ddc.u_fir.qrd [8];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [9] = \u_ddc.u_fir.qrd [9];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [10] = \u_ddc.u_fir.qrd [10];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [11] = \u_ddc.u_fir.qrd [11];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [12] = \u_ddc.u_fir.qrd [12];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [13] = \u_ddc.u_fir.qrd [13];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [14] = \u_ddc.u_fir.qrd [14];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [15] = \u_ddc.u_fir.qrd [15];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [16] = \u_ddc.u_fir.ird [0];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [17] = \u_ddc.u_fir.ird [1];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [18] = \u_ddc.u_fir.ird [2];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [19] = \u_ddc.u_fir.ird [3];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [20] = \u_ddc.u_fir.ird [4];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [21] = \u_ddc.u_fir.ird [5];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [22] = \u_ddc.u_fir.ird [6];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [23] = \u_ddc.u_fir.ird [7];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [24] = \u_ddc.u_fir.ird [8];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [25] = \u_ddc.u_fir.ird [9];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [26] = \u_ddc.u_fir.ird [10];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [27] = \u_ddc.u_fir.ird [11];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [28] = \u_ddc.u_fir.ird [12];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [29] = \u_ddc.u_fir.ird [13];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [30] = \u_ddc.u_fir.ird [14];
  assign \u_ddc.u_fir.buf_mem.0.0.0_DO14 [31] = \u_ddc.u_fir.ird [15];
  assign \u_ddc.u_cic_q.y [0] = 1'hx;
  assign \u_ddc.u_cic_q.y [1] = 1'hx;
  assign \u_ddc.u_cic_q.x_sx_l [0] = \u_ddc.u_tuner.u_slice_q.out [0];
  assign \u_ddc.u_cic_q.x_sx_l [1] = \u_ddc.u_tuner.u_slice_q.out [1];
  assign \u_ddc.u_cic_q.x_sx_l [2] = \u_ddc.u_tuner.u_slice_q.out [2];
  assign \u_ddc.u_cic_q.x_sx_l [3] = \u_ddc.u_tuner.u_slice_q.out [3];
  assign \u_ddc.u_cic_q.x_sx_l [4] = \u_ddc.u_tuner.u_slice_q.out [4];
  assign \u_ddc.u_cic_q.x_sx_l [5] = \u_ddc.u_tuner.u_slice_q.out [5];
  assign \u_ddc.u_cic_q.x_sx_l [6] = \u_ddc.u_tuner.u_slice_q.out [6];
  assign \u_ddc.u_cic_q.x_sx_l [7] = \u_ddc.u_tuner.u_slice_q.out [7];
  assign \u_ddc.u_cic_q.x_sx_l [8] = \u_ddc.u_tuner.u_slice_q.out [8];
  assign \u_ddc.u_cic_q.x_sx_l [9] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [10] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [11] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [12] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [13] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [14] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [15] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [16] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [17] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [18] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [19] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [20] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [21] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_l [22] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [0] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [1];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [2] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [3];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [4] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [5];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [6] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [7];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [8] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [9];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [10] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [11];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [12] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [13];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [14] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [15];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_S1 [16] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_S0 [17];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_q.x_sx_h [1] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [2] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [3] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [4] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [5] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [6] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [7] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [8] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [9] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [10] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [11] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [12] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [13] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [14] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [15] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [16] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [17] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx_h [18] = \u_ddc.u_cic_q.x_sx_h [0];
  assign \u_ddc.u_cic_q.x_sx [0] = \u_ddc.u_tuner.u_slice_q.out [0];
  assign \u_ddc.u_cic_q.x_sx [1] = \u_ddc.u_tuner.u_slice_q.out [1];
  assign \u_ddc.u_cic_q.x_sx [2] = \u_ddc.u_tuner.u_slice_q.out [2];
  assign \u_ddc.u_cic_q.x_sx [3] = \u_ddc.u_tuner.u_slice_q.out [3];
  assign \u_ddc.u_cic_q.x_sx [4] = \u_ddc.u_tuner.u_slice_q.out [4];
  assign \u_ddc.u_cic_q.x_sx [5] = \u_ddc.u_tuner.u_slice_q.out [5];
  assign \u_ddc.u_cic_q.x_sx [6] = \u_ddc.u_tuner.u_slice_q.out [6];
  assign \u_ddc.u_cic_q.x_sx [7] = \u_ddc.u_tuner.u_slice_q.out [7];
  assign \u_ddc.u_cic_q.x_sx [8] = \u_ddc.u_tuner.u_slice_q.out [8];
  assign \u_ddc.u_cic_q.x_sx [9] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [10] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [11] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [12] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [13] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [14] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [15] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [16] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [17] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [18] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [19] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [20] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [21] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [22] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [23] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [24] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [25] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [26] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [27] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [28] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [29] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [30] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [31] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [32] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [33] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [34] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [35] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [36] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [37] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [38] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [39] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [40] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x_sx [41] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.x [0] = \u_ddc.u_tuner.u_slice_q.out [0];
  assign \u_ddc.u_cic_q.x [1] = \u_ddc.u_tuner.u_slice_q.out [1];
  assign \u_ddc.u_cic_q.x [2] = \u_ddc.u_tuner.u_slice_q.out [2];
  assign \u_ddc.u_cic_q.x [3] = \u_ddc.u_tuner.u_slice_q.out [3];
  assign \u_ddc.u_cic_q.x [4] = \u_ddc.u_tuner.u_slice_q.out [4];
  assign \u_ddc.u_cic_q.x [5] = \u_ddc.u_tuner.u_slice_q.out [5];
  assign \u_ddc.u_cic_q.x [6] = \u_ddc.u_tuner.u_slice_q.out [6];
  assign \u_ddc.u_cic_q.x [7] = \u_ddc.u_tuner.u_slice_q.out [7];
  assign \u_ddc.u_cic_q.x [8] = \u_ddc.u_tuner.u_slice_q.out [8];
  assign \u_ddc.u_cic_q.x [9] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.u_cic_q.valid  = 1'hx;
  assign \u_ddc.u_cic_q.reset  = \udac.reset ;
  assign \u_ddc.u_cic_q.low_pipe [0] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [1] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [2] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [3] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [4] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [5] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [6] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [7] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [8] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [9] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [10] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [11] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [12] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [13] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [14] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [15] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [16] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [17] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [18] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [19] = 1'hx;
  assign \u_ddc.u_cic_q.low_pipe [20] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [0] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [1] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [2] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [3] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [4] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [5] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [6] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [7] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [8] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [9] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [10] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [11] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [12] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [13] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [14] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [15] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [16] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [17] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [18] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [19] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [20] = 1'hx;
  assign \u_ddc.u_cic_q.integrator_out [21] = \u_ddc.u_cic_q.low_pipe [21];
  assign \u_ddc.u_cic_q.integrator_out [22] = \u_ddc.u_cic_q.low_pipe [22];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [0] = 1'h0;
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [0] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [1];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [1] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [2];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [2] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [3];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [3] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [4];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [4] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [5];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [5] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [6];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [6] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [7];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [7] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [8];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [8] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [9];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [9] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [10];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [10] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [11];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [11] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [12];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [12] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [13];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [13] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [14];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [14] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [15];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [15] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [16];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [16] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [17];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [17] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [18];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [18] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [19];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [19] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [20];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [20] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [21];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [21] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [22];
  assign \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_4_COUT [22] = \u_ddc.u_cic_q.integrator_l[3]_CCU2C_A0_COUT [23];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0] = 1'h0;
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [0] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [1] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [2] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [3];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [3] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [4] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [5];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [5] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [6] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [7];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [7] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [8] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [9];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [9] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [10] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [11];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [11] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [12] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [13];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [13] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [14] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [15];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [15] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [16] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [17];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [17] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [18] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [19];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [19] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [20] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [21];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [21] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22];
  assign \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [22] = \u_ddc.u_cic_q.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [23];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0] = 1'h0;
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [0] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [1] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [2] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [3];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [3] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [4] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [5];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [5] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [6] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [7];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [7] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [8] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [9];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [9] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [10] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [11];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [11] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [12] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [13];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [13] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [14] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [15];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [15] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [16] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [17];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [17] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [18] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [19];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [19] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [20] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [21];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [21] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22];
  assign \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [22] = \u_ddc.u_cic_q.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [23];
  assign \u_ddc.u_cic_q.integrator_l[0] [23] = \u_ddc.u_cic_q.x_sx_h_CCU2C_B0_COUT [0];
  assign \u_ddc.u_cic_q.integrator_h[3] [0] = \u_ddc.u_cic_q.integrator_out [23];
  assign \u_ddc.u_cic_q.integrator_h[3] [1] = \u_ddc.u_cic_q.integrator_out [24];
  assign \u_ddc.u_cic_q.integrator_h[3] [2] = \u_ddc.u_cic_q.integrator_out [25];
  assign \u_ddc.u_cic_q.integrator_h[3] [3] = \u_ddc.u_cic_q.integrator_out [26];
  assign \u_ddc.u_cic_q.integrator_h[3] [4] = \u_ddc.u_cic_q.integrator_out [27];
  assign \u_ddc.u_cic_q.integrator_h[3] [5] = \u_ddc.u_cic_q.integrator_out [28];
  assign \u_ddc.u_cic_q.integrator_h[3] [6] = \u_ddc.u_cic_q.integrator_out [29];
  assign \u_ddc.u_cic_q.integrator_h[3] [7] = \u_ddc.u_cic_q.integrator_out [30];
  assign \u_ddc.u_cic_q.integrator_h[3] [8] = \u_ddc.u_cic_q.integrator_out [31];
  assign \u_ddc.u_cic_q.integrator_h[3] [9] = \u_ddc.u_cic_q.integrator_out [32];
  assign \u_ddc.u_cic_q.integrator_h[3] [10] = \u_ddc.u_cic_q.integrator_out [33];
  assign \u_ddc.u_cic_q.integrator_h[3] [11] = \u_ddc.u_cic_q.integrator_out [34];
  assign \u_ddc.u_cic_q.integrator_h[3] [12] = \u_ddc.u_cic_q.integrator_out [35];
  assign \u_ddc.u_cic_q.integrator_h[3] [13] = \u_ddc.u_cic_q.integrator_out [36];
  assign \u_ddc.u_cic_q.integrator_h[3] [14] = \u_ddc.u_cic_q.integrator_out [37];
  assign \u_ddc.u_cic_q.integrator_h[3] [15] = \u_ddc.u_cic_q.integrator_out [38];
  assign \u_ddc.u_cic_q.integrator_h[3] [16] = \u_ddc.u_cic_q.integrator_out [39];
  assign \u_ddc.u_cic_q.integrator_h[3] [17] = \u_ddc.u_cic_q.integrator_out [40];
  assign \u_ddc.u_cic_q.integrator_h[3] [18] = \u_ddc.u_cic_q.integrator_out [41];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [0] = \u_ddc.u_cic_q.integrator_l[3] [23];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [0] = \u_ddc.u_cic_q.integrator_l[2] [23];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [0] = \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [1];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [2] = \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [3];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [4] = \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [5];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [6] = \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [7];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [8] = \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [9];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [10] = \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [11];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [12] = \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [13];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [14] = \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [15];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_S1 [16] = \u_ddc.u_cic_q.integrator_h[3]_TRELLIS_FF_Q_DI [17];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [0] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [2];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [2] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [4];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [4] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [6];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [6] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [8];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [8] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [10];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [10] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [12];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [12] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [14];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [14] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [16];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_4_COUT [16] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_COUT [18];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [0] = \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [1];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [2] = \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [3];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [4] = \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [5];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [6] = \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [7];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [8] = \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [9];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [10] = \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [11];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [12] = \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [13];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [14] = \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [15];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_S1 [16] = \u_ddc.u_cic_q.integrator_h[2]_TRELLIS_FF_Q_DI [17];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [0] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [2];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [2] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [4];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [4] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [6];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [6] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [8];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [8] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [10];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [10] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [12];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [12] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [14];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [14] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [16];
  assign \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_13_COUT [16] = \u_ddc.u_cic_q.integrator_h[2]_CCU2C_A0_9_COUT [18];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [0] = \u_ddc.u_cic_q.integrator_l[1] [23];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [0] = \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [1];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [2] = \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [3];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [4] = \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [5];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [6] = \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [7];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [8] = \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [9];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [10] = \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [11];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [12] = \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [13];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [14] = \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [15];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_S1 [16] = \u_ddc.u_cic_q.integrator_h[1]_TRELLIS_FF_Q_DI [17];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [0] = \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [2];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [2] = \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [4];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [4] = \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [6];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [6] = \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [8];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [8] = \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [10];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [10] = \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [12];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [12] = \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [14];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [14] = \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [16];
  assign \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_4_COUT [16] = \u_ddc.u_cic_q.integrator_h[0]_CCU2C_A0_COUT [18];
  assign \u_ddc.u_cic_q.comb_ena [4] = 1'hx;
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [0] = 1'h1;
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_COUT [18] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_COUT [20];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [0] = 1'h1;
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_COUT [18] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_COUT [20];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [0] = 1'h1;
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_COUT [18] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_COUT [20];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [0] = 1'h1;
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_COUT [18] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_COUT [20];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [1] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [0];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [3] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [2];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [5] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [4];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [7] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [6];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [9] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [8];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [11] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [10];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [13] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [12];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [15] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [14];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [17] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [16];
  assign \u_ddc.u_cic_q.comb_diff[4]_TRELLIS_FF_Q_DI [19] = \u_ddc.u_cic_q.comb_dly[3]_CCU2C_B0_4_S1 [18];
  assign \u_ddc.u_cic_q.comb_diff[4] [0] = 1'hx;
  assign \u_ddc.u_cic_q.comb_diff[4] [1] = 1'hx;
  assign \u_ddc.u_cic_q.comb_diff[4] [2] = \u_ddc.u_cic_q.y [2];
  assign \u_ddc.u_cic_q.comb_diff[4] [3] = \u_ddc.u_cic_q.y [3];
  assign \u_ddc.u_cic_q.comb_diff[4] [4] = \u_ddc.u_cic_q.y [4];
  assign \u_ddc.u_cic_q.comb_diff[4] [5] = \u_ddc.u_cic_q.y [5];
  assign \u_ddc.u_cic_q.comb_diff[4] [6] = \u_ddc.u_cic_q.y [6];
  assign \u_ddc.u_cic_q.comb_diff[4] [7] = \u_ddc.u_cic_q.y [7];
  assign \u_ddc.u_cic_q.comb_diff[4] [8] = \u_ddc.u_cic_q.y [8];
  assign \u_ddc.u_cic_q.comb_diff[4] [9] = \u_ddc.u_cic_q.y [9];
  assign \u_ddc.u_cic_q.comb_diff[4] [10] = \u_ddc.u_cic_q.y [10];
  assign \u_ddc.u_cic_q.comb_diff[4] [11] = \u_ddc.u_cic_q.y [11];
  assign \u_ddc.u_cic_q.comb_diff[4] [12] = \u_ddc.u_cic_q.y [12];
  assign \u_ddc.u_cic_q.comb_diff[4] [13] = \u_ddc.u_cic_q.y [13];
  assign \u_ddc.u_cic_q.comb_diff[4] [14] = \u_ddc.u_cic_q.y [14];
  assign \u_ddc.u_cic_q.comb_diff[4] [15] = \u_ddc.u_cic_q.y [15];
  assign \u_ddc.u_cic_q.comb_diff[4] [16] = \u_ddc.u_cic_q.y [16];
  assign \u_ddc.u_cic_q.comb_diff[4] [17] = \u_ddc.u_cic_q.y [17];
  assign \u_ddc.u_cic_q.comb_diff[4] [18] = \u_ddc.u_cic_q.y [18];
  assign \u_ddc.u_cic_q.comb_diff[4] [19] = \u_ddc.u_cic_q.y [19];
  assign \u_ddc.u_cic_q.comb_diff[4] [20] = \u_ddc.u_cic_q.y [20];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [1] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [0];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [3] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [2];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [5] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [4];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [7] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [6];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [9] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [8];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [11] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [10];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [13] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [12];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [15] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [14];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [17] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [16];
  assign \u_ddc.u_cic_q.comb_diff[3]_TRELLIS_FF_Q_DI [19] = \u_ddc.u_cic_q.comb_dly[2]_CCU2C_B0_4_S1 [18];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [1] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [0];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [3] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [2];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [5] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [4];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [7] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [6];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [9] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [8];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [11] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [10];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [13] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [12];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [15] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [14];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [17] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [16];
  assign \u_ddc.u_cic_q.comb_diff[2]_TRELLIS_FF_Q_DI [19] = \u_ddc.u_cic_q.comb_dly[1]_CCU2C_B0_4_S1 [18];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [1] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [0];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [3] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [2];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [5] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [4];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [7] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [6];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [9] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [8];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [11] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [10];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [13] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [12];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [15] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [14];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [17] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [16];
  assign \u_ddc.u_cic_q.comb_diff[1]_TRELLIS_FF_Q_DI [19] = \u_ddc.u_cic_q.comb_dly[0]_CCU2C_B0_4_S1 [18];
  assign \u_ddc.u_cic_q.clk  = clk_adc;
  assign \u_ddc.u_cic_i.y [0] = 1'hx;
  assign \u_ddc.u_cic_i.y [1] = 1'hx;
  assign \u_ddc.u_cic_i.x_sx_l [0] = \u_ddc.u_tuner.u_slice_i.out [0];
  assign \u_ddc.u_cic_i.x_sx_l [1] = \u_ddc.u_tuner.u_slice_i.out [1];
  assign \u_ddc.u_cic_i.x_sx_l [2] = \u_ddc.u_tuner.u_slice_i.out [2];
  assign \u_ddc.u_cic_i.x_sx_l [3] = \u_ddc.u_tuner.u_slice_i.out [3];
  assign \u_ddc.u_cic_i.x_sx_l [4] = \u_ddc.u_tuner.u_slice_i.out [4];
  assign \u_ddc.u_cic_i.x_sx_l [5] = \u_ddc.u_tuner.u_slice_i.out [5];
  assign \u_ddc.u_cic_i.x_sx_l [6] = \u_ddc.u_tuner.u_slice_i.out [6];
  assign \u_ddc.u_cic_i.x_sx_l [7] = \u_ddc.u_tuner.u_slice_i.out [7];
  assign \u_ddc.u_cic_i.x_sx_l [8] = \u_ddc.u_tuner.u_slice_i.out [8];
  assign \u_ddc.u_cic_i.x_sx_l [9] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [10] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [11] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [12] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [13] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [14] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [15] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [16] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [17] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [18] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [19] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [20] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [21] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_l [22] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [0] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [1];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [2] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [3];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [4] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [5];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [6] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [7];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [8] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [9];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [10] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [11];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [12] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [13];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [14] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [15];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_S1 [16] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_S0 [17];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_i.x_sx_h [1] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [2] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [3] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [4] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [5] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [6] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [7] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [8] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [9] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [10] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [11] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [12] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [13] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [14] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [15] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [16] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [17] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx_h [18] = \u_ddc.u_cic_i.x_sx_h [0];
  assign \u_ddc.u_cic_i.x_sx [0] = \u_ddc.u_tuner.u_slice_i.out [0];
  assign \u_ddc.u_cic_i.x_sx [1] = \u_ddc.u_tuner.u_slice_i.out [1];
  assign \u_ddc.u_cic_i.x_sx [2] = \u_ddc.u_tuner.u_slice_i.out [2];
  assign \u_ddc.u_cic_i.x_sx [3] = \u_ddc.u_tuner.u_slice_i.out [3];
  assign \u_ddc.u_cic_i.x_sx [4] = \u_ddc.u_tuner.u_slice_i.out [4];
  assign \u_ddc.u_cic_i.x_sx [5] = \u_ddc.u_tuner.u_slice_i.out [5];
  assign \u_ddc.u_cic_i.x_sx [6] = \u_ddc.u_tuner.u_slice_i.out [6];
  assign \u_ddc.u_cic_i.x_sx [7] = \u_ddc.u_tuner.u_slice_i.out [7];
  assign \u_ddc.u_cic_i.x_sx [8] = \u_ddc.u_tuner.u_slice_i.out [8];
  assign \u_ddc.u_cic_i.x_sx [9] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [10] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [11] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [12] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [13] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [14] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [15] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [16] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [17] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [18] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [19] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [20] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [21] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [22] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [23] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [24] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [25] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [26] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [27] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [28] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [29] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [30] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [31] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [32] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [33] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [34] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [35] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [36] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [37] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [38] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [39] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [40] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x_sx [41] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.x [0] = \u_ddc.u_tuner.u_slice_i.out [0];
  assign \u_ddc.u_cic_i.x [1] = \u_ddc.u_tuner.u_slice_i.out [1];
  assign \u_ddc.u_cic_i.x [2] = \u_ddc.u_tuner.u_slice_i.out [2];
  assign \u_ddc.u_cic_i.x [3] = \u_ddc.u_tuner.u_slice_i.out [3];
  assign \u_ddc.u_cic_i.x [4] = \u_ddc.u_tuner.u_slice_i.out [4];
  assign \u_ddc.u_cic_i.x [5] = \u_ddc.u_tuner.u_slice_i.out [5];
  assign \u_ddc.u_cic_i.x [6] = \u_ddc.u_tuner.u_slice_i.out [6];
  assign \u_ddc.u_cic_i.x [7] = \u_ddc.u_tuner.u_slice_i.out [7];
  assign \u_ddc.u_cic_i.x [8] = \u_ddc.u_tuner.u_slice_i.out [8];
  assign \u_ddc.u_cic_i.x [9] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.u_cic_i.valid  = \u_ddc.u_fir.ena ;
  assign \u_ddc.u_cic_i.reset  = \udac.reset ;
  assign \u_ddc.u_cic_i.low_pipe [0] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [1] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [2] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [3] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [4] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [5] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [6] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [7] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [8] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [9] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [10] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [11] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [12] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [13] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [14] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [15] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [16] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [17] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [18] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [19] = 1'hx;
  assign \u_ddc.u_cic_i.low_pipe [20] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [0] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [1] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [2] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [3] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [4] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [5] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [6] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [7] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [8] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [9] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [10] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [11] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [12] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [13] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [14] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [15] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [16] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [17] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [18] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [19] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [20] = 1'hx;
  assign \u_ddc.u_cic_i.integrator_out [21] = \u_ddc.u_cic_i.low_pipe [21];
  assign \u_ddc.u_cic_i.integrator_out [22] = \u_ddc.u_cic_i.low_pipe [22];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [0] = 1'h0;
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [0] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [1];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [1] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [2];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [2] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [3];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [3] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [4];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [4] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [5];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [5] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [6];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [6] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [7];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [7] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [8];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [8] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [9];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [9] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [10];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [10] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [11];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [11] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [12];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [12] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [13];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [13] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [14];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [14] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [15];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [15] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [16];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [16] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [17];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [17] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [18];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [18] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [19];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [19] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [20];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [20] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [21];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [21] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [22];
  assign \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_4_COUT [22] = \u_ddc.u_cic_i.integrator_l[3]_CCU2C_A0_COUT [23];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0] = 1'h0;
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [0] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [1] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [2] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [3];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [3] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [4] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [5];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [5] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [6] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [7];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [7] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [8] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [9];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [9] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [10] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [11];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [11] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [12] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [13];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [13] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [14] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [15];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [15] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [16] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [17];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [17] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [18] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [19];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [19] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [20] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [21];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [21] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22];
  assign \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [22] = \u_ddc.u_cic_i.integrator_l[2]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [23];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [0] = 1'h0;
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [0] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [1] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [2] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [3];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [3] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [4] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [5];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [5] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [6] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [7];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [7] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [8] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [9];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [9] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [10] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [11];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [11] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [12] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [13];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [13] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [14] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [15];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [15] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [16] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [17];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [17] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [18] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [19];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [19] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [20] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [21];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [21] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22];
  assign \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [22] = \u_ddc.u_cic_i.integrator_l[1]_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [23];
  assign \u_ddc.u_cic_i.integrator_l[0] [23] = \u_ddc.u_cic_i.x_sx_h_CCU2C_B0_COUT [0];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [0] = \u_ddc.u_cic_i.integrator_l[3] [23];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [0] = \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [1];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [2] = \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [3];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [4] = \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [5];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [6] = \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [7];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [8] = \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [9];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [10] = \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [11];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [12] = \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [13];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [14] = \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [15];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_S1 [16] = \u_ddc.u_cic_i.integrator_h[3]_TRELLIS_FF_Q_DI [17];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [0] = \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [2];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [2] = \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [4];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [4] = \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [6];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [6] = \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [8];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [8] = \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [10];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [10] = \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [12];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [12] = \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [14];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [14] = \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [16];
  assign \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_4_COUT [16] = \u_ddc.u_cic_i.integrator_h[3]_CCU2C_A0_COUT [18];
  assign \u_ddc.u_cic_i.integrator_h[3] [0] = \u_ddc.u_cic_i.integrator_out [23];
  assign \u_ddc.u_cic_i.integrator_h[3] [1] = \u_ddc.u_cic_i.integrator_out [24];
  assign \u_ddc.u_cic_i.integrator_h[3] [2] = \u_ddc.u_cic_i.integrator_out [25];
  assign \u_ddc.u_cic_i.integrator_h[3] [3] = \u_ddc.u_cic_i.integrator_out [26];
  assign \u_ddc.u_cic_i.integrator_h[3] [4] = \u_ddc.u_cic_i.integrator_out [27];
  assign \u_ddc.u_cic_i.integrator_h[3] [5] = \u_ddc.u_cic_i.integrator_out [28];
  assign \u_ddc.u_cic_i.integrator_h[3] [6] = \u_ddc.u_cic_i.integrator_out [29];
  assign \u_ddc.u_cic_i.integrator_h[3] [7] = \u_ddc.u_cic_i.integrator_out [30];
  assign \u_ddc.u_cic_i.integrator_h[3] [8] = \u_ddc.u_cic_i.integrator_out [31];
  assign \u_ddc.u_cic_i.integrator_h[3] [9] = \u_ddc.u_cic_i.integrator_out [32];
  assign \u_ddc.u_cic_i.integrator_h[3] [10] = \u_ddc.u_cic_i.integrator_out [33];
  assign \u_ddc.u_cic_i.integrator_h[3] [11] = \u_ddc.u_cic_i.integrator_out [34];
  assign \u_ddc.u_cic_i.integrator_h[3] [12] = \u_ddc.u_cic_i.integrator_out [35];
  assign \u_ddc.u_cic_i.integrator_h[3] [13] = \u_ddc.u_cic_i.integrator_out [36];
  assign \u_ddc.u_cic_i.integrator_h[3] [14] = \u_ddc.u_cic_i.integrator_out [37];
  assign \u_ddc.u_cic_i.integrator_h[3] [15] = \u_ddc.u_cic_i.integrator_out [38];
  assign \u_ddc.u_cic_i.integrator_h[3] [16] = \u_ddc.u_cic_i.integrator_out [39];
  assign \u_ddc.u_cic_i.integrator_h[3] [17] = \u_ddc.u_cic_i.integrator_out [40];
  assign \u_ddc.u_cic_i.integrator_h[3] [18] = \u_ddc.u_cic_i.integrator_out [41];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [0] = \u_ddc.u_cic_i.integrator_l[2] [23];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [0] = \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [1];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [2] = \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [3];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [4] = \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [5];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [6] = \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [7];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [8] = \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [9];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [10] = \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [11];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [12] = \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [13];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [14] = \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [15];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_S1 [16] = \u_ddc.u_cic_i.integrator_h[2]_TRELLIS_FF_Q_DI [17];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [0] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [2];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [2] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [4];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [4] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [6];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [6] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [8];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [8] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [10];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [10] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [12];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [12] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [14];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [14] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [16];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_4_COUT [16] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_COUT [18];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [0] = \u_ddc.u_cic_i.integrator_l[1] [23];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [0] = \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [1];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [2] = \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [3];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [4] = \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [5];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [6] = \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [7];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [8] = \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [9];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [10] = \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [11];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [12] = \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [13];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [14] = \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [15];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_S1 [16] = \u_ddc.u_cic_i.integrator_h[1]_TRELLIS_FF_Q_DI [17];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [0] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [2];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [2] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [4];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [4] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [6];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [6] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [8];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [8] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [10];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [10] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [12];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [12] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [14];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [14] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [16];
  assign \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_14_COUT [16] = \u_ddc.u_cic_i.integrator_h[1]_CCU2C_A0_19_COUT [18];
  assign \u_ddc.u_cic_i.ena_out  = \u_ddc.u_cic_q.ena_out ;
  assign \u_ddc.u_cic_i.comb_ena [0] = \u_ddc.u_cic_q.comb_ena [0];
  assign \u_ddc.u_cic_i.comb_ena [1] = \u_ddc.u_cic_q.comb_ena [1];
  assign \u_ddc.u_cic_i.comb_ena [2] = \u_ddc.u_cic_q.comb_ena [2];
  assign \u_ddc.u_cic_i.comb_ena [3] = \u_ddc.u_cic_q.comb_ena [3];
  assign \u_ddc.u_cic_i.comb_ena [4] = \u_ddc.u_fir.ena ;
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [0] = 1'h1;
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_COUT [18] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_COUT [20];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [0] = 1'h1;
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_COUT [18] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_COUT [20];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [0] = 1'h1;
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_COUT [18] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_COUT [20];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [0] = 1'h1;
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [0] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [2];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [2] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [4];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [4] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [6];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [6] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [8];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [8] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [10];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [10] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [12];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [12] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [14];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [14] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [16];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [16] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [18];
  assign \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_COUT [18] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_COUT [20];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [1] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [0];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [3] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [2];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [5] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [4];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [7] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [6];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [9] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [8];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [11] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [10];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [13] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [12];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [15] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [14];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [17] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [16];
  assign \u_ddc.u_cic_i.comb_diff[4]_TRELLIS_FF_Q_DI [19] = \u_ddc.u_cic_i.comb_dly[3]_CCU2C_B0_4_S1 [18];
  assign \u_ddc.u_cic_i.comb_diff[4] [0] = 1'hx;
  assign \u_ddc.u_cic_i.comb_diff[4] [1] = 1'hx;
  assign \u_ddc.u_cic_i.comb_diff[4] [2] = \u_ddc.u_cic_i.y [2];
  assign \u_ddc.u_cic_i.comb_diff[4] [3] = \u_ddc.u_cic_i.y [3];
  assign \u_ddc.u_cic_i.comb_diff[4] [4] = \u_ddc.u_cic_i.y [4];
  assign \u_ddc.u_cic_i.comb_diff[4] [5] = \u_ddc.u_cic_i.y [5];
  assign \u_ddc.u_cic_i.comb_diff[4] [6] = \u_ddc.u_cic_i.y [6];
  assign \u_ddc.u_cic_i.comb_diff[4] [7] = \u_ddc.u_cic_i.y [7];
  assign \u_ddc.u_cic_i.comb_diff[4] [8] = \u_ddc.u_cic_i.y [8];
  assign \u_ddc.u_cic_i.comb_diff[4] [9] = \u_ddc.u_cic_i.y [9];
  assign \u_ddc.u_cic_i.comb_diff[4] [10] = \u_ddc.u_cic_i.y [10];
  assign \u_ddc.u_cic_i.comb_diff[4] [11] = \u_ddc.u_cic_i.y [11];
  assign \u_ddc.u_cic_i.comb_diff[4] [12] = \u_ddc.u_cic_i.y [12];
  assign \u_ddc.u_cic_i.comb_diff[4] [13] = \u_ddc.u_cic_i.y [13];
  assign \u_ddc.u_cic_i.comb_diff[4] [14] = \u_ddc.u_cic_i.y [14];
  assign \u_ddc.u_cic_i.comb_diff[4] [15] = \u_ddc.u_cic_i.y [15];
  assign \u_ddc.u_cic_i.comb_diff[4] [16] = \u_ddc.u_cic_i.y [16];
  assign \u_ddc.u_cic_i.comb_diff[4] [17] = \u_ddc.u_cic_i.y [17];
  assign \u_ddc.u_cic_i.comb_diff[4] [18] = \u_ddc.u_cic_i.y [18];
  assign \u_ddc.u_cic_i.comb_diff[4] [19] = \u_ddc.u_cic_i.y [19];
  assign \u_ddc.u_cic_i.comb_diff[4] [20] = \u_ddc.u_cic_i.y [20];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [1] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [0];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [3] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [2];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [5] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [4];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [7] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [6];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [9] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [8];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [11] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [10];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [13] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [12];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [15] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [14];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [17] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [16];
  assign \u_ddc.u_cic_i.comb_diff[3]_TRELLIS_FF_Q_DI [19] = \u_ddc.u_cic_i.comb_dly[2]_CCU2C_B0_4_S1 [18];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [1] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [0];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [3] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [2];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [5] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [4];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [7] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [6];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [9] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [8];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [11] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [10];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [13] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [12];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [15] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [14];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [17] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [16];
  assign \u_ddc.u_cic_i.comb_diff[2]_TRELLIS_FF_Q_DI [19] = \u_ddc.u_cic_i.comb_dly[1]_CCU2C_B0_4_S1 [18];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [1] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [0];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [3] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [2];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [5] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [4];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [7] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [6];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [9] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [8];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [11] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [10];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [13] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [12];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [15] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [14];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [17] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [16];
  assign \u_ddc.u_cic_i.comb_diff[1]_TRELLIS_FF_Q_DI [19] = \u_ddc.u_cic_i.comb_dly[0]_CCU2C_B0_4_S1 [18];
  assign \u_ddc.u_cic_i.clk  = clk_adc;
  assign \u_ddc.tuner_q [0] = \u_ddc.u_tuner.u_slice_q.out [0];
  assign \u_ddc.tuner_q [1] = \u_ddc.u_tuner.u_slice_q.out [1];
  assign \u_ddc.tuner_q [2] = \u_ddc.u_tuner.u_slice_q.out [2];
  assign \u_ddc.tuner_q [3] = \u_ddc.u_tuner.u_slice_q.out [3];
  assign \u_ddc.tuner_q [4] = \u_ddc.u_tuner.u_slice_q.out [4];
  assign \u_ddc.tuner_q [5] = \u_ddc.u_tuner.u_slice_q.out [5];
  assign \u_ddc.tuner_q [6] = \u_ddc.u_tuner.u_slice_q.out [6];
  assign \u_ddc.tuner_q [7] = \u_ddc.u_tuner.u_slice_q.out [7];
  assign \u_ddc.tuner_q [8] = \u_ddc.u_tuner.u_slice_q.out [8];
  assign \u_ddc.tuner_q [9] = \u_ddc.u_tuner.u_slice_q.out [9];
  assign \u_ddc.tuner_i [0] = \u_ddc.u_tuner.u_slice_i.out [0];
  assign \u_ddc.tuner_i [1] = \u_ddc.u_tuner.u_slice_i.out [1];
  assign \u_ddc.tuner_i [2] = \u_ddc.u_tuner.u_slice_i.out [2];
  assign \u_ddc.tuner_i [3] = \u_ddc.u_tuner.u_slice_i.out [3];
  assign \u_ddc.tuner_i [4] = \u_ddc.u_tuner.u_slice_i.out [4];
  assign \u_ddc.tuner_i [5] = \u_ddc.u_tuner.u_slice_i.out [5];
  assign \u_ddc.tuner_i [6] = \u_ddc.u_tuner.u_slice_i.out [6];
  assign \u_ddc.tuner_i [7] = \u_ddc.u_tuner.u_slice_i.out [7];
  assign \u_ddc.tuner_i [8] = \u_ddc.u_tuner.u_slice_i.out [8];
  assign \u_ddc.tuner_i [9] = \u_ddc.u_tuner.u_slice_i.out [9];
  assign \u_ddc.reset  = \udac.reset ;
  assign \u_ddc.q_out [0] = \u_demods.u_r2p.y [0];
  assign \u_ddc.q_out [1] = \u_demods.u_r2p.y [1];
  assign \u_ddc.q_out [2] = \u_demods.u_r2p.y [2];
  assign \u_ddc.q_out [3] = \u_demods.u_r2p.y [3];
  assign \u_ddc.q_out [4] = \u_demods.u_r2p.y [4];
  assign \u_ddc.q_out [5] = \u_demods.u_r2p.y [5];
  assign \u_ddc.q_out [6] = \u_demods.u_r2p.y [6];
  assign \u_ddc.q_out [7] = \u_demods.u_r2p.y [7];
  assign \u_ddc.q_out [8] = \u_demods.u_r2p.y [8];
  assign \u_ddc.q_out [9] = \u_demods.u_r2p.y [9];
  assign \u_ddc.q_out [10] = \u_demods.u_r2p.y [10];
  assign \u_ddc.q_out [11] = \u_demods.u_r2p.y [11];
  assign \u_ddc.q_out [12] = \u_demods.u_r2p.y [12];
  assign \u_ddc.q_out [13] = \u_demods.u_r2p.y [13];
  assign \u_ddc.q_out [14] = \u_demods.u_r2p.y [14];
  assign \u_ddc.q_out [15] = \u_demods.u_r2p.y [15];
  assign \u_ddc.ns_ena  = 1'h0;
  assign \u_ddc.in [0] = \u_ddc.u_tuner.u_slice_q.in [0];
  assign \u_ddc.in [1] = \u_ddc.u_tuner.u_slice_q.in [1];
  assign \u_ddc.in [2] = \u_ddc.u_tuner.u_slice_q.in [2];
  assign \u_ddc.in [3] = \u_ddc.u_tuner.u_slice_q.in [3];
  assign \u_ddc.in [4] = \u_ddc.u_tuner.u_slice_q.in [4];
  assign \u_ddc.in [5] = \u_ddc.u_tuner.u_slice_q.in [5];
  assign \u_ddc.in [6] = \u_ddc.u_tuner.u_slice_q.in [6];
  assign \u_ddc.in [7] = \u_ddc.u_tuner.u_slice_q.in [7];
  assign \u_ddc.in [8] = \u_ddc.u_tuner.u_slice_q.in [8];
  assign \u_ddc.in [9] = \u_ddc.u_tuner.u_slice_q.in [9];
  assign \u_ddc.i_out [0] = \u_demods.u_r2p.x [0];
  assign \u_ddc.i_out [1] = \u_demods.u_r2p.x [1];
  assign \u_ddc.i_out [2] = \u_demods.u_r2p.x [2];
  assign \u_ddc.i_out [3] = \u_demods.u_r2p.x [3];
  assign \u_ddc.i_out [4] = \u_demods.u_r2p.x [4];
  assign \u_ddc.i_out [5] = \u_demods.u_r2p.x [5];
  assign \u_ddc.i_out [6] = \u_demods.u_r2p.x [6];
  assign \u_ddc.i_out [7] = \u_demods.u_r2p.x [7];
  assign \u_ddc.i_out [8] = \u_demods.u_r2p.x [8];
  assign \u_ddc.i_out [9] = \u_demods.u_r2p.x [9];
  assign \u_ddc.i_out [10] = \u_demods.u_r2p.x [10];
  assign \u_ddc.i_out [11] = \u_demods.u_r2p.x [11];
  assign \u_ddc.i_out [12] = \u_demods.u_r2p.x [12];
  assign \u_ddc.i_out [13] = \u_demods.u_r2p.x [13];
  assign \u_ddc.i_out [14] = \u_demods.u_r2p.x [14];
  assign \u_ddc.i_out [15] = \u_demods.u_r2p.x [15];
  assign \u_ddc.frq [0] = 1'h1;
  assign \u_ddc.frq [1] = 1'h1;
  assign \u_ddc.frq [2] = 1'h1;
  assign \u_ddc.frq [3] = 1'h1;
  assign \u_ddc.frq [4] = 1'h1;
  assign \u_ddc.frq [5] = 1'h1;
  assign \u_ddc.frq [6] = 1'h0;
  assign \u_ddc.frq [7] = 1'h1;
  assign \u_ddc.frq [8] = 1'h1;
  assign \u_ddc.frq [9] = 1'h0;
  assign \u_ddc.frq [10] = 1'h1;
  assign \u_ddc.frq [11] = 1'h1;
  assign \u_ddc.frq [12] = 1'h1;
  assign \u_ddc.frq [13] = 1'h1;
  assign \u_ddc.frq [14] = 1'h1;
  assign \u_ddc.frq [15] = 1'h0;
  assign \u_ddc.frq [16] = 1'h1;
  assign \u_ddc.frq [17] = 1'h0;
  assign \u_ddc.frq [18] = 1'h1;
  assign \u_ddc.frq [19] = 1'h1;
  assign \u_ddc.frq [20] = 1'h1;
  assign \u_ddc.frq [21] = 1'h0;
  assign \u_ddc.frq [22] = 1'h0;
  assign \u_ddc.frq [23] = 1'h0;
  assign \u_ddc.frq [24] = 1'h0;
  assign \u_ddc.frq [25] = 1'h0;
  assign \u_ddc.ena_cic  = \u_ddc.u_cic_q.ena_out ;
  assign \u_ddc.drate [0] = 1'h1;
  assign \u_ddc.drate [1] = 1'h1;
  assign \u_ddc.drate [2] = 1'h1;
  assign \u_ddc.drate [3] = 1'h1;
  assign \u_ddc.drate [4] = 1'h1;
  assign \u_ddc.drate [5] = 1'h1;
  assign \u_ddc.drate [6] = 1'h1;
  assign \u_ddc.drate [7] = 1'h1;
  assign \u_ddc.dr [0] = 1'h0;
  assign \u_ddc.dr [1] = 1'h0;
  assign \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3_COUT [0] = 1'h1;
  assign \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3_COUT [1] = \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [0];
  assign \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3_COUT [2] = \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [1];
  assign \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3_COUT [3] = \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [2];
  assign \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3_COUT [4] = \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [3];
  assign \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3_COUT [5] = \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [4];
  assign \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3_COUT [6] = \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [5];
  assign \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_3_COUT [7] = \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [6];
  assign \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_B [2] = \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D [0];
  assign \u_ddc.dcnt [0] = \u_ddc.dcnt_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [0];
  assign \u_ddc.clk  = clk_adc;
  assign \u_ddc.cic_v  = \u_ddc.u_fir.ena ;
  assign \u_ddc.cic_shf [0] = 1'h1;
  assign \u_ddc.cic_shf [1] = 1'h1;
  assign \u_ddc.cic_shf [2] = 1'h0;
  assign \u_ddc.cic_q_trim [0] = \u_ddc.u_fir.qin [0];
  assign \u_ddc.cic_q_trim [1] = \u_ddc.u_fir.qin [1];
  assign \u_ddc.cic_q_trim [2] = \u_ddc.u_fir.qin [2];
  assign \u_ddc.cic_q_trim [3] = \u_ddc.u_fir.qin [3];
  assign \u_ddc.cic_q_trim [4] = \u_ddc.u_fir.qin [4];
  assign \u_ddc.cic_q_trim [5] = \u_ddc.u_fir.qin [5];
  assign \u_ddc.cic_q_trim [6] = \u_ddc.u_fir.qin [6];
  assign \u_ddc.cic_q_trim [7] = \u_ddc.u_fir.qin [7];
  assign \u_ddc.cic_q_trim [8] = \u_ddc.u_fir.qin [8];
  assign \u_ddc.cic_q_trim [9] = \u_ddc.u_fir.qin [9];
  assign \u_ddc.cic_q_trim [10] = \u_ddc.u_fir.qin [10];
  assign \u_ddc.cic_q_trim [11] = \u_ddc.u_fir.qin [11];
  assign \u_ddc.cic_q_trim [12] = \u_ddc.u_fir.qin [12];
  assign \u_ddc.cic_q_trim [13] = \u_ddc.u_fir.qin [13];
  assign \u_ddc.cic_q_trim [14] = \u_ddc.u_fir.qin [14];
  assign \u_ddc.cic_q_trim [15] = \u_ddc.u_fir.qin [15];
  assign \u_ddc.cic_q_shf [0] = 1'h0;
  assign \u_ddc.cic_q_shf [1] = 1'h0;
  assign \u_ddc.cic_q_shf [2] = 1'h0;
  assign \u_ddc.cic_q_shf [3] = 1'hx;
  assign \u_ddc.cic_q_shf [4] = 1'hx;
  assign \u_ddc.cic_q_shf [5] = \u_ddc.u_sat_q.in [0];
  assign \u_ddc.cic_q_shf [6] = \u_ddc.u_sat_q.in [1];
  assign \u_ddc.cic_q_shf [7] = \u_ddc.u_sat_q.in [2];
  assign \u_ddc.cic_q_shf [8] = \u_ddc.u_sat_q.in [3];
  assign \u_ddc.cic_q_shf [9] = \u_ddc.u_sat_q.in [4];
  assign \u_ddc.cic_q_shf [10] = \u_ddc.u_sat_q.in [5];
  assign \u_ddc.cic_q_shf [11] = \u_ddc.u_sat_q.in [6];
  assign \u_ddc.cic_q_shf [12] = \u_ddc.u_sat_q.in [7];
  assign \u_ddc.cic_q_shf [13] = \u_ddc.u_sat_q.in [8];
  assign \u_ddc.cic_q_shf [14] = \u_ddc.u_sat_q.in [9];
  assign \u_ddc.cic_q_shf [15] = \u_ddc.u_sat_q.in [10];
  assign \u_ddc.cic_q_shf [16] = \u_ddc.u_sat_q.in [11];
  assign \u_ddc.cic_q_shf [17] = \u_ddc.u_sat_q.in [12];
  assign \u_ddc.cic_q_shf [18] = \u_ddc.u_sat_q.in [13];
  assign \u_ddc.cic_q_shf [19] = \u_ddc.u_sat_q.in [14];
  assign \u_ddc.cic_q_shf [20] = \u_ddc.u_sat_q.in [15];
  assign \u_ddc.cic_q_shf [21] = \u_ddc.u_sat_q.in [16];
  assign \u_ddc.cic_q_shf [22] = \u_ddc.u_sat_q.in [17];
  assign \u_ddc.cic_q_shf [23] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.cic_q_shf [24] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.cic_q_shf [25] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.cic_q_shf [26] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.cic_q_shf [27] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.cic_q_sat_LUT4_Z_B [1] = \u_ddc.u_sat_q.in [10];
  assign \u_ddc.cic_q_sat [0] = \u_ddc.u_sat_q.out [0];
  assign \u_ddc.cic_q_sat [1] = \u_ddc.u_sat_q.out [1];
  assign \u_ddc.cic_q_sat [2] = \u_ddc.u_sat_q.out [2];
  assign \u_ddc.cic_q_sat [3] = \u_ddc.u_sat_q.out [3];
  assign \u_ddc.cic_q_sat [4] = \u_ddc.u_sat_q.out [4];
  assign \u_ddc.cic_q_sat [5] = \u_ddc.u_sat_q.out [5];
  assign \u_ddc.cic_q_sat [6] = \u_ddc.u_sat_q.out [6];
  assign \u_ddc.cic_q_sat [7] = \u_ddc.u_sat_q.out [7];
  assign \u_ddc.cic_q_sat [8] = \u_ddc.u_sat_q.out [8];
  assign \u_ddc.cic_q_sat [9] = \u_ddc.u_sat_q.out [9];
  assign \u_ddc.cic_q_sat [10] = \u_ddc.u_sat_q.out [10];
  assign \u_ddc.cic_q_sat [11] = \u_ddc.u_sat_q.out [11];
  assign \u_ddc.cic_q_sat [12] = \u_ddc.u_sat_q.out [12];
  assign \u_ddc.cic_q_sat [13] = \u_ddc.u_sat_q.out [13];
  assign \u_ddc.cic_q_sat [14] = \u_ddc.u_sat_q.out [14];
  assign \u_ddc.cic_q_sat [15] = \u_ddc.u_sat_q.out [15];
  assign \u_ddc.cic_q [0] = 1'hx;
  assign \u_ddc.cic_q [1] = 1'hx;
  assign \u_ddc.cic_q [2] = \u_ddc.u_cic_q.y [2];
  assign \u_ddc.cic_q [3] = \u_ddc.u_cic_q.y [3];
  assign \u_ddc.cic_q [4] = \u_ddc.u_cic_q.y [4];
  assign \u_ddc.cic_q [5] = \u_ddc.u_cic_q.y [5];
  assign \u_ddc.cic_q [6] = \u_ddc.u_cic_q.y [6];
  assign \u_ddc.cic_q [7] = \u_ddc.u_cic_q.y [7];
  assign \u_ddc.cic_q [8] = \u_ddc.u_cic_q.y [8];
  assign \u_ddc.cic_q [9] = \u_ddc.u_cic_q.y [9];
  assign \u_ddc.cic_q [10] = \u_ddc.u_cic_q.y [10];
  assign \u_ddc.cic_q [11] = \u_ddc.u_cic_q.y [11];
  assign \u_ddc.cic_q [12] = \u_ddc.u_cic_q.y [12];
  assign \u_ddc.cic_q [13] = \u_ddc.u_cic_q.y [13];
  assign \u_ddc.cic_q [14] = \u_ddc.u_cic_q.y [14];
  assign \u_ddc.cic_q [15] = \u_ddc.u_cic_q.y [15];
  assign \u_ddc.cic_q [16] = \u_ddc.u_cic_q.y [16];
  assign \u_ddc.cic_q [17] = \u_ddc.u_cic_q.y [17];
  assign \u_ddc.cic_q [18] = \u_ddc.u_cic_q.y [18];
  assign \u_ddc.cic_q [19] = \u_ddc.u_cic_q.y [19];
  assign \u_ddc.cic_q [20] = \u_ddc.u_cic_q.y [20];
  assign \u_ddc.cic_i_trim [0] = \u_ddc.u_fir.iin [0];
  assign \u_ddc.cic_i_trim [1] = \u_ddc.u_fir.iin [1];
  assign \u_ddc.cic_i_trim [2] = \u_ddc.u_fir.iin [2];
  assign \u_ddc.cic_i_trim [3] = \u_ddc.u_fir.iin [3];
  assign \u_ddc.cic_i_trim [4] = \u_ddc.u_fir.iin [4];
  assign \u_ddc.cic_i_trim [5] = \u_ddc.u_fir.iin [5];
  assign \u_ddc.cic_i_trim [6] = \u_ddc.u_fir.iin [6];
  assign \u_ddc.cic_i_trim [7] = \u_ddc.u_fir.iin [7];
  assign \u_ddc.cic_i_trim [8] = \u_ddc.u_fir.iin [8];
  assign \u_ddc.cic_i_trim [9] = \u_ddc.u_fir.iin [9];
  assign \u_ddc.cic_i_trim [10] = \u_ddc.u_fir.iin [10];
  assign \u_ddc.cic_i_trim [11] = \u_ddc.u_fir.iin [11];
  assign \u_ddc.cic_i_trim [12] = \u_ddc.u_fir.iin [12];
  assign \u_ddc.cic_i_trim [13] = \u_ddc.u_fir.iin [13];
  assign \u_ddc.cic_i_trim [14] = \u_ddc.u_fir.iin [14];
  assign \u_ddc.cic_i_trim [15] = \u_ddc.u_fir.iin [15];
  assign \u_ddc.cic_i_shf [0] = 1'h0;
  assign \u_ddc.cic_i_shf [1] = 1'h0;
  assign \u_ddc.cic_i_shf [2] = 1'h0;
  assign \u_ddc.cic_i_shf [3] = 1'hx;
  assign \u_ddc.cic_i_shf [4] = 1'hx;
  assign \u_ddc.cic_i_shf [5] = \u_ddc.u_sat_i.in [0];
  assign \u_ddc.cic_i_shf [6] = \u_ddc.u_sat_i.in [1];
  assign \u_ddc.cic_i_shf [7] = \u_ddc.u_sat_i.in [2];
  assign \u_ddc.cic_i_shf [8] = \u_ddc.u_sat_i.in [3];
  assign \u_ddc.cic_i_shf [9] = \u_ddc.u_sat_i.in [4];
  assign \u_ddc.cic_i_shf [10] = \u_ddc.u_sat_i.in [5];
  assign \u_ddc.cic_i_shf [11] = \u_ddc.u_sat_i.in [6];
  assign \u_ddc.cic_i_shf [12] = \u_ddc.u_sat_i.in [7];
  assign \u_ddc.cic_i_shf [13] = \u_ddc.u_sat_i.in [8];
  assign \u_ddc.cic_i_shf [14] = \u_ddc.u_sat_i.in [9];
  assign \u_ddc.cic_i_shf [15] = \u_ddc.u_sat_i.in [10];
  assign \u_ddc.cic_i_shf [16] = \u_ddc.u_sat_i.in [11];
  assign \u_ddc.cic_i_shf [17] = \u_ddc.u_sat_i.in [12];
  assign \u_ddc.cic_i_shf [18] = \u_ddc.u_sat_i.in [13];
  assign \u_ddc.cic_i_shf [19] = \u_ddc.u_sat_i.in [14];
  assign \u_ddc.cic_i_shf [20] = \u_ddc.u_sat_i.in [15];
  assign \u_ddc.cic_i_shf [21] = \u_ddc.u_sat_i.in [16];
  assign \u_ddc.cic_i_shf [22] = \u_ddc.u_sat_i.in [17];
  assign \u_ddc.cic_i_shf [23] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.cic_i_shf [24] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.cic_i_shf [25] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.cic_i_shf [26] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.cic_i_shf [27] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.cic_i_sat_LUT4_Z_B [1] = \u_ddc.u_sat_i.in [4];
  assign \u_ddc.cic_i_sat [0] = \u_ddc.u_sat_i.out [0];
  assign \u_ddc.cic_i_sat [1] = \u_ddc.u_sat_i.out [1];
  assign \u_ddc.cic_i_sat [2] = \u_ddc.u_sat_i.out [2];
  assign \u_ddc.cic_i_sat [3] = \u_ddc.u_sat_i.out [3];
  assign \u_ddc.cic_i_sat [4] = \u_ddc.u_sat_i.out [4];
  assign \u_ddc.cic_i_sat [5] = \u_ddc.u_sat_i.out [5];
  assign \u_ddc.cic_i_sat [6] = \u_ddc.u_sat_i.out [6];
  assign \u_ddc.cic_i_sat [7] = \u_ddc.u_sat_i.out [7];
  assign \u_ddc.cic_i_sat [8] = \u_ddc.u_sat_i.out [8];
  assign \u_ddc.cic_i_sat [9] = \u_ddc.u_sat_i.out [9];
  assign \u_ddc.cic_i_sat [10] = \u_ddc.u_sat_i.out [10];
  assign \u_ddc.cic_i_sat [11] = \u_ddc.u_sat_i.out [11];
  assign \u_ddc.cic_i_sat [12] = \u_ddc.u_sat_i.out [12];
  assign \u_ddc.cic_i_sat [13] = \u_ddc.u_sat_i.out [13];
  assign \u_ddc.cic_i_sat [14] = \u_ddc.u_sat_i.out [14];
  assign \u_ddc.cic_i_sat [15] = \u_ddc.u_sat_i.out [15];
  assign \u_ddc.cic_i [0] = 1'hx;
  assign \u_ddc.cic_i [1] = 1'hx;
  assign \u_ddc.cic_i [2] = \u_ddc.u_cic_i.y [2];
  assign \u_ddc.cic_i [3] = \u_ddc.u_cic_i.y [3];
  assign \u_ddc.cic_i [4] = \u_ddc.u_cic_i.y [4];
  assign \u_ddc.cic_i [5] = \u_ddc.u_cic_i.y [5];
  assign \u_ddc.cic_i [6] = \u_ddc.u_cic_i.y [6];
  assign \u_ddc.cic_i [7] = \u_ddc.u_cic_i.y [7];
  assign \u_ddc.cic_i [8] = \u_ddc.u_cic_i.y [8];
  assign \u_ddc.cic_i [9] = \u_ddc.u_cic_i.y [9];
  assign \u_ddc.cic_i [10] = \u_ddc.u_cic_i.y [10];
  assign \u_ddc.cic_i [11] = \u_ddc.u_cic_i.y [11];
  assign \u_ddc.cic_i [12] = \u_ddc.u_cic_i.y [12];
  assign \u_ddc.cic_i [13] = \u_ddc.u_cic_i.y [13];
  assign \u_ddc.cic_i [14] = \u_ddc.u_cic_i.y [14];
  assign \u_ddc.cic_i [15] = \u_ddc.u_cic_i.y [15];
  assign \u_ddc.cic_i [16] = \u_ddc.u_cic_i.y [16];
  assign \u_ddc.cic_i [17] = \u_ddc.u_cic_i.y [17];
  assign \u_ddc.cic_i [18] = \u_ddc.u_cic_i.y [18];
  assign \u_ddc.cic_i [19] = \u_ddc.u_cic_i.y [19];
  assign \u_ddc.cic_i [20] = \u_ddc.u_cic_i.y [20];
  assign reset_sr = RST_N;
  assign reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT[0] = 1'h0;
  assign reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT[1] = reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[0];
  assign reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT[2] = reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[1];
  assign reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT[3] = reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[2];
  assign reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT[4] = reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[3];
  assign reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT[5] = reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[4];
  assign reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT[6] = reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[5];
  assign reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT[7] = reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[6];
  assign reset_cnt[0] = reset_cnt_TRELLIS_FF_Q_DI_CCU2C_S0_COUT[0];
  assign reset_adc = \udac.reset ;
  assign reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A[1] = reset_cnt[2];
  assign reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A[2] = reset_cnt[3];
  assign reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A[3] = reset_cnt[4];
  assign reset_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_A[4] = reset_cnt[5];
  assign main_div[23] = LED1;
  assign dr[0] = 1'h0;
  assign dr[1] = 1'h0;
  assign demod_type[0] = 1'h0;
  assign demod_type[1] = 1'h0;
  assign demod_type[2] = 1'h0;
  assign demod_r[0] = \udac.rin [0];
  assign demod_r[1] = \udac.rin [1];
  assign demod_r[2] = \udac.rin [2];
  assign demod_r[3] = \udac.rin [3];
  assign demod_r[4] = \udac.rin [4];
  assign demod_r[5] = \udac.rin [5];
  assign demod_r[6] = \udac.rin [6];
  assign demod_r[7] = \udac.rin [7];
  assign demod_r[8] = \udac.rin [8];
  assign demod_r[9] = \udac.rin [9];
  assign demod_r[10] = \udac.rin [10];
  assign demod_r[11] = \udac.rin [11];
  assign demod_r[12] = \udac.rin [12];
  assign demod_r[13] = \udac.rin [13];
  assign demod_r[14] = \udac.rin [14];
  assign demod_r[15] = \udac.rin [15];
  assign demod_l[0] = \udac.rin [0];
  assign demod_l[1] = \udac.rin [1];
  assign demod_l[2] = \udac.rin [2];
  assign demod_l[3] = \udac.rin [3];
  assign demod_l[4] = \udac.rin [4];
  assign demod_l[5] = \udac.rin [5];
  assign demod_l[6] = \udac.rin [6];
  assign demod_l[7] = \udac.rin [7];
  assign demod_l[8] = \udac.rin [8];
  assign demod_l[9] = \udac.rin [9];
  assign demod_l[10] = \udac.rin [10];
  assign demod_l[11] = \udac.rin [11];
  assign demod_l[12] = \udac.rin [12];
  assign demod_l[13] = \udac.rin [13];
  assign demod_l[14] = \udac.rin [14];
  assign demod_l[15] = \udac.rin [15];
  assign ddc_v = \udac.load ;
  assign ddc_q[0] = \u_demods.u_r2p.y [0];
  assign ddc_q[1] = \u_demods.u_r2p.y [1];
  assign ddc_q[2] = \u_demods.u_r2p.y [2];
  assign ddc_q[3] = \u_demods.u_r2p.y [3];
  assign ddc_q[4] = \u_demods.u_r2p.y [4];
  assign ddc_q[5] = \u_demods.u_r2p.y [5];
  assign ddc_q[6] = \u_demods.u_r2p.y [6];
  assign ddc_q[7] = \u_demods.u_r2p.y [7];
  assign ddc_q[8] = \u_demods.u_r2p.y [8];
  assign ddc_q[9] = \u_demods.u_r2p.y [9];
  assign ddc_q[10] = \u_demods.u_r2p.y [10];
  assign ddc_q[11] = \u_demods.u_r2p.y [11];
  assign ddc_q[12] = \u_demods.u_r2p.y [12];
  assign ddc_q[13] = \u_demods.u_r2p.y [13];
  assign ddc_q[14] = \u_demods.u_r2p.y [14];
  assign ddc_q[15] = \u_demods.u_r2p.y [15];
  assign ddc_ns_ena = 1'h0;
  assign ddc_i[0] = \u_demods.u_r2p.x [0];
  assign ddc_i[1] = \u_demods.u_r2p.x [1];
  assign ddc_i[2] = \u_demods.u_r2p.x [2];
  assign ddc_i[3] = \u_demods.u_r2p.x [3];
  assign ddc_i[4] = \u_demods.u_r2p.x [4];
  assign ddc_i[5] = \u_demods.u_r2p.x [5];
  assign ddc_i[6] = \u_demods.u_r2p.x [6];
  assign ddc_i[7] = \u_demods.u_r2p.x [7];
  assign ddc_i[8] = \u_demods.u_r2p.x [8];
  assign ddc_i[9] = \u_demods.u_r2p.x [9];
  assign ddc_i[10] = \u_demods.u_r2p.x [10];
  assign ddc_i[11] = \u_demods.u_r2p.x [11];
  assign ddc_i[12] = \u_demods.u_r2p.x [12];
  assign ddc_i[13] = \u_demods.u_r2p.x [13];
  assign ddc_i[14] = \u_demods.u_r2p.x [14];
  assign ddc_i[15] = \u_demods.u_r2p.x [15];
  assign ddc_frq[0] = 1'h1;
  assign ddc_frq[1] = 1'h1;
  assign ddc_frq[2] = 1'h1;
  assign ddc_frq[3] = 1'h1;
  assign ddc_frq[4] = 1'h1;
  assign ddc_frq[5] = 1'h1;
  assign ddc_frq[6] = 1'h0;
  assign ddc_frq[7] = 1'h1;
  assign ddc_frq[8] = 1'h1;
  assign ddc_frq[9] = 1'h0;
  assign ddc_frq[10] = 1'h1;
  assign ddc_frq[11] = 1'h1;
  assign ddc_frq[12] = 1'h1;
  assign ddc_frq[13] = 1'h1;
  assign ddc_frq[14] = 1'h1;
  assign ddc_frq[15] = 1'h0;
  assign ddc_frq[16] = 1'h1;
  assign ddc_frq[17] = 1'h0;
  assign ddc_frq[18] = 1'h1;
  assign ddc_frq[19] = 1'h1;
  assign ddc_frq[20] = 1'h1;
  assign ddc_frq[21] = 1'h0;
  assign ddc_frq[22] = 1'h0;
  assign ddc_frq[23] = 1'h0;
  assign ddc_frq[24] = 1'h0;
  assign ddc_frq[25] = 1'h0;
  assign ddc_cic_shf[0] = 1'h1;
  assign ddc_cic_shf[1] = 1'h1;
  assign ddc_cic_shf[2] = 1'h0;
  assign adc_reset_cnt[0] = 1'h0;
  assign adc_reset_cnt[1] = 1'h0;
  assign adc_reset_cnt[2] = 1'h0;
  assign adc_reset_cnt[3] = 1'h0;
  assign adc_reset_cnt[4] = 1'h0;
  assign adc_reset_cnt[5] = 1'h0;
  assign adc_reset_cnt[6] = 1'h0;
  assign adc_reset_cnt[7] = 1'h0;
  assign adc_reg[0] = \u_ddc.u_tuner.u_slice_q.in [0];
  assign adc_reg[1] = \u_ddc.u_tuner.u_slice_q.in [1];
  assign adc_reg[2] = \u_ddc.u_tuner.u_slice_q.in [2];
  assign adc_reg[3] = \u_ddc.u_tuner.u_slice_q.in [3];
  assign adc_reg[4] = \u_ddc.u_tuner.u_slice_q.in [4];
  assign adc_reg[5] = \u_ddc.u_tuner.u_slice_q.in [5];
  assign adc_reg[6] = \u_ddc.u_tuner.u_slice_q.in [6];
  assign adc_reg[7] = \u_ddc.u_tuner.u_slice_q.in [7];
  assign adc_reg[8] = \u_ddc.u_tuner.u_slice_q.in [8];
  assign adc_reg[9] = \u_ddc.u_tuner.u_slice_q.in [9];
  assign adc_div[23] = LED2;
  assign USB_PULLUP = 1'hx;
  assign LED3 = PDM_L;
  assign LED2_CCU2C_B1_S0_CCU2C_S0_COUT[0] = 1'h0;
  assign LED2_CCU2C_B1_S0_CCU2C_S0_COUT[1] = adc_div[0];
  assign LED2_CCU2C_B1_COUT[0] = adc_div[0];
  assign LED2_CCU2C_B1_COUT[1] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[2];
  assign LED2_CCU2C_B1_COUT[2] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[3];
  assign LED2_CCU2C_B1_COUT[3] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[4];
  assign LED2_CCU2C_B1_COUT[4] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[5];
  assign LED2_CCU2C_B1_COUT[5] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[6];
  assign LED2_CCU2C_B1_COUT[6] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[7];
  assign LED2_CCU2C_B1_COUT[7] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[8];
  assign LED2_CCU2C_B1_COUT[8] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[9];
  assign LED2_CCU2C_B1_COUT[9] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[10];
  assign LED2_CCU2C_B1_COUT[10] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[11];
  assign LED2_CCU2C_B1_COUT[11] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[12];
  assign LED2_CCU2C_B1_COUT[12] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[13];
  assign LED2_CCU2C_B1_COUT[13] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[14];
  assign LED2_CCU2C_B1_COUT[14] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[15];
  assign LED2_CCU2C_B1_COUT[15] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[16];
  assign LED2_CCU2C_B1_COUT[16] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[17];
  assign LED2_CCU2C_B1_COUT[17] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[18];
  assign LED2_CCU2C_B1_COUT[18] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[19];
  assign LED2_CCU2C_B1_COUT[19] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[20];
  assign LED2_CCU2C_B1_COUT[20] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[21];
  assign LED2_CCU2C_B1_COUT[21] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[22];
  assign LED2_CCU2C_B1_COUT[22] = LED2_CCU2C_B1_S0_CCU2C_S0_COUT[23];
  assign LED1_CCU2C_B1_S0_CCU2C_S0_COUT[0] = 1'h0;
  assign LED1_CCU2C_B1_S0_CCU2C_S0_COUT[1] = main_div[0];
  assign LED1_CCU2C_B1_COUT[0] = main_div[0];
  assign LED1_CCU2C_B1_COUT[1] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[2];
  assign LED1_CCU2C_B1_COUT[2] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[3];
  assign LED1_CCU2C_B1_COUT[3] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[4];
  assign LED1_CCU2C_B1_COUT[4] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[5];
  assign LED1_CCU2C_B1_COUT[5] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[6];
  assign LED1_CCU2C_B1_COUT[6] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[7];
  assign LED1_CCU2C_B1_COUT[7] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[8];
  assign LED1_CCU2C_B1_COUT[8] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[9];
  assign LED1_CCU2C_B1_COUT[9] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[10];
  assign LED1_CCU2C_B1_COUT[10] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[11];
  assign LED1_CCU2C_B1_COUT[11] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[12];
  assign LED1_CCU2C_B1_COUT[12] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[13];
  assign LED1_CCU2C_B1_COUT[13] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[14];
  assign LED1_CCU2C_B1_COUT[14] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[15];
  assign LED1_CCU2C_B1_COUT[15] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[16];
  assign LED1_CCU2C_B1_COUT[16] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[17];
  assign LED1_CCU2C_B1_COUT[17] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[18];
  assign LED1_CCU2C_B1_COUT[18] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[19];
  assign LED1_CCU2C_B1_COUT[19] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[20];
  assign LED1_CCU2C_B1_COUT[20] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[21];
  assign LED1_CCU2C_B1_COUT[21] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[22];
  assign LED1_CCU2C_B1_COUT[22] = LED1_CCU2C_B1_S0_CCU2C_S0_COUT[23];
endmodule
