Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3ad2test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3ad2test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3ad2test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3ad2test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\ad2adc.v" into library work
Parsing module <ad2adc>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\remote_sources\_\_\peripherals\clplcd.v" into library work
Parsing module <clplcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\remote_sources\_\_\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\adclcd.v" into library work
Parsing module <adclcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" into library work
Parsing module <ns3ad2test>.
Parsing module <genad2adc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3ad2test>.

Elaborating module <ad2adc>.

Elaborating module <adclcd>.

Elaborating module <clplcd>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\remote_sources\_\_\peripherals\clplcd.v" Line 34: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 46: Assignment to lcdcmd ignored, since the identifier is never used

Elaborating module <genad2adc>.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 70: Signal <adc4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 71: Signal <adc3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 72: Signal <adc2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 73: Signal <adc1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 106: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 105: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 115: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 114: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 124: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 123: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <clock>.
WARNING:HDLCompiler:634 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" Line 44: Net <cmdlcd> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3ad2test>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v" line 44: Output port <lcdcmd> of the instance <M2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cmdlcd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ns3ad2test> synthesized.

Synthesizing Unit <ad2adc>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\ad2adc.v".
    Found 1-bit register for signal <davadc>.
    Found 1-bit register for signal <adcscl>.
    Found 6-bit register for signal <adccstate>.
    Found 1-bit register for signal <cfadc>.
    Found 1-bit register for signal <sdaen>.
    Found 1-bit register for signal <sdaadc>.
    Found 12-bit register for signal <adcdata>.
    Found 2-bit register for signal <adcch>.
    Found 6-bit register for signal <adcstate>.
    Found 64x6-bit Read Only RAM for signal <adccstate[5]_PWR_2_o_wide_mux_7_OUT>
    Found 1-bit tristate buffer for signal <adcsda> created at line 9
    Summary:
	inferred   1 RAM(s).
	inferred  31 D-type flip-flop(s).
	inferred  60 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ad2adc> synthesized.

Synthesizing Unit <adclcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\adclcd.v".
WARNING:Xst:647 - Input <lcdhome> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <homelcd>.
    Found 1-bit register for signal <datalcd>.
    Found 5-bit register for signal <gstate>.
    Found 1-bit register for signal <lcddatin<7>>.
    Found 1-bit register for signal <lcddatin<6>>.
    Found 1-bit register for signal <lcddatin<5>>.
    Found 1-bit register for signal <lcddatin<4>>.
    Found 1-bit register for signal <lcddatin<3>>.
    Found 1-bit register for signal <lcddatin<2>>.
    Found 1-bit register for signal <lcddatin<1>>.
    Found 1-bit register for signal <lcddatin<0>>.
    Found 1-bit register for signal <initlcd>.
    Found 2-bit register for signal <digitmux>.
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <resetlcd>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred  30 Multiplexer(s).
Unit <adclcd> synthesized.

Synthesizing Unit <clplcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\remote_sources\_\_\peripherals\clplcd.v".
    Found 24-bit register for signal <lcdcount>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <lcdaddr>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdcmd>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <rwlcd>.
    Found 1-bit register for signal <elcd>.
    Found 8-bit register for signal <lcdd>.
    Found 4-bit register for signal <lcdstate>.
    Found 24-bit adder for signal <lcdcount[23]_GND_5_o_add_2_OUT> created at line 34.
    Found 24-bit 4-to-1 multiplexer for signal <_n0416> created at line 125.
    Found 4-bit 4-to-1 multiplexer for signal <_n0426> created at line 125.
    Found 24-bit 4-to-1 multiplexer for signal <_n0436> created at line 164.
    Found 4-bit 4-to-1 multiplexer for signal <_n0446> created at line 164.
    Found 24-bit 4-to-1 multiplexer for signal <_n0457> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0467> created at line 203.
    Found 24-bit 4-to-1 multiplexer for signal <_n0478> created at line 242.
    Found 4-bit 4-to-1 multiplexer for signal <_n0488> created at line 242.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred 132 Multiplexer(s).
Unit <clplcd> synthesized.

Synthesizing Unit <genad2adc>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\ns3ad2test.v".
WARNING:Xst:647 - Input <adcch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <adcdav>.
    Found 4-bit register for signal <adc1>.
    Found 4-bit register for signal <adc2>.
    Found 4-bit register for signal <adc3>.
    Found 4-bit register for signal <adc4>.
    Found 8-bit register for signal <adcconf>.
    Found 1-bit register for signal <adccf>.
    Found 2-bit register for signal <gstate>.
    Found finite state machine <FSM_0> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | genclk (rising_edge)                           |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_11_OUT> created at line 105.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_16_OUT> created at line 105.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_21_OUT> created at line 105.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_26_OUT> created at line 105.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_31_OUT> created at line 105.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_36_OUT> created at line 105.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_41_OUT> created at line 105.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_46_OUT> created at line 105.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_55_OUT> created at line 114.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_60_OUT> created at line 114.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_65_OUT> created at line 114.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_70_OUT> created at line 114.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_75_OUT> created at line 114.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_80_OUT> created at line 114.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_85_OUT> created at line 114.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_90_OUT> created at line 114.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_99_OUT> created at line 123.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_104_OUT> created at line 123.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_109_OUT> created at line 123.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_114_OUT> created at line 123.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_119_OUT> created at line 123.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_124_OUT> created at line 123.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_129_OUT> created at line 123.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_134_OUT> created at line 123.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_8_OUT<11:0>> created at line 106.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_13_OUT<11:0>> created at line 106.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_18_OUT<11:0>> created at line 106.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_23_OUT<11:0>> created at line 106.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_28_OUT<11:0>> created at line 106.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_33_OUT<11:0>> created at line 106.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_38_OUT<11:0>> created at line 106.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_43_OUT<11:0>> created at line 106.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_48_OUT<11:0>> created at line 106.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_52_OUT<11:0>> created at line 115.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_57_OUT<11:0>> created at line 115.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_62_OUT<11:0>> created at line 115.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_67_OUT<11:0>> created at line 115.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_72_OUT<11:0>> created at line 115.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_77_OUT<11:0>> created at line 115.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_82_OUT<11:0>> created at line 115.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_87_OUT<11:0>> created at line 115.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_92_OUT<11:0>> created at line 115.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_96_OUT<11:0>> created at line 124.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_101_OUT<11:0>> created at line 124.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_106_OUT<11:0>> created at line 124.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_111_OUT<11:0>> created at line 124.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_116_OUT<11:0>> created at line 124.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_121_OUT<11:0>> created at line 124.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_126_OUT<11:0>> created at line 124.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_131_OUT<11:0>> created at line 124.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_136_OUT<11:0>> created at line 124.
    Found 4-bit 4-to-1 multiplexer for signal <data> created at line 69.
    Found 12-bit comparator lessequal for signal <n0007> created at line 103
    Found 12-bit comparator lessequal for signal <n0012> created at line 103
    Found 12-bit comparator lessequal for signal <n0018> created at line 103
    Found 12-bit comparator lessequal for signal <n0024> created at line 103
    Found 12-bit comparator lessequal for signal <n0030> created at line 103
    Found 12-bit comparator lessequal for signal <n0036> created at line 103
    Found 12-bit comparator lessequal for signal <n0042> created at line 103
    Found 12-bit comparator lessequal for signal <n0048> created at line 103
    Found 12-bit comparator lessequal for signal <n0054> created at line 103
    Found 12-bit comparator lessequal for signal <n0060> created at line 112
    Found 12-bit comparator lessequal for signal <n0065> created at line 112
    Found 12-bit comparator lessequal for signal <n0071> created at line 112
    Found 12-bit comparator lessequal for signal <n0077> created at line 112
    Found 12-bit comparator lessequal for signal <n0083> created at line 112
    Found 12-bit comparator lessequal for signal <n0089> created at line 112
    Found 12-bit comparator lessequal for signal <n0095> created at line 112
    Found 12-bit comparator lessequal for signal <n0101> created at line 112
    Found 12-bit comparator lessequal for signal <n0107> created at line 112
    Found 12-bit comparator lessequal for signal <n0113> created at line 121
    Found 12-bit comparator lessequal for signal <n0118> created at line 121
    Found 12-bit comparator lessequal for signal <n0124> created at line 121
    Found 12-bit comparator lessequal for signal <n0130> created at line 121
    Found 12-bit comparator lessequal for signal <n0136> created at line 121
    Found 12-bit comparator lessequal for signal <n0142> created at line 121
    Found 12-bit comparator lessequal for signal <n0148> created at line 121
    Found 12-bit comparator lessequal for signal <n0154> created at line 121
    Found 12-bit comparator lessequal for signal <n0160> created at line 121
    Summary:
	inferred  51 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  27 Comparator(s).
	inferred  53 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <genad2adc> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\ADCtest\ns3ad2test\remote_sources\_\_\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_7_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x6-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 53
 12-bit subtractor                                     : 27
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 24
# Registers                                            : 46
 1-bit register                                        : 31
 12-bit register                                       : 1
 2-bit register                                        : 2
 24-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 5
 5-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 28
 12-bit comparator lessequal                           : 27
 32-bit comparator greater                             : 1
# Multiplexers                                         : 275
 1-bit 2-to-1 multiplexer                              : 77
 12-bit 2-to-1 multiplexer                             : 38
 2-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 37
 24-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 53
 4-bit 4-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 46
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <lcddatin_4> in Unit <M1> is equivalent to the following FF/Latch, which will be removed : <lcddatin_5> 
INFO:Xst:2261 - The FF/Latch <adcconf_0> in Unit <M3> is equivalent to the following 6 FFs/Latches, which will be removed : <adcconf_1> <adcconf_2> <adcconf_3> <adcconf_5> <adcconf_6> <adcconf_7> 
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <M1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <homelcd> (without init value) has a constant value of 0 in block <M1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rwlcd> (without init value) has a constant value of 0 in block <M2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adcconf_0> (without init value) has a constant value of 0 in block <M3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adcconf_4> (without init value) has a constant value of 1 in block <M3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <adcconf<7:5>> (without init value) have a constant value of 0 in block <genad2adc>.

Synthesizing (advanced) Unit <ad2adc>.
INFO:Xst:3231 - The small RAM <Mram_adccstate[5]_PWR_2_o_wide_mux_7_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adccstate[5]_GND_2_o_mux_4_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ad2adc> synthesized (advanced).

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x6-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 53
 12-bit subtractor                                     : 27
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 24
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 121
 Flip-Flops                                            : 121
# Comparators                                          : 28
 12-bit comparator lessequal                           : 27
 32-bit comparator greater                             : 1
# Multiplexers                                         : 275
 1-bit 2-to-1 multiplexer                              : 77
 12-bit 2-to-1 multiplexer                             : 38
 2-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 37
 24-bit 4-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 53
 4-bit 4-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 46
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <adclcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <homelcd> (without init value) has a constant value of 0 in block <adclcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcdcmd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rwlcd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adcconf_0> (without init value) has a constant value of 0 in block <genad2adc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adcconf_1> (without init value) has a constant value of 0 in block <genad2adc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adcconf_2> (without init value) has a constant value of 0 in block <genad2adc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adcconf_3> (without init value) has a constant value of 0 in block <genad2adc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <adcconf_4> (without init value) has a constant value of 1 in block <genad2adc>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lcddatin_4> in Unit <adclcd> is equivalent to the following FF/Latch, which will be removed : <lcddatin_5> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M3/FSM_0> on signal <gstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <ns3ad2test> ...

Optimizing unit <adclcd> ...

Optimizing unit <clplcd> ...

Optimizing unit <genad2adc> ...
WARNING:Xst:1710 - FF/Latch <adc1_3> (without init value) has a constant value of 0 in block <genad2adc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <M0/adcch_1> of sequential type is unconnected in block <ns3ad2test>.
WARNING:Xst:2677 - Node <M0/adcch_0> of sequential type is unconnected in block <ns3ad2test>.
WARNING:Xst:2677 - Node <M2/lcdhome> of sequential type is unconnected in block <ns3ad2test>.
WARNING:Xst:1293 - FF/Latch <M4/clkq_31> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_30> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_29> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_28> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_27> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_26> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_25> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_24> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_23> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_22> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_21> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_20> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_19> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_18> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_17> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_16> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_15> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_14> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_13> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_12> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_11> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_10> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_9> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M4/clkq_8> has a constant value of 0 in block <ns3ad2test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M2/lcdd_5> in Unit <ns3ad2test> is equivalent to the following FF/Latch, which will be removed : <M2/lcdd_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3ad2test, actual ratio is 7.
FlipFlop M1/initlcd has been replicated 2 time(s)
FlipFlop M2/lcdstate_1 has been replicated 1 time(s)
FlipFlop M2/lcdstate_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 120
 Flip-Flops                                            : 120

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3ad2test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 781
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 36
#      LUT2                        : 70
#      LUT3                        : 40
#      LUT4                        : 86
#      LUT5                        : 88
#      LUT6                        : 340
#      MUXCY                       : 45
#      MUXF7                       : 24
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 120
#      FD                          : 53
#      FDE                         : 52
#      FDR                         : 9
#      FDRE                        : 3
#      FDS                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      IOBUF                       : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             120  out of  18224     0%  
 Number of Slice LUTs:                  670  out of   9112     7%  
    Number used as Logic:               670  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    676
   Number with an unused Flip Flop:     556  out of    676    82%  
   Number with an unused LUT:             6  out of    676     0%  
   Number of fully used LUT-FF pairs:   114  out of    676    16%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 72    |
M4/sclclk                          | BUFG                   | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.455ns (Maximum Frequency: 87.297MHz)
   Minimum input arrival time before clock: 4.789ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.455ns (frequency: 87.297MHz)
  Total number of paths / destination ports: 1839219 / 107
-------------------------------------------------------------------------
Delay:               11.455ns (Levels of Logic = 29)
  Source:            M2/lcdcount_0 (FF)
  Destination:       M2/lcdd_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M2/lcdcount_0 to M2/lcdd_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  M2/lcdcount_0 (M2/lcdcount_0)
     INV:I->O              1   0.206   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_lut<0>_INV_0 (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<0> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<1> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<2> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<3> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<4> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<5> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<6> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<7> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<8> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<9> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<10> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<11> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<12> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<13> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<14> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<15> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<16> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<17> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<18> (M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_cy<18>)
     XORCY:CI->O           4   0.180   0.788  M2/Madd_lcdcount[23]_GND_5_o_add_2_OUT_xor<19> (M2/lcdcount[23]_GND_5_o_add_2_OUT<19>)
     LUT6:I4->O            8   0.203   1.031  M2/_n1266<0>115_SW1 (N111)
     LUT6:I3->O            2   0.205   0.617  M2/_n1266<0>115_1 (M2/_n1266<0>115)
     LUT6:I5->O            1   0.205   0.580  M2/Mmux__n03881105_SW0 (N46)
     LUT6:I5->O           16   0.205   1.109  M2/Mmux__n03881105 (M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>)
     LUT6:I4->O           12   0.203   1.013  M2/Mmux__n035831 (M2/_n0358<11>)
     LUT6:I4->O            1   0.203   0.684  M2/_n1656<0>1 (M2/_n1656)
     LUT6:I4->O           15   0.203   0.982  M2/Mmux__n0345110 (M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>)
     LUT6:I5->O            7   0.205   0.773  M2/_n1100_inv3 (M2/_n1100_inv)
     FDE:CE                    0.322          M2/lcdd_0
    ----------------------------------------
    Total                     11.455ns (3.301ns logic, 8.154ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/sclclk'
  Clock period: 7.951ns (frequency: 125.764MHz)
  Total number of paths / destination ports: 3920 / 80
-------------------------------------------------------------------------
Delay:               7.951ns (Levels of Logic = 6)
  Source:            M0/adcdata_4 (FF)
  Destination:       M3/adc4_2 (FF)
  Source Clock:      M4/sclclk rising
  Destination Clock: M4/sclclk rising

  Data Path: M0/adcdata_4 to M3/adc4_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            132   0.447   2.190  M0/adcdata_4 (M0/adcdata_4)
     LUT4:I1->O            3   0.205   0.995  M3/n0298<2>121 (M3/n0298<2>_bdd28)
     LUT6:I1->O            3   0.203   0.651  M3/n0298<2>151 (M3/n0298<2>_bdd33)
     LUT5:I4->O            2   0.205   0.617  M3/n0298<2>221 (M3/n0298<2>_bdd43)
     LUT5:I4->O            3   0.205   0.898  M3/n0298<2>281 (M3/n0298<2>_bdd56)
     LUT6:I2->O            1   0.203   0.827  M3/n0298<2>2 (M3/n0298<2>2)
     LUT6:I2->O            1   0.203   0.000  M3/n0298<2>5 (M3/n0298<2>)
     FDE:D                     0.102          M3/adc4_2
    ----------------------------------------
    Total                      7.951ns (1.773ns logic, 6.178ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M4/sclclk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.354ns (Levels of Logic = 3)
  Source:            JA4 (PAD)
  Destination:       M0/adcdata_7 (FF)
  Destination Clock: M4/sclclk rising

  Data Path: JA4 to M0/adcdata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           6   1.222   0.745  JA4_IOBUF (N44)
     LUT4:I3->O            7   0.205   0.878  M0/Mmux_adcstate[5]_adcdata[11]_wide_mux_20_OUT1011 (M0/Mmux_adcstate[5]_adcdata[11]_wide_mux_20_OUT101)
     LUT6:I4->O            1   0.203   0.000  M0/Mmux_adcstate[5]_adcdata[11]_wide_mux_20_OUT61 (M0/adcstate[5]_adcdata[11]_wide_mux_20_OUT<3>)
     FDE:D                     0.102          M0/adcdata_3
    ----------------------------------------
    Total                      3.354ns (1.732ns logic, 1.622ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 38 / 34
-------------------------------------------------------------------------
Offset:              4.789ns (Levels of Logic = 3)
  Source:            BTND (PAD)
  Destination:       M1/lcddatin_0 (FF)
  Destination Clock: CLK rising

  Data Path: BTND to M1/lcddatin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.222   1.537  BTND_IBUF (BTND_IBUF)
     LUT6:I0->O            2   0.203   0.617  M1/_n0265_inv11 (M1/_n0265_inv1)
     LUT2:I1->O            4   0.205   0.683  M1/_n0265_inv1 (M1/_n0265_inv)
     FDE:CE                    0.322          M1/lcddatin_1
    ----------------------------------------
    Total                      4.789ns (1.952ns logic, 2.837ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M2/lcdd_5 (FF)
  Destination:       JC7 (PAD)
  Source Clock:      CLK rising

  Data Path: M2/lcdd_5 to JC7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  M2/lcdd_5 (M2/lcdd_5)
     OBUF:I->O                 2.571          JC7_OBUF (JC7)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/sclclk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            M0/adcscl (FF)
  Destination:       JA3 (PAD)
  Source Clock:      M4/sclclk rising

  Data Path: M0/adcscl to JA3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  M0/adcscl (M0/adcscl)
     OBUF:I->O                 2.571          JA3_OBUF (JA3)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.455|         |         |         |
M4/sclclk      |    2.609|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/sclclk      |    7.951|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.63 secs
 
--> 

Total memory usage is 200876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :    6 (   0 filtered)

