( ( nil
  version "2.1"
  mapType "incremental"
  blockName "inverter_tb"
  repList "behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog schematic symbol"
  stopList "verilog pld_verilog lai_verilog lmsi_verilog symbol"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/home/i/iliabautista/numenta/veriloga/compmemcell/compmemcell#2elib"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( instViewTable
 )
( defbus
 )
( net
 )
( inst
 )
( model
( "compmemcell.lib/inverter_tb/functional" "inverter_tb" )
 )
( term
 )
( param
 )
( "inverter_tb" "ihnl/cds0/map" )
 )
