<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de sio.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/sio.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : SIO</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : Single-cycle IO block</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//                  Provides core-local and inter-core hardware for the two</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//                  processors, with single-cycle access.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifndef _HARDWARE_REGS_SIO_H</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#define _HARDWARE_REGS_SIO_H</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// Register    : SIO_CPUID</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// Description : Processor core identifier</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//               Value is 0 when read from processor core 0, and 1 when read</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//               from processor core 1.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9300bcf7a3cf2720da606fa3933106fd">   23</a></span><span class="preprocessor">#define SIO_CPUID_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a44788718c229927c19999deaff00c59a">   24</a></span><span class="preprocessor">#define SIO_CPUID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac7d4536f6c65c6e9171d47306d63ab77">   25</a></span><span class="preprocessor">#define SIO_CPUID_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adfc7a99bae5c8efa993d694a5c11da10">   26</a></span><span class="preprocessor">#define SIO_CPUID_MSB    _u(31)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a88f83c54a5929660a82d20eca8b8fa19">   27</a></span><span class="preprocessor">#define SIO_CPUID_LSB    _u(0)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a267746708396709914fe23080a78b1b7">   28</a></span><span class="preprocessor">#define SIO_CPUID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// Register    : SIO_GPIO_IN</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// Description : Input value for GPIO0...31.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//               In the Non-secure SIO, Secure-only GPIOs (as per ACCESSCTRL)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">//               appear as zero.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5a444595f7c4bf4845a2fdaa9f5d8af">   35</a></span><span class="preprocessor">#define SIO_GPIO_IN_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f98c2134abdc58c8571de2c643bf847">   36</a></span><span class="preprocessor">#define SIO_GPIO_IN_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad0e475d38a7fe172786b684881c938bc">   37</a></span><span class="preprocessor">#define SIO_GPIO_IN_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a10d994c6bc7ea02771dd15418cbaa8b2">   38</a></span><span class="preprocessor">#define SIO_GPIO_IN_MSB    _u(31)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6a041fb5ecf038f3107e001643e9d32">   39</a></span><span class="preprocessor">#define SIO_GPIO_IN_LSB    _u(0)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a46f4282e710d73f675ccd8cb4a4e607d">   40</a></span><span class="preprocessor">#define SIO_GPIO_IN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// Register    : SIO_GPIO_HI_IN</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// Description : Input value on GPIO32...47, QSPI IOs and USB pins</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//               In the Non-secure SIO, Secure-only GPIOs (as per ACCESSCTRL)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//               appear as zero.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a136d9de3543bf88b85515cd1d89c2dfa">   47</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa13c12094ff95aacd401dc9eca9b2481">   48</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a70a7e2d7067da06f6f80443dcb85e715">   49</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// Field       : SIO_GPIO_HI_IN_QSPI_SD</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// Description : Input value on QSPI SD0 (MOSI), SD1 (MISO), SD2 and SD3 pins</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f19e94a5de753bace6a57466928c75a">   53</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a48362e99f86573b1c631614b9ca902cb">   54</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac34fa53f145fb24d7a798acc50db100e">   55</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac5d49ca37ab0a31a52078bde38701bb0">   56</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5b323a5f3542152b2684a2a9dd6d010b">   57</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">// Field       : SIO_GPIO_HI_IN_QSPI_CSN</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">// Description : Input value on QSPI CSn pin</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a678d93a62f7720f09858b89eeabbb07d">   61</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#accbdb896641234703cf7af611983f98e">   62</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aff1137c0497b361a914e48012f43bdbf">   63</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a21dbe37680a22142fd48b9fc48f6ffa2">   64</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a23953eefe5abd6e53c69e73028d035d9">   65</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_CSN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// Field       : SIO_GPIO_HI_IN_QSPI_SCK</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">// Description : Input value on QSPI SCK pin</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ade02c3113ca1210f5ab09fdbba51d767">   69</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae1a12635f644f6a8c5537797b46dd4f6">   70</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2d32360bd417c2a259be740318ea3374">   71</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7820c06349b9770047be1454cb814f12">   72</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac48f80f0add070b70da4f04cdccc8b7f">   73</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_QSPI_SCK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// Field       : SIO_GPIO_HI_IN_USB_DM</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// Description : Input value on USB D- pin</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aead152ab0b771de8611e47df868a75e6">   77</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4a350a96a9f65e1f6eb45e397b1cc3b3">   78</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2d944cfa2c31d83105a8ff49b4c7c94c">   79</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3a2a9a896d7858c3ad486b2fadcaf516">   80</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a321baf55aba4fd63bad29582616e344e">   81</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// Field       : SIO_GPIO_HI_IN_USB_DP</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// Description : Input value on USB D+ pin</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9db74e451813419698dbd3a02653400a">   85</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a917d578ad52f14b7650fcca0d7d4d7c9">   86</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae93945624fc4cb8c6feeac42b702655b">   87</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad9e82e04eaeed429fa156f9fae412c54">   88</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a47d77d059d45296a79964d913c639da4">   89</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_USB_DP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">// Field       : SIO_GPIO_HI_IN_GPIO</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// Description : Input value on GPIO32...47</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8b749647b5bf06e561e2992c93034192">   93</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a431192037d66f9c4cda732789217c1a0">   94</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a74a6c792a9bde697098932e5cf594b08">   95</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa848e376bdc59f3ca369bc7921d9d538">   96</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a87f62e6e4ab97261fda567c0b6b4b490">   97</a></span><span class="preprocessor">#define SIO_GPIO_HI_IN_GPIO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// Register    : SIO_GPIO_OUT</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// Description : GPIO0...31 output value</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">//               Set output level (1/0 -&gt; high/low) for GPIO0...31. Reading back</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               gives the last value written, NOT the input value from the</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">//               pins.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">//</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">//               If core 0 and core 1 both write to GPIO_OUT simultaneously (or</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               to a SET/CLR/XOR alias), the result is as though the write from</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//               core 0 took place first, and the write from core 1 was then</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//               applied to that intermediate result.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">//</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">//               In the Non-secure SIO, Secure-only GPIOs (as per ACCESSCTRL)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//               ignore writes, and their output status reads back as zero. This</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//               is also true for SET/CLR/XOR aliases of this register.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a720f729f56d1c5d946886dace093f3ea">  113</a></span><span class="preprocessor">#define SIO_GPIO_OUT_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afea2f7cce6ad0371b1c123501b0d092e">  114</a></span><span class="preprocessor">#define SIO_GPIO_OUT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aac9060f558987064a207b53145ffb48b">  115</a></span><span class="preprocessor">#define SIO_GPIO_OUT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a891c2d8f4cb98318290e0457609604ba">  116</a></span><span class="preprocessor">#define SIO_GPIO_OUT_MSB    _u(31)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6385197cdf17498e8e849f2e9b983ff7">  117</a></span><span class="preprocessor">#define SIO_GPIO_OUT_LSB    _u(0)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9d34c24d53fec58207f0e11a5806f3fb">  118</a></span><span class="preprocessor">#define SIO_GPIO_OUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// Register    : SIO_GPIO_HI_OUT</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">// Description : Output value for GPIO32...47, QSPI IOs and USB pins.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">//</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">//               Write to set output level (1/0 -&gt; high/low). Reading back gives</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">//               the last value written, NOT the input value from the pins. If</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">//               core 0 and core 1 both write to GPIO_HI_OUT simultaneously (or</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">//               to a SET/CLR/XOR alias), the result is as though the write from</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">//               core 0 took place first, and the write from core 1 was then</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">//               applied to that intermediate result.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">//</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">//               In the Non-secure SIO, Secure-only GPIOs (as per ACCESSCTRL)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">//               ignore writes, and their output status reads back as zero. This</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">//               is also true for SET/CLR/XOR aliases of this register.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6bb39fff71b46e893ea4413e454ba58b">  133</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a72efced329929c19f15a5c81e1030783">  134</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a18f2a2e75ae4083ed19702b649fbfcf4">  135</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_QSPI_SD</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">// Description : Output value for QSPI SD0 (MOSI), SD1 (MISO), SD2 and SD3 pins</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5350cbbe63d636dc3b45ea348d931b58">  139</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a49fa252da018d35f087af72b56156ffe">  140</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1f3ebc907a09ff7a3a9ee9b575d40e1d">  141</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1b0b298af35aeb6708e27daaec39ba80">  142</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afa45e32dcbe04036dc95478379324a98">  143</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_QSPI_CSN</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">// Description : Output value for QSPI CSn pin</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a38fcb1d4b8e1dba64ee3d40cd2be217b">  147</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a38d119a2ca374a65298a2d172325c6eb">  148</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a98b6ca6c13339373f5fde711ba62f594">  149</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9165a5e159bc04d25f25c388bde2bb55">  150</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a00dfc16ca0b21db1774d384f48f06cae">  151</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_CSN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_QSPI_SCK</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// Description : Output value for QSPI SCK pin</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace8f62d9914d8f6e6430cb43e5a05dd7">  155</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3953896569546a71bdc39e2f8854e6a0">  156</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af8d38f31cd8663da070e8ea0a141792a">  157</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8cd1bad5d8b6a1dbd4a12f32867dad39">  158</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adaebd5386f296c8632fd5ac87c323c45">  159</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_QSPI_SCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_USB_DM</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// Description : Output value for USB D- pin</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad492916f85cac10f6ea6190fc79e8c14">  163</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2dec30a555a3a7c3a256c800f1582907">  164</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a58b372d575c11ae45909cb5966d31bef">  165</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8845229cf7303d36fce8b2ee68f53353">  166</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae9fb0dd18b99e5c438eca3acb8c14e96">  167</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_USB_DP</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">// Description : Output value for USB D+ pin</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae7cff1f327297d9285c60daf3c2bade3">  171</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab98fbbbfcfdfc0f3d080e934009e27c3">  172</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a33fd88d608d7a105e8020cba93273f8f">  173</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a24f6ea83fe1ba8a83577f3b11baa8045">  174</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2ade4e26870fdb6c85153343dc439fb2">  175</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_USB_DP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_GPIO</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// Description : Output value for GPIO32...47</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aefdb5f4ad25c349d81527e5f1c5d9857">  179</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8bd86749fc9ddf8cc0ce2e4575401c40">  180</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6639b17a6f94abff4f75a2455315ce11">  181</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad087dc74d3327f2e83a3ddd075b530c3">  182</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd2acd7dd5560ea47881ec96b7600d19">  183</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_GPIO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">// Register    : SIO_GPIO_OUT_SET</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// Description : GPIO0...31 output value set</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">//               Perform an atomic bit-set on GPIO_OUT, i.e. `GPIO_OUT |= wdata`</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af7d113a5dce88ac1ec844afe6451d95f">  188</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab954b8d79d7abfa711da22ff0e30a5b8">  189</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9cbfcf4acb13d81805276accc96f9fb9">  190</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a70639c10d91832e9df2671efd373e47c">  191</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_MSB    _u(31)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4170d2bc961c6cd262dce735b249af3b">  192</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_LSB    _u(0)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4bd60fff457dc36c5052fd87c102310f">  193</a></span><span class="preprocessor">#define SIO_GPIO_OUT_SET_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">// Register    : SIO_GPIO_HI_OUT_SET</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// Description : Output value set for GPIO32..47, QSPI IOs and USB pins.</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//               Perform an atomic bit-set on GPIO_HI_OUT, i.e. `GPIO_HI_OUT |=</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">//               wdata`</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac666a26957f415ee2ad50290b091e095">  199</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aac96a6802993b5dc6c1c03b760461cdf">  200</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaa6dbe0dd074c675bd4b536e4a9c4748">  201</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_SET_QSPI_SD</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af9da322c398755fababaef93a9c337d6">  204</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0215d5d5782883fda718d3fc7663816f">  205</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae20e36faeab2e4d45b6505db78660cac">  206</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a49f8f5b0bda5c8af358cb4c2f6536553">  207</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0a57b89d95607beb2945e03e3307c9d3">  208</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SD_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_SET_QSPI_CSN</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aabef0d57417069eb3f9127856b52576d">  211</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1034270955ddac9adf1e444b857ffa2f">  212</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd989f03b477ce041ac207a2e716b1ba">  213</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af39b93160758e5bc180b62ce8fc7ffff">  214</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a42644456206e364e97343a6af5f68d09">  215</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_CSN_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_SET_QSPI_SCK</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4bc536f66ead9393c771e2b564da8b06">  218</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a09f4fe85e8a9ea7475b1d1d7a7c557ec">  219</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b3773ae19440a75cfb0376adfbae605">  220</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae252c9214ea1f44ccd75e846e11fee02">  221</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a172b655cc127f18b6e79efa24cfea181">  222</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_QSPI_SCK_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_SET_USB_DM</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8edfa3a31436856f6b6b224a831ae34d">  225</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa534b96f1cac68fdbaf0189e2af0d540">  226</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeff3f2f4811489b4487ddf75d7095be0">  227</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6ba7e2f6ea5c2b6b405a39a4b632214f">  228</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a087d37f5219ea044fbe11c82428f9af9">  229</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DM_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_SET_USB_DP</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afa2e847e215e4eaaaa38cc84fcccf01e">  232</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1577ca99e7658962fe17a7497d22268a">  233</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4bbbf87ff3e2f5ce6b515ef4f89143cb">  234</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4f02fac8456a326af100f435463fc4b0">  235</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a55c44a35dd35de53149a3cd3c867b59d">  236</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_USB_DP_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_SET_GPIO</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af5e0f52d455f3ccc16ece10ced882cb2">  239</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7cc80016c2a755a338f87ccfccad1c2a">  240</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af30928cf4b6881bd7d1f5e3600209bca">  241</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f61a509e8274c3a26cf621a81277a43">  242</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab0745d50a5c078a44c8e671a08a3c3de">  243</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_SET_GPIO_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">// Register    : SIO_GPIO_OUT_CLR</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">// Description : GPIO0...31 output value clear</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">//               Perform an atomic bit-clear on GPIO_OUT, i.e. `GPIO_OUT &amp;=</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">//               ~wdata`</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea535a1397193cdbd5079b927d31f20c">  249</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7f97ebb0761c6714a9d307725296d30d">  250</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adfd9afd5aad0c3ab7a4aed1c50ea733b">  251</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a267073b90aad0eb9776fc9edd7d0b7e4">  252</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_MSB    _u(31)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6dc406de40d2993deff01ca1f564b9ba">  253</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_LSB    _u(0)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad32f3a6717f079697953b74281d44751">  254</a></span><span class="preprocessor">#define SIO_GPIO_OUT_CLR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">// Register    : SIO_GPIO_HI_OUT_CLR</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">// Description : Output value clear for GPIO32..47, QSPI IOs and USB pins.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">//               Perform an atomic bit-clear on GPIO_HI_OUT, i.e. `GPIO_HI_OUT</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">//               &amp;= ~wdata`</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3b957dec0f0ae1a4e85da75f98c0aa5">  260</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac15439ce6ac4e77f6f1c6d00dd35c351">  261</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abce7719ba402c111c552ec4b5cabacd4">  262</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_CLR_QSPI_SD</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afaf9a2ed0e72dfb07bca114d75008bbf">  265</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeafb5d83ddfea4f4261645e68c5efe0f">  266</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a088bfd08f7b5252085b14026440c313e">  267</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3f62debbc69280fbf8aae370d9139a9e">  268</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afbef0750aa13097aba4e5b34af4e5261">  269</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SD_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_CLR_QSPI_CSN</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a98f914b16f6c09cf99c6403a5dbf2520">  272</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a10b59fcb1f43c8b5db6a95ee53c867e5">  273</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a280240666c66ec0e50924371f48b82e6">  274</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afcf5b8f479a30b73fe6432aaaba3921b">  275</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acc7c62f36b6f27ba24e38e7d1b53dcd2">  276</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_CSN_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_CLR_QSPI_SCK</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ada9bedfdbf7199703b412911a0bebb04">  279</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a46eb8e94c4abdde946fdd3c7bb64efeb">  280</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a85f34d80d37189388d152f7384bd0bd2">  281</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9988e005c7ba9a33e089b07e68f9d6eb">  282</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a12b82eab9b1982eaa3f7994d524b088c">  283</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_QSPI_SCK_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_CLR_USB_DM</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a17d74bedecdf09452835debe30bea8">  286</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac61337130b44eabe37f3c78618c3c8eb">  287</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0638bb9442b42a2ba5fe7409a13c141c">  288</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7032052d802599d688a3f9a8c8e06bd1">  289</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a24a7ed4cae5c9f4e135004b5755439ba">  290</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DM_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_CLR_USB_DP</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad4cd47bc610c947ab77413bf0b907ca3">  293</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a501f1b1b83c02e3ac0aeb67a798a3e93">  294</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7c23f95c5fa355101c0e3631d0fea240">  295</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a43f9335057056090761590cc57adffc6">  296</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d3f03cda0a9bd3ff46f7f4c92a90dbf">  297</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_USB_DP_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_CLR_GPIO</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d8d89eb7c7246849831de1e10a7534c">  300</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2952fad8f3b1cca42f4c3f3aad8f6ca7">  301</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a93103b751c33893dee168a572423e9b5">  302</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a23b25b62f351782d891a7220b0cb12df">  303</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a47102de10617317910fde77b37035556">  304</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_CLR_GPIO_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">// Register    : SIO_GPIO_OUT_XOR</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">// Description : GPIO0...31 output value XOR</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">//               Perform an atomic bitwise XOR on GPIO_OUT, i.e. `GPIO_OUT ^=</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">//               wdata`</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3586293d6b9a6c85e768bb9f276215c0">  310</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac62c3a0a2a1cc8d297e2cd93fdce6c85">  311</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5542c0578c3680ed3d61fa08c36a714">  312</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aed83b3811d321a877a85d2f17a9e1d44">  313</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_MSB    _u(31)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a82d52e06583c549ae209844345d7526c">  314</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_LSB    _u(0)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad21e13098236d8bed59ace41f9ca91d4">  315</a></span><span class="preprocessor">#define SIO_GPIO_OUT_XOR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">// Register    : SIO_GPIO_HI_OUT_XOR</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">// Description : Output value XOR for GPIO32..47, QSPI IOs and USB pins.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">//               Perform an atomic bitwise XOR on GPIO_HI_OUT, i.e. `GPIO_HI_OUT</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">//               ^= wdata`</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7e6156fb7586c152a3d2314c303dc8bb">  321</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7d6fb0f373b08c9f7eccd7277c99d662">  322</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaee0f4665074f96f85116b74995c5eb7">  323</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_XOR_QSPI_SD</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adacff6a5cf6ece326078c34358c829d8">  326</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa632116c59aa37361b787cbc3f2f7958">  327</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a780fbef207948f93c439c595d87bea8b">  328</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1cc0d1307a7e13e57681680b8e55e148">  329</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a606e29010b0d376c83b3eaacb38656f9">  330</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SD_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_XOR_QSPI_CSN</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a85d7838cf7c176e03692fbde9ec6e7a4">  333</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0ecfd06bf02f330239abd7264a182921">  334</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae4f333002ac55b40fb45843ed4efb18c">  335</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adf6f38604c325f14b6d2947d5342626d">  336</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a241d8e2750ec98dbe8bdf6aa8908ae2b">  337</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_CSN_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_XOR_QSPI_SCK</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a90b2624df5df912f9462cd0f010c2431">  340</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0cd29dc6e1edf162f78481a3cbd79eec">  341</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abf1f7ab75d53cf7ad39f7b360913b4aa">  342</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7417cac37236ce63d7bc249c4f13e183">  343</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a99f8576733790a319c737c6bbb99cfe7">  344</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_QSPI_SCK_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_XOR_USB_DM</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6ababdc263078e97fad7310ef80deb67">  347</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a93f66f3228c91dc8146e2599f8066ee3">  348</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3ea7d802adc35e413c05f8ef39e07306">  349</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a86d118a950489f44e694c47ff521f335">  350</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aec202725e3bbfcec5c98014e23c3f0ca">  351</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DM_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_XOR_USB_DP</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a44277b0b4ff543186840919407839a10">  354</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae542e3b067b70bc1c79af2b37c64cf54">  355</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a66d2ce53e77160fc0c34fb6ddea96656">  356</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a013e31ed78537da73edafc83bb9c795b">  357</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2c586839bbb896de2fff16a933deb610">  358</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_USB_DP_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">// Field       : SIO_GPIO_HI_OUT_XOR_GPIO</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a69f16b64af5daa907fcb682ed0363b2a">  361</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa23d05bf407f943e78f0d2e4213515ff">  362</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a420655b951111c15fe8d506b9fc5af08">  363</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a38c86ab01c7776976e31f6050fa8bc29">  364</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac7e3ed0b6a02b1f4062ddddb6d5b1cd7">  365</a></span><span class="preprocessor">#define SIO_GPIO_HI_OUT_XOR_GPIO_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">// Register    : SIO_GPIO_OE</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">// Description : GPIO0...31 output enable</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">//               Set output enable (1/0 -&gt; output/input) for GPIO0...31. Reading</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">//               back gives the last value written.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">//</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">//               If core 0 and core 1 both write to GPIO_OE simultaneously (or</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">//               to a SET/CLR/XOR alias), the result is as though the write from</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">//               core 0 took place first, and the write from core 1 was then</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">//               applied to that intermediate result.</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">//</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">//               In the Non-secure SIO, Secure-only GPIOs (as per ACCESSCTRL)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">//               ignore writes, and their output status reads back as zero. This</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">//               is also true for SET/CLR/XOR aliases of this register.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a88e5e690f195d28bfef2d7605c2d1329">  380</a></span><span class="preprocessor">#define SIO_GPIO_OE_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5c19a0708103f5d43905eab9f9040be7">  381</a></span><span class="preprocessor">#define SIO_GPIO_OE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a04013ac1133a6158d91654ab3921968d">  382</a></span><span class="preprocessor">#define SIO_GPIO_OE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a80f750d359625e782efb0538ed5f47d6">  383</a></span><span class="preprocessor">#define SIO_GPIO_OE_MSB    _u(31)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a85b4c859c3ef79d83a8a04e1b85d98f1">  384</a></span><span class="preprocessor">#define SIO_GPIO_OE_LSB    _u(0)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4fa975f7973f6d3e29616de56b4a9e26">  385</a></span><span class="preprocessor">#define SIO_GPIO_OE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">// Register    : SIO_GPIO_HI_OE</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">// Description : Output enable value for GPIO32...47, QSPI IOs and USB pins.</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">//</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">//               Write output enable (1/0 -&gt; output/input). Reading back gives</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">//               the last value written. If core 0 and core 1 both write to</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">//               GPIO_HI_OE simultaneously (or to a SET/CLR/XOR alias), the</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">//               result is as though the write from core 0 took place first, and</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">//               the write from core 1 was then applied to that intermediate</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">//               result.</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">//</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">//               In the Non-secure SIO, Secure-only GPIOs (as per ACCESSCTRL)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">//               ignore writes, and their output status reads back as zero. This</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">//               is also true for SET/CLR/XOR aliases of this register.</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a640b40d445e074e7d42a06b8e8417f7a">  400</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a89b371c11f72b121122bdb7046519269">  401</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa0bd788afb0c1a4a56697e349c8d42d9">  402</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">// Field       : SIO_GPIO_HI_OE_QSPI_SD</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">// Description : Output enable value for QSPI SD0 (MOSI), SD1 (MISO), SD2 and</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">//               SD3 pins</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa2d85d19869685cb13d8591bdbf318db">  407</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af33069454bcbdd51934ae0c2564fe438">  408</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6eb332d854a3f7d8c1a29bcaec7d165c">  409</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73097843730adce772693f3e6e785a6b">  410</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad3bab447a14fc8a963eaf3e21d4b9ec2">  411</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">// Field       : SIO_GPIO_HI_OE_QSPI_CSN</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">// Description : Output enable value for QSPI CSn pin</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa0c9497a1577aabcda60eda722f3357a">  415</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acf42c782de45b07a6baf4d8d5031e0dd">  416</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa64c4763a9af0936a379e2303de25244">  417</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2f683da2d5fcd0d371978742950bb801">  418</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aad78192413bceae99680f3e7200b0ed6">  419</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_CSN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">// Field       : SIO_GPIO_HI_OE_QSPI_SCK</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">// Description : Output enable value for QSPI SCK pin</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8b248c7bdab323c155709f96e6209464">  423</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae75db3eb65a6c0f5e6fc4e572f13d69a">  424</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a148a77f162def6ca15e089ee5bb93fb3">  425</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7b40ea8b7e61fec6b24da0c3193faa5f">  426</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c29c7dfe54e35cfe675d5c2c118218d">  427</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_QSPI_SCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">// Field       : SIO_GPIO_HI_OE_USB_DM</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">// Description : Output enable value for USB D- pin</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a249f9862f274838488a07e2116248cdb">  431</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aabf52a09b5e23099d5615d0f4fc35aa0">  432</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8d9cd60380a109d9b5232f2ea990f45c">  433</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a382cf31cf9018596bc133f3f5aa23c0d">  434</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae9f903c9fd9281c3c2c8d04bcf2f9be3">  435</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">// Field       : SIO_GPIO_HI_OE_USB_DP</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">// Description : Output enable value for USB D+ pin</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aebf2866f6f0d4cb4e65b9245c71200ba">  439</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad38c5a39897e31ed392826ed36e2d53d">  440</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5a12a92907b4840add35d7a177741a13">  441</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abfab4a1309ab9fb5deb59e21e500295f">  442</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7506ed4aec7a1351ab70b8e8702b8824">  443</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_USB_DP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">// Field       : SIO_GPIO_HI_OE_GPIO</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">// Description : Output enable value for GPIO32...47</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4302792efab1612c8bf1ba037408902b">  447</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3cf274f96f2c90af4a3a1878a8f0c585">  448</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9bfefdf470bc4d97a99d7f9e16dcc335">  449</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a155854b3d7ff0773b9c65c68a3aca5d4">  450</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9ebd1d201a58081c200a0c2ee5f21f83">  451</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_GPIO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">// Register    : SIO_GPIO_OE_SET</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">// Description : GPIO0...31 output enable set</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">//               Perform an atomic bit-set on GPIO_OE, i.e. `GPIO_OE |= wdata`</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5479438cedcf1b686352d6d31e63cf8">  456</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab75f7a64d294000486fffb9fcf58cc14">  457</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af8925e600b5b6fbb4fe7f3f54a125fe6">  458</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5a81bbeeb26fa1667480bc267d621b5">  459</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_MSB    _u(31)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d56809c7935f7f57061f13e3b5f583d">  460</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_LSB    _u(0)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0904c3631534f016af74e68c6b064ff3">  461</a></span><span class="preprocessor">#define SIO_GPIO_OE_SET_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">// Register    : SIO_GPIO_HI_OE_SET</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">// Description : Output enable set for GPIO32...47, QSPI IOs and USB pins.</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">//               Perform an atomic bit-set on GPIO_HI_OE, i.e. `GPIO_HI_OE |=</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">//               wdata`</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abb93ee9e44976136a6a95c192423798b">  467</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3e16fccc430c78c27bbfe29df4f4245">  468</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a43a24cef7bf24194124db4c5f43fd4b3">  469</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// Field       : SIO_GPIO_HI_OE_SET_QSPI_SD</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a75be3ccb99b944bf123cee2e1b8fefe6">  472</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9e2ae8c0f35513569962c6c4a09d4f4c">  473</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c0e55aa99dc01b4c69b95aa3d1136fe">  474</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae51d25bde1e2523d97eb13d7c3ea44b2">  475</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b2f33403a01a6f46ae82f020dfd000e">  476</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SD_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">// Field       : SIO_GPIO_HI_OE_SET_QSPI_CSN</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a588e2354d463ed51d46f1dc498ed85df">  479</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5ee6ae3f422ca4e57d32fc32bdbb228b">  480</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aff30d5690d02c045d21c5f8fb19b32ee">  481</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4f3f1e946d4935a53bbcd722871c1d24">  482</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8a26e60a2f0c2f59a52757d7eb330a17">  483</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_CSN_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">// Field       : SIO_GPIO_HI_OE_SET_QSPI_SCK</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae7d3689debe7e6633addafacf8925f40">  486</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae13c60a5133fb5ce8554fd35e9d5686c">  487</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3a026953fbb04ea38d45899b011194cb">  488</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8690443032e9b52996edd29b870b948a">  489</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af11d0a455e72f5fe2fd53d18c26f62d2">  490</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_QSPI_SCK_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">// Field       : SIO_GPIO_HI_OE_SET_USB_DM</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9cf88693e35990a77d8cb6999da045d4">  493</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaf6a34bbbf905649b63d1f8aef4476d5">  494</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeed38adc9bde91e1a2fc398a9075c71f">  495</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a562979077a27e3b1a05aede685c4f35e">  496</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a62439b64deecf7265f655b8c3cd81b87">  497</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DM_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">// Field       : SIO_GPIO_HI_OE_SET_USB_DP</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#addf7b752ba3eb377ddb1cdbd3f6c376d">  500</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4130bd0736bdf90f2dc374195263a6a2">  501</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad73e7495c17864b335816a9a59315a19">  502</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa8d769bd4098d9c3793ef1a605b20513">  503</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5e328e713bb4c80027174279e1d0e08b">  504</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_USB_DP_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">// Field       : SIO_GPIO_HI_OE_SET_GPIO</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0746d417063ca63cceceaa54d08c276d">  507</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5ef3f43f07e03582fa1ee1d38d60f08a">  508</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa418deb976cad1fc1a82f3d23b165a5a">  509</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a851bf019fd10522a7d6aa876fe2ac954">  510</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adee5a1d164a2882f2dde97cc6e7aee0a">  511</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_SET_GPIO_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">// Register    : SIO_GPIO_OE_CLR</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">// Description : GPIO0...31 output enable clear</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">//               Perform an atomic bit-clear on GPIO_OE, i.e. `GPIO_OE &amp;=</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">//               ~wdata`</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a177551af876492f700fc3000fa64e53a">  517</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad91862b392b37f68428f7251da5dd53a">  518</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad75a968368f62c57c590b3d6993fc5c5">  519</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a31b764695f126ce9bf3df91779c36038">  520</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_MSB    _u(31)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afa09f2240435121caff07671867750bc">  521</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_LSB    _u(0)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaabbe9260df6bd82812b293609dbcf81">  522</a></span><span class="preprocessor">#define SIO_GPIO_OE_CLR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">// Register    : SIO_GPIO_HI_OE_CLR</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">// Description : Output enable clear for GPIO32...47, QSPI IOs and USB pins.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">//               Perform an atomic bit-clear on GPIO_HI_OE, i.e. `GPIO_HI_OE &amp;=</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">//               ~wdata`</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5dd799afc540e17d756fe9b4f688d4e8">  528</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aba010cedc3feacb092328a82e464c4b0">  529</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0646f7e4a6a431a18c3bd55b0889fdfa">  530</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">// Field       : SIO_GPIO_HI_OE_CLR_QSPI_SD</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa62139f1386bf240428f33862c1bd624">  533</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd65538e4f1bc269482004f7f9162bd8">  534</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2e27eaed1ca8ed6b1b2e30f8edabcce3">  535</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6dd9d203b5ed80373a609b144c6e1efd">  536</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a53bcbbdd1365ac1b5e85f4f5df8c36bd">  537</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SD_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">// Field       : SIO_GPIO_HI_OE_CLR_QSPI_CSN</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adaeeb26fbd3c832d0bd73730afda2316">  540</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a506732a5d0c59680d3dfdeb2dfd6cc">  541</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0e571722afac90ba4b638571e9eb99af">  542</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0a60c33e310d218bcc710298d10ffcae">  543</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0dd5cc4c6812a613bac622d2b6f6734f">  544</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_CSN_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">// Field       : SIO_GPIO_HI_OE_CLR_QSPI_SCK</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1b150a420f6f21f91d02590435db7fcb">  547</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a26c0496d5149f73123fb84d072b2fa3e">  548</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa9fd48e9abe2ed61ab593d4aaafb5b24">  549</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a93a84f909d09d6db9f05cceadf8e10fe">  550</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd400a3ae77a887e6af6fd87f8e0828c">  551</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_QSPI_SCK_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">// Field       : SIO_GPIO_HI_OE_CLR_USB_DM</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aedfa1f7cce6209a93ce46c31f8d9cb58">  554</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afa99774eb701a5a152805ef1e1c2599c">  555</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac06cef35f9b281d8a3dac476bfe9d7a9">  556</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6bd016d4ac4115f3b0bfcd63cc061b2b">  557</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad879379b5f05be9f957775f9d08267b0">  558</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DM_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">// Field       : SIO_GPIO_HI_OE_CLR_USB_DP</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a54a3c165ae526c1df8836e531cfc459e">  561</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace990dfd9ffb528b92297935c8c080aa">  562</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9ae669eb0df269578d77a23ca074824c">  563</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2a081869ce92bd8c1bd2697ebe252430">  564</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac5744a984c702cec41f53e597d7b0bfa">  565</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_USB_DP_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">// Field       : SIO_GPIO_HI_OE_CLR_GPIO</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac0981c9d672dd46fee418df40a66e1cc">  568</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad08098b822beae42be5434cee67c842d">  569</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4046d2ffccd580b016b3cbf84150ad8f">  570</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acbe34d2080a4899165e377936ad0005e">  571</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5ab6025bad276b5eb7045ccc035032e7">  572</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_CLR_GPIO_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">// Register    : SIO_GPIO_OE_XOR</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">// Description : GPIO0...31 output enable XOR</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">//               Perform an atomic bitwise XOR on GPIO_OE, i.e. `GPIO_OE ^=</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">//               wdata`</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adf83e7ae3d00f03c69f366a0485915cf">  578</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa60d4e993792505ba645058c38e62c71">  579</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3ba77f86420d1556ba2ce1e21cbb40ff">  580</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8ede36bd20bcf3ed325c8c2f7339ba68">  581</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_MSB    _u(31)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a68ff328896daa5b347b67cfd56210869">  582</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_LSB    _u(0)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a07ff9d26da5c1985547d87ff9a9946cf">  583</a></span><span class="preprocessor">#define SIO_GPIO_OE_XOR_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">// Register    : SIO_GPIO_HI_OE_XOR</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">// Description : Output enable XOR for GPIO32...47, QSPI IOs and USB pins.</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">//               Perform an atomic bitwise XOR on GPIO_HI_OE, i.e. `GPIO_HI_OE</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">//               ^= wdata`</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1fcf5d330c7912ecdbbc39e7e6d5eda3">  589</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1be5854903afc7fecff6bc995b810148">  590</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_BITS   _u(0xff00ffff)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a039a3ba2a5ef06741a1b63d03e2cea4c">  591</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">// Field       : SIO_GPIO_HI_OE_XOR_QSPI_SD</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac71d094a19d445433e7e1d66cf439535">  594</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a87846742a2f9e832e1b39a9891abe82a">  595</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SD_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acf70c2271c2526438c4084185a402dc5">  596</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SD_MSB    _u(31)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7160cd248375af3ec1666f1721de0a6d">  597</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SD_LSB    _u(28)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab623d043b35f19fac597b63018ae66ae">  598</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SD_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">// Field       : SIO_GPIO_HI_OE_XOR_QSPI_CSN</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa0eec2e6a0634a32ebdabdd35208b9af">  601</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afb1c055a2edb504ad9930a219d165000">  602</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0f9fff380286ac85053ef101e5990e5e">  603</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_MSB    _u(27)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a687348a5b07196549e0bcdd36a62f139">  604</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_LSB    _u(27)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acb277a4167d6216917700922e0b994c8">  605</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_CSN_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">// Field       : SIO_GPIO_HI_OE_XOR_QSPI_SCK</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad323d29ab51a79483b4e90b0d8136d92">  608</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a579bd7ce6746cff2a78b2f537e3e831f">  609</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a805a012cc922aeb14085352a3b25c965">  610</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_MSB    _u(26)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a82b812ce05fd95d51746a5ffe48bfb93">  611</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_LSB    _u(26)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adda5b8d0c6895cd97a55f1c25873f699">  612</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_QSPI_SCK_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">// Field       : SIO_GPIO_HI_OE_XOR_USB_DM</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaf9367b68fbf7a9794fafe6519122721">  615</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac525c0358cea3f735cd8afdf3886ef17">  616</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DM_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad30bfade3fcf0b49e47505d65d7112bb">  617</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DM_MSB    _u(25)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73f126381ac6e05f9779a98eecea9a0c">  618</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DM_LSB    _u(25)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3b56eb882c1ba2e4a71657e72394b423">  619</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DM_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">// Field       : SIO_GPIO_HI_OE_XOR_USB_DP</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd1ef1df88ea5b342c203a1bc9f1cd46">  622</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7677a6c6fe291ba770574038a1f48bf5">  623</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9d60d5fa2eb7141874147b6399963c99">  624</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DP_MSB    _u(24)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd43346ee529547f2f2217c98e8a4387">  625</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DP_LSB    _u(24)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4036d5823af5c94e62e4e45bdb19f19">  626</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_USB_DP_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">// Field       : SIO_GPIO_HI_OE_XOR_GPIO</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0fac0c955e2727656a432104444d18c5">  629</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_GPIO_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a188a479015dc8b80ac1d8bbb93487693">  630</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_GPIO_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2886cda223f7c01a4881a67eb240d7e1">  631</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_GPIO_MSB    _u(15)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aacd5f1aa8580b16172fd294866b83aea">  632</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_GPIO_LSB    _u(0)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a66a65d855160e8154fa14798482b2fb6">  633</a></span><span class="preprocessor">#define SIO_GPIO_HI_OE_XOR_GPIO_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">// Register    : SIO_FIFO_ST</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">// Description : Status register for inter-core FIFOs (mailboxes).</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">//               There is one FIFO in the core 0 -&gt; core 1 direction, and one</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">//               core 1 -&gt; core 0. Both are 32 bits wide and 8 words deep.</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//               Core 0 can see the read side of the 1-&gt;0 FIFO (RX), and the</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">//               write side of 0-&gt;1 FIFO (TX).</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">//               Core 1 can see the read side of the 0-&gt;1 FIFO (RX), and the</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">//               write side of 1-&gt;0 FIFO (TX).</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">//               The SIO IRQ for each core is the logical OR of the VLD, WOF and</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">//               ROE fields of its FIFO_ST register.</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0c4d3f83afe2c6efbcdcfcf39eff7974">  645</a></span><span class="preprocessor">#define SIO_FIFO_ST_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a26b471a40a518cad1b77155f938e3e89">  646</a></span><span class="preprocessor">#define SIO_FIFO_ST_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a72e2b164011ae063579379b2b5aa619e">  647</a></span><span class="preprocessor">#define SIO_FIFO_ST_RESET  _u(0x00000002)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">// Field       : SIO_FIFO_ST_ROE</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">// Description : Sticky flag indicating the RX FIFO was read when empty. This</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">//               read was ignored by the FIFO.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5c722c24e78e3c8a088c7c5cd812aa10">  652</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad38f516158473cdd5bfbda5e5e3b2ed2">  653</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3aa09769318c734b333a658e27d1971">  654</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_MSB    _u(3)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a05aaa9ced7ea81bc3e669bda4baf3a42">  655</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_LSB    _u(3)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac3d69641e8c50b7b09b8ff91fc229932">  656</a></span><span class="preprocessor">#define SIO_FIFO_ST_ROE_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">// Field       : SIO_FIFO_ST_WOF</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">// Description : Sticky flag indicating the TX FIFO was written when full. This</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">//               write was ignored by the FIFO.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac1c99164bd04876ea88c63bc84b393f1">  661</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a82536ac138c2381810780785881a625f">  662</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0f7bcd51a86dcbc3d9fa13f82d60036d">  663</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_MSB    _u(2)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9dc5048c08f3a87d0f0c7a9aa4e07b57">  664</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_LSB    _u(2)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9a45130ddf0f2ee80fc42df9ad3256bd">  665</a></span><span class="preprocessor">#define SIO_FIFO_ST_WOF_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">// Field       : SIO_FIFO_ST_RDY</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">// Description : Value is 1 if this core&#39;s TX FIFO is not full (i.e. if FIFO_WR</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">//               is ready for more data)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae52962a27801a6e8fb758298e71e74dd">  670</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa598466783b7d6a10bd1644ff0e70754">  671</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a132ba81cd673aa4825017c240ca4e872">  672</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_MSB    _u(1)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acd7f6a3c4c0054db4ea04fcf1e658130">  673</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_LSB    _u(1)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa3766f8cf1e2b1ec5d3341a21f58a60a">  674</a></span><span class="preprocessor">#define SIO_FIFO_ST_RDY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">// Field       : SIO_FIFO_ST_VLD</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">// Description : Value is 1 if this core&#39;s RX FIFO is not empty (i.e. if FIFO_RD</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">//               is valid)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac7bbd7bf09093fd5afe60594c739bd6a">  679</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa005af6aff749af02615e9899c5ed262">  680</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a200f9f75245ce86cf14ef3c32081a63c">  681</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_MSB    _u(0)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aba3a0ff85f156b1d2eb9c74a7ce6a52a">  682</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_LSB    _u(0)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5bd732d4114d6b3c7a3e6127a3771eb6">  683</a></span><span class="preprocessor">#define SIO_FIFO_ST_VLD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">// Register    : SIO_FIFO_WR</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">// Description : Write access to this core&#39;s TX FIFO</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2677957e5a05b68982b1286e997c4876">  687</a></span><span class="preprocessor">#define SIO_FIFO_WR_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f9912303c5d92c5b006829903131544">  688</a></span><span class="preprocessor">#define SIO_FIFO_WR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9bf1a9889257d5c9f7821ed30b066a5e">  689</a></span><span class="preprocessor">#define SIO_FIFO_WR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adbb5057954b632ff604af45050f36082">  690</a></span><span class="preprocessor">#define SIO_FIFO_WR_MSB    _u(31)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab9b7f62fc774c5f5fe854c6b28abcc94">  691</a></span><span class="preprocessor">#define SIO_FIFO_WR_LSB    _u(0)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a139402b0430e6d036471181ad2ac048b">  692</a></span><span class="preprocessor">#define SIO_FIFO_WR_ACCESS &quot;WF&quot;</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">// Register    : SIO_FIFO_RD</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">// Description : Read access to this core&#39;s RX FIFO</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6df173586bb9cdfd098bc29fd01e9b0">  696</a></span><span class="preprocessor">#define SIO_FIFO_RD_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a99c8820a3745e7aded6f07efb4e75525">  697</a></span><span class="preprocessor">#define SIO_FIFO_RD_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af9e92fc064e0edc5260c719930975709">  698</a></span><span class="preprocessor">#define SIO_FIFO_RD_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6a6d31b59eb5e8c639d7af69c5fe5032">  699</a></span><span class="preprocessor">#define SIO_FIFO_RD_MSB    _u(31)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4617b196263cf85ad096a40fc4a358bf">  700</a></span><span class="preprocessor">#define SIO_FIFO_RD_LSB    _u(0)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a492ccb800f5054c1543f8d1ada246432">  701</a></span><span class="preprocessor">#define SIO_FIFO_RD_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">// Register    : SIO_SPINLOCK_ST</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">// Description : Spinlock state</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">//               A bitmap containing the state of all 32 spinlocks (1=locked).</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">//               Mainly intended for debugging.</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4f8c44943c48c3101f9f4382d2d874d8">  707</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad6138e8f9a059318c254f84663b86d8c">  708</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a486ea95edbecdd884e1df0fd3598ca63">  709</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd12b86723fc5cae14fe9ef902314e52">  710</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_MSB    _u(31)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4d041dc5e8a4ac005f5fbff4815d15ce">  711</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_LSB    _u(0)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6301ffba092bd575fe74cec8139c6238">  712</a></span><span class="preprocessor">#define SIO_SPINLOCK_ST_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">// Register    : SIO_INTERP0_ACCUM0</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">// Description : Read/write access to accumulator 0</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1858ddd9d7e42e3fdfb8edf96ea9a2fb">  716</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_OFFSET _u(0x00000080)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a079ef509883cedf3d83349cc3641579f">  717</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a75efdc91dce75b7f7e74f2f95b97ec52">  718</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa712b7706114252b6901d50171146f84">  719</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_MSB    _u(31)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a07484251cda8696897e8da44b49bebdf">  720</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_LSB    _u(0)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae4246a5edd665b5c80b884092b8a8f77">  721</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">// Register    : SIO_INTERP0_ACCUM1</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">// Description : Read/write access to accumulator 1</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab4c8a438fb8630835797a9fdc30794ca">  725</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_OFFSET _u(0x00000084)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4244c267d953d86c6b9c201e5c59c1e2">  726</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a19f8937a4c5e8b8b34b040fd3c3dbbed">  727</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2da0d50dbeac3575181e54f98c27b614">  728</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_MSB    _u(31)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5367104afc6f7be974ff7c300baa5e7a">  729</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_LSB    _u(0)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a75356817f06041eb3a0562ff41f98556">  730</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">// Register    : SIO_INTERP0_BASE0</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">// Description : Read/write access to BASE0 register.</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1901a2787babc0845838fd0ad846236">  734</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_OFFSET _u(0x00000088)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8d3515b16fd1d25bea31980f422f632b">  735</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad308dd19970fc43288a76ec863170b58">  736</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeeaea032672514007f17c0f875ed0195">  737</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_MSB    _u(31)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa71310e591798b9a58c7ea3265b3e8ec">  738</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aef4f1dfbd1c285ce428698b66386ca68">  739</a></span><span class="preprocessor">#define SIO_INTERP0_BASE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">// Register    : SIO_INTERP0_BASE1</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">// Description : Read/write access to BASE1 register.</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a426d4400a5e32a0cf6ecb5b89cff8fc4">  743</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_OFFSET _u(0x0000008c)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a05f7ad1d6bb4b69e6141fb4c849cec52">  744</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6bf86c1f246a85287f92647af884390c">  745</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abda1075a829f50d5835a500b3dddb383">  746</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_MSB    _u(31)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2d68b4593e7cb2ca450a9b91a87fa9d6">  747</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_LSB    _u(0)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aabc9c68d8bd36ef9223f20fc8c8bf28c">  748</a></span><span class="preprocessor">#define SIO_INTERP0_BASE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">// Register    : SIO_INTERP0_BASE2</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">// Description : Read/write access to BASE2 register.</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac78ca216f90db564aa15535b27834766">  752</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_OFFSET _u(0x00000090)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad427ca97b1f8ccb26e82dfb3b1fdf9be">  753</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5df960c45e4a117b083463b4afd206f1">  754</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6ef3885c9a95563c675151f076cc631f">  755</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_MSB    _u(31)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e93c92d5ac77798681dae8045ca46d4">  756</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_LSB    _u(0)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a351c91f648735d1ac52f39cabd21d6d7">  757</a></span><span class="preprocessor">#define SIO_INTERP0_BASE2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">// Register    : SIO_INTERP0_POP_LANE0</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">// Description : Read LANE0 result, and simultaneously write lane results to</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">//               both accumulators (POP).</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a884262fb8e97f2ff421c9991efeab1c1">  762</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_OFFSET _u(0x00000094)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4e250b331f4b086e9b8c3e182844eff8">  763</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4a767dfa2bca750b795deffcc44a587a">  764</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a36626f50aacfff30df3f1dba2f9a50b8">  765</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_MSB    _u(31)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af0c998b89ed4c6a2da247d6a2c40098b">  766</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aefd2c739615dfedee98719564904085a">  767</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">// Register    : SIO_INTERP0_POP_LANE1</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">// Description : Read LANE1 result, and simultaneously write lane results to</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">//               both accumulators (POP).</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5fd6c3bec40e4a57b5a1ee973596548f">  772</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_OFFSET _u(0x00000098)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7ca27248830cc8f1af8b75b18a8c8dd3">  773</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac52aedb9f6050fa9020995888d62d502">  774</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c1292988ed48d5447aecb2ee5d4d4cc">  775</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_MSB    _u(31)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af30d67c886f69263d1ab8e9f312677dd">  776</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_LSB    _u(0)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae2a7d325c79f6d806ab2eb8df9834873">  777</a></span><span class="preprocessor">#define SIO_INTERP0_POP_LANE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">// Register    : SIO_INTERP0_POP_FULL</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">// Description : Read FULL result, and simultaneously write lane results to both</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">//               accumulators (POP).</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a731019870a0a81cc5bc4f1e402381352">  782</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_OFFSET _u(0x0000009c)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af7f510034c5241a920e270b1ce2c26da">  783</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5d22d8e741c79700ecf3a3dce0dd0a4">  784</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a43fe4f65cbe2755b42cea6d1bf733059">  785</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_MSB    _u(31)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8d43b582c0fed5b9aa0c7dcab7cb510">  786</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_LSB    _u(0)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a26596f91330b28b13baabe7dae350325">  787</a></span><span class="preprocessor">#define SIO_INTERP0_POP_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">// Register    : SIO_INTERP0_PEEK_LANE0</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">// Description : Read LANE0 result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3f6f248779f24c88bcc81e0477d5572d">  791</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_OFFSET _u(0x000000a0)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a186180a3b8739190b26c562be8bc4cb2">  792</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af0517934bd4a6c51aebb154196e49411">  793</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5470908856c1244fd25b058c9db417ca">  794</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_MSB    _u(31)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0ad90f9c0001e11717d55f2498e45f29">  795</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_LSB    _u(0)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4c2dcbdb4cf124f706404fc490bc378b">  796</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">// Register    : SIO_INTERP0_PEEK_LANE1</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">// Description : Read LANE1 result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a235a210f7950a731660c37a306f774e8">  800</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_OFFSET _u(0x000000a4)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9634b18bac1b053829a3aa618c4831f5">  801</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab983e2066782fcc405554acb098c1f1a">  802</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaf4b8c57a51fbe71e9b51c95e4fdd6a7">  803</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_MSB    _u(31)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace72537983224755e49a4bbb18b67f82">  804</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_LSB    _u(0)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acdf89180f0070624375e8a012af0b16f">  805</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_LANE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">// Register    : SIO_INTERP0_PEEK_FULL</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">// Description : Read FULL result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4d013cb496925f5e8b647aa99b3a2a45">  809</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_OFFSET _u(0x000000a8)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4d9e94ec9ff5c5bc153d3efe9ee08343">  810</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a69bd3646b6d8853d7276fcd8d233a52f">  811</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2cf2bb60714a926eff093d3edc84adff">  812</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_MSB    _u(31)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a05dc03c22fb32e87f7d330240e08e822">  813</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_LSB    _u(0)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab3b8959004b514e76037681b87b8dbfa">  814</a></span><span class="preprocessor">#define SIO_INTERP0_PEEK_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">// Register    : SIO_INTERP0_CTRL_LANE0</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">// Description : Control register for lane 0</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeba4bad438f370c1ba75b0f9db2bb4ec">  818</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OFFSET _u(0x000000ac)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a35c413ebf84bafd2a33c0bd71d934e87">  819</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BITS   _u(0x03bfffff)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abe25fcfee46129959c1b0b4912de59ae">  820</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_OVERF</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">// Description : Set if either OVERF0 or OVERF1 is set.</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6afc4a11ccceaf10c176365b863b594c">  824</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a06b0371388d72825de71e8d06010480c">  825</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a34a918ea5414ff401c23f6dde3d2ccae">  826</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_MSB    _u(25)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9b8c4b064b8a4d2fbe6c3d5c7a247745">  827</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_LSB    _u(25)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad3cfecef34f0efeb177900799b515553">  828</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_OVERF1</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">// Description : Indicates if any masked-off MSBs in ACCUM1 are set.</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6f1629a9bfccc1bbe8f9d4298e7b1a47">  832</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5513f547f26600f1b8d3ffe38de7b526">  833</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3ae641adb7b773cf703ca032e06ed9b4">  834</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_MSB    _u(24)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aff22e05f5a5a4ed2c4b1ff5ab7a37be2">  835</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_LSB    _u(24)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac6f57a7e0691db3e066260aabca39e4e">  836</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_OVERF0</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">// Description : Indicates if any masked-off MSBs in ACCUM0 are set.</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a07f78a07dde8aac09f5646a6548e8c95">  840</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8581d861f3c2ecc661bebeaf7c3f101e">  841</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1168c71fce36202b703c04b00b1ea85f">  842</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_MSB    _u(23)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a541570fdf1a3f3394fb7c1bfd5c19fb4">  843</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_LSB    _u(23)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2d6b1c1101e3a1ea6ee88e1377da886b">  844</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_OVERF0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_BLEND</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">// Description : Only present on INTERP0 on each core. If BLEND mode is enabled:</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">//               - LANE1 result is a linear interpolation between BASE0 and</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">//               BASE1, controlled</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">//               by the 8 LSBs of lane 1 shift and mask value (a fractional</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">//               number between</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">//               0 and 255/256ths)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">//               - LANE0 result does not have BASE0 added (yields only the 8</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">//               LSBs of lane 1 shift+mask value)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">//               - FULL result does not have lane 1 shift+mask value added</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">//               (BASE2 + lane 0 shift+mask)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">//               LANE1 SIGNED flag controls whether the interpolation is signed</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">//               or unsigned.</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8468ad3298398b11af87be10ea8e631">  859</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3d3ae7e3e718535de614d301f7c9b2f0">  860</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3ba1bd0c5da8ab04e3f03707c18f46de">  861</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_MSB    _u(21)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6932ee6c926d03f01c6ff67c5aacaa26">  862</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_LSB    _u(21)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a45c33d640adc1ab55d1d1b922f4c6ae7">  863</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_BLEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_FORCE_MSB</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">// Description : ORed into bits 29:28 of the lane result presented to the</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">//               processor on the bus.</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">//               No effect on the internal 32-bit datapath. Handy for using a</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">//               lane to generate sequence</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">//               of pointers into flash or SRAM.</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acd03698d74336694801d2774b1efde05">  871</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f8220fd8ebb743a863c8a78f472fc25">  872</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3bcde9da64f68a2794df144bc4e97c5e">  873</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_MSB    _u(20)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9833b7c78bbfa0ea5ddec6d6dfc4b635">  874</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_LSB    _u(19)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acbcb46d9dd03175effd8539d0268693d">  875</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_FORCE_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_ADD_RAW</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">// Description : If 1, mask + shift is bypassed for LANE0 result. This does not</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">//               affect FULL result.</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8ee08ef31dbfc9dcd1660d977dce3bcd">  880</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8d3f50d37b5997f4394d0fe7f3a13f16">  881</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab533c8dd8431b3b5df11c5a22a999bd2">  882</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_MSB    _u(18)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a59c01e68e214e2ae783649385ea132e7">  883</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_LSB    _u(18)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6921c3afc8b2b448981cb3249691afd7">  884</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_ADD_RAW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_CROSS_RESULT</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s result into this lane&#39;s</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">//               accumulator on POP.</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7848ed1b64d90d3cde6669557352a012">  889</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abf7e54a8b7d4e2847583207936714e78">  890</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7c2c6c3a9f30f72a3f6051fdf24386c6">  891</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_MSB    _u(17)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5632475b48db655033ef291e81458ddb">  892</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_LSB    _u(17)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a477188e5e18411e81555ce390b1fa2be">  893</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_RESULT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_CROSS_INPUT</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s accumulator into this lane&#39;s</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment">//               shift + mask hardware.</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">//               Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">//               before the shift+mask bypass)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa6e9082018a8209375c08a012a1dd497">  900</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aad87897a5390bbd81bc9b08791702524">  901</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7d73fc6d0ba456bb2565ff238b554919">  902</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_MSB    _u(16)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac6c7230afa0974b19d14448c1ff513b5">  903</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_LSB    _u(16)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab77d9cd6705af5bdd015257867f4bddb">  904</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_CROSS_INPUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_SIGNED</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">// Description : If SIGNED is set, the shifted and masked accumulator value is</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">//               sign-extended to 32 bits</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">//               before adding to BASE0, and LANE0 PEEK/POP appear extended to</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">//               32 bits when read by processor.</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a888303a5d219aa897d0322c010497f36">  911</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac581d8d9d62f259e2a5e6f8390af44c9">  912</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a752283d9802036470d1ca1a85d95352c">  913</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_MSB    _u(15)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a00391c3bd8f518ee663a557135973a55">  914</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_LSB    _u(15)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a85c1fdca09ea2d498e19db51412061f3">  915</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SIGNED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_MASK_MSB</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">// Description : The most-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">//               Setting MSB &lt; LSB may cause chip to turn inside-out</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a11d116deb7b4db67e1a41f87d4693079">  921</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acba7d092a8e8c4f40ed47d749b50c243">  922</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_BITS   _u(0x00007c00)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab86b1359517f85a6c21e396e1f2d7ff9">  923</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_MSB    _u(14)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abca8483ed62d0b9dcd72fd55dfae35f9">  924</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_LSB    _u(10)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4a5f0d34dfc2469d7f9778c3b14bb2ed">  925</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_MASK_LSB</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">// Description : The least-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acbb7467a3fe1ddd63e1df83adcf3803d">  930</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a33b8e218778b040268a7ed7462508650">  931</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_BITS   _u(0x000003e0)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3a734a50f05aab95d8c7a3ca31cf040a">  932</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_MSB    _u(9)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af272cf7a28856494160ce3c9b4f4bd8d">  933</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_LSB    _u(5)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1150ca8c11703bc3966b8832379e162b">  934</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_MASK_LSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE0_SHIFT</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">// Description : Right-rotate applied to accumulator before masking. By</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">//               appropriately configuring the masks, left and right shifts can</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">//               be synthesised.</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae2e847c1f2d943a53782a942dc7fddce">  940</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a02a37828a4c1cb4763d6557e414dae49">  941</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a744d993b7ff0bd3954e2e2c6bb4c93c1">  942</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_MSB    _u(4)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2a946617bacdd8ddb3845f3ea163b051">  943</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a425c02906364010bad2839921120dfd0">  944</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE0_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">// Register    : SIO_INTERP0_CTRL_LANE1</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">// Description : Control register for lane 1</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a54cbcc6a9eef986dbc9d6d2de0520093">  948</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_OFFSET _u(0x000000b0)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad828d64a567a0e12292bed1784638037">  949</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_BITS   _u(0x001fffff)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab84ec54c3509b43369b78546da1e8538">  950</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_FORCE_MSB</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">// Description : ORed into bits 29:28 of the lane result presented to the</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">//               processor on the bus.</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">//               No effect on the internal 32-bit datapath. Handy for using a</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">//               lane to generate sequence</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">//               of pointers into flash or SRAM.</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a724f89dc24002df8360f5cc009bc23cc">  958</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9d21c8c5c753461f68ec07df682ccce3">  959</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8b3f2237a925ba55ee521349b1ce3618">  960</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_MSB    _u(20)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a16c8da7bc119ddd475e564eaa415a4a6">  961</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_LSB    _u(19)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6642bb6ac6b723afe3f5c5e3bab62eb7">  962</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_FORCE_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_ADD_RAW</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">// Description : If 1, mask + shift is bypassed for LANE1 result. This does not</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">//               affect FULL result.</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a82fac2984066896d4cf1e866cb1e23d0">  967</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa74f50a8a6d6fcf48f29d66230a145d8">  968</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d533b2292ad7f9c725aad91e0abe00c">  969</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_MSB    _u(18)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5b2e309825f1d3bd5f98fd96d78161e3">  970</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_LSB    _u(18)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5daed471a93326fdc5e6e545dbd0d781">  971</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_ADD_RAW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_CROSS_RESULT</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s result into this lane&#39;s</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">//               accumulator on POP.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a89e23ab2aa69ee9e2f5aa8af5113d4af">  976</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1db518a82f9751ad44318a980c73a64">  977</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e1955876473ca75f5b583e94c97b0ae">  978</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_MSB    _u(17)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9c272a399ee0c7e7aac7309085a6d1a4">  979</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_LSB    _u(17)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a70aaa4228fa879d616779350f3cfac5e">  980</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_RESULT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_CROSS_INPUT</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s accumulator into this lane&#39;s</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">//               shift + mask hardware.</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">//               Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">//               before the shift+mask bypass)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea5ed584a90c1544d876b197ac216542">  987</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9b82000455960bbb5cd08ddebe8b526d">  988</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4def101fac240b25d501fb615afb52d0">  989</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_MSB    _u(16)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a263fa785f0a4be6d6fe43491e9b01a">  990</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_LSB    _u(16)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6100533ccd938f1ffabc6dd19065cda">  991</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_CROSS_INPUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_SIGNED</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">// Description : If SIGNED is set, the shifted and masked accumulator value is</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">//               sign-extended to 32 bits</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">//               before adding to BASE1, and LANE1 PEEK/POP appear extended to</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">//               32 bits when read by processor.</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1f7c8b72363bd827cacf140c3198add5">  998</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aac73177c78d3dfa5905e4b8aa88a1425">  999</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a78c9e22ee549b4e02b160b8005fa22e9"> 1000</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_MSB    _u(15)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5bc56450e8d52d2b1548cbe2e211e61f"> 1001</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_LSB    _u(15)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a082c9a498749a2d187cd8151f80c98f5"> 1002</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SIGNED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_MASK_MSB</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">// Description : The most-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">//               Setting MSB &lt; LSB may cause chip to turn inside-out</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7e159fffc41ee8e2d0b766c8fae79220"> 1008</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0b921d5835a9e98eb5e707aee4a5fded"> 1009</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_BITS   _u(0x00007c00)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9f00df184c9d81053491310328cc90aa"> 1010</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_MSB    _u(14)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abe79ee653b9f852ae12cd2e79460d19f"> 1011</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_LSB    _u(10)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a664da56858ec384a7c4014f2d4fa8e26"> 1012</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_MASK_LSB</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">// Description : The least-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2457701a8b0fabe386b1b63f47565464"> 1017</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd4e00ad4a365c7655854c872b05e310"> 1018</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_BITS   _u(0x000003e0)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa107f70d56ea06a79b18251d47ae53de"> 1019</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_MSB    _u(9)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1bc65b4af6dd4ef305f926b550297216"> 1020</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_LSB    _u(5)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a81e888b1f0fe692880931faa65178b42"> 1021</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_MASK_LSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">// Field       : SIO_INTERP0_CTRL_LANE1_SHIFT</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">// Description : Right-rotate applied to accumulator before masking. By</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">//               appropriately configuring the masks, left and right shifts can</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">//               be synthesised.</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6d5f0438b6d8031e9c84a86610a2821"> 1027</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e03bc655491b93942e78cf799e3793a"> 1028</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1e0bd8178cd7efb01c839b84219ff126"> 1029</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_MSB    _u(4)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6cccfd7ba7388a29ad71908c676efce7"> 1030</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6130df50f95474047ef4275b95f839fd"> 1031</a></span><span class="preprocessor">#define SIO_INTERP0_CTRL_LANE1_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">// Register    : SIO_INTERP0_ACCUM0_ADD</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">// Description : Values written here are atomically added to ACCUM0</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">//               Reading yields lane 0&#39;s raw shift and mask value (BASE0 not</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">//               added).</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5b897bb9284092e2c6a488e593e601b"> 1037</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_OFFSET _u(0x000000b4)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aebe1b348984fd2bb9633f9bc1d782192"> 1038</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a84ed791706f7b9b11d5b27624989fd1e"> 1039</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6b8b1ac85f04ef1fcc2f072717e69fa"> 1040</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_MSB    _u(23)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a84c684ddea8794625d15e5ada896b8e9"> 1041</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_LSB    _u(0)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1253cf0e8b288fe6a801aa088876166"> 1042</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM0_ADD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">// Register    : SIO_INTERP0_ACCUM1_ADD</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">// Description : Values written here are atomically added to ACCUM1</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">//               Reading yields lane 1&#39;s raw shift and mask value (BASE1 not</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">//               added).</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a380173ca9f993ca32617de905ec86e33"> 1048</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_OFFSET _u(0x000000b8)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5abf1981d116d88d0579083cf8fe89fa"> 1049</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af24564b8c54474ed23c4e98f1f68f3df"> 1050</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac71c42b6eb1d1f23eef3c4da28c6929a"> 1051</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_MSB    _u(23)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a43f8ab1738c87fec2f9bb9c251dc9f78"> 1052</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_LSB    _u(0)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e4d829876c5e111e823439b375c642c"> 1053</a></span><span class="preprocessor">#define SIO_INTERP0_ACCUM1_ADD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">// Register    : SIO_INTERP0_BASE_1AND0</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">// Description : On write, the lower 16 bits go to BASE0, upper bits to BASE1</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">//               simultaneously.</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">//               Each half is sign-extended to 32 bits if that lane&#39;s SIGNED</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">//               flag is set.</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1e8f310e7b35109ac2fef7ef06cab1f7"> 1060</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_OFFSET _u(0x000000bc)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1ec145bd443ddbace16896bf3386b1c2"> 1061</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2e837574ac92fa711d84038fa5f41c92"> 1062</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae462068f6a42b21ec3eb34919ecb8921"> 1063</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_MSB    _u(31)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a768735f59382d673ce31afbf63586622"> 1064</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_LSB    _u(0)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8b3063ca98e467904a4b5746ee283caa"> 1065</a></span><span class="preprocessor">#define SIO_INTERP0_BASE_1AND0_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">// Register    : SIO_INTERP1_ACCUM0</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">// Description : Read/write access to accumulator 0</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa91b0709e211b18c9bf2665ef6b1a37e"> 1069</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_OFFSET _u(0x000000c0)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaf8f5213d964ad167ed5b222dad0f568"> 1070</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a01a1db1c408fffe0b3ec8dbff15d2085"> 1071</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a17b83f30d52f0467d5d9c1c0f7198c2c"> 1072</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_MSB    _u(31)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeabee35cf41874ee8dd2b62fb68473aa"> 1073</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_LSB    _u(0)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa2fcdfd261b4f2c20ac570d23973c964"> 1074</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">// Register    : SIO_INTERP1_ACCUM1</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">// Description : Read/write access to accumulator 1</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac2710344bca08a858881931f804c78bf"> 1078</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_OFFSET _u(0x000000c4)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a81645a6dd147620c1fcc0411e62ff828"> 1079</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa37425c4a1ea9fa8dfe44f892c919d3f"> 1080</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad106f9600ab0e9b4454d4332eb322c63"> 1081</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_MSB    _u(31)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad20c850a45e56d4e152f16da7dd4f2d5"> 1082</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_LSB    _u(0)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4d3ca2490ad1d5cf6cbb68b0182d845d"> 1083</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">// Register    : SIO_INTERP1_BASE0</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">// Description : Read/write access to BASE0 register.</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acd9862571e2da98dd4ac2f27656d6719"> 1087</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_OFFSET _u(0x000000c8)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8a2aa68c03db9ad03fb61fa9da745f0b"> 1088</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac8f41c0807e26f80d72097976d9684b1"> 1089</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9cfe08cf6ccf007d779912f481c7b21e"> 1090</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_MSB    _u(31)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abb0cbd97fa968cdebf546337a8d539ad"> 1091</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_LSB    _u(0)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a28e8f758593258a05ddb0712de4a3887"> 1092</a></span><span class="preprocessor">#define SIO_INTERP1_BASE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">// Register    : SIO_INTERP1_BASE1</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">// Description : Read/write access to BASE1 register.</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0dbe38dacdc033d42d041837bf6e7ffd"> 1096</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_OFFSET _u(0x000000cc)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73d65360ddef6bbf87a2c08203d0184f"> 1097</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1baabb557cbf78f62fa86b65b6d032c9"> 1098</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5181ef51bc6a4733b133044808ce3a6e"> 1099</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_MSB    _u(31)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afedc950882098a54d2b1aed1bda07f36"> 1100</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_LSB    _u(0)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4cb3de4571d7885336f6648fdf981bd"> 1101</a></span><span class="preprocessor">#define SIO_INTERP1_BASE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">// Register    : SIO_INTERP1_BASE2</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">// Description : Read/write access to BASE2 register.</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adcf92c591971ccf78a2f74527c635830"> 1105</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_OFFSET _u(0x000000d0)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a81d8d2ec617f38f24b02ef24d4cb9184"> 1106</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4cf7639cd805f3d0f8b2f87e683d6b62"> 1107</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab4b0cd017ffc8022c83382dff9b8bbbf"> 1108</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_MSB    _u(31)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aca0bd86a52c357574dff8d134502bee6"> 1109</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_LSB    _u(0)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a297bf235afc0d446236383bf3ebb1358"> 1110</a></span><span class="preprocessor">#define SIO_INTERP1_BASE2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">// Register    : SIO_INTERP1_POP_LANE0</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">// Description : Read LANE0 result, and simultaneously write lane results to</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">//               both accumulators (POP).</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6579cf03c5430299d0fe9f28cf7905cc"> 1115</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_OFFSET _u(0x000000d4)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1eccc8e410ce61720e443b48e4cf4607"> 1116</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a44fe56dd9cadc047a6757d266aa91758"> 1117</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2a2ee86d78194acc9d111a53180c0404"> 1118</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_MSB    _u(31)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a834caf00bf7578cbf26c4c8ed529d851"> 1119</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_LSB    _u(0)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea96a4eaa5f0da94ce796c49a3a713ad"> 1120</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">// Register    : SIO_INTERP1_POP_LANE1</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">// Description : Read LANE1 result, and simultaneously write lane results to</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">//               both accumulators (POP).</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acf877c5947de75e52312738b0e393686"> 1125</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_OFFSET _u(0x000000d8)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f459afa00b1007e0af355938c32cbaf"> 1126</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a21d7bd31379ddc6ec23e67c14743d74c"> 1127</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5843302955fb7894fa6f1a8fb32a2b44"> 1128</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_MSB    _u(31)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8dd246a400d8c5aba147afcc0ee774e7"> 1129</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_LSB    _u(0)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a54d957c36c23ee7c10b8ace3e544f950"> 1130</a></span><span class="preprocessor">#define SIO_INTERP1_POP_LANE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">// Register    : SIO_INTERP1_POP_FULL</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">// Description : Read FULL result, and simultaneously write lane results to both</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">//               accumulators (POP).</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a24107ff0c47cf5fb0bea6de43d249b0e"> 1135</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_OFFSET _u(0x000000dc)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3608ffb45a9e4dbb6cd4564134bb41b3"> 1136</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2ec67471b01e221c21114031b0a70158"> 1137</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab39237b2d82be9be99d94f87de253bab"> 1138</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_MSB    _u(31)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2b15c3ebe838b0b7ff5cb9908e1856c4"> 1139</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_LSB    _u(0)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae38755e8d32c087f8caae0b56e8cef1e"> 1140</a></span><span class="preprocessor">#define SIO_INTERP1_POP_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">// Register    : SIO_INTERP1_PEEK_LANE0</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">// Description : Read LANE0 result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3215c1d5234a07188f4ca8156b04f2b"> 1144</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_OFFSET _u(0x000000e0)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa0ef9749e035467137af9fe1698a023d"> 1145</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8b1c100b83818518b27f7db0b20faf03"> 1146</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a09cf4f32f6e0285afd69ba4d2c7d8a4a"> 1147</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_MSB    _u(31)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4494f1359282146b65e08218a72c851d"> 1148</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_LSB    _u(0)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a795c9d253bb7df8b5787b537b1b18458"> 1149</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">// Register    : SIO_INTERP1_PEEK_LANE1</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">// Description : Read LANE1 result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0ee4afe50a1c23218793b2ac6384f4cd"> 1153</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_OFFSET _u(0x000000e4)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a61298ed9e22366dc538992eabbcbc4d5"> 1154</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f5bb44465e831b2a0399eadb895ff06"> 1155</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5b8c8bdaee584a35c68b3e70daf7ae0c"> 1156</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_MSB    _u(31)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af8956c1042b444d3b7bd6ebf4295c777"> 1157</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_LSB    _u(0)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a26b35ac24ae031664d2c09d72a9a4c2a"> 1158</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_LANE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">// Register    : SIO_INTERP1_PEEK_FULL</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">// Description : Read FULL result, without altering any internal state (PEEK).</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab46c71d38223667f409abd802c6d505d"> 1162</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_OFFSET _u(0x000000e8)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8ea037b2277078dea598b6a2f3967ef"> 1163</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a35b5a9d402e3bf63c1976dc02442c2d6"> 1164</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab10954cce77a49b5397e5263b98f270e"> 1165</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_MSB    _u(31)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a14d30c879940d79c1321017bf97cdf6d"> 1166</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_LSB    _u(0)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0189a71e6edfd921b3d671c8b1eb43d0"> 1167</a></span><span class="preprocessor">#define SIO_INTERP1_PEEK_FULL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">// Register    : SIO_INTERP1_CTRL_LANE0</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">// Description : Control register for lane 0</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7132fba50fa3c82d43517030cdc7bcb4"> 1171</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OFFSET _u(0x000000ec)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad81bf190b39765a6755562e9cf974af0"> 1172</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_BITS   _u(0x03dfffff)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac050ef8bef96fb17eaca049924f157cf"> 1173</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_OVERF</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">// Description : Set if either OVERF0 or OVERF1 is set.</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6da13b3ab3b7f6ecebd833cd0290cbb4"> 1177</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1dd3bf84995bb8caf794a157b212fb6b"> 1178</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73d467a0aebe39adbed51e9ed50bbbbb"> 1179</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_MSB    _u(25)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a99b677c726437f4ca8fe3112c63fab26"> 1180</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_LSB    _u(25)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3375964f7fb50f60caec27f272a40019"> 1181</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_OVERF1</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">// Description : Indicates if any masked-off MSBs in ACCUM1 are set.</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7b21e5ced7fbd3423da5158ea4fdf24e"> 1185</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7c45e981077cb73ad890dbda0e78a548"> 1186</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a88daff8417a53e083eee8f52a962de50"> 1187</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_MSB    _u(24)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac011c5dacf52b5203289bb01bf868a35"> 1188</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_LSB    _u(24)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7049477d2ed66dd5aca907536fc249ae"> 1189</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_OVERF0</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">// Description : Indicates if any masked-off MSBs in ACCUM0 are set.</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aee452426e6ce46e783664aa8336bc875"> 1193</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4dfb0c6089321729ad41f44d26bc12f5"> 1194</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1149c6d39fe568056e356f26a3e1dcc"> 1195</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_MSB    _u(23)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab1353b6be16d2ea61d88b383c5338d82"> 1196</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_LSB    _u(23)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad940211d25ed03fa1498da5476f240ec"> 1197</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_OVERF0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_CLAMP</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">// Description : Only present on INTERP1 on each core. If CLAMP mode is enabled:</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment">//               - LANE0 result is shifted and masked ACCUM0, clamped by a lower</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment">//               bound of</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment">//               BASE0 and an upper bound of BASE1.</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">//               - Signedness of these comparisons is determined by</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">//               LANE0_CTRL_SIGNED</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7d443a3c75c3fe0ef1f04425a5e0c9b3"> 1206</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab0455413e86dd74a52071e8a7df1cdd6"> 1207</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac2e3cddeb971fd563da955856ba4669c"> 1208</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_MSB    _u(22)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6578a7f9927fdaac4eeca4a5197e37b"> 1209</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_LSB    _u(22)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2b18af7f0439381c7f4a0c115c528e70"> 1210</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CLAMP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_FORCE_MSB</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment">// Description : ORed into bits 29:28 of the lane result presented to the</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">//               processor on the bus.</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">//               No effect on the internal 32-bit datapath. Handy for using a</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">//               lane to generate sequence</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">//               of pointers into flash or SRAM.</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f88ca8ddc4dc535619e685925fbbfc7"> 1218</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a12a1d1b6a6a7b360b46e0b8376514ff6"> 1219</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7b593f7110604a865efb940c1d59e193"> 1220</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_MSB    _u(20)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abe5546ebf9ea8d3065347b2e501f43ef"> 1221</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_LSB    _u(19)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a560732e82812df7d20eadf7e062f63c8"> 1222</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_FORCE_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_ADD_RAW</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">// Description : If 1, mask + shift is bypassed for LANE0 result. This does not</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">//               affect FULL result.</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeaac4a124f81a6720990fc3d14eca925"> 1227</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abd09e44e377ad1cbedbad727b1aa71ff"> 1228</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a10b3884ed5dff10f84d9cd54f9356ac4"> 1229</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_MSB    _u(18)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa2b4860239173fccaf4004b9a9f24d10"> 1230</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_LSB    _u(18)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a360ef963b99cca0d0f75c863da6a4a8b"> 1231</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_ADD_RAW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_CROSS_RESULT</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s result into this lane&#39;s</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">//               accumulator on POP.</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7d31fe72adb5b2f6c01aa7a45abd8869"> 1236</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a8a9a7911594a6f98abc366a1c243a4"> 1237</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3dbd489192e10be0bd5a84937310e277"> 1238</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_MSB    _u(17)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2e5c74bbb2ac4a935e1435c2beefe6b1"> 1239</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_LSB    _u(17)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5f4234cde0ad76a7db8c0097aa784748"> 1240</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_RESULT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_CROSS_INPUT</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s accumulator into this lane&#39;s</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">//               shift + mask hardware.</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment">//               Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment">//               before the shift+mask bypass)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9fd60f8e19d8a80c680069573e87c05e"> 1247</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac46c7ca31a743909e1dd90428cd54e91"> 1248</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac6b8971f4fa2b30ff7b1f5e8a22bbe04"> 1249</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_MSB    _u(16)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a13bcc09667151ab559ec1969681c2a5a"> 1250</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_LSB    _u(16)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0eaf5c215dfaff5a63b8651db9a679e3"> 1251</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_CROSS_INPUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_SIGNED</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">// Description : If SIGNED is set, the shifted and masked accumulator value is</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">//               sign-extended to 32 bits</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">//               before adding to BASE0, and LANE0 PEEK/POP appear extended to</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment">//               32 bits when read by processor.</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4cda6c45351dd768a9b7ce5c829ce9b4"> 1258</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa570683b485c6b6380ea9cd6cca59576"> 1259</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7614a047f0a18c803bb383272fbdc5f3"> 1260</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_MSB    _u(15)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa6596da6882dc231a45f2a5a23d5ac92"> 1261</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_LSB    _u(15)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9651e42cc36a4fe48ffb63fbd81c81b9"> 1262</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SIGNED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_MASK_MSB</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">// Description : The most-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment">//               Setting MSB &lt; LSB may cause chip to turn inside-out</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0bbc341ea11de552c0bf8bbd664a52fe"> 1268</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af517197a719eaa893eeab250323c7425"> 1269</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_BITS   _u(0x00007c00)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac0e5e5a676f3789b9852b0cbc98c024d"> 1270</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_MSB    _u(14)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac17c4c2f93ef53e366ea422e6d5f2803"> 1271</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_LSB    _u(10)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afc685501b3f42df142f311e6312d20ae"> 1272</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_MASK_LSB</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">// Description : The least-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab999e55e5a6bdbf1819a408dd3f4d00c"> 1277</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a759acaf8ccd31eca0004c339ae01b06c"> 1278</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_BITS   _u(0x000003e0)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad3d780991edb64c13bf4ad233c5fded0"> 1279</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_MSB    _u(9)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a900000041d5420aad4256539d48abe71"> 1280</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_LSB    _u(5)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2c37c01debb3eff67adc229c8776b0b3"> 1281</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_MASK_LSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE0_SHIFT</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">// Description : Right-rotate applied to accumulator before masking. By</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment">//               appropriately configuring the masks, left and right shifts can</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">//               be synthesised.</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac981bba44f9e6e479f774b08b33d6058"> 1287</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad8055c9b1cdea850f44ad37bc3193242"> 1288</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a36f18169f1182066ef9865ae6022b743"> 1289</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_MSB    _u(4)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab2f65c0fcb46c8179103d11a18b1b928"> 1290</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae5213e7382e876d05a9f665f590f141f"> 1291</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE0_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">// Register    : SIO_INTERP1_CTRL_LANE1</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment">// Description : Control register for lane 1</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4048c0e0adc092688983a3e622aa1dff"> 1295</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_OFFSET _u(0x000000f0)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af51a769d1c3e2b7d4758b4e8d03eb24d"> 1296</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_BITS   _u(0x001fffff)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a121d0a896351cf5403e0f2fb99c644c9"> 1297</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_FORCE_MSB</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">// Description : ORed into bits 29:28 of the lane result presented to the</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">//               processor on the bus.</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">//               No effect on the internal 32-bit datapath. Handy for using a</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">//               lane to generate sequence</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">//               of pointers into flash or SRAM.</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73753424224743e57ee11d20989d43a7"> 1305</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad914bde265384fa4481d85208570a293"> 1306</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_BITS   _u(0x00180000)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa003d0bfce823e352bb27c0dcf9dec14"> 1307</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_MSB    _u(20)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae4c7ddb18aa52ef631c4cf6db6b5bd89"> 1308</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_LSB    _u(19)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab130294a078c801ef0a29ce36ceacdaa"> 1309</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_FORCE_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_ADD_RAW</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">// Description : If 1, mask + shift is bypassed for LANE1 result. This does not</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">//               affect FULL result.</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aab96073baa523ab95d811a1bd04309d3"> 1314</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae26288431c39ff4dc8c6f5183a130ae3"> 1315</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a243a60c544841a4d8e3c2d243e7453b3"> 1316</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_MSB    _u(18)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a30eb964a2fdf966aab9ef02e06141758"> 1317</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_LSB    _u(18)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae2364786e9c8310449b409f38ecaefb4"> 1318</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_ADD_RAW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_CROSS_RESULT</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s result into this lane&#39;s</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">//               accumulator on POP.</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af461d190671aa8d5f89f9da28def0f25"> 1323</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5fa1751b1b279865e2098ca0c6d2d2c"> 1324</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a296c4141519e6102e28628fee5199f8c"> 1325</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_MSB    _u(17)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa43056975566c68dfa2f56b7201b1d98"> 1326</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_LSB    _u(17)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a63aca0f9765d7fc9c498c13044e4ae5d"> 1327</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_RESULT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_CROSS_INPUT</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment">// Description : If 1, feed the opposite lane&#39;s accumulator into this lane&#39;s</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment">//               shift + mask hardware.</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">//               Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment">//               before the shift+mask bypass)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af3005e6233defd5826a75e9ef3bcf900"> 1334</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acb8febe20b768df5c5e66bb5f5ad3a3d"> 1335</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a61d871f176db5d9f233ad7e5a8f01d94"> 1336</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_MSB    _u(16)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa43bf6a5511f84199df1a7df1a502920"> 1337</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_LSB    _u(16)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a877e8e2a776d38660dd1fa7998bbfb4b"> 1338</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_CROSS_INPUT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_SIGNED</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">// Description : If SIGNED is set, the shifted and masked accumulator value is</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">//               sign-extended to 32 bits</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment">//               before adding to BASE1, and LANE1 PEEK/POP appear extended to</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment">//               32 bits when read by processor.</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a01c6985ee6086b2a35092a79e589b7fd"> 1345</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aed689ac2cb8485ca97ab61704fbbc530"> 1346</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4ef3e84c1afafacad3f835d44bde51a4"> 1347</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_MSB    _u(15)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6dd75d080aed2a5f77980c0fa035cf9"> 1348</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_LSB    _u(15)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adb054afdaa891937b4c176605291d1a5"> 1349</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SIGNED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_MASK_MSB</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">// Description : The most-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment">//               Setting MSB &lt; LSB may cause chip to turn inside-out</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a77afdddab59aee4bc5d43eab12af5933"> 1355</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a312d618b3fb94d74260f8ccd3bed7b"> 1356</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_BITS   _u(0x00007c00)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1f34370df45f6cd0e8d0fd4fcb844822"> 1357</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_MSB    _u(14)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1ec8f0bcd35be425450c50be8d862e40"> 1358</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_LSB    _u(10)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0d6201a23ed2ca5fa9d772d3b8937cd2"> 1359</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_MSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_MASK_LSB</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">// Description : The least-significant bit allowed to pass by the mask</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">//               (inclusive)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa424cd3bcaa628cbdb2c5aef4d147939"> 1364</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a310cd536bd531ca23579a6efca927648"> 1365</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_BITS   _u(0x000003e0)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9ed866236cd8fe8a44e0b772a0ca3f73"> 1366</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_MSB    _u(9)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a590f28c74894dc924127e422d867637e"> 1367</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_LSB    _u(5)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aeca0441f39f38067f575475d8d3272d8"> 1368</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_MASK_LSB_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">// Field       : SIO_INTERP1_CTRL_LANE1_SHIFT</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment">// Description : Right-rotate applied to accumulator before masking. By</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment">//               appropriately configuring the masks, left and right shifts can</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">//               be synthesised.</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a39c54843cb3d3a7c6636d88c6aaabd5d"> 1374</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a78f38ad34554b4204ca89c198488631d"> 1375</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea53c2ba4356dc19ca773ad1c92e9609"> 1376</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_MSB    _u(4)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a423c4039451f526ff9d2152d2fb26923"> 1377</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a65897bc774b8df6a866d2a61769c6d30"> 1378</a></span><span class="preprocessor">#define SIO_INTERP1_CTRL_LANE1_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">// Register    : SIO_INTERP1_ACCUM0_ADD</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">// Description : Values written here are atomically added to ACCUM0</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">//               Reading yields lane 0&#39;s raw shift and mask value (BASE0 not</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">//               added).</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4fd99360d5420e0ee91ff919919c4a07"> 1384</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_OFFSET _u(0x000000f4)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6f75d63c2a7887e442e80a1572b4a0d9"> 1385</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0e400005e1011daba76e9708a2ce0bb3"> 1386</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1d5bfb1df47c5d6d639559aa62a80e41"> 1387</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_MSB    _u(23)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6129b180122e87903906024ac46982b8"> 1388</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_LSB    _u(0)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4d15db43c40a68f0b9a9617c538f766"> 1389</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM0_ADD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">// Register    : SIO_INTERP1_ACCUM1_ADD</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">// Description : Values written here are atomically added to ACCUM1</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">//               Reading yields lane 1&#39;s raw shift and mask value (BASE1 not</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">//               added).</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac8e2ccb563323ffac1cf722939800802"> 1395</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_OFFSET _u(0x000000f8)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a55783811fe335e3e482a23f88c929f3e"> 1396</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9276205877554d0af17385fa9caedaca"> 1397</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1f170a099e5f17b5300f2cc70bfc3eb0"> 1398</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_MSB    _u(23)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0f71860df0fc11e3c8c46fed3932ac56"> 1399</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_LSB    _u(0)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a77200c7dcf8b9585a93c6e837a8e0c17"> 1400</a></span><span class="preprocessor">#define SIO_INTERP1_ACCUM1_ADD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">// Register    : SIO_INTERP1_BASE_1AND0</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">// Description : On write, the lower 16 bits go to BASE0, upper bits to BASE1</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">//               simultaneously.</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">//               Each half is sign-extended to 32 bits if that lane&#39;s SIGNED</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment">//               flag is set.</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3f2455daec62217ff621a0bfc8653951"> 1407</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_OFFSET _u(0x000000fc)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a797aa754b58dc88b9ab51fb553c2f82e"> 1408</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af968f559c45acbae48f1a622d003531b"> 1409</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9126cd0b4fd741ea0de40a4849c73fcc"> 1410</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_MSB    _u(31)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6ae104d7630ce485441c9fb50a8fce73"> 1411</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_LSB    _u(0)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2818cf731071376285f10d72b47a87e7"> 1412</a></span><span class="preprocessor">#define SIO_INTERP1_BASE_1AND0_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">// Register    : SIO_SPINLOCK0</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">//</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a71f8a50a7d145b19677cc8e4b8f578e8"> 1423</a></span><span class="preprocessor">#define SIO_SPINLOCK0_OFFSET _u(0x00000100)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a988eff3c5e1cce7acc6f3cb70a90c946"> 1424</a></span><span class="preprocessor">#define SIO_SPINLOCK0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a703c0119c3b38cbe742d1a1a5b6037ec"> 1425</a></span><span class="preprocessor">#define SIO_SPINLOCK0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0ac9c484746914d9b844239b8608e0aa"> 1426</a></span><span class="preprocessor">#define SIO_SPINLOCK0_MSB    _u(31)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa93022874bacd81bec84d8b97b05cb4a"> 1427</a></span><span class="preprocessor">#define SIO_SPINLOCK0_LSB    _u(0)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7eb4258d73511b140f0b27acd7a254d1"> 1428</a></span><span class="preprocessor">#define SIO_SPINLOCK0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">// Register    : SIO_SPINLOCK1</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">//</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3c07cd84b54c845024c442d72e2b7687"> 1439</a></span><span class="preprocessor">#define SIO_SPINLOCK1_OFFSET _u(0x00000104)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a954d912729fb312c5db4dd47a8c3943d"> 1440</a></span><span class="preprocessor">#define SIO_SPINLOCK1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa225d105e1c33207bc1695c64f23d963"> 1441</a></span><span class="preprocessor">#define SIO_SPINLOCK1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac1fe4ec6abd64d601592ea15368c6444"> 1442</a></span><span class="preprocessor">#define SIO_SPINLOCK1_MSB    _u(31)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4d607c8c7bc438f85a4cda26aad8542"> 1443</a></span><span class="preprocessor">#define SIO_SPINLOCK1_LSB    _u(0)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a01bfb3189fd621e7dbc72cf65b3e3406"> 1444</a></span><span class="preprocessor">#define SIO_SPINLOCK1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">// Register    : SIO_SPINLOCK2</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment">//</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5977d59f8f5c3b175b1a64584447ff5a"> 1455</a></span><span class="preprocessor">#define SIO_SPINLOCK2_OFFSET _u(0x00000108)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7edab615ae7b0011002bc81a4da5abfc"> 1456</a></span><span class="preprocessor">#define SIO_SPINLOCK2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aedc76d38c73e2da678c38a18fc17ad4f"> 1457</a></span><span class="preprocessor">#define SIO_SPINLOCK2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae26b988c2c215204092cd713dcdbd6de"> 1458</a></span><span class="preprocessor">#define SIO_SPINLOCK2_MSB    _u(31)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a47ecc4a8ebd926fad1073a6c6c1697c9"> 1459</a></span><span class="preprocessor">#define SIO_SPINLOCK2_LSB    _u(0)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac3a479a11bc17afc008a878d69159e2f"> 1460</a></span><span class="preprocessor">#define SIO_SPINLOCK2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment">// Register    : SIO_SPINLOCK3</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">//</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a951d58551adac611dc73b9001c34caf0"> 1471</a></span><span class="preprocessor">#define SIO_SPINLOCK3_OFFSET _u(0x0000010c)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a82f081657fb327f69c9a11499cd1835c"> 1472</a></span><span class="preprocessor">#define SIO_SPINLOCK3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4ed11771c9dc36bd2c99f32c459af30d"> 1473</a></span><span class="preprocessor">#define SIO_SPINLOCK3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4ea27946f479cc67a37aa8b6003b5808"> 1474</a></span><span class="preprocessor">#define SIO_SPINLOCK3_MSB    _u(31)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5e26a2a3f4f1279393d52a4d533345d"> 1475</a></span><span class="preprocessor">#define SIO_SPINLOCK3_LSB    _u(0)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5c6b29150a2444ab8c0f473724ea7dab"> 1476</a></span><span class="preprocessor">#define SIO_SPINLOCK3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">// Register    : SIO_SPINLOCK4</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">//</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac281a36877ef3420c81e2ea0011a73f5"> 1487</a></span><span class="preprocessor">#define SIO_SPINLOCK4_OFFSET _u(0x00000110)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a61acd3f327febe4255a23a4bec6758c8"> 1488</a></span><span class="preprocessor">#define SIO_SPINLOCK4_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3d56f9c7d111b3b951f75e40062f14b2"> 1489</a></span><span class="preprocessor">#define SIO_SPINLOCK4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a776e3c1045bc5f70ca22a91a130f9fd8"> 1490</a></span><span class="preprocessor">#define SIO_SPINLOCK4_MSB    _u(31)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6c76ca7be3d83504927468a2b5bfee79"> 1491</a></span><span class="preprocessor">#define SIO_SPINLOCK4_LSB    _u(0)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acb51214dc1d6b78c646658f6673bf28c"> 1492</a></span><span class="preprocessor">#define SIO_SPINLOCK4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">// Register    : SIO_SPINLOCK5</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">//</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e9ffa3df07de5cd77e468b9b460e10f"> 1503</a></span><span class="preprocessor">#define SIO_SPINLOCK5_OFFSET _u(0x00000114)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8d6636d2237da61dbf2793eb8145b8b1"> 1504</a></span><span class="preprocessor">#define SIO_SPINLOCK5_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae7d27b25d7c96cc75f5ba86f5659654a"> 1505</a></span><span class="preprocessor">#define SIO_SPINLOCK5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9385cd22a71459db93da5cb52897a506"> 1506</a></span><span class="preprocessor">#define SIO_SPINLOCK5_MSB    _u(31)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afc3e9b4cfd78a3f6e97e1d9c6934aed7"> 1507</a></span><span class="preprocessor">#define SIO_SPINLOCK5_LSB    _u(0)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a94b11de7b5b8cca68f48ff0ef439a4dd"> 1508</a></span><span class="preprocessor">#define SIO_SPINLOCK5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">// Register    : SIO_SPINLOCK6</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">//</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0469ff7aa5185e796034980cd88aecd2"> 1519</a></span><span class="preprocessor">#define SIO_SPINLOCK6_OFFSET _u(0x00000118)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#add17fd8a73002c28591e20445452cd74"> 1520</a></span><span class="preprocessor">#define SIO_SPINLOCK6_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aca30d7365b833843385aecb903972b5c"> 1521</a></span><span class="preprocessor">#define SIO_SPINLOCK6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a44766ebf5018ec8e0a07428e739ab3e6"> 1522</a></span><span class="preprocessor">#define SIO_SPINLOCK6_MSB    _u(31)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea487ae6c5b9f977d8787225d965bef0"> 1523</a></span><span class="preprocessor">#define SIO_SPINLOCK6_LSB    _u(0)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a99244266f490716ce1484ac543424842"> 1524</a></span><span class="preprocessor">#define SIO_SPINLOCK6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment">// Register    : SIO_SPINLOCK7</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="comment">//</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af5a5a3cefddb89e1f140a052df488672"> 1535</a></span><span class="preprocessor">#define SIO_SPINLOCK7_OFFSET _u(0x0000011c)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7870543e2da4534c8b97beace8ab6c5e"> 1536</a></span><span class="preprocessor">#define SIO_SPINLOCK7_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6b7bc57fcdde8bf4340e79a46c23db0c"> 1537</a></span><span class="preprocessor">#define SIO_SPINLOCK7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a83cc2c8190a78382bcbf2bedcab96121"> 1538</a></span><span class="preprocessor">#define SIO_SPINLOCK7_MSB    _u(31)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8387bfb292f07903ba9600e3b3880637"> 1539</a></span><span class="preprocessor">#define SIO_SPINLOCK7_LSB    _u(0)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae672d414f061c405a57967c2fa520ae0"> 1540</a></span><span class="preprocessor">#define SIO_SPINLOCK7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment">// Register    : SIO_SPINLOCK8</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">//</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a21df074f5330b3acfec2df2094f89380"> 1551</a></span><span class="preprocessor">#define SIO_SPINLOCK8_OFFSET _u(0x00000120)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7744d65c83d31dd11c175bcc67500e9c"> 1552</a></span><span class="preprocessor">#define SIO_SPINLOCK8_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3891868331e4d4fe237f91dab5622841"> 1553</a></span><span class="preprocessor">#define SIO_SPINLOCK8_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab0f8c0aae5cb4a1c916f94fc5393aa59"> 1554</a></span><span class="preprocessor">#define SIO_SPINLOCK8_MSB    _u(31)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a091b55416f1ed2b97459d24ce88e84ed"> 1555</a></span><span class="preprocessor">#define SIO_SPINLOCK8_LSB    _u(0)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2a6d5998061df281c48e8d6565359bd8"> 1556</a></span><span class="preprocessor">#define SIO_SPINLOCK8_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">// Register    : SIO_SPINLOCK9</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment">//</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af35ce2b75fbf9eefa0ad28536c6d8827"> 1567</a></span><span class="preprocessor">#define SIO_SPINLOCK9_OFFSET _u(0x00000124)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a95b32fc6e81fff337d40e08a5271e91c"> 1568</a></span><span class="preprocessor">#define SIO_SPINLOCK9_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad56074be82d4b419b81ebda877e6b9e2"> 1569</a></span><span class="preprocessor">#define SIO_SPINLOCK9_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a12380fb2395b665a59841c6a301ed663"> 1570</a></span><span class="preprocessor">#define SIO_SPINLOCK9_MSB    _u(31)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2ef3841d1d106f1b1c0886c447d645c5"> 1571</a></span><span class="preprocessor">#define SIO_SPINLOCK9_LSB    _u(0)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac1278578f01a4659a359e6a1f0a6ac9e"> 1572</a></span><span class="preprocessor">#define SIO_SPINLOCK9_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment">// Register    : SIO_SPINLOCK10</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">//</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4d35cdbf049680f30467d8eebfb8d63"> 1583</a></span><span class="preprocessor">#define SIO_SPINLOCK10_OFFSET _u(0x00000128)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a14031daa1c8a842f9efb85316bcadad6"> 1584</a></span><span class="preprocessor">#define SIO_SPINLOCK10_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a50de4f60e660345c67ae5ab9ed5784cd"> 1585</a></span><span class="preprocessor">#define SIO_SPINLOCK10_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6f6f0958bb4bf4fa68430d84305c415d"> 1586</a></span><span class="preprocessor">#define SIO_SPINLOCK10_MSB    _u(31)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a21827e384e725aa1c12d2466a0d82a70"> 1587</a></span><span class="preprocessor">#define SIO_SPINLOCK10_LSB    _u(0)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab7d44e7b9f57ac1ac331e9929b2ee730"> 1588</a></span><span class="preprocessor">#define SIO_SPINLOCK10_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment">// Register    : SIO_SPINLOCK11</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">//</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3679f9a08a590e0560cf09fbd5003e92"> 1599</a></span><span class="preprocessor">#define SIO_SPINLOCK11_OFFSET _u(0x0000012c)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9fa4c11224a26a60f2efc3a967d8db37"> 1600</a></span><span class="preprocessor">#define SIO_SPINLOCK11_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a952c38c40865d3c37d949a3974f1a922"> 1601</a></span><span class="preprocessor">#define SIO_SPINLOCK11_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad90bfeceec99e23f77e4d6612dc34b1a"> 1602</a></span><span class="preprocessor">#define SIO_SPINLOCK11_MSB    _u(31)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5c283933df747b893aaeac2b07a37d08"> 1603</a></span><span class="preprocessor">#define SIO_SPINLOCK11_LSB    _u(0)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab3a6623ea29159595f10b1bfb179e575"> 1604</a></span><span class="preprocessor">#define SIO_SPINLOCK11_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">// Register    : SIO_SPINLOCK12</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment">//</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c418393cf9f7822767021332c77bb41"> 1615</a></span><span class="preprocessor">#define SIO_SPINLOCK12_OFFSET _u(0x00000130)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6d22da8663886babe3ccaa4ad1eb47c"> 1616</a></span><span class="preprocessor">#define SIO_SPINLOCK12_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a804b1b5286d07dc8f366566f3add9498"> 1617</a></span><span class="preprocessor">#define SIO_SPINLOCK12_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2972c3a624cae6ff7ebcc4b137814115"> 1618</a></span><span class="preprocessor">#define SIO_SPINLOCK12_MSB    _u(31)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aaa65079d174b890acad13f4c403a4991"> 1619</a></span><span class="preprocessor">#define SIO_SPINLOCK12_LSB    _u(0)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ada0b2b67a139755f8be44a20cf7d8bfc"> 1620</a></span><span class="preprocessor">#define SIO_SPINLOCK12_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">// Register    : SIO_SPINLOCK13</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">//</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa0256a8243227afa64cbc91c4007d71b"> 1631</a></span><span class="preprocessor">#define SIO_SPINLOCK13_OFFSET _u(0x00000134)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a85d63c0f8917a6efce2b6b40d0f03fd9"> 1632</a></span><span class="preprocessor">#define SIO_SPINLOCK13_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a45f7bb9fc496b849aec1b57d66731b70"> 1633</a></span><span class="preprocessor">#define SIO_SPINLOCK13_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3a6e74c834640c95dad7f9325fbc7d36"> 1634</a></span><span class="preprocessor">#define SIO_SPINLOCK13_MSB    _u(31)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a33bae665f2318cfe50e0509fb62655af"> 1635</a></span><span class="preprocessor">#define SIO_SPINLOCK13_LSB    _u(0)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3a2c000b37e07e4c57772765db35fd58"> 1636</a></span><span class="preprocessor">#define SIO_SPINLOCK13_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment">// Register    : SIO_SPINLOCK14</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">//</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a791904bb24ee050f8101064fe49e0fa3"> 1647</a></span><span class="preprocessor">#define SIO_SPINLOCK14_OFFSET _u(0x00000138)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afff9b7f5abba7356849ec50b2ee091b1"> 1648</a></span><span class="preprocessor">#define SIO_SPINLOCK14_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0d402449e46b3c402e294b34208e6af8"> 1649</a></span><span class="preprocessor">#define SIO_SPINLOCK14_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c11147d7fa4c81e14aa875a915c9a37"> 1650</a></span><span class="preprocessor">#define SIO_SPINLOCK14_MSB    _u(31)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3138cd419effcd8769e48ebd96dd480c"> 1651</a></span><span class="preprocessor">#define SIO_SPINLOCK14_LSB    _u(0)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8652e6aeadf3e6cf64c8f0daf0dc4c49"> 1652</a></span><span class="preprocessor">#define SIO_SPINLOCK14_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">// Register    : SIO_SPINLOCK15</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">//</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abbaf224f897fd794f23f63129b0c981a"> 1663</a></span><span class="preprocessor">#define SIO_SPINLOCK15_OFFSET _u(0x0000013c)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a66929f924d0af1b7d2ce4273ee39e6f8"> 1664</a></span><span class="preprocessor">#define SIO_SPINLOCK15_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0351c47ca3070e508144d230f1115e66"> 1665</a></span><span class="preprocessor">#define SIO_SPINLOCK15_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2b368bf25b41d638fbadfb272c1600ff"> 1666</a></span><span class="preprocessor">#define SIO_SPINLOCK15_MSB    _u(31)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a66b1d0f879c9e09d3bb1c235f598cc50"> 1667</a></span><span class="preprocessor">#define SIO_SPINLOCK15_LSB    _u(0)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4463c1434173020f8792bbb62cd90d9d"> 1668</a></span><span class="preprocessor">#define SIO_SPINLOCK15_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">// Register    : SIO_SPINLOCK16</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">//</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab4d58bd00b056549baa0f4a606bb0647"> 1679</a></span><span class="preprocessor">#define SIO_SPINLOCK16_OFFSET _u(0x00000140)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a963b37846ad2b8969ad95c12b8cd9100"> 1680</a></span><span class="preprocessor">#define SIO_SPINLOCK16_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae527d1eecaa13a856338316bc9f1543f"> 1681</a></span><span class="preprocessor">#define SIO_SPINLOCK16_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af8c72f381204e878568c29d7be713d55"> 1682</a></span><span class="preprocessor">#define SIO_SPINLOCK16_MSB    _u(31)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a71968f359fac9810b86da50dbad1b96d"> 1683</a></span><span class="preprocessor">#define SIO_SPINLOCK16_LSB    _u(0)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d8eb1439ceb5a17d9a7d8509f7328c0"> 1684</a></span><span class="preprocessor">#define SIO_SPINLOCK16_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">// Register    : SIO_SPINLOCK17</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">//</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#add52176e51eeb8466e70d8cd271e1552"> 1695</a></span><span class="preprocessor">#define SIO_SPINLOCK17_OFFSET _u(0x00000144)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af9814438868328ce138702a6ddff0c1b"> 1696</a></span><span class="preprocessor">#define SIO_SPINLOCK17_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8062bceed8d82639dbf03f7b0c8858f"> 1697</a></span><span class="preprocessor">#define SIO_SPINLOCK17_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6b66b4be919f175d168b7e7639bfb2a4"> 1698</a></span><span class="preprocessor">#define SIO_SPINLOCK17_MSB    _u(31)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a790e2795c3034eed5eff532374480186"> 1699</a></span><span class="preprocessor">#define SIO_SPINLOCK17_LSB    _u(0)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3efb7b7ab9b42fcd319695facb1108db"> 1700</a></span><span class="preprocessor">#define SIO_SPINLOCK17_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment">// Register    : SIO_SPINLOCK18</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">//</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af898910832675d05f1b8889ac75883ad"> 1711</a></span><span class="preprocessor">#define SIO_SPINLOCK18_OFFSET _u(0x00000148)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6816ea48ced7c72703ee9550d9e92afd"> 1712</a></span><span class="preprocessor">#define SIO_SPINLOCK18_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0de54be02ce3fd5f2411c4400ea44781"> 1713</a></span><span class="preprocessor">#define SIO_SPINLOCK18_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad2ace0759d7e357b9c9b35a2d11132ca"> 1714</a></span><span class="preprocessor">#define SIO_SPINLOCK18_MSB    _u(31)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8eb4e54ca214a60a0b94786c75092e70"> 1715</a></span><span class="preprocessor">#define SIO_SPINLOCK18_LSB    _u(0)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acbad71c151723a41e61ddfe4b56ab956"> 1716</a></span><span class="preprocessor">#define SIO_SPINLOCK18_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment">// Register    : SIO_SPINLOCK19</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment">//</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a826c8749fff437b9c810efdb910dc373"> 1727</a></span><span class="preprocessor">#define SIO_SPINLOCK19_OFFSET _u(0x0000014c)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f5a77b6b1223b7dbd51ca3a3d3eeb9f"> 1728</a></span><span class="preprocessor">#define SIO_SPINLOCK19_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa9fc84949a0e8146990fd4e84bac2fa1"> 1729</a></span><span class="preprocessor">#define SIO_SPINLOCK19_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adfccb64d6d873927ca715262bfd0096e"> 1730</a></span><span class="preprocessor">#define SIO_SPINLOCK19_MSB    _u(31)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adff5633e35416c892de0ca2c294f6ada"> 1731</a></span><span class="preprocessor">#define SIO_SPINLOCK19_LSB    _u(0)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b19671307ec58c7100ef6fbf0fc4b8c"> 1732</a></span><span class="preprocessor">#define SIO_SPINLOCK19_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">// Register    : SIO_SPINLOCK20</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment">//</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4358635a1e9a0c7e0752866b343dec7c"> 1743</a></span><span class="preprocessor">#define SIO_SPINLOCK20_OFFSET _u(0x00000150)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1461d3776349b5740428a9e6e95537a7"> 1744</a></span><span class="preprocessor">#define SIO_SPINLOCK20_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afc0457bbd5e1d1287e6f08ef45898d35"> 1745</a></span><span class="preprocessor">#define SIO_SPINLOCK20_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac0265e0f8deca833d396527ad118c18a"> 1746</a></span><span class="preprocessor">#define SIO_SPINLOCK20_MSB    _u(31)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a75bcc68dbe3f1ecd90dcd4470e135b42"> 1747</a></span><span class="preprocessor">#define SIO_SPINLOCK20_LSB    _u(0)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5572e1ab80aeb9ddf7ed3c279acc63d7"> 1748</a></span><span class="preprocessor">#define SIO_SPINLOCK20_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment">// Register    : SIO_SPINLOCK21</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment">//</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acd2f3cdd252234a30267f243746dcc60"> 1759</a></span><span class="preprocessor">#define SIO_SPINLOCK21_OFFSET _u(0x00000154)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adeeda33f7aaf5571c09d301742e7ee15"> 1760</a></span><span class="preprocessor">#define SIO_SPINLOCK21_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae88f99331b4f47108e6af1a83f6cf320"> 1761</a></span><span class="preprocessor">#define SIO_SPINLOCK21_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3e42d1512ed0f3f82d412ff62c1b2b9e"> 1762</a></span><span class="preprocessor">#define SIO_SPINLOCK21_MSB    _u(31)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5985898db57515f9524ca2f28e656c73"> 1763</a></span><span class="preprocessor">#define SIO_SPINLOCK21_LSB    _u(0)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a04dc3382a04926e08405cfec9aa15561"> 1764</a></span><span class="preprocessor">#define SIO_SPINLOCK21_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">// Register    : SIO_SPINLOCK22</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment">//</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2d476e1eec48a0e73fd4fd1f3cfa636b"> 1775</a></span><span class="preprocessor">#define SIO_SPINLOCK22_OFFSET _u(0x00000158)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad50f752b25b18e4b09938739118178be"> 1776</a></span><span class="preprocessor">#define SIO_SPINLOCK22_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8fae05777d5fabe8dd9a4220a4927704"> 1777</a></span><span class="preprocessor">#define SIO_SPINLOCK22_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6d596785385693e1ee3526b09c185e91"> 1778</a></span><span class="preprocessor">#define SIO_SPINLOCK22_MSB    _u(31)</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7c7ca5ab5116b8aca975442a077bb7a8"> 1779</a></span><span class="preprocessor">#define SIO_SPINLOCK22_LSB    _u(0)</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac4b69e14b9f87ec2fa722d9122a6641f"> 1780</a></span><span class="preprocessor">#define SIO_SPINLOCK22_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">// Register    : SIO_SPINLOCK23</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="comment">//</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a279cf9c694c48caa54369cba3c031ad7"> 1791</a></span><span class="preprocessor">#define SIO_SPINLOCK23_OFFSET _u(0x0000015c)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa15ddef89fe3ccd5ee3f9201ff966813"> 1792</a></span><span class="preprocessor">#define SIO_SPINLOCK23_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afcb3294db5a18f904f3fb740e939c0fc"> 1793</a></span><span class="preprocessor">#define SIO_SPINLOCK23_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7bfe49b089f4c7793bdd815d0ea2c3fd"> 1794</a></span><span class="preprocessor">#define SIO_SPINLOCK23_MSB    _u(31)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a291c8dbe8b5f357f55146e6515e69b63"> 1795</a></span><span class="preprocessor">#define SIO_SPINLOCK23_LSB    _u(0)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aee2ae2501e19d29db8dea4c14b163788"> 1796</a></span><span class="preprocessor">#define SIO_SPINLOCK23_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment">// Register    : SIO_SPINLOCK24</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">//</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a413fce44db7a15eacd524ea5e8e56f09"> 1807</a></span><span class="preprocessor">#define SIO_SPINLOCK24_OFFSET _u(0x00000160)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a59698d6f6c1ce8d92040db50242223d6"> 1808</a></span><span class="preprocessor">#define SIO_SPINLOCK24_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9c09870e8d6d02d51ef45de0c28ec1f2"> 1809</a></span><span class="preprocessor">#define SIO_SPINLOCK24_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6568a14888478014599103fb11299a59"> 1810</a></span><span class="preprocessor">#define SIO_SPINLOCK24_MSB    _u(31)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a192ffa0e88d8ede6765558da9e82ee59"> 1811</a></span><span class="preprocessor">#define SIO_SPINLOCK24_LSB    _u(0)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa114a755bc35e7fe6b20c771506e1868"> 1812</a></span><span class="preprocessor">#define SIO_SPINLOCK24_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment">// Register    : SIO_SPINLOCK25</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">//</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aec2d8abe195b17d4c81929056f526985"> 1823</a></span><span class="preprocessor">#define SIO_SPINLOCK25_OFFSET _u(0x00000164)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a95ed2fc0175d8b192f623a7745625a7e"> 1824</a></span><span class="preprocessor">#define SIO_SPINLOCK25_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4a353fd5b425cee73912cbd0dc0102f9"> 1825</a></span><span class="preprocessor">#define SIO_SPINLOCK25_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a555b119ca71cd7a02a120b48da16be02"> 1826</a></span><span class="preprocessor">#define SIO_SPINLOCK25_MSB    _u(31)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a68434621d1e82c0dbbc6986495af2379"> 1827</a></span><span class="preprocessor">#define SIO_SPINLOCK25_LSB    _u(0)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad34af296e8edc0094f6aaaedd176cbdf"> 1828</a></span><span class="preprocessor">#define SIO_SPINLOCK25_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment">// Register    : SIO_SPINLOCK26</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment">//</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a284f77ba2095178eb6478180b1369e2f"> 1839</a></span><span class="preprocessor">#define SIO_SPINLOCK26_OFFSET _u(0x00000168)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3168262bb7d8ef43a2d2095b8ee5c7eb"> 1840</a></span><span class="preprocessor">#define SIO_SPINLOCK26_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5c18c18c01452cc96045b9f739b0d1e"> 1841</a></span><span class="preprocessor">#define SIO_SPINLOCK26_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a74011e31930c99781edb2742abd1c5df"> 1842</a></span><span class="preprocessor">#define SIO_SPINLOCK26_MSB    _u(31)</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a66a7ffbacfccb9bb655934ea18214513"> 1843</a></span><span class="preprocessor">#define SIO_SPINLOCK26_LSB    _u(0)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab8a1291de60d5b540de820148168c4fa"> 1844</a></span><span class="preprocessor">#define SIO_SPINLOCK26_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment">// Register    : SIO_SPINLOCK27</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment">//</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7e98602d7911428e6e405975bbdf5305"> 1855</a></span><span class="preprocessor">#define SIO_SPINLOCK27_OFFSET _u(0x0000016c)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5e2b418a27164dfcf4b31c513bd357f9"> 1856</a></span><span class="preprocessor">#define SIO_SPINLOCK27_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad5b7efc771f8d593bd1ba406c0086cae"> 1857</a></span><span class="preprocessor">#define SIO_SPINLOCK27_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aec936ce5c453ba595a0d83d091e87179"> 1858</a></span><span class="preprocessor">#define SIO_SPINLOCK27_MSB    _u(31)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5009cdf57001164d0a2fe5917b380dab"> 1859</a></span><span class="preprocessor">#define SIO_SPINLOCK27_LSB    _u(0)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae38247673ead7b15d332e0017f6a971d"> 1860</a></span><span class="preprocessor">#define SIO_SPINLOCK27_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">// Register    : SIO_SPINLOCK28</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">//</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a040690b3a923ada44877f082b791ea61"> 1871</a></span><span class="preprocessor">#define SIO_SPINLOCK28_OFFSET _u(0x00000170)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3d0641ccde8d65086281e312687072a9"> 1872</a></span><span class="preprocessor">#define SIO_SPINLOCK28_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a895a39b4ad7216dc4dd6145c1a399ab2"> 1873</a></span><span class="preprocessor">#define SIO_SPINLOCK28_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a11d009c1d167077d0f1ab7023e2aad98"> 1874</a></span><span class="preprocessor">#define SIO_SPINLOCK28_MSB    _u(31)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae6ae32137d02997d2ca9a368f4b3d00b"> 1875</a></span><span class="preprocessor">#define SIO_SPINLOCK28_LSB    _u(0)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afec13773427793fcdb35c324dc95adc3"> 1876</a></span><span class="preprocessor">#define SIO_SPINLOCK28_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment">// Register    : SIO_SPINLOCK29</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment">//</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac3de16ee8d15c5568ad7853849856068"> 1887</a></span><span class="preprocessor">#define SIO_SPINLOCK29_OFFSET _u(0x00000174)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac1797e849b23336520bbe3961db8e339"> 1888</a></span><span class="preprocessor">#define SIO_SPINLOCK29_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9aa8c32d71cc0a06a5eb757b630f2ea3"> 1889</a></span><span class="preprocessor">#define SIO_SPINLOCK29_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5d3c29b88062517f6fb19f396b369192"> 1890</a></span><span class="preprocessor">#define SIO_SPINLOCK29_MSB    _u(31)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2688d7635553b8a73aaecc66223a2943"> 1891</a></span><span class="preprocessor">#define SIO_SPINLOCK29_LSB    _u(0)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a516b1342e52ce557fb267d90a90fa60a"> 1892</a></span><span class="preprocessor">#define SIO_SPINLOCK29_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment">// Register    : SIO_SPINLOCK30</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment">//</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a881ac9fa0ad80093c36df07b2d45bf42"> 1903</a></span><span class="preprocessor">#define SIO_SPINLOCK30_OFFSET _u(0x00000178)</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6fd91b9cf81eae91fdd49973987fc9ed"> 1904</a></span><span class="preprocessor">#define SIO_SPINLOCK30_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a847f3a208384983ec5491ce65df31601"> 1905</a></span><span class="preprocessor">#define SIO_SPINLOCK30_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a50d58490a357e3953eb44071c7b7e3e4"> 1906</a></span><span class="preprocessor">#define SIO_SPINLOCK30_MSB    _u(31)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6bed12f2a912a17c747a04e2275b5dd3"> 1907</a></span><span class="preprocessor">#define SIO_SPINLOCK30_LSB    _u(0)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9470f749cfdcce2c9f642b59112c4033"> 1908</a></span><span class="preprocessor">#define SIO_SPINLOCK30_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment">// Register    : SIO_SPINLOCK31</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment">// Description : Reading from a spinlock address will:</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment">//               - Return 0 if lock is already locked</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="comment">//               - Otherwise return nonzero, and simultaneously claim the lock</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="comment">//</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment">//               Writing (any value) releases the lock.</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment">//               If core 0 and core 1 attempt to claim the same lock</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment">//               simultaneously, core 0 wins.</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">//               The value returned on success is 0x1 &lt;&lt; lock number.</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b153fc49eb1fe1c2e681850b1320dc7"> 1919</a></span><span class="preprocessor">#define SIO_SPINLOCK31_OFFSET _u(0x0000017c)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9b468d9e89af01ce0029866dfebad7c4"> 1920</a></span><span class="preprocessor">#define SIO_SPINLOCK31_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a809c863a04e0c6c5f8297c0b455adbd5"> 1921</a></span><span class="preprocessor">#define SIO_SPINLOCK31_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab7f94c2a746b7ad560e5849c13788318"> 1922</a></span><span class="preprocessor">#define SIO_SPINLOCK31_MSB    _u(31)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c3a18d258d12b9da891549a5e289bba"> 1923</a></span><span class="preprocessor">#define SIO_SPINLOCK31_LSB    _u(0)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a176237109c0fee7601e75368aca6526d"> 1924</a></span><span class="preprocessor">#define SIO_SPINLOCK31_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">// Register    : SIO_DOORBELL_OUT_SET</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment">// Description : Trigger a doorbell interrupt on the opposite core.</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment">//</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="comment">//               Write 1 to a bit to set the corresponding bit in DOORBELL_IN on</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="comment">//               the opposite core. This raises the opposite core&#39;s doorbell</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="comment">//               interrupt.</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="comment">//</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">//               Read to get the status of the doorbells currently asserted on</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment">//               the opposite core. This is equivalent to that core reading its</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment">//               own DOORBELL_IN status.</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0b5a0be8313b88562c3f9a0aa5658e5d"> 1936</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_SET_OFFSET _u(0x00000180)</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6b523f46da8b88db9b6160d0bf7324d"> 1937</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_SET_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac7200d2bc2aa9198f1238e3a9915a174"> 1938</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a81e50f9ea051f2c05c549596541ca409"> 1939</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_SET_MSB    _u(7)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acd68eed3bb41c0cd22d46316fc622b90"> 1940</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_SET_LSB    _u(0)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af9759415a24c7102a3405d4a0444d7d9"> 1941</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_SET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment">// Register    : SIO_DOORBELL_OUT_CLR</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment">// Description : Clear doorbells which have been posted to the opposite core.</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment">//               This register is intended for debugging and initialisation</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment">//               purposes.</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment">//</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment">//               Writing 1 to a bit in DOORBELL_OUT_CLR clears the corresponding</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment">//               bit in DOORBELL_IN on the opposite core. Clearing all bits will</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment">//               cause that core&#39;s doorbell interrupt to deassert. Since the</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">//               usual order of events is for software to send events using</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="comment">//               DOORBELL_OUT_SET, and acknowledge incoming events by writing to</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment">//               DOORBELL_IN_CLR, this register should be used with caution to</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment">//               avoid race conditions.</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment">//</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment">//               Reading returns the status of the doorbells currently asserted</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment">//               on the other core, i.e. is equivalent to that core reading its</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment">//               own DOORBELL_IN status.</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f6b46cc8ca8586abdec62098e3fe5a7"> 1959</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_CLR_OFFSET _u(0x00000184)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2765c5bd603a1ea3658dfe1a46702347"> 1960</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_CLR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad25be0791cec3c9d48862a7c7689a420"> 1961</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f29c3e8756e8f61474c30f28019adff"> 1962</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_CLR_MSB    _u(7)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a189d42ced920ded54cba708bff09414d"> 1963</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_CLR_LSB    _u(0)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a04ad1a4e2d69d6d69cb0e322ea2ef2f6"> 1964</a></span><span class="preprocessor">#define SIO_DOORBELL_OUT_CLR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment">// Register    : SIO_DOORBELL_IN_SET</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment">// Description : Write 1s to trigger doorbell interrupts on this core. Read to</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment">//               get status of doorbells currently asserted on this core.</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa9ffc8310086c4d921126fdca3afbc0b"> 1969</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_SET_OFFSET _u(0x00000188)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a47c6ce13691669daf460dedaa5dfce31"> 1970</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_SET_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5c2001dc8ef6ca9f74d571f68fb7eed2"> 1971</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_SET_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4599ebc91048519e387f8a5d54d18eb9"> 1972</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_SET_MSB    _u(7)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8159c6118d888c82281efbf3e0bcb977"> 1973</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_SET_LSB    _u(0)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a808f500057aebffc38463f7c4feeea"> 1974</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_SET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment">// Register    : SIO_DOORBELL_IN_CLR</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment">// Description : Check and acknowledge doorbells posted to this core. This</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment">//               core&#39;s doorbell interrupt is asserted when any bit in this</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment">//               register is 1.</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment">//</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment">//               Write 1 to each bit to clear that bit. The doorbell interrupt</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment">//               deasserts once all bits are cleared. Read to get status of</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment">//               doorbells currently asserted on this core.</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a37cd2277edf29607adb1b1f9e9cf35ce"> 1984</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_CLR_OFFSET _u(0x0000018c)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aee82db443392f91ebde69b351115f32f"> 1985</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_CLR_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a23bca42b6626b9168e978664024d1455"> 1986</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_CLR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5daac824cdd6c9701f97ea9d17ed5eb7"> 1987</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_CLR_MSB    _u(7)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7f538c1c59b419e85d677ac74a0895b3"> 1988</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_CLR_LSB    _u(0)</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a07e043e9b1417cfae12ec8f61d46777d"> 1989</a></span><span class="preprocessor">#define SIO_DOORBELL_IN_CLR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment">// Register    : SIO_PERI_NONSEC</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment">// Description : Detach certain core-local peripherals from Secure SIO, and</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="comment">//               attach them to Non-secure SIO, so that Non-secure software can</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="comment">//               use them. Attempting to access one of these peripherals from</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment">//               the Secure SIO when it is attached to the Non-secure SIO, or</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">//               vice versa, will generate a bus error.</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">//</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment">//               This register is per-core, and is only present on the Secure</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">//               SIO.</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment">//</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment">//               Most SIO hardware is duplicated across the Secure and Non-</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment">//               secure SIO, so is not listed in this register.</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a04dd8600c948a0237ddc4e177932c48c"> 2003</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_OFFSET _u(0x00000190)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac1f8253d949782b4bf46645f11111a3d"> 2004</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_BITS   _u(0x00000023)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a14c38d9e857dba5f683b299541bae1ee"> 2005</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="comment">// Field       : SIO_PERI_NONSEC_TMDS</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment">// Description : IF 1, detach TMDS encoder (of this core) from the Secure SIO,</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment">//               and attach to the Non-secure SIO.</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab149f3bf95be01c9a7395b5fe2afffb5"> 2010</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_TMDS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5864c0eca640aee46bd76b6adad745ae"> 2011</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_TMDS_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea71cc29cf10e1459e5c1cadf3567b31"> 2012</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_TMDS_MSB    _u(5)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aefcdf78be5fc976f8c3aace1ee8806f4"> 2013</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_TMDS_LSB    _u(5)</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adc085c8b38e8590f3069abaa68e090f3"> 2014</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_TMDS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment">// Field       : SIO_PERI_NONSEC_INTERP1</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="comment">// Description : If 1, detach interpolator 1 (of this core) from the Secure SIO,</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="comment">//               and attach to the Non-secure SIO.</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#affb3c08117e1d4d367c590acd2a7bf7d"> 2019</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a894c14ce06f6a30ffb504d5fbc3b5f2a"> 2020</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2c48bdfcf7498aa11e58fc7f4b4a3e4b"> 2021</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP1_MSB    _u(1)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af5106fd89274e15f5262a904e3f14c0a"> 2022</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP1_LSB    _u(1)</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aff141a413bdc98b1783389cb960abc7d"> 2023</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment">// Field       : SIO_PERI_NONSEC_INTERP0</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment">// Description : If 1, detach interpolator 0 (of this core) from the Secure SIO,</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment">//               and attach to the Non-secure SIO.</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adc725c29a54b68825393960cc8707d64"> 2028</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a57253d829a857b4c22da8b630a493971"> 2029</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8cac4c05a3ae667189ff1f344413b63f"> 2030</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP0_MSB    _u(0)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aec0488b48865041797a4e6763b17cf94"> 2031</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP0_LSB    _u(0)</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#acbe3b824a4cb4b3ac565ced8e776df69"> 2032</a></span><span class="preprocessor">#define SIO_PERI_NONSEC_INTERP0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment">// Register    : SIO_RISCV_SOFTIRQ</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment">// Description : Control the assertion of the standard software interrupt</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment">//               (MIP.MSIP) on the RISC-V cores.</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">//</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment">//               Unlike the RISC-V timer, this interrupt is not routed to a</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment">//               normal system-level interrupt line, so can not be used by the</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment">//               Arm cores.</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment">//</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">//               It is safe for both cores to write to this register on the same</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment">//               cycle. The set/clear effect is accumulated across both cores,</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment">//               and then applied. If a flag is both set and cleared on the same</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment">//               cycle, only the set takes effect.</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5a78a849abae53715f65b82ea8c91b83"> 2046</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_OFFSET _u(0x000001a0)</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad29d0a2abbfcb920ba6968e36c980ba7"> 2047</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_BITS   _u(0x00000303)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4f2e6c81a2902796f2ba0ddf33cf6e93"> 2048</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="comment">// Field       : SIO_RISCV_SOFTIRQ_CORE1_CLR</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment">// Description : Write 1 to atomically clear the core 1 software interrupt flag.</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment">//               Read to get the status of this flag.</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac298a6be520ffdea7252a4c354e79b79"> 2053</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_CLR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a32384e8041c06e2331dffb3a546b2d56"> 2054</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_CLR_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a907c77f2366764b67c07960a4a64c3d2"> 2055</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_CLR_MSB    _u(9)</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1d6877fc26f8af601acd50f616f40337"> 2056</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_CLR_LSB    _u(9)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a514cb69feb14fa52f64432c7b268e98c"> 2057</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_CLR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment">// Field       : SIO_RISCV_SOFTIRQ_CORE0_CLR</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">// Description : Write 1 to atomically clear the core 0 software interrupt flag.</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">//               Read to get the status of this flag.</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a877b3fab77e54e78b0dc06d4a591b159"> 2062</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_CLR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7e915b88826e685bf70021196b5fd530"> 2063</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_CLR_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a41f2391b10096d5873bc88fd9210ab18"> 2064</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_CLR_MSB    _u(8)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7dc7f205be1bbb65b7d2866e5c1d93f1"> 2065</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_CLR_LSB    _u(8)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a47ecb6a5a9ffcca202c0b47a601631e1"> 2066</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_CLR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">// Field       : SIO_RISCV_SOFTIRQ_CORE1_SET</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment">// Description : Write 1 to atomically set the core 1 software interrupt flag.</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment">//               Read to get the status of this flag.</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a48ea10d4c684185019ad4e409120d6f3"> 2071</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_SET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a89ea8d3663fae79ce9d198a9f8fb84fa"> 2072</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_SET_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a06713eea08fca1526c74221ebb099149"> 2073</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_SET_MSB    _u(1)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a326001669f28d48e2a1594f2d276b8bd"> 2074</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_SET_LSB    _u(1)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2108e8464ede1c135b71e212707566b7"> 2075</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE1_SET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">// Field       : SIO_RISCV_SOFTIRQ_CORE0_SET</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment">// Description : Write 1 to atomically set the core 0 software interrupt flag.</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment">//               Read to get the status of this flag.</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af8da1c330be8d72bc743a93107e162fa"> 2080</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_SET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a89fe43527b537e7a15e763634c42f9f8"> 2081</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_SET_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abfbcef53616e38534b571ad03a97c4cf"> 2082</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_SET_MSB    _u(0)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0afab4b35fba76cdf4eb8c94ebeb35fb"> 2083</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_SET_LSB    _u(0)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7a8cd8527acb92e526e45167c6364d5c"> 2084</a></span><span class="preprocessor">#define SIO_RISCV_SOFTIRQ_CORE0_SET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">// Register    : SIO_MTIME_CTRL</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">// Description : Control register for the RISC-V 64-bit Machine-mode timer. This</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment">//               timer is only present in the Secure SIO, so is only accessible</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">//               to an Arm core in Secure mode or a RISC-V core in Machine mode.</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment">//</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment">//               Note whilst this timer follows the RISC-V privileged</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment">//               specification, it is equally usable by the Arm cores. The</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment">//               interrupts are routed to normal system-level interrupt lines as</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment">//               well as to the MIP.MTIP inputs on the RISC-V cores.</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aba66723c30bc590b86239b9deb79a1b7"> 2095</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_OFFSET _u(0x000001a4)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6eb06c9e69f001e38045873f10ac0321"> 2096</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9ad4e0dabd85ba5758d6e8e5b2e3f418"> 2097</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_RESET  _u(0x0000000d)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment">// Field       : SIO_MTIME_CTRL_DBGPAUSE_CORE1</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">// Description : If 1, the timer pauses when core 1 is in the debug halt state.</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aefe5c75966243deb28a2770af7326742"> 2101</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b6053ea05d33e0896ad64f729d66e14"> 2102</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7099f6cc1e69b16dcfb936a01ce2db4e"> 2103</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_MSB    _u(3)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3304716a74f85bcd82b6142d2c2c691d"> 2104</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_LSB    _u(3)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a34d8fba5e4fb55dfeb195d1263969bb8"> 2105</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment">// Field       : SIO_MTIME_CTRL_DBGPAUSE_CORE0</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment">// Description : If 1, the timer pauses when core 0 is in the debug halt state.</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a81ab59c73523a7dcb82548f7e5d65947"> 2109</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6946196add1c4a1eae8812a6372af30c"> 2110</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3589092b0eb8e39ec3ca19ebb2e3ad48"> 2111</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_MSB    _u(2)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8e9fe2166dfdf9b639d8f2e55ce1b8c8"> 2112</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_LSB    _u(2)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a896d6ed41af0e75a73981f4d505990a4"> 2113</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_DBGPAUSE_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="comment">// Field       : SIO_MTIME_CTRL_FULLSPEED</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="comment">// Description : If 1, increment the timer every cycle (i.e. run directly from</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="comment">//               the system clock), rather than incrementing on the system-level</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment">//               timer tick input.</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a689a8f3adae2f2d1f5a273bff54abfed"> 2119</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_FULLSPEED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af318c2e493687f2041421b32b3963f00"> 2120</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_FULLSPEED_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a02d454cea9713cee5bd93cc415d26024"> 2121</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_FULLSPEED_MSB    _u(1)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad2aa510dc915479381aafe6e09066b0b"> 2122</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_FULLSPEED_LSB    _u(1)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2229a8a6e597101ce786c1bcf92e0f89"> 2123</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_FULLSPEED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment">// Field       : SIO_MTIME_CTRL_EN</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment">// Description : Timer enable bit. When 0, the timer will not increment</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment">//               automatically.</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a722272d6a67fb1212d7683c76354f4b1"> 2128</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_EN_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f5b3640f8f6b60daacf2f5947a5f3dd"> 2129</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a91e93abffae3a3bcb96274e1e1aa09d2"> 2130</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a126b04a51b04ddd3970a544817ba99af"> 2131</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8f8dc29440c421bdea48b7da5ccee5fb"> 2132</a></span><span class="preprocessor">#define SIO_MTIME_CTRL_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment">// Register    : SIO_MTIME</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment">// Description : Read/write access to the high half of RISC-V Machine-mode</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment">//               timer. This register is shared between both cores. If both</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">//               cores write on the same cycle, core 1 takes precedence.</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a51ac69afdcd1819bd8f8406080dae0ec"> 2138</a></span><span class="preprocessor">#define SIO_MTIME_OFFSET _u(0x000001b0)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a547e57922b80569b55aa06435f0d149d"> 2139</a></span><span class="preprocessor">#define SIO_MTIME_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0310fcd95527aa2160280540660461d4"> 2140</a></span><span class="preprocessor">#define SIO_MTIME_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9df3ef28ada53fa3ca5897969f4bf7cf"> 2141</a></span><span class="preprocessor">#define SIO_MTIME_MSB    _u(31)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af4bd2b2b4a9553862fd42a5c40f5a409"> 2142</a></span><span class="preprocessor">#define SIO_MTIME_LSB    _u(0)</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac929d47abe8f30e73e1829baf69999a4"> 2143</a></span><span class="preprocessor">#define SIO_MTIME_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment">// Register    : SIO_MTIMEH</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment">// Description : Read/write access to the high half of RISC-V Machine-mode</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment">//               timer. This register is shared between both cores. If both</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment">//               cores write on the same cycle, core 1 takes precedence.</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a725fb9a213579fccea1fba18c2b94256"> 2149</a></span><span class="preprocessor">#define SIO_MTIMEH_OFFSET _u(0x000001b4)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a25b7522055eb69f860ed822ae9d4123d"> 2150</a></span><span class="preprocessor">#define SIO_MTIMEH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a68e278bf208c23a5add4fa5d2b3dea3a"> 2151</a></span><span class="preprocessor">#define SIO_MTIMEH_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abed8aebef5d83e1578735971a26888ed"> 2152</a></span><span class="preprocessor">#define SIO_MTIMEH_MSB    _u(31)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac8a88964de88cce861bbd1e9667c47be"> 2153</a></span><span class="preprocessor">#define SIO_MTIMEH_LSB    _u(0)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#afe826240a588f41554e8a4cb9a41553d"> 2154</a></span><span class="preprocessor">#define SIO_MTIMEH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment">// Register    : SIO_MTIMECMP</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment">// Description : Low half of RISC-V Machine-mode timer comparator. This register</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment">//               is core-local, i.e., each core gets a copy of this register,</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment">//               with the comparison result routed to its own interrupt line.</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="comment">//</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="comment">//               The timer interrupt is asserted whenever MTIME is greater than</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="comment">//               or equal to MTIMECMP. This comparison is unsigned, and</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment">//               performed on the full 64-bit values.</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a24434608dbf7ee0dc6d6cc7ff115c167"> 2164</a></span><span class="preprocessor">#define SIO_MTIMECMP_OFFSET _u(0x000001b8)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1a34913617e0b973510ddfa6ecbb5023"> 2165</a></span><span class="preprocessor">#define SIO_MTIMECMP_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4fc74a7645ff835b51b1e5d72788aca3"> 2166</a></span><span class="preprocessor">#define SIO_MTIMECMP_RESET  _u(0xffffffff)</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1ff33caca6680e1aece0284eebc1a2e0"> 2167</a></span><span class="preprocessor">#define SIO_MTIMECMP_MSB    _u(31)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2b4031756e8e60d9d742f5db3aa75930"> 2168</a></span><span class="preprocessor">#define SIO_MTIMECMP_LSB    _u(0)</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3253bf761d3f82432aeff2a1f2cf0c32"> 2169</a></span><span class="preprocessor">#define SIO_MTIMECMP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment">// Register    : SIO_MTIMECMPH</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="comment">// Description : High half of RISC-V Machine-mode timer comparator. This</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment">//               register is core-local.</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">//</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment">//               The timer interrupt is asserted whenever MTIME is greater than</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment">//               or equal to MTIMECMP. This comparison is unsigned, and</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment">//               performed on the full 64-bit values.</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a72cca7d4aaba2c48de80afde42f59079"> 2178</a></span><span class="preprocessor">#define SIO_MTIMECMPH_OFFSET _u(0x000001bc)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a50eddc91cc6530360a5f3c5d438fc4ba"> 2179</a></span><span class="preprocessor">#define SIO_MTIMECMPH_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9f0f92a4997abb21a129661bfe885fb0"> 2180</a></span><span class="preprocessor">#define SIO_MTIMECMPH_RESET  _u(0xffffffff)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad489bb20072e573e677a63fa8e691f49"> 2181</a></span><span class="preprocessor">#define SIO_MTIMECMPH_MSB    _u(31)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a70b807252e5585111eed3578ad7b4106"> 2182</a></span><span class="preprocessor">#define SIO_MTIMECMPH_LSB    _u(0)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a90c3835ba559f692e14e57af29a06882"> 2183</a></span><span class="preprocessor">#define SIO_MTIMECMPH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment">// Register    : SIO_TMDS_CTRL</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment">// Description : Control register for TMDS encoder.</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3af8ab75c527613e92938ba9ba0ba593"> 2187</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_OFFSET _u(0x000001c0)</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a576d7b6b300ec993574f3390cd023146"> 2188</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_BITS   _u(0x1f9fffff)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a22d33289766e4e8ef9006f7e2467db1b"> 2189</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment">// Field       : SIO_TMDS_CTRL_CLEAR_BALANCE</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="comment">// Description : Clear the running DC balance state of the TMDS encoders. This</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="comment">//               bit should be written once at the beginning of each scanline.</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2c0ac3e9e5f57eb1ed336c782822cb33"> 2194</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_CLEAR_BALANCE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6ff82cfd9d437f20bb9aea9af8718b24"> 2195</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_CLEAR_BALANCE_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a69ffda6b2fb8ad8c952294e529c79e9a"> 2196</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_CLEAR_BALANCE_MSB    _u(28)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac3198042074daf5917c407af514239c3"> 2197</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_CLEAR_BALANCE_LSB    _u(28)</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0497d59c014d2ba1ad4e73aee1afde7d"> 2198</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_CLEAR_BALANCE_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment">// Field       : SIO_TMDS_CTRL_PIX2_NOSHIFT</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment">// Description : When encoding two pixels&#39;s worth of symbols in one cycle (a</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment">//               read of a PEEK/POP_DOUBLE register), the second encoder sees a</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="comment">//               shifted version of the colour data register.</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment">//</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">//               This control disables that shift, so that both encoder layers</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment">//               see the same pixel data. This is used for pixel doubling.</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af1fe31c7759a2c37316f655ee8d92d93"> 2207</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX2_NOSHIFT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a73297887018ad809ca3a38bfb0782c2d"> 2208</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX2_NOSHIFT_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a18060b49cfa7e2ced3478d41bca62aba"> 2209</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX2_NOSHIFT_MSB    _u(27)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa7e9498517e97f52f615547919f132a0"> 2210</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX2_NOSHIFT_LSB    _u(27)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a872dc7031897e076a824e404d4cb9ac9"> 2211</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX2_NOSHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="comment">// Field       : SIO_TMDS_CTRL_PIX_SHIFT</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment">// Description : Shift applied to the colour data register with each read of a</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="comment">//               POP alias register.</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">//</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment">//               Reading from the POP_SINGLE register, or reading from the</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">//               POP_DOUBLE register with PIX2_NOSHIFT set (for pixel doubling),</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">//               shifts by the indicated amount.</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment">//</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment">//               Reading from a POP_DOUBLE register when PIX2_NOSHIFT is clear</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment">//               will shift by double the indicated amount. (Shift by 32 means</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment">//               no shift.)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment">//               0x0 -&gt; Do not shift the colour data register.</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="comment">//               0x1 -&gt; Shift the colour data register by 1 bit</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="comment">//               0x2 -&gt; Shift the colour data register by 2 bits</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment">//               0x3 -&gt; Shift the colour data register by 4 bits</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment">//               0x4 -&gt; Shift the colour data register by 8 bits</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment">//               0x5 -&gt; Shift the colour data register by 16 bits</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a08ce72fdd1a272870f866ad4c2588bad"> 2230</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af38f464fc8473153ff0c959b22c1f7f8"> 2231</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_BITS   _u(0x07000000)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5e3e8d05a8476171188dafc072894c85"> 2232</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_MSB    _u(26)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab127b71f1cffa5c5ae1549ef21e56c59"> 2233</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_LSB    _u(24)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6aeff2a4a6f08d814698f45695aec492"> 2234</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab138c014d0424e3187a6f96275ad165b"> 2235</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_0 _u(0x0)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7fc1f9c80b75fde527b689bbd5bf80fb"> 2236</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_1 _u(0x1)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aefb97fb848af4ab1249e7fff62409045"> 2237</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_2 _u(0x2)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad321f979e5d88583b7dd0b9f36e67bd5"> 2238</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_4 _u(0x3)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2b0827abb47f4f4094fc662a627d72f6"> 2239</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_8 _u(0x4)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a10359aaf0eb2385ffd1b3c55c9b5c3ca"> 2240</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_PIX_SHIFT_VALUE_16 _u(0x5)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment">// Field       : SIO_TMDS_CTRL_INTERLEAVE</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment">// Description : Enable lane interleaving for reads of PEEK_SINGLE/POP_SINGLE.</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment">//</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment">//               When interleaving is disabled, each of the 3 symbols appears as</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment">//               a contiguous 10-bit field, with lane 0 being the least-</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment">//               significant and starting at bit 0 of the register.</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment">//</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment">//               When interleaving is enabled, the symbols are packed into 5</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment">//               chunks of 3 lanes times 2 bits (30 bits total). Each chunk</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment">//               contains two bits of a TMDS symbol per lane, with lane 0 being</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment">//               the least significant.</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae09b2811eab3b5b0466acab9804eb458"> 2253</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_INTERLEAVE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace1e4014ac9c4bae41d0e6fb2142a6e4"> 2254</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_INTERLEAVE_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac9db72abe77d4269f56f61796d4424d3"> 2255</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_INTERLEAVE_MSB    _u(23)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a42fe1021e1bff2f87f410ff9b29a5707"> 2256</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_INTERLEAVE_LSB    _u(23)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a134917f8d6f348ab77c1fc753054f286"> 2257</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_INTERLEAVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment">// Field       : SIO_TMDS_CTRL_L2_NBITS</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">// Description : Number of valid colour MSBs for lane 2 (1-8 bits, encoded as 0</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">//               through 7). Remaining LSBs are masked to 0 after the rotate.</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae77e6aecf36be328efa9bbbb2cbafc6b"> 2262</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_NBITS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3060fb8b7db76d9be1cdbb663931761f"> 2263</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_NBITS_BITS   _u(0x001c0000)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5626ca8943c325e7fd7dc453cc9bf7d8"> 2264</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_NBITS_MSB    _u(20)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aab5e18f0c715885a690dfd90dbd3259f"> 2265</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_NBITS_LSB    _u(18)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a293da9a1f9d6bcfe4dfe91a95e63816d"> 2266</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_NBITS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment">// Field       : SIO_TMDS_CTRL_L1_NBITS</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment">// Description : Number of valid colour MSBs for lane 1 (1-8 bits, encoded as 0</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment">//               through 7). Remaining LSBs are masked to 0 after the rotate.</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8cd6104293e6c4c1a80c7ea02eed6889"> 2271</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_NBITS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3733eac2b438651a326bc5836581191d"> 2272</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_NBITS_BITS   _u(0x00038000)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae2ea8a421cc1fb58b7caee6dd0b51ee5"> 2273</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_NBITS_MSB    _u(17)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4f416b5fd8a781a6f412d2c5cdb9366f"> 2274</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_NBITS_LSB    _u(15)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6afd2e1462ab721dc7c5181f57fe2c02"> 2275</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_NBITS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="comment">// Field       : SIO_TMDS_CTRL_L0_NBITS</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment">// Description : Number of valid colour MSBs for lane 0 (1-8 bits, encoded as 0</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment">//               through 7). Remaining LSBs are masked to 0 after the rotate.</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac79689f5159b23325a5531347dbf58d9"> 2280</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_NBITS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3cf42c7b91a9b262cf93c41b8fde3c50"> 2281</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_NBITS_BITS   _u(0x00007000)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a83c82ee6ebe3c8b9f23179c454e76db9"> 2282</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_NBITS_MSB    _u(14)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad97bb050cec353b2323b35ebc5d398dc"> 2283</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_NBITS_LSB    _u(12)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c58f352728b894442e8a4316369577c"> 2284</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_NBITS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment">// Field       : SIO_TMDS_CTRL_L2_ROT</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">// Description : Right-rotate the 16 LSBs of the colour accumulator by 0-15</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment">//               bits, in order to get the MSB of the lane 2 (red) colour data</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment">//               aligned with the MSB of the 8-bit encoder input.</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment">//</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment">//               For example, for RGB565 (red most significant), red is bits</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment">//               15:11, so should be right-rotated by 8 bits to align with bits</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="comment">//               7:3 of the encoder input.</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adb9c4ac9af6503591ec179fb2e62f08f"> 2294</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_ROT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab7779c43c7461a3bd7cf6e1298208e19"> 2295</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_ROT_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8b8fcafa42e1e3896f86b731d9372cd6"> 2296</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_ROT_MSB    _u(11)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a39d09bf2b06deffbaf04d6c23d7c95e3"> 2297</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_ROT_LSB    _u(8)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9bdd230af0300931109d0749bb1784a6"> 2298</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L2_ROT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment">// Field       : SIO_TMDS_CTRL_L1_ROT</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment">// Description : Right-rotate the 16 LSBs of the colour accumulator by 0-15</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment">//               bits, in order to get the MSB of the lane 1 (green) colour data</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="comment">//               aligned with the MSB of the 8-bit encoder input.</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="comment">//</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="comment">//               For example, for RGB565, green is bits 10:5, so should be</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="comment">//               right-rotated by 3 bits to align with bits 7:2 of the encoder</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment">//               input.</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa457b71480067a3547528a31b6597ef6"> 2308</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_ROT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea5b44719b84103c10208ca68485068d"> 2309</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_ROT_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab5d4cce1c1f7a9ee0521ffc35abf1134"> 2310</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_ROT_MSB    _u(7)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4639698cb7fda914fae0bf2850892429"> 2311</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_ROT_LSB    _u(4)</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9875b7b38b7c24b3fc7d57c6cbd2d3ac"> 2312</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L1_ROT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment">// Field       : SIO_TMDS_CTRL_L0_ROT</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment">// Description : Right-rotate the 16 LSBs of the colour accumulator by 0-15</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment">//               bits, in order to get the MSB of the lane 0 (blue) colour data</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment">//               aligned with the MSB of the 8-bit encoder input.</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment">//</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment">//               For example, for RGB565 (red most significant), blue is bits</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment">//               4:0, so should be right-rotated by 13 to align with bits 7:3 of</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment">//               the encoder input.</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aff2064271a5bd2b37f19a2dba969889f"> 2322</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_ROT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a16bbc2dac75ab5630dfd5dbd13b20db4"> 2323</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_ROT_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9f53ef9f0534010bfac6705b7a38709a"> 2324</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_ROT_MSB    _u(3)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adee66b90cdbe2cf8c1fc4ded8e517c9e"> 2325</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_ROT_LSB    _u(0)</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abe7a37bae5801796bdc5f8f25573a5ad"> 2326</a></span><span class="preprocessor">#define SIO_TMDS_CTRL_L0_ROT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment">// Register    : SIO_TMDS_WDATA</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment">// Description : Write-only access to the TMDS colour data register.</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5dc7a7178199c84faeca25596949ebb2"> 2330</a></span><span class="preprocessor">#define SIO_TMDS_WDATA_OFFSET _u(0x000001c4)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b141d6ded7a8f4efc6955c993d1e383"> 2331</a></span><span class="preprocessor">#define SIO_TMDS_WDATA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7ee6413145f2757e0e3148e0d78c43cb"> 2332</a></span><span class="preprocessor">#define SIO_TMDS_WDATA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a853aa95252aa35b049bd25581a0806e0"> 2333</a></span><span class="preprocessor">#define SIO_TMDS_WDATA_MSB    _u(31)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3df6d82564d21c3f0ed36e497e04333b"> 2334</a></span><span class="preprocessor">#define SIO_TMDS_WDATA_LSB    _u(0)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a97a57cc2a13de858e9884eacaa409000"> 2335</a></span><span class="preprocessor">#define SIO_TMDS_WDATA_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment">// Register    : SIO_TMDS_PEEK_SINGLE</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="comment">// Description : Get the encoding of one pixel&#39;s worth of colour data, packed</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="comment">//               into a 32-bit value (3x10-bit symbols).</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment">//</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment">//               The PEEK alias does not shift the colour register when read,</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment">//               but still advances the running DC balance state of each</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment">//               encoder. This is useful for pixel doubling.</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0b280c89f1e6c9f32a883bc8c7a59ff5"> 2344</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_SINGLE_OFFSET _u(0x000001c8)</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aab32897ed1c0f8d6e9e5ec3a72030fca"> 2345</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_SINGLE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5e46ffdfc8ff0e6856ffd1a20441da62"> 2346</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_SINGLE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3649b948aeb8da50cb9d90ae423ac2b5"> 2347</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_SINGLE_MSB    _u(31)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a29a90597f24a7140969ac83bd79b51b9"> 2348</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_SINGLE_LSB    _u(0)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a374d7843ca70a1c11a890eee5759b017"> 2349</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_SINGLE_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment">// Register    : SIO_TMDS_POP_SINGLE</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">// Description : Get the encoding of one pixel&#39;s worth of colour data, packed</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment">//               into a 32-bit value. The packing is 5 chunks of 3 lanes times 2</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment">//               bits (30 bits total). Each chunk contains two bits of a TMDS</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment">//               symbol per lane. This format is intended for shifting out with</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="comment">//               the HSTX peripheral on RP2350.</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment">//</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment">//               The POP alias shifts the colour register when read, as well as</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment">//               advancing the running DC balance state of each encoder.</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4c6c2f7f864e5fd9d9c5bf06d207f56c"> 2360</a></span><span class="preprocessor">#define SIO_TMDS_POP_SINGLE_OFFSET _u(0x000001cc)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a332866be7afe40e49e850e47c3c09bec"> 2361</a></span><span class="preprocessor">#define SIO_TMDS_POP_SINGLE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abb43082a723a87079eff426e54ee7d4a"> 2362</a></span><span class="preprocessor">#define SIO_TMDS_POP_SINGLE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a74f04e4491ec2680b3cc3ff116d240a8"> 2363</a></span><span class="preprocessor">#define SIO_TMDS_POP_SINGLE_MSB    _u(31)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa2a9e2e5cf9f1fe4e3dbf4d2a6c442de"> 2364</a></span><span class="preprocessor">#define SIO_TMDS_POP_SINGLE_LSB    _u(0)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b86b6e13b29961632a904bdae881434"> 2365</a></span><span class="preprocessor">#define SIO_TMDS_POP_SINGLE_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment">// Register    : SIO_TMDS_PEEK_DOUBLE_L0</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment">// Description : Get lane 0 of the encoding of two pixels&#39; worth of colour data.</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">//               Two 10-bit TMDS symbols are packed at the bottom of a 32-bit</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment">//               word.</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment">//</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment">//               The PEEK alias does not shift the colour register when read,</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment">//               but still advances the lane 0 DC balance state. This is useful</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="comment">//               if all 3 lanes&#39; worth of encode are to be read at once, rather</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="comment">//               than processing the entire scanline for one lane before moving</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment">//               to the next lane.</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3f40753a02fbc1757fb635837dbb5846"> 2377</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L0_OFFSET _u(0x000001d0)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae33327d3e18cbdb9916ea455b8e060f7"> 2378</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0bc6dfd034fe2fa33ba5311edfee41e0"> 2379</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4299520dc06d6db3173a1dfac95999f1"> 2380</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L0_MSB    _u(31)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a550ba7e70f06028cb69cc92c8cdb2d20"> 2381</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L0_LSB    _u(0)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ad7507ddda268d58a30b8a5a070c3503e"> 2382</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L0_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment">// Register    : SIO_TMDS_POP_DOUBLE_L0</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment">// Description : Get lane 0 of the encoding of two pixels&#39; worth of colour data.</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment">//               Two 10-bit TMDS symbols are packed at the bottom of a 32-bit</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment">//               word.</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment">//</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment">//               The POP alias shifts the colour register when read, according</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment">//               to the values of PIX_SHIFT and PIX2_NOSHIFT.</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a646547aa8b50e0265d795c1f967e0601"> 2391</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L0_OFFSET _u(0x000001d4)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a458f65feaf666eedce15ad8faf4ed28d"> 2392</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af65c917f6f485fff61b6fbefc04b2235"> 2393</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a63de44cd6e53acc02f21026bc90f3845"> 2394</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L0_MSB    _u(31)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac3de9b211f310659af5b1c3ee8f556dc"> 2395</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L0_LSB    _u(0)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a85a9600c35d103a5b65a61999022062c"> 2396</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L0_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment">// Register    : SIO_TMDS_PEEK_DOUBLE_L1</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment">// Description : Get lane 1 of the encoding of two pixels&#39; worth of colour data.</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment">//               Two 10-bit TMDS symbols are packed at the bottom of a 32-bit</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment">//               word.</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="comment">//</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment">//               The PEEK alias does not shift the colour register when read,</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment">//               but still advances the lane 1 DC balance state. This is useful</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="comment">//               if all 3 lanes&#39; worth of encode are to be read at once, rather</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="comment">//               than processing the entire scanline for one lane before moving</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="comment">//               to the next lane.</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abff4516ee4c963db14d236b2d6a2769b"> 2408</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L1_OFFSET _u(0x000001d8)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1fe95cd8cdd232eb0637f1e509b34061"> 2409</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac9323e95cd674164100af3f8fd89b7b7"> 2410</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abc31f2402be9e325c08451eaec2c9627"> 2411</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L1_MSB    _u(31)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4b53b287611661fe09e0803b4c12f115"> 2412</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L1_LSB    _u(0)</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5bdd6aa1c3b8e11ea000d768cd4df0ec"> 2413</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L1_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="comment">// Register    : SIO_TMDS_POP_DOUBLE_L1</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="comment">// Description : Get lane 1 of the encoding of two pixels&#39; worth of colour data.</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="comment">//               Two 10-bit TMDS symbols are packed at the bottom of a 32-bit</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="comment">//               word.</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="comment">//</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment">//               The POP alias shifts the colour register when read, according</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment">//               to the values of PIX_SHIFT and PIX2_NOSHIFT.</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a68ff3903608548400197b460796e2af9"> 2422</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L1_OFFSET _u(0x000001dc)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a15f8ee5c2ab790c61c7eb566350c14f7"> 2423</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aab12be941b99727fc4518158080136bf"> 2424</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9b7106c642f78c30e28c0f6343428946"> 2425</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L1_MSB    _u(31)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aebfecc6c0abeaff78249a21fd4a6fe5d"> 2426</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L1_LSB    _u(0)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8594d1566f35da009707e47df8820e81"> 2427</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L1_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">// Register    : SIO_TMDS_PEEK_DOUBLE_L2</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment">// Description : Get lane 2 of the encoding of two pixels&#39; worth of colour data.</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment">//               Two 10-bit TMDS symbols are packed at the bottom of a 32-bit</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment">//               word.</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="comment">//</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment">//               The PEEK alias does not shift the colour register when read,</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="comment">//               but still advances the lane 2 DC balance state. This is useful</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="comment">//               if all 3 lanes&#39; worth of encode are to be read at once, rather</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment">//               than processing the entire scanline for one lane before moving</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment">//               to the next lane.</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae27c1d1bd7690b1cd923639cf7a46b8f"> 2439</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L2_OFFSET _u(0x000001e0)</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8d9bdc28a53a15375a007a2fe436c393"> 2440</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a50b0f3a626047896cf60e2c78ee6d2e8"> 2441</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a687cc5381209a19153fe56e069d0a540"> 2442</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L2_MSB    _u(31)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aae33fd81ca3d3de8f4c53f780b0ae197"> 2443</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L2_LSB    _u(0)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3abecd8fe629a1aabd476a7c0b380641"> 2444</a></span><span class="preprocessor">#define SIO_TMDS_PEEK_DOUBLE_L2_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="comment">// Register    : SIO_TMDS_POP_DOUBLE_L2</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="comment">// Description : Get lane 2 of the encoding of two pixels&#39; worth of colour data.</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="comment">//               Two 10-bit TMDS symbols are packed at the bottom of a 32-bit</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment">//               word.</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment">//</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment">//               The POP alias shifts the colour register when read, according</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment">//               to the values of PIX_SHIFT and PIX2_NOSHIFT.</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a89785ea9e5738633939aa08f0fda2156"> 2453</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L2_OFFSET _u(0x000001e4)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2ad85ad293013f1f89470965e20e4fa9"> 2454</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a28eb519382738caca2979fc1161f4e59"> 2455</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ab9f1ce9edd928313104df6e2a02c0400"> 2456</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L2_MSB    _u(31)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae26b6d5dc26bc6bae927b374b1195ee2"> 2457</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L2_LSB    _u(0)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a586a402aef03e1a02a6e97ce657a6c66"> 2458</a></span><span class="preprocessor">#define SIO_TMDS_POP_DOUBLE_L2_ACCESS &quot;RF&quot;</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_SIO_H</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sio_8h.html">sio.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
