{
    "TRA": 66,
    "CP": 25,
    "ACC": 37.878787878787875,
    "TRR": 38,
    "TRRC": 23,
    "TRRW": 15,
    "ACCRR": 60.526315789473685,
    "MISSREGS": [],
    "MISSCATS": [],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x4003b000",
            "0x4003b024",
            "Status and Control Register 3 (ADC0_SC3)32R/W0000_0000",
            "SR",
            "C&SR",
            1,
            1,
            "NO",
            "Hybrid"
        ],
        [
            "0x4003b000",
            "0x4003b038",
            "ADC Plus-Side General Calibration Value Register(ADC0_CLPS)32R/W0000_0020",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b03c",
            "ADC Plus-Side General Calibration Value Register(ADC0_CLP4)32R/W0000_0200",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b040",
            "ADC Plus-Side General Calibration Value Register(ADC0_CLP3)32R/W0000_0100",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b044",
            "ADC Plus-Side General Calibration Value Register(ADC0_CLP2)32R/W0000_0080",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b048",
            "ADC Plus-Side General Calibration Value Register(ADC0_CLP1)32R/W0000_0040",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b04c",
            "ADC Plus-Side General Calibration Value Register(ADC0_CLP0)32R/W0000_0020",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b058",
            "ADC Minus-Side General Calibration Value Register(ADC0_CLMS)32R/W0000_0020",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b05c",
            "ADC Minus-Side General Calibration Value Register(ADC0_CLM4)32R/W0000_0200",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b060",
            "ADC Minus-Side General Calibration Value Register(ADC0_CLM3)32R/W0000_0100",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b064",
            "ADC Minus-Side General Calibration Value Register(ADC0_CLM2)32R/W0000_0080",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b068",
            "ADC Minus-Side General Calibration Value Register(ADC0_CLM1)32R/W0000_0040",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x4003b000",
            "0x4003b06c",
            "ADC Minus-Side General Calibration Value Register(ADC0_CLM0)32R/W0000_0020",
            "CR",
            "DR",
            1,
            0,
            "NO",
            ""
        ],
        [
            "0x40064000",
            "0x40064008",
            "MCG Status and Control Register (MCG_SC)8R/W02",
            "SR",
            "CR",
            1,
            1,
            "NO",
            "Hybrid"
        ],
        [
            "0x400ff000",
            "0x400ff114",
            "Port Data Direction Register (GPIOE_PDDR)32R/W0000_0000",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 14,
    "NUMSRSITES": 13,
    "SRSITES": [
        "0xf70",
        "0xd0a",
        "0xcf4",
        "0x12b0",
        "0x12b6",
        "0xf78",
        "0xe64",
        "0xea8",
        "0x11f0",
        "0xedc",
        "0xee2",
        "0x1390",
        "0xecc"
    ],
    "INTERRUPTS": [
        47
    ],
    "NUMINTERRUPTS": 1
}