REG_00
''''''

.. _table_vdp_reg_00:
.. table:: REG_00, Offset Address: 0x000
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_disp_sel         | R/W   | disp soruce selection  | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : from DMA           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : from scaler_disp   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 8:3  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_vs_pol_lite      | R/W   | vsync polarity for     | 0x0  |
	|      |                      |       | tgen_lite              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : high active        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : low active         |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_hs_pol_lite      | R/W   | hsync polarity for     | 0x0  |
	|      |                      |       | tgen lite              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : high active        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : low active         |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | reg_tgen_en_lite     | R/W   | tgen lite enable       | 0x0  |
	|      |                      |       | signal                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : disable            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : enable             |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| reg_fmt_sel          | R/W   | disp source from DMA   | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h0 : YUV420 planar   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h1 : YUV422 planar   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h2 : RGB888 planar   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h3 : RGB packed      |      |
	|      |                      |       | {R,G,B}                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h4 : RGB packed      |      |
	|      |                      |       | {B,G,R}                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h5 : Y only          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h6 : reserved        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h7 : reserved        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h8 : NV21 {V,U}      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'h9 : NV12 {U,V}      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'ha : YUV422-SP1{V,U} |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'hb : YUV422-SP2{U,V} |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'hc : YUV2-1          |      |
	|      |                      |       | {U,Y,V,Y}              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'hd : YUV2-2          |      |
	|      |                      |       | {V,Y,U,Y}              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'he : YUV2-3          |      |
	|      |                      |       | {Y,U,Y,V}              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4'hf : YUV2-4          |      |
	|      |                      |       | {Y,V,Y,U}              |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	| 1:16 |                      |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_01
''''''

.. _table_vdp_reg_01:
.. table:: REG_01, Offset Address: 0x004
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_vtt              | R/W   | vtotal                 | 0x167|
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_htt              | R/W   | htotal                 | 0x1df|
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_02
''''''

.. _table_vdp_reg_02:
.. table:: REG_02, Offset Address: 0x008
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_vs_str           | R/W   | vsync start            | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_vs_stp           | R/W   | vsync end              | 0x3  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_03
''''''

.. _table_vdp_reg_03:
.. table:: REG_03, Offset Address: 0x00c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_vfde_str         | R/W   | vfde start             | 0x6e |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_vfde_stp         | R/W   | vfde end               | 0x15d|
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_04
''''''

.. _table_vdp_reg_04:
.. table:: REG_04, Offset Address: 0x010
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_vmde_str         | R/W   | vmde start             | 0x6e |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_vmde_stp         | R/W   | vmde end               | 0x15d|
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_05
''''''

.. _table_vdp_reg_05:
.. table:: REG_05, Offset Address: 0x014
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_hs_str           | R/W   | hsync start            | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_hs_stp           | R/W   | hsync end              | 0xa  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_06
''''''

.. _table_vdp_reg_06:
.. table:: REG_06, Offset Address: 0x018
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_hfde_str         | R/W   | hfde start             | 0x14 |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_hfde_stp         | R/W   | hfde end               | 0x153|
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_07
''''''

.. _table_vdp_reg_07:
.. table:: REG_07, Offset Address: 0x01c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_hmde_str         | R/W   | hmde start             | 0x14 |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_hmde_stp         | R/W   | hmde end               | 0x153|
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_13
''''''

.. _table_vdp_reg_13:
.. table:: REG_13, Offset Address: 0x034
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_src_y_base_0     | R/W   | source Y/R/packet DRAM | 0x0  |
	|      |                      |       | address                |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

REG_14
''''''

.. _table_vdp_reg_14:
.. table:: REG_14, Offset Address: 0x038
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_src_y_base_1     | R/W   | Shadow: Yes            | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_15
''''''

.. _table_vdp_reg_15:
.. table:: REG_15, Offset Address: 0x03c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_src_u_base_0     | R/W   | source U/G DRAM        | 0x0  |
	|      |                      |       | address                |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

REG_16
''''''

.. _table_vdp_reg_16:
.. table:: REG_16, Offset Address: 0x040
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_src_u_base_1     | R/W   | Shadow: Yes            | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_17
''''''

.. _table_vdp_reg_17:
.. table:: REG_17, Offset Address: 0x044
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_src_v_base_0     | R/W   | source V/B DRAM        | 0x0  |
	|      |                      |       | address                |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

REG_18
''''''

.. _table_vdp_reg_18:
.. table:: REG_18, Offset Address: 0x048
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_src_v_base_1     | R/W   | Shadow: Yes            | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_19
''''''

.. _table_vdp_reg_19:
.. table:: REG_19, Offset Address: 0x04c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | reg_src_y_pitch      | R/W   | source Y/R/packet line | 0x0  |
	|      |                      |       | pitch, must be 32-byte |      |
	|      |                      |       | aligned                |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_20
''''''

.. _table_vdp_reg_20:
.. table:: REG_20, Offset Address: 0x050
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | reg_src_c_pitch      | R/W   | source UV/GB line      | 0x0  |
	|      |                      |       | pitch, must be 32-byte |      |
	|      |                      |       | aligned                |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 24   | reg_64b_align        | R/W   | read address 64-byte   | 0x0  |
	|      |                      |       | align enable, only     |      |
	|      |                      |       | effective when         |      |
	|      |                      |       | reg_burst_ln se to     |      |
	|      |                      |       | 3,7,11 or 15           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:25| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_21
''''''

.. _table_vdp_reg_21:
.. table:: REG_21, Offset Address: 0x054
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_src_x_str        | R/W   | source crop x start    | 0x0  |
	|      |                      |       | position               |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_src_y_str        | R/W   | source crop y start    | 0x0  |
	|      |                      |       | position               |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

REG_22
''''''

.. _table_vdp_reg_22:
.. table:: REG_22, Offset Address: 0x058
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_src_wd           | R/W   | effect when source is  | 0x0  |
	|      |                      |       | from DRAM              |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| reg_src_ht           | R/W   | effect when source is  | 0x0  |
	|      |                      |       | from DRAM              |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

REG_23
''''''

.. _table_vdp_reg_23:
.. table:: REG_23, Offset Address: 0x05c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_out_csc_c00      | R/W   | display output csc     | 0x400|
	|      |                      |       | coef C00, s.3.10       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_out_csc_c01      | R/W   | display output csc     | 0x0  |
	|      |                      |       | coef C01, s.3.10       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 30   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | reg_out_csc_en       | R/W   | display output Color   | 0x0  |
	|      |                      |       | Space Convert Enable   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

REG_24
''''''

.. _table_vdp_reg_24:
.. table:: REG_24, Offset Address: 0x060
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_out_csc_c02      | R/W   | display output csc     | 0x59c|
	|      |                      |       | coef C02, s.3.10       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_out_csc_c10      | R/W   | display output csc     | 0x400|
	|      |                      |       | coef C10, s.3.10       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_25
''''''

.. _table_vdp_reg_25:
.. table:: REG_25, Offset Address: 0x064
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_out_csc_c11      | R/W   | display output csc     |0x2160|
	|      |                      |       | coef C11, s.3.10       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_out_csc_c12      | R/W   | display output csc     |0x22db|
	|      |                      |       | coef C12, s.3.10       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_26
''''''

.. _table_vdp_reg_26:
.. table:: REG_26, Offset Address: 0x068
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_out_csc_c20      | R/W   | display output csc     | 0x400|
	|      |                      |       | coef C20, s.3.10       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_out_csc_c21      | R/W   | display output csc     | 0x717|
	|      |                      |       | coef C21, s.3.10       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_27
''''''

.. _table_vdp_reg_27:
.. table:: REG_27, Offset Address: 0x06c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_out_csc_c22      | R/W   | display output csc     | 0x0  |
	|      |                      |       | coef C22, s.3.10       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_28
''''''

.. _table_vdp_reg_28:
.. table:: REG_28, Offset Address: 0x070
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_out_csc_sub_0    | R/W   | display output csc sub | 0x0  |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_out_csc_sub_1    | R/W   | display output csc sub | 0x80 |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_out_csc_sub_2    | R/W   | display output csc sub | 0x80 |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_29
''''''

.. _table_vdp_reg_29:
.. table:: REG_29, Offset Address: 0x074
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_out_csc_add_0    | R/W   | display output csc add | 0x0  |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_out_csc_add_1    | R/W   | display output csc add | 0x0  |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_out_csc_add_2    | R/W   | display output csc add | 0x0  |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_30
''''''

.. _table_vdp_reg_30:
.. table:: REG_30, Offset Address: 0x078
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_in_csc_c00       | R/W   | display input csc coef | 0x400|
	|      |                      |       | C00, s.3.10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_in_csc_c01       | R/W   | display input csc coef | 0x0  |
	|      |                      |       | C01, s.3.10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 30   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | reg_in_csc_en        | R/W   | display input Color    | 0x0  |
	|      |                      |       | Space Convert Enable   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

REG_31
''''''

.. _table_vdp_reg_31:
.. table:: REG_31, Offset Address: 0x07c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_in_csc_c02       | R/W   | display input csc coef | 0x59c|
	|      |                      |       | C02, s.3.10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_in_csc_c10       | R/W   | display input csc coef | 0x400|
	|      |                      |       | C10, s.3.10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_32
''''''

.. _table_vdp_reg_32:
.. table:: REG_32, Offset Address: 0x080
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_in_csc_c11       | R/W   | display input csc coef |0x2160|
	|      |                      |       | C11, s.3.10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_in_csc_c12       | R/W   | display input csc coef |0x22db|
	|      |                      |       | C12, s.3.10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_33
''''''

.. _table_vdp_reg_33:
.. table:: REG_33, Offset Address: 0x084
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_in_csc_c20       | R/W   | display input csc coef | 0x400|
	|      |                      |       | C20, s.3.10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_in_csc_c21       | R/W   | display input csc coef | 0x717|
	|      |                      |       | C21, s.3.10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_34
''''''

.. _table_vdp_reg_34:
.. table:: REG_34, Offset Address: 0x088
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_in_csc_c22       | R/W   | display input csc coef | 0x0  |
	|      |                      |       | C22, s.3.10            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_35
''''''

.. _table_vdp_reg_35:
.. table:: REG_35, Offset Address: 0x08c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_in_csc_sub_0     | R/W   | display input csc sub  | 0x0  |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_in_csc_sub_1     | R/W   | display input csc sub  | 0x80 |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_in_csc_sub_2     | R/W   | display input csc sub  | 0x80 |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_36
''''''

.. _table_vdp_reg_36:
.. table:: REG_36, Offset Address: 0x090
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_in_csc_add_0     | R/W   | display input csc add  | 0x0  |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_in_csc_add_1     | R/W   | display input csc add  | 0x0  |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_in_csc_add_2     | R/W   | display input csc add  | 0x0  |
	|      |                      |       | value, 0~255           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_37
''''''

.. _table_vdp_reg_37:
.. table:: REG_37, Offset Address: 0x094
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 4:0  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_fix_mc           | R/W   | mde window output fix  | 0x0  |
	|      |                      |       | color enable           |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_39
''''''

.. _table_vdp_reg_39:
.. table:: REG_39, Offset Address: 0x09c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_fde_r            | R/W   | fde window r color     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_40
''''''

.. _table_vdp_reg_40:
.. table:: REG_40, Offset Address: 0x0a0
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_fde_g            | R/W   | fde window g color     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_fde_b            | R/W   | fde window b color     | 0x3ff|
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_41
''''''

.. _table_vdp_reg_41:
.. table:: REG_41, Offset Address: 0x0a4
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_mde_r            | R/W   | mde window r color     | 0x3ff|
	|      |                      |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_mde_g            | R/W   | mde window g color     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_42
''''''

.. _table_vdp_reg_42:
.. table:: REG_42, Offset Address: 0x0a8
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_mde_b            | R/W   | mde window b color     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 17:16| reg_out_bit          | R/W   | 2 : 8-bit              | 0x2  |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : 6-bit              |      |
	|      |                      |       |                        |      |
	|      |                      |       | others : 10-bit        |      |
	+------+----------------------+-------+------------------------+------+
	| 19:18| reg_drop_md          | R/W   | 2 : rounding           | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : direct drop        |      |
	|      |                      |       |                        |      |
	|      |                      |       | others : noise dither  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:20| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_43
''''''

.. _table_vdp_reg_43:
.. table:: REG_43, Offset Address: 0x0ac
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_disp_bw_fail     | RO    | data not ready for     |      |
	|      |                      |       | display, Low Bandwidth |      |
	|      |                      |       | interrupt              |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_clr_disp_bw_fail | W1T   | clear reg_disp_bw_fail |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_osd_bw_fail      | RO    | OSD data not ready for |      |
	|      |                      |       | display, Low Bandwidth |      |
	|      |                      |       | interrupt              |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_clr_osd_bw_fail  | W1T   | clear reg_osd_bw_fail  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_CATCH
'''''''''

.. _table_vdp_reg_catch:
.. table:: REG_CATCH, Offset Address: 0x0c0
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_qos_sel_rr       | R/W   | qos criteria selection | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : data in buffer +   |      |
	|      |                      |       | outstanding            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : data in buffer     |      |
	|      |                      |       | only                   |      |
	+------+----------------------+-------+------------------------+------+
	| 31:3 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_OSD_FIFO_M0
'''''''''''''''

.. _table_vdp_reg_osd_fifo_m0:
.. table:: REG_OSD_FIFO_M0, Offset Address: 0x130
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_osd_thres_0      | R/W   | osd fifo monitor       | 0x10 |
	|      |                      |       | threshold value 0      |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_osd_thres_1      | R/W   | osd fifo monitor       | 0x18 |
	|      |                      |       | threshold value 1      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_OSD_FIFO_M1
'''''''''''''''

.. _table_vdp_reg_osd_fifo_m1:
.. table:: REG_OSD_FIFO_M1, Offset Address: 0x134
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_osd_thres_2      | R/W   | osd fifo monitor       | 0x20 |
	|      |                      |       | threshold value 2      |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_osd_thres_3      | R/W   | osd fifo monitor       | 0x28 |
	|      |                      |       | threshold value 3      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_OSD_FIFO_CNT0
'''''''''''''''''

.. _table_vdp_reg_osd_fifo_cnt0:
.. table:: REG_OSD_FIFO_CNT0, Offset Address: 0x138
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_osd_rd_cnt_0     | RO    | osd fifo data less     |      |
	|      |                      |       | than threshold value 0 |      |
	|      |                      |       | count                  |      |
	+------+----------------------+-------+------------------------+------+

REG_OSD_FIFO_CNT1
'''''''''''''''''

.. _table_vdp_reg_osd_fifo_cnt1:
.. table:: REG_OSD_FIFO_CNT1, Offset Address: 0x13c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_osd_rd_cnt_1     | RO    | osd fifo data less     |      |
	|      |                      |       | than threshold value 1 |      |
	|      |                      |       | count                  |      |
	+------+----------------------+-------+------------------------+------+

REG_OSD_FIFO_CNT2
'''''''''''''''''

.. _table_vdp_reg_osd_fifo_cnt2:
.. table:: REG_OSD_FIFO_CNT2, Offset Address: 0x140
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_osd_rd_cnt_2     | RO    | osd fifo data less     |      |
	|      |                      |       | than threshold value 2 |      |
	|      |                      |       | count                  |      |
	+------+----------------------+-------+------------------------+------+

REG_OSD_FIFO_CNT3
'''''''''''''''''

.. _table_vdp_reg_osd_fifo_cnt3:
.. table:: REG_OSD_FIFO_CNT3, Offset Address: 0x144
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_osd_rd_cnt_3     | RO    | osd fifo data less     |      |
	|      |                      |       | than threshold value 3 |      |
	|      |                      |       | count                  |      |
	+------+----------------------+-------+------------------------+------+

REG_GAMMA_CTRL
''''''''''''''

.. _table_vdp_reg_gamma_ctrl:
.. table:: REG_GAMMA_CTRL, Offset Address: 0x180
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_gamma_acc_lut    | R/W   | apb access gamma lut   | 0x0  |
	|      |                      |       | table                  |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_gamma_acc_wr     | R/W   | 0 : read , 1 : write   | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_gamma_en         | R/W   | gamma enable           | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_gamma_pre_osd    | R/W   | 1 : gamma -> osd       | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : osd -> gamma       |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:4 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_GAMMA_WR_LUT
''''''''''''''''

.. _table_vdp_reg_gamma_wr_lut:
.. table:: REG_GAMMA_WR_LUT, Offset Address: 0x184
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_gamma_b_wdat     | R/W   | B gamma Lut write data | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_gamma_g_wdat     | R/W   | G gamma Lut write data | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_gamma_r_wdat     | R/W   | R gamma Lut write data | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 30:24| reg_gamma_addr       | R/W   | gamma lut address      | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31   | reg_gamma_acc_w1t    | W1T   | write 1 to access lut  |      |
	|      |                      |       | (wrtie)                |      |
	+------+----------------------+-------+------------------------+------+

REG_MCU_IF_CTRL
'''''''''''''''

.. _table_vdp_reg_mcu_if_ctrl:
.. table:: REG_MCU_IF_CTRL, Offset Address: 0x200
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_i80_if_en        | R/W   | display S.W. mcu       | 0x0  |
	|      |                      |       | interface enable (read |      |
	|      |                      |       | prepared data from     |      |
	|      |                      |       | DRAM)                  |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_i80_sw_mode_en   | R/W   | mcu sw step by step    | 0x0  |
	|      |                      |       | mode enable            |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_i80_hw_if_en     | R/W   | display H.W. mcu       | 0x0  |
	|      |                      |       | interface enable (read |      |
	|      |                      |       | RGB data fromDRAM)     |      |
	|      |                      |       | this mode is mutually  |      |
	|      |                      |       | exclusive with         |      |
	|      |                      |       | reg_i80_if_en, and the |      |
	|      |                      |       | control is in          |      |
	|      |                      |       | REG_HW_MCU related     |      |
	|      |                      |       | register group         |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | reg_i80_ctrl_ini     | R/W   | control signal initial | 0xf  |
	|      |                      |       | value                  |      |
	+------+----------------------+-------+------------------------+------+
	| 9:8  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_i80_ip_clr_w1t   | W1T   | write 1 to clear mcu   |      |
	|      |                      |       | interface IP           |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | reg_i80_run_w1t      | W1T   | write 1 to start mcu   |      |
	|      |                      |       | interface IP           |      |
	+------+----------------------+-------+------------------------+------+
	| 31:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_AUTO
'''''''''''''''

.. _table_vdp_reg_hw_mcu_auto:
.. table:: REG_HW_MCU_AUTO, Offset Address: 0x210
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_mcu_hw_trig      | R/W   | rising edge to start   | 0x0  |
	|      |                      |       | H.W MCU                |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_mcu_hw_stop      | R/W   | rising edge to stop    | 0x0  |
	|      |                      |       | H.W. MCU               |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | reg_cs_h_hw_blk      | R/W   | csx signal state in    | 0x2  |
	|      |                      |       | video blanking         |      |
	|      |                      |       | duration               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b00 : csx high in    |      |
	|      |                      |       | h-blanking &           |      |
	|      |                      |       | v-blanking             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01 : csx high in    |      |
	|      |                      |       | v-blanking             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b1x : csx high when  |      |
	|      |                      |       | not sending video data |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_mcu_565          | R/W   | H.W. MCU data out      | 0x1  |
	|      |                      |       | format                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : RGB565, 2 TX cycle |      |
	|      |                      |       | per pix                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : RGB888, 3 TX cycle |      |
	|      |                      |       | per pix (RGB666 also   |      |
	|      |                      |       | with this mode)        |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_pre_cmd_en       | R/W   | 1 : insert cmd before  | 0x0  |
	|      |                      |       | H.W. MCU data send     |      |
	|      |                      |       |                        |      |
	|      |                      |       | use reg_sw_tx related  |      |
	|      |                      |       | config, if this bit    |      |
	|      |                      |       | set to high            |      |
	|      |                      |       |                        |      |
	|      |                      |       | a. please set          |      |
	|      |                      |       | reg_sw_tx related      |      |
	|      |                      |       | config                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | b. set hfde_str number |      |
	|      |                      |       | > reg_sw_tx_num        |      |
	+------+----------------------+-------+------------------------+------+
	| 6    | r\                   | RWC   | H.W. MCU interface     |      |
	|      | eg_hw_mcu_start_flag |       | start to send data,    |      |
	|      |                      |       | write 1 to clear       |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | reg_hw_mcu_stop_flag | RWC   | H.W. MCU interace stop |      |
	|      |                      |       | to send data, write 1  |      |
	|      |                      |       | to clear               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_CMD
''''''''''''''

.. _table_vdp_reg_hw_mcu_cmd:
.. table:: REG_HW_MCU_CMD, Offset Address: 0x214
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_mcu_sw_trig      | R/W   | rising edge to trig    | 0x0  |
	|      |                      |       | S.W. command           |      |
	|      |                      |       | command number is set  |      |
	|      |                      |       | in reg_mcu_sw_tx_num   |      |
	|      |                      |       | (max 16 command per    |      |
	|      |                      |       | trig)                  |      |
	|      |                      |       | command queue is set   |      |
	|      |                      |       | in reg_sw_tx0 ~        |      |
	|      |                      |       | reg_sw_txf             |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_cs_h_sw_idle     | R/W   | csx signal state after | 0x0  |
	|      |                      |       | S.W. trig finish       |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b0 : keep low        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1'b1 : go high         |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_mcu_sw_tx_done   | RWC   | S.W. TX done flag,     |      |
	|      |                      |       | write 1 to clear       |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | reg_mcu_sw_tx_num    | R/W   | H.W. MCU engine send   | 0x0  |
	|      |                      |       | s.w. command number(0  |      |
	|      |                      |       | ~ 15) -> (1~16)        |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_hw_mcu_state     | RO    | H.W. MCU status        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : IDLE               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : SW_TX              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2 : WAIT_VS            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3 : BLK                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4 : HW_TX0             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 5 : HW_TX1             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 6 : HW_TX2             |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| reg_sw_tx_cnt_ro     | RO    | S.W. TX number by H.W. |      |
	|      |                      |       | when finish, this      |      |
	|      |                      |       | value is set to 0      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_CMD_0
''''''''''''''''

.. _table_vdp_reg_hw_mcu_cmd_0:
.. table:: REG_HW_MCU_CMD_0, Offset Address: 0x218
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_sw_tx_0          | R/W   | S.W. TX data           | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | [9:8] : OP code        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b00 : command write  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01 : data write     |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10 : command read   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b11 : data read      |      |
	|      |                      |       |                        |      |
	|      |                      |       | [7:0]                  |      |
	|      |                      |       | TX data                |      |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_sw_tx_1          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_CMD_1
''''''''''''''''

.. _table_vdp_reg_hw_mcu_cmd_1:
.. table:: REG_HW_MCU_CMD_1, Offset Address: 0x21c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_sw_tx_2          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_sw_tx_3          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_CMD_2
''''''''''''''''

.. _table_vdp_REG_HW_MCU_CMD_2:
.. table:: REG_HW_MCU_CMD_2, Offset Address: 0x220
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_sw_tx_4          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_sw_tx_5          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_CMD_3
''''''''''''''''

.. _table_vdp_reg_hw_mcu_cmd_3:
.. table:: REG_HW_MCU_CMD_3, Offset Address: 0x224
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_sw_tx_6          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_sw_tx_7          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_CMD_4
''''''''''''''''

.. _table_vdp_reg_hw_mcu_cmd_4:
.. table:: REG_HW_MCU_CMD_4, Offset Address: 0x228
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_sw_tx_8          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_sw_tx_9          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_CMD_5
''''''''''''''''

.. _table_vdp_REG_HW_MCU_CMD_5:
.. table:: REG_HW_MCU_CMD_5, Offset Address: 0x22c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_sw_tx_a          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_sw_tx_b          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_CMD_6
''''''''''''''''

.. _table_vdp_reg_hw_mcu_cmd_6:
.. table:: REG_HW_MCU_CMD_6, Offset Address: 0x230
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_sw_tx_c          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_sw_tx_d          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_CMD_7
''''''''''''''''

.. _table_vdp_reg_hw_mcu_cmd_7:
.. table:: REG_HW_MCU_CMD_7, Offset Address: 0x234
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 9:0  | reg_sw_tx_e          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 25:16| reg_sw_tx_f          | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:26| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_HW_MCU_OV
'''''''''''''

.. _table_vdp_reg_hw_mcu_ov:
.. table:: REG_HW_MCU_OV, Offset Address: 0x238
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_i80_wrx_sw_ov    | R/W   | S.W. over-write i80    | 0x0  |
	|      |                      |       | WRX enable             |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_i80_rdx_sw_ov    | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_i80_cdx_sw_ov    | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 3    | reg_i80_csx_sw_ov    | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_i80_dat_sw_ov    | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 7:5  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_i80_wrx_sw_dat   | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_i80_rdx_sw_dat   | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 10   | reg_i80_cdx_sw_dat   | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 11   | reg_i80_csx_sw_dat   | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_i80_dat_sw_dat   | R/W   |                        | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_SRGB_CTRL
'''''''''''''

.. _table_vdp_reg_srgb_ctrl:
.. table:: REG_SRGB_CTRL, Offset Address: 0x240
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_srgb_ttl_en      | R/W   | serial RGB TTL         | 0x0  |
	|      |                      |       | interface enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_srgb_ttl_4t      | R/W   | serial RGB output      | 0x0  |
	|      |                      |       | cycle per pixel        |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0 : 3T                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1 : 4T                 |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:4  | reg_srgb_ttl_g_num   | R/W   | sw overite serial RGB  | 0x0  |
	|      |                      |       | out G pixel idx,       |      |
	|      |                      |       | effective when         |      |
	|      |                      |       | reg_srgb_ttl_sw_seq =  |      |
	|      |                      |       | 1                      |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | reg_srgb_ttl_b_num   | R/W   | sw overite serial RGB  | 0x0  |
	|      |                      |       | out B pixel idx,       |      |
	|      |                      |       | effective when         |      |
	|      |                      |       | reg_srgb_ttl_sw_seq =  |      |
	|      |                      |       | 1                      |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_srgb_ttl_sw_seq  | R/W   | sw redefine serial RGB | 0x0  |
	|      |                      |       | output squence         |      |
	+------+----------------------+-------+------------------------+------+
	| 31:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

COV_W0_CFG
''''''''''

.. _table_vdp_cov_w0_cfg:
.. table:: COV_W0_CFG, Offset Address: 0x280
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_cover_w0_x_str   | R/W   | cover window 0         | 0x0  |
	|      |                      |       | horizontal start       |      |
	|      |                      |       | (include this point)   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_cover_w0_y_str   | R/W   | cover window 0         | 0x0  |
	|      |                      |       | verticlal start        |      |
	|      |                      |       | (include this point)   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 30:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | reg_cover_w0_enable  | R/W   | cover window 0 enable  | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

COV_W0_SIZE
'''''''''''

.. _table_vdp_cov_w0_size:
.. table:: COV_W0_SIZE, Offset Address: 0x284
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_cover_w0_wd_m1   | R/W   | cover window 0 widh    | 0x0  |
	|      |                      |       | minus 1 value          |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_cover_w0_ht_m1   | R/W   | cover window 0 height  | 0x0  |
	|      |                      |       | minus 1 value          |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

COV_W0_COLOR
''''''''''''

.. _table_vdp_cov_w0_color:
.. table:: COV_W0_COLOR, Offset Address: 0x288
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_cover_w0_r       | R/W   | cover window 0 r color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_cover_w0_g       | R/W   | cover window 0 g color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_cover_w0_b       | R/W   | cover window 0 b color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

COV_W1_CFG
''''''''''

.. _table_vdp_cov_w1_cfg:
.. table:: COV_W1_CFG, Offset Address: 0x28c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_cover_w1_x_str   | R/W   | cover window1          | 0x0  |
	|      |                      |       | horizontal start       |      |
	|      |                      |       | (include this point)   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_cover_w1_y_str   | R/W   | cover window1          | 0x0  |
	|      |                      |       | verticlal start        |      |
	|      |                      |       | (include this point)   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 30:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | reg_cover_w1_enable  | R/W   | cover window 1 enable  | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

COV_W1_SIZE
'''''''''''

.. _table_vdp_cov_w1_size:
.. table:: COV_W1_SIZE, Offset Address: 0x290
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_cover_w1_wd_m1   | R/W   | cover window 1 widh    | 0x0  |
	|      |                      |       | minus 1 value          |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_cover_w1_ht_m1   | R/W   | cover window 1 height  | 0x0  |
	|      |                      |       | minus 1 value          |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

COV_W1_COLOR
''''''''''''

.. _table_vdp_cov_w1_color:
.. table:: COV_W1_COLOR, Offset Address: 0x294
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_cover_w1_r       | R/W   | cover window 1 r color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_cover_w1_g       | R/W   | cover window 1 g color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_cover_w1_b       | R/W   | cover window 1 b color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

COV_W2_CFG
''''''''''

.. _table_vdp_cov_w2_cfg:
.. table:: COV_W2_CFG, Offset Address: 0x298
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_cover_w2_x_str   | R/W   | cover window 2         | 0x0  |
	|      |                      |       | horizontal start       |      |
	|      |                      |       | (include this point)   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_cover_w2_y_str   | R/W   | cover window 2         | 0x0  |
	|      |                      |       | verticlal start        |      |
	|      |                      |       | (include this point)   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 30:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | reg_cover_w2_enable  | R/W   | cover window 2 enable  | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

COV_W2_SIZE
'''''''''''

.. _table_vdp_cov_w2_size:
.. table:: COV_W2_SIZE, Offset Address: 0x29c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_cover_w2_wd_m1   | R/W   | cover window 2 widh    | 0x0  |
	|      |                      |       | minus 1 value          |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_cover_w2_ht_m1   | R/W   | cover window 2 height  | 0x0  |
	|      |                      |       | minus 1 value          |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

COV_W2_COLOR
''''''''''''

.. _table_vdp_cov_w2_color:
.. table:: COV_W2_COLOR, Offset Address: 0x2a0
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_cover_w2_r       | R/W   | cover window 2 r color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_cover_w2_g       | R/W   | cover window 2 g color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_cover_w2_b       | R/W   | cover window 2 b color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

COV_W3_CFG
''''''''''

.. _table_vdp_cov_w3_cfg:
.. table:: COV_W3_CFG, Offset Address: 0x2a4
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_cover_w3_x_str   | R/W   | cover window 3         | 0x0  |
	|      |                      |       | horizontal start       |      |
	|      |                      |       | (include this point)   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_cover_w3_y_str   | R/W   | cover window 3         | 0x0  |
	|      |                      |       | verticlal start        |      |
	|      |                      |       | (include this point)   |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 30:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 31   | reg_cover_w3_enable  | R/W   | cover window 3 enable  | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+

COV_W3_SIZE
'''''''''''

.. _table_vdp_cov_w3_size:
.. table:: COV_W3_SIZE, Offset Address: 0x2a8
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 11:0 | reg_cover_w3_wd_m1   | R/W   | cover window 3 widh    | 0x0  |
	|      |                      |       | minus 1 value          |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_cover_w3_ht_m1   | R/W   | cover window 3 height  | 0x0  |
	|      |                      |       | minus 1 value          |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl: up_1t     |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

COV_W3_COLOR
''''''''''''

.. _table_vdp_cov_w3_color:
.. table:: COV_W3_COLOR, Offset Address: 0x2ac
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_cover_w3_r       | R/W   | cover window 3 r color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_cover_w3_g       | R/W   | cover window 3 g color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_cover_w3_b       | R/W   | cover window 3 b color | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_TGEN_LITE_SIZE
''''''''''''''''''

.. _table_vdp_reg_tgen_lite_size:
.. table:: REG_TGEN_LITE_SIZE, Offset Address: 0x304
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_vtt_lite         | R/W   | vtotal                 | 0x167|
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl:           |      |
	|      |                      |       | up_1t_lite             |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_htt_lite         | R/W   | htotal                 | 0x1df|
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl:           |      |
	|      |                      |       | up_1t_lite             |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_TGEN_LITE_VS
''''''''''''''''

.. _table_vdp_reg_tgen_lite_vs:
.. table:: REG_TGEN_LITE_VS, Offset Address: 0x308
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_vs_str_lite      | R/W   | vsync start            | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl:           |      |
	|      |                      |       | up_1t_lite             |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_vs_stp_lite      | R/W   | vsync end              | 0x3  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl:           |      |
	|      |                      |       | up_1t_lite             |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

REG_TGEN_LITE_HS
''''''''''''''''

.. _table_vdp_reg_tgen_lite_hs:
.. table:: REG_TGEN_LITE_HS, Offset Address: 0x314
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 13:0 | reg_hs_str_lite      | R/W   | hsync start            | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl:           |      |
	|      |                      |       | up_1t_lite             |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 15:14| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 29:16| reg_hs_stp_lite      | R/W   | hsync end              | 0xa  |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow: Yes            |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Ctrl:           |      |
	|      |                      |       | up_1t_lite             |      |
	|      |                      |       |                        |      |
	|      |                      |       | Shadow Read Select:    |      |
	|      |                      |       | shrd_sel               |      |
	+------+----------------------+-------+------------------------+------+
	| 31:30| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
