{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 19:29:53 2018 " "Info: Processing started: Wed Nov 07 19:29:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core -c core " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off core -c core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/dvdr/dvdr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dvdr/dvdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dvdr-advdr " "Info: Found design unit 1: dvdr-advdr" {  } { { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dvdr " "Info: Found entity 1: dvdr" {  } { { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic/pic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic/pic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic-apic " "Info: Found design unit 1: pic-apic" {  } { { "../pic/pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic " "Info: Found entity 1: pic" {  } { { "../pic/pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic_rdm/pic_rdm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_rdm/pic_rdm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic_rdm-apic_rdm " "Info: Found design unit 1: pic_rdm-apic_rdm" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic_rdm " "Info: Found entity 1: pic_rdm" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic_st/pic_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_st/pic_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic_st-apic_st " "Info: Found design unit 1: pic_st-apic_st" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic_st " "Info: Found entity 1: pic_st" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic_p/pic_p.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_p/pic_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic_p-apic_p " "Info: Found design unit 1: pic_p-apic_p" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic_p " "Info: Found entity 1: pic_p" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/dzn/dzn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn/dzn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dzn-adzn " "Info: Found design unit 1: dzn-adzn" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dzn " "Info: Found entity 1: dzn" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/dzn_lg/dzn_lg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn_lg/dzn_lg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dzn_lg-adzn_lg " "Info: Found design unit 1: dzn_lg-adzn_lg" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dzn_lg " "Info: Found entity 1: dzn_lg" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/dzn_st/dzn_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn_st/dzn_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dzn_st-adzn_st " "Info: Found design unit 1: dzn_st-adzn_st" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dzn_st " "Info: Found entity 1: dzn_st" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/xns/xns.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/xns/xns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xns-axns " "Info: Found design unit 1: xns-axns" {  } { { "../xns/xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xns " "Info: Found entity 1: xns" {  } { { "../xns/xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/xns_add/xns_add.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/xns_add/xns_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xns_add-axns_add " "Info: Found design unit 1: xns_add-axns_add" {  } { { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xns_add " "Info: Found entity 1: xns_add" {  } { { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/xns_pic/xns_pic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/xns_pic/xns_pic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xns_pic-axns_pic " "Info: Found design unit 1: xns_pic-axns_pic" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xns_pic " "Info: Found entity 1: xns_pic" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/key/key.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/key/key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-akey " "Info: Found design unit 1: key-akey" {  } { { "../key/key.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key/key.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "../key/key.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key/key.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/key_lg/key_lg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/key_lg/key_lg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_lg-akey_lg " "Info: Found design unit 1: key_lg-akey_lg" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key_lg " "Info: Found entity 1: key_lg" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/key_st/key_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/key_st/key_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_st-akey_st " "Info: Found design unit 1: key_st-akey_st" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key_st " "Info: Found entity 1: key_st" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/disp/disp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/disp/disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-adisp " "Info: Found design unit 1: disp-adisp" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Info: Found entity 1: disp" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/extr/extr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/extr/extr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extr-aextr " "Info: Found design unit 1: extr-aextr" {  } { { "../extr/extr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr/extr.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extr " "Info: Found entity 1: extr" {  } { { "../extr/extr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr/extr.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/extr_st/extr_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/extr_st/extr_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extr_st-aextr_st " "Info: Found design unit 1: extr_st-aextr_st" {  } { { "../extr_st/extr_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_st/extr_st.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extr_st " "Info: Found entity 1: extr_st" {  } { { "../extr_st/extr_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_st/extr_st.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/extr_beep/extr_beep.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/extr_beep/extr_beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extr_beep-aextr_beep " "Info: Found design unit 1: extr_beep-aextr_beep" {  } { { "../extr_beep/extr_beep.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_beep/extr_beep.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extr_beep " "Info: Found entity 1: extr_beep" {  } { { "../extr_beep/extr_beep.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_beep/extr_beep.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-acore " "Info: Found design unit 1: core-acore" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "fail core.vhd(197) " "Error (10349): VHDL Association List error at core.vhd(197): formal \"fail\" does not exist" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 197 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "cnt core.vhd(192) " "Error (10346): VHDL error at core.vhd(192): formal port or parameter \"cnt\" must have actual or default value" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 192 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "cnt core.vhd(42) " "Error (10784): HDL error at core.vhd(42): see declaration for object \"cnt\"" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Error: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 07 19:29:56 2018 " "Error: Processing ended: Wed Nov 07 19:29:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
