
---------- Begin Simulation Statistics ----------
final_tick                               1370560913500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 459328                       # Simulator instruction rate (inst/s)
host_mem_usage                                4599436                       # Number of bytes of host memory used
host_op_rate                                   795870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2830.22                       # Real time elapsed on the host
host_tick_rate                               48885232                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2252488669                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.138356                       # Number of seconds simulated
sim_ticks                                138356071250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1327896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2655183                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2757                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted       321803                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       318023                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       318355                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          332                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups        321977                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         1590265                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9614318                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2757                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           316130                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     29134612                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       349783                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    396157623                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    276663903                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.431909                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.710161                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    197981342     71.56%     71.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     13576675      4.91%     76.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7636515      2.76%     79.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      7025328      2.54%     81.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6597670      2.38%     84.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      5889600      2.13%     86.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4438769      1.60%     87.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4383392      1.58%     89.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     29134612     10.53%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    276663903                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        362997073                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       152683004                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107764676                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         1342      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     85398671     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           77      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     44959348     11.35%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      4853134      1.23%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     71723818     18.10%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       151211      0.04%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     52823110     13.33%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     14045376      3.55%     69.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      2677740      0.68%     69.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     93719300     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     25804496      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    396157623                       # Class of committed instruction
system.switch_cpus_1.commit.refs            136246912                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           396157623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.106849                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.106849                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    198436429                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    396585259                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       20955141                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        50597444                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         7731                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      6715331                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107875776                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               14870                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          28522092                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                9698                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches            321977                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        25387566                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           251314033                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250419347                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         15462                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001164                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     25390378                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       318023                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.904981                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    276712142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.433916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.907921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      214989479     77.69%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        5048838      1.82%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3607909      1.30%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2002214      0.72%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2107554      0.76%     82.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3514301      1.27%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3430860      1.24%     84.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4164173      1.50%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       37846814     13.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    276712142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       547738234                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      337349237                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         2781                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         318580                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.460793                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          144182459                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         28522092                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      24312163                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107887505                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     28537222                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    396502896                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    115660367                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        14733                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    404219220                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       526559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     43653799                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         7731                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     44636902                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1139467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6818217                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3468                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       122819                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        54986                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3468                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         2625                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       441601450                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           396413062                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628888                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       277717861                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.432583                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            396421910                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      301552283                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      30230723                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.903466                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.903466                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1361      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     85441535     21.14%     21.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           92      0.00%     21.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     44998391     11.13%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      4858665      1.20%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     71746303     17.75%     51.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       151211      0.04%     51.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     52843836     13.07%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     16150696      4.00%     68.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      2679274      0.66%     68.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     99517685     24.62%     93.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     25844911      6.39%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    404233960                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     372348255                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    741288066                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    363185374                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    363523457                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           4750443                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011752                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           101      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        42549      0.90%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       111985      2.36%      3.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      3.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      3.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      3.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      3.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      3.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        62556      1.32%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1204200     25.35%     29.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       136665      2.88%     32.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      3152756     66.37%     99.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        39631      0.83%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     36634787                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    348644884                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     33227688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     33328109                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        396502896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       404233960                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       345221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2452                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       265279                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    276712142                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.460846                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.310756                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    172911975     62.49%     62.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     18116138      6.55%     69.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     17403208      6.29%     75.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     12931367      4.67%     80.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     14440892      5.22%     85.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12613289      4.56%     89.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     13391276      4.84%     94.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7892340      2.85%     97.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7011657      2.53%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    276712142                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.460846                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          25387566                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      2433730                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1034533                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107887505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     28537222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     151031994                       # number of misc regfile reads
system.switch_cpus_1.numCycles              276712142                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      73287230                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    376956018                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      9211218                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       23996689                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     59720076                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        34287                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    978857989                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    396541354                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    377295152                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        53997826                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     58144294                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         7731                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    125422600                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         339077                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    547871368                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    286092101                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        42027741                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          644012543                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         793063134                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3758823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       706343                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7508773                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         706343                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3425754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       848666                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6851435                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         848666                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             996702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       372894                       # Transaction distribution
system.membus.trans_dist::CleanEvict           955001                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            330585                       # Transaction distribution
system.membus.trans_dist::ReadExResp           330585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        996702                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3982470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3982470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3982470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    108811584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    108811584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               108811584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1327288                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1327288    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1327288                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4448146000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7259256750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1370560913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1370560913500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3101123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1030842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3940876                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8873                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           648827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          648827                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3101123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11267575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11267596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    282089792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              282090688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1221775                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23880448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4980598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.141819                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4274255     85.82%     85.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 706343     14.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4980598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4412103500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5629351000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       324269                       # number of demand (read+write) hits
system.l2.demand_hits::total                   324269                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       324269                       # number of overall hits
system.l2.overall_hits::total                  324269                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3425674                       # number of demand (read+write) misses
system.l2.demand_misses::total                3425681                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3425674                       # number of overall misses
system.l2.overall_misses::total               3425681                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       788000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 215745111000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     215745899000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       788000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 215745111000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    215745899000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3749943                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3749950                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3749943                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3749950                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.913527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913527                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.913527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913527                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 112571.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 62978.879777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62978.981114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 112571.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 62978.879777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62978.981114                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              373132                       # number of writebacks
system.l2.writebacks::total                    373132                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3425674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3425681                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3425674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3425681                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       718000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 181488371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 181489089000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       718000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 181488371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 181489089000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.913527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.913527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913527                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 102571.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 52978.879777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52978.981114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 102571.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 52978.879777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 52978.981114                       # average overall mshr miss latency
system.l2.replacements                         373139                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657710                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657710                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3052535                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3052535                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         8793                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8793                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 80                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         8873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.009016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1342000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1342000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.009016                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009016                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        16775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16775                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       275779                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                275779                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       373048                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              373048                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  37469254000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37469254000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       648827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            648827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.574958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 100440.838712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100440.838712                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       373048                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         373048                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  33738774000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33738774000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.574958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 90440.838712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90440.838712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        48490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3052626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3052633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       788000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 178275857000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 178276645000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3101116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3101123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.984364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 112571.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 58400.818508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 58400.942727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3052626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3052633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       718000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 147749597000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 147750315000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.984364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 102571.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 48400.818508                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 48400.942727                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4078.583216                       # Cycle average of tags in use
system.l2.tags.total_refs                     1035025                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    661794                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.563969                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4078.583216                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995748                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1679                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60727901                       # Number of tag accesses
system.l2.tags.data_accesses                 60727901                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2098394                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2098394                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2098394                       # number of overall hits
system.l3.overall_hits::total                 2098394                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1327280                       # number of demand (read+write) misses
system.l3.demand_misses::total                1327287                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1327280                       # number of overall misses
system.l3.overall_misses::total               1327287                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       676000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 134417353000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     134418029000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       676000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 134417353000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    134418029000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3425674                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3425681                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3425674                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3425681                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.387451                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.387452                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.387451                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.387452                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 96571.428571                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 101272.793231                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 101272.768437                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 96571.428571                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 101272.793231                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 101272.768437                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              372894                       # number of writebacks
system.l3.writebacks::total                    372894                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1327280                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1327287                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1327280                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1327287                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       592000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 118489993000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 118490585000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       592000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 118489993000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 118490585000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.387451                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.387452                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.387451                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.387452                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84571.428571                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89272.793231                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 89272.768437                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84571.428571                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89272.793231                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 89272.768437                       # average overall mshr miss latency
system.l3.replacements                        1656919                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       373132                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           373132                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       373132                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       373132                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       519642                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        519642                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           79                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   79                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.012500                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.012500                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.012500                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.012500                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        42463                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 42463                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       330585                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              330585                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  30969211500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   30969211500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       373048                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            373048                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.886173                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.886173                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 93680.026317                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 93680.026317                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       330585                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         330585                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  27002191500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  27002191500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.886173                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.886173                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81680.026317                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 81680.026317                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2055931                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2055931                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       996695                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           996702                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       676000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 103448141500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 103448817500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3052626                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3052633                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.326504                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.326506                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96571.428571                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 103791.171321                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 103791.120616                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       996695                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       996702                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       592000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  91487801500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  91488393500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.326504                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.326506                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84571.428571                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 91791.171321                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 91791.120616                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                     6529356                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1673303                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.902076                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     326.494329                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   241.168652                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.007788                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15815.329232                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.019928                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000061                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.014720                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.965291                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3667                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        12228                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 111279879                       # Number of tag accesses
system.l3.tags.data_accesses                111279879                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3052633                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       746026                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         4336567                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              80                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             80                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           373048                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          373048                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3052633                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     10277196                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    243124032                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1656919                       # Total snoops (count)
system.tol3bus.snoopTraffic                  23865216                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5082680                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.166972                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.372951                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4234014     83.30%     83.30% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 848666     16.70%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5082680                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3798849500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5138561500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     84945920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84946368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23865216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23865216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1327280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1327287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       372894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             372894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    613965974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613969212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172491281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172491281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172491281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    613965974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            786460493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1327275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000265704500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2811046                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             351011                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1327287                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     372894                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1327287                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   372894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             79778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             80456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             82873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             82464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             81934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             83765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             81594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            80247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            84482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            86307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            83549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            83144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38866967500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6636410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             63753505000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29283.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48033.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   401763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  259722                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1327287                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               372894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  712225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  409447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  157656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   47954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1038658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    104.758995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.914821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    92.887703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       755966     72.78%     72.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       185840     17.89%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60851      5.86%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20164      1.94%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10772      1.04%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3890      0.37%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          836      0.08%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          217      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          122      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1038658                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.245012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.124060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.385482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             23      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5549     24.77%     24.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          7107     31.72%     56.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2543     11.35%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1517      6.77%     74.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1448      6.46%     81.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1330      5.94%     87.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1317      5.88%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          881      3.93%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          364      1.62%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          174      0.78%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           70      0.31%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           43      0.19%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           19      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            6      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.643932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.612121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15870     70.84%     70.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              375      1.67%     72.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4650     20.76%     93.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1320      5.89%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              157      0.70%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22403                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               84946048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23863936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84946368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23865216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       613.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  138372733000                       # Total gap between requests
system.mem_ctrls.avgGap                      81387.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     84945600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23863936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3238.021981633856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 613963660.810439586639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172482029.768534660339                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1327280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       372894                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       303000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  63753202000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3348375108250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     43285.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     48032.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8979428.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3739360800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1987494630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4775988840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          979318980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10921538160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60780075840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1945509600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85129286850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.291299                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4187864500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4619940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 129548266750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3676750140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1954212480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4700804640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          967083300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10921538160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60711562410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2003205120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84935156250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.888176                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4327983500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4619940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 129408147750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380408617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     25387557                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489449973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380408617                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653799                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     25387557                       # number of overall hits
system.cpu.icache.overall_hits::total      1489449973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        24334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        24334                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            9                       # number of overall misses
system.cpu.icache.overall_misses::total         24343                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1011500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1011500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1011500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1011500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380432951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     25387566                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489474316                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380432951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     25387566                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489474316                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 112388.888889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    41.551986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 112388.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    41.551986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23829                       # number of writebacks
system.cpu.icache.writebacks::total             23829                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       799000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       799000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 114142.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 114142.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 114142.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 114142.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                  23829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380408617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     25387557                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489449973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        24334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            9                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24343                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1011500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1011500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380432951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     25387566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489474316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 112388.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    41.551986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       799000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       799000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 114142.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 114142.857143                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.982393                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489474314                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          61191.993509                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.276299                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.706094                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5957921605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5957921605                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391678483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26416560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    124998501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        543093544                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391678483                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26416560                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    124998501                       # number of overall hits
system.cpu.dcache.overall_hits::total       543093544                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22264949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       787041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4540239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       27592229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22264949                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       787041                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4540239                       # number of overall misses
system.cpu.dcache.overall_misses::total      27592229                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43366305000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 251260465051                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 294626770051                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43366305000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 251260465051                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 294626770051                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413943432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129538740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    570685773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413943432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129538740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    570685773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.035049                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048349                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.035049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55100.439494                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 55340.801454                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10677.889418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55100.439494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 55340.801454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10677.889418                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     56117307                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1178974                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.598426                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16182772                       # number of writebacks
system.cpu.dcache.writebacks::total          16182772                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       781424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       781424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       781424                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       781424                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       787041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3758815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4545856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       787041                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3758815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4545856                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42579264000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 226824360051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 269403624051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  42579264000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 226824360051                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 269403624051                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.029017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.029017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007966                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54100.439494                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 60344.645866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59263.563133                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54100.439494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 60344.645866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59263.563133                       # average overall mshr miss latency
system.cpu.dcache.replacements               26791291                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284827744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20898792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97173965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       402900501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6896241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       630634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3882539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11409414                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  35107321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 207353859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 242461180500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291723985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    101056504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    414309915                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.038419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 55669.883007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 53406.767968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21250.975773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       781423                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       781423                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       630634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3101116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3731750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  34476687000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 183575454500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 218052141500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.030687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54669.883007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 59196.577780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58431.604877                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106850739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5517768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     27824536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      140193043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15368708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       156407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       657700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16182815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8258984000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  43906605551                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52165589551                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122219447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     28482236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156375858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.023092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.103487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 52804.439699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 66757.800747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3223.517636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       156407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       657699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       814106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8102577000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  43248905551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  51351482551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027565                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.023092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51804.439699                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 65757.900728                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63077.145422                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.991981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           569907400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26791803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.271708                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   403.410115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    56.947643                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    51.634223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.787910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.111226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.100848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2309534895                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2309534895                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1370560913500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753153500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 291807760000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
