ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"system_time.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	__NVIC_EnableIRQ:
  24              	.LFB25:
  25              		.file 1 "../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h"
   1:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.6
   5:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     28. May 2018
   6:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 2


  34:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
  85:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 3


  91:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 4


 148:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 5


 205:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 261:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 6


 262:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 318:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 7


 319:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 334:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 8


 376:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 432:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 9


 433:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 10


 490:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 11


 547:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 603:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 12


 604:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 13


 661:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 717:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 14


 718:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
  26              		.loc 1 742 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              		.cfi_def_cfa_offset 8
  32              		.cfi_offset 7, -8
  33              		.cfi_offset 14, -4
  34 0002 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 0200     		movs	r2, r0
  39 0008 FB1D     		adds	r3, r7, #7
  40 000a 1A70     		strb	r2, [r3]
 743:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
  41              		.loc 1 743 6
  42 000c FB1D     		adds	r3, r7, #7
  43 000e 1B78     		ldrb	r3, [r3]
  44 0010 7F2B     		cmp	r3, #127
  45 0012 09D8     		bhi	.L3
 744:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  46              		.loc 1 745 58
  47 0014 FB1D     		adds	r3, r7, #7
  48 0016 1B78     		ldrb	r3, [r3]
  49 0018 1A00     		movs	r2, r3
  50 001a 1F23     		movs	r3, #31
  51 001c 1A40     		ands	r2, r3
  52              		.loc 1 745 9
  53 001e 044B     		ldr	r3, .L4
  54              		.loc 1 745 22
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 15


  55 0020 0121     		movs	r1, #1
  56 0022 9140     		lsls	r1, r1, r2
  57 0024 0A00     		movs	r2, r1
  58              		.loc 1 745 20
  59 0026 1A60     		str	r2, [r3]
  60              	.L3:
 746:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 747:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** }
  61              		.loc 1 747 1
  62 0028 C046     		nop
  63 002a BD46     		mov	sp, r7
  64 002c 02B0     		add	sp, sp, #8
  65              		@ sp needed
  66 002e 80BD     		pop	{r7, pc}
  67              	.L5:
  68              		.align	2
  69              	.L4:
  70 0030 00E100E0 		.word	-536813312
  71              		.cfi_endproc
  72              	.LFE25:
  74              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  75              		.align	1
  76              		.syntax unified
  77              		.code	16
  78              		.thumb_func
  79              		.fpu softvfp
  81              	__NVIC_SetPriority:
  82              	.LFB31:
 748:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 749:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 750:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 751:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 752:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 753:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 754:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 755:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 756:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 757:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 758:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 759:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 760:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 761:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 762:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 763:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 764:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   else
 765:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 766:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 767:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 768:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** }
 769:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 770:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 771:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 772:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 773:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 774:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 775:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 776:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 16


 777:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 778:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 779:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 780:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 781:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 782:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 783:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 784:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 785:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** }
 786:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 787:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 788:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 789:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 790:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 791:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 792:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 793:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 794:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 795:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 796:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 797:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 798:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 799:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 800:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 801:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 802:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   else
 803:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 804:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 805:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 806:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** }
 807:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 808:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 809:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 810:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 811:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 812:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 813:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 814:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 815:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 816:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 817:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 818:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 819:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 820:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 821:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** }
 822:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 823:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 824:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 825:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 826:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 827:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 828:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 829:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 830:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 831:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
 832:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 833:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 17


 834:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 835:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 836:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** }
 837:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 838:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** 
 839:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** /**
 840:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 841:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 842:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 843:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 844:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 845:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 846:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 847:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****  */
 848:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 849:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** {
  83              		.loc 1 849 1
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 8
  86              		@ frame_needed = 1, uses_anonymous_args = 0
  87 0000 90B5     		push	{r4, r7, lr}
  88              		.cfi_def_cfa_offset 12
  89              		.cfi_offset 4, -12
  90              		.cfi_offset 7, -8
  91              		.cfi_offset 14, -4
  92 0002 83B0     		sub	sp, sp, #12
  93              		.cfi_def_cfa_offset 24
  94 0004 00AF     		add	r7, sp, #0
  95              		.cfi_def_cfa_register 7
  96 0006 0200     		movs	r2, r0
  97 0008 3960     		str	r1, [r7]
  98 000a FB1D     		adds	r3, r7, #7
  99 000c 1A70     		strb	r2, [r3]
 850:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 100              		.loc 1 850 6
 101 000e FB1D     		adds	r3, r7, #7
 102 0010 1B78     		ldrb	r3, [r3]
 103 0012 7F2B     		cmp	r3, #127
 104 0014 28D8     		bhi	.L7
 851:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 852:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 105              		.loc 1 852 48
 106 0016 2F4A     		ldr	r2, .L10
 107              		.loc 1 852 53
 108 0018 FB1D     		adds	r3, r7, #7
 109 001a 1B78     		ldrb	r3, [r3]
 110 001c 5BB2     		sxtb	r3, r3
 111 001e 9B08     		lsrs	r3, r3, #2
 112              		.loc 1 852 52
 113 0020 C033     		adds	r3, r3, #192
 114 0022 9B00     		lsls	r3, r3, #2
 115 0024 9B58     		ldr	r3, [r3, r2]
 116              		.loc 1 852 83
 117 0026 FA1D     		adds	r2, r7, #7
 118 0028 1278     		ldrb	r2, [r2]
 119 002a 1100     		movs	r1, r2
 120 002c 0322     		movs	r2, #3
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 18


 121 002e 0A40     		ands	r2, r1
 122 0030 D200     		lsls	r2, r2, #3
 123              		.loc 1 852 80
 124 0032 FF21     		movs	r1, #255
 125 0034 9140     		lsls	r1, r1, r2
 126 0036 0A00     		movs	r2, r1
 127              		.loc 1 852 71
 128 0038 D243     		mvns	r2, r2
 129              		.loc 1 852 33
 130 003a 1A40     		ands	r2, r3
 131 003c 1100     		movs	r1, r2
 853:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 132              		.loc 1 853 20
 133 003e 3B68     		ldr	r3, [r7]
 134 0040 9B01     		lsls	r3, r3, #6
 135              		.loc 1 853 48
 136 0042 FF22     		movs	r2, #255
 137 0044 1A40     		ands	r2, r3
 138              		.loc 1 853 71
 139 0046 FB1D     		adds	r3, r7, #7
 140 0048 1B78     		ldrb	r3, [r3]
 141 004a 1800     		movs	r0, r3
 142 004c 0323     		movs	r3, #3
 143 004e 0340     		ands	r3, r0
 144 0050 DB00     		lsls	r3, r3, #3
 145              		.loc 1 853 68
 146 0052 9A40     		lsls	r2, r2, r3
 852:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 147              		.loc 1 852 9
 148 0054 1F48     		ldr	r0, .L10
 852:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 149              		.loc 1 852 14
 150 0056 FB1D     		adds	r3, r7, #7
 151 0058 1B78     		ldrb	r3, [r3]
 152 005a 5BB2     		sxtb	r3, r3
 153 005c 9B08     		lsrs	r3, r3, #2
 852:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 154              		.loc 1 852 102
 155 005e 0A43     		orrs	r2, r1
 852:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 156              		.loc 1 852 30
 157 0060 C033     		adds	r3, r3, #192
 158 0062 9B00     		lsls	r3, r3, #2
 159 0064 1A50     		str	r2, [r3, r0]
 854:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 855:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   else
 856:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   {
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 858:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 859:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 860:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h **** }
 160              		.loc 1 860 1
 161 0066 31E0     		b	.L9
 162              	.L7:
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 163              		.loc 1 857 47
 164 0068 1B4A     		ldr	r2, .L10+4
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 19


 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 165              		.loc 1 857 53
 166 006a FB1D     		adds	r3, r7, #7
 167 006c 1B78     		ldrb	r3, [r3]
 168 006e 1900     		movs	r1, r3
 169 0070 0F23     		movs	r3, #15
 170 0072 0B40     		ands	r3, r1
 171 0074 083B     		subs	r3, r3, #8
 172 0076 9B08     		lsrs	r3, r3, #2
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 173              		.loc 1 857 52
 174 0078 0633     		adds	r3, r3, #6
 175 007a 9B00     		lsls	r3, r3, #2
 176 007c D318     		adds	r3, r2, r3
 177 007e 0433     		adds	r3, r3, #4
 178 0080 1B68     		ldr	r3, [r3]
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 179              		.loc 1 857 83
 180 0082 FA1D     		adds	r2, r7, #7
 181 0084 1278     		ldrb	r2, [r2]
 182 0086 1100     		movs	r1, r2
 183 0088 0322     		movs	r2, #3
 184 008a 0A40     		ands	r2, r1
 185 008c D200     		lsls	r2, r2, #3
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 186              		.loc 1 857 80
 187 008e FF21     		movs	r1, #255
 188 0090 9140     		lsls	r1, r1, r2
 189 0092 0A00     		movs	r2, r1
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 190              		.loc 1 857 71
 191 0094 D243     		mvns	r2, r2
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 192              		.loc 1 857 33
 193 0096 1A40     		ands	r2, r3
 194 0098 1100     		movs	r1, r2
 858:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 195              		.loc 1 858 20
 196 009a 3B68     		ldr	r3, [r7]
 197 009c 9B01     		lsls	r3, r3, #6
 858:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 198              		.loc 1 858 48
 199 009e FF22     		movs	r2, #255
 200 00a0 1A40     		ands	r2, r3
 858:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 201              		.loc 1 858 71
 202 00a2 FB1D     		adds	r3, r7, #7
 203 00a4 1B78     		ldrb	r3, [r3]
 204 00a6 1800     		movs	r0, r3
 205 00a8 0323     		movs	r3, #3
 206 00aa 0340     		ands	r3, r0
 207 00ac DB00     		lsls	r3, r3, #3
 858:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****   }
 208              		.loc 1 858 68
 209 00ae 9A40     		lsls	r2, r2, r3
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 210              		.loc 1 857 8
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 20


 211 00b0 0948     		ldr	r0, .L10+4
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 212              		.loc 1 857 14
 213 00b2 FB1D     		adds	r3, r7, #7
 214 00b4 1B78     		ldrb	r3, [r3]
 215 00b6 1C00     		movs	r4, r3
 216 00b8 0F23     		movs	r3, #15
 217 00ba 2340     		ands	r3, r4
 218 00bc 083B     		subs	r3, r3, #8
 219 00be 9B08     		lsrs	r3, r3, #2
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 220              		.loc 1 857 102
 221 00c0 0A43     		orrs	r2, r1
 857:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 222              		.loc 1 857 30
 223 00c2 0633     		adds	r3, r3, #6
 224 00c4 9B00     		lsls	r3, r3, #2
 225 00c6 C318     		adds	r3, r0, r3
 226 00c8 0433     		adds	r3, r3, #4
 227 00ca 1A60     		str	r2, [r3]
 228              	.L9:
 229              		.loc 1 860 1
 230 00cc C046     		nop
 231 00ce BD46     		mov	sp, r7
 232 00d0 03B0     		add	sp, sp, #12
 233              		@ sp needed
 234 00d2 90BD     		pop	{r4, r7, pc}
 235              	.L11:
 236              		.align	2
 237              	.L10:
 238 00d4 00E100E0 		.word	-536813312
 239 00d8 00ED00E0 		.word	-536810240
 240              		.cfi_endproc
 241              	.LFE31:
 243              		.section	.text.LL_APB1_GRP1_EnableClock,"ax",%progbits
 244              		.align	1
 245              		.syntax unified
 246              		.code	16
 247              		.thumb_func
 248              		.fpu softvfp
 250              	LL_APB1_GRP1_EnableClock:
 251              	.LFB157:
 252              		.file 2 "../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h"
   1:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
   2:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
   3:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @file    stm32l0xx_ll_bus.h
   4:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @author  MCD Application Team
   5:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
   7:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   @verbatim
   8:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ==============================================================================
  10:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****     [..]
  11:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       from/to registers.
  14:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 21


  15:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  17:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****     [..]
  18:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       Workarounds:
  19:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  22:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   @endverbatim
  23:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
  24:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @attention
  25:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  26:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  27:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  29:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  34:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
  35:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  36:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  37:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #ifndef __STM32L0xx_LL_BUS_H
  39:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define __STM32L0xx_LL_BUS_H
  40:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  41:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #ifdef __cplusplus
  42:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** extern "C" {
  43:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
  44:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  45:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #include "stm32l0xx.h"
  47:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  48:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @addtogroup STM32L0xx_LL_Driver
  49:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  50:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  51:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  52:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(RCC)
  53:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  54:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  56:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  57:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  58:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  61:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  63:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  65:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  69:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  70:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  71:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 22


  72:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  73:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  74:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN      /*!< DMA1 clock enable */
  76:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_MIF            RCC_AHBENR_MIFEN       /*!< MIF clock enable */
  77:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBSMENR_SRAMSMEN  /*!< Sleep Mode SRAM clock enable
  78:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN       /*!< CRC clock enable */
  79:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TSC)
  80:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHBENR_TSCEN       /*!< TSC clock enable */
  81:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*TSC*/
  82:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(RNG)
  83:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RNG            RCC_AHBENR_RNGEN       /*!< RNG clock enable */
  84:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*RNG*/
  85:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(AES)
  86:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_CRYPEN      /*!< CRYP clock enable */
  87:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*AES*/
  88:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
  89:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
  90:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  91:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  92:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  93:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
  94:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  95:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  96:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  97:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN     /*!< TIM2 clock enable */
  98:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM3)
  99:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN     /*!< TIM3 clock enable */
 100:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 101:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM6)
 102:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN     /*!< TIM6 clock enable */
 103:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 104:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM7)
 105:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN     /*!< TIM7 clock enable */
 106:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 107:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(LCD)
 108:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR_LCDEN      /*!< LCD clock enable */
 109:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*LCD*/
 110:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN     /*!< WWDG clock enable */
 111:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(SPI2)
 112:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN     /*!< SPI2 clock enable */
 113:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 114:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN   /*!< USART2 clock enable */
 115:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPUART1        RCC_APB1ENR_LPUART1EN  /*!< LPUART1 clock enable */
 116:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART4)
 117:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4         RCC_APB1ENR_USART4EN   /*!< USART4 clock enable */
 118:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 119:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART5)
 120:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART5         RCC_APB1ENR_USART5EN   /*!< USART5 clock enable */
 121:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 122:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN     /*!< I2C1 clock enable */
 123:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(I2C2)
 124:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN     /*!< I2C2 clock enable */
 125:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 126:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USB)
 127:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN      /*!< USB clock enable */
 128:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*USB*/
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 23


 129:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(CRS)
 130:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR_CRSEN      /*!< CRS clock enable */
 131:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*CRS*/
 132:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN      /*!< PWR clock enable */
 133:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(DAC)
 134:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN      /*!< DAC clock enable */
 135:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 136:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(I2C3)
 137:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN     /*!< I2C3 clock enable */
 138:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 139:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR_LPTIM1EN   /*!< LPTIM1 clock enable */
 140:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 141:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 142:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 143:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 144:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 145:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 146:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 147:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 148:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 149:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 150:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 151:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN  /*!< SYSCFG clock enable */
 152:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM21          RCC_APB2ENR_TIM21EN   /*!< TIM21 clock enable */
 153:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM22)
 154:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM22          RCC_APB2ENR_TIM22EN   /*!< TIM22 clock enable */
 155:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 156:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_FW             RCC_APB2ENR_FWEN      /*!< FireWall clock enable */
 157:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN    /*!< ADC1 clock enable */
 158:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN    /*!< SPI1 clock enable */
 159:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART1)
 160:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN  /*!< USART1 clock enable */
 161:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 162:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DBGMCU         RCC_APB2ENR_DBGMCUEN  /*!< DBGMCU clock enable */
 163:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 164:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 165:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 166:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 167:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 168:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 169:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 170:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_IOP_GRP1_PERIPH  IOP GRP1 PERIPH
 171:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 172:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 173:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_ALL             0xFFFFFFFFU
 174:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOA           RCC_IOPENR_GPIOAEN    /*!< GPIO port A control */
 175:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOB           RCC_IOPENR_GPIOBEN    /*!< GPIO port B control */
 176:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOC           RCC_IOPENR_GPIOCEN    /*!< GPIO port C control */
 177:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOD)
 178:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOD           RCC_IOPENR_GPIODEN    /*!< GPIO port D control */
 179:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOD*/
 180:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOE)
 181:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOE           RCC_IOPENR_GPIOEEN    /*!< GPIO port H control */
 182:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOE*/
 183:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOH)
 184:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOH           RCC_IOPENR_GPIOHEN    /*!< GPIO port H control */
 185:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOH*/
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 24


 186:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 187:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 188:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 189:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 190:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 191:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 192:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 193:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 194:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 195:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 196:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 197:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 198:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 199:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 200:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 201:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 202:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 203:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 204:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 205:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 206:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 207:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_EnableClock\n
 208:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_EnableClock\n
 209:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_EnableClock\n
 210:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_EnableClock\n
 211:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_EnableClock\n
 212:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_EnableClock
 213:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 214:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 215:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 216:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 217:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 218:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 219:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 220:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 221:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 222:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 223:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 224:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 225:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 226:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 227:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 228:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 229:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 230:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 231:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 232:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 233:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 234:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 235:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_IsEnabledClock\n
 236:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_IsEnabledClock\n
 237:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_IsEnabledClock\n
 238:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_IsEnabledClock\n
 239:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_IsEnabledClock\n
 240:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_IsEnabledClock
 241:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 242:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 25


 243:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 244:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 245:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 246:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 247:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 248:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 249:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 250:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 251:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 252:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 253:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 254:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   return ((READ_BIT(RCC->AHBENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 255:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 256:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 257:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 258:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 259:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_DisableClock\n
 260:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_DisableClock\n
 261:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_DisableClock\n
 262:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_DisableClock\n
 263:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_DisableClock\n
 264:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_DisableClock
 265:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 266:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 267:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 268:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 269:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 270:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 271:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 272:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 273:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 274:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 275:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 276:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 277:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 278:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 279:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 280:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 281:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 282:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 283:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMARST        LL_AHB1_GRP1_ForceReset\n
 284:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      MIFRST        LL_AHB1_GRP1_ForceReset\n
 285:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
 286:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ForceReset\n
 287:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ForceReset\n
 288:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRYPRST       LL_AHB1_GRP1_ForceReset
 289:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 290:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 291:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 292:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 293:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 294:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 295:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 296:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 297:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 298:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 299:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 26


 300:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 301:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 302:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 303:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 304:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 305:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 306:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 307:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 308:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMARST        LL_AHB1_GRP1_ReleaseReset\n
 309:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      MIFRST        LL_AHB1_GRP1_ReleaseReset\n
 310:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 311:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 312:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ReleaseReset\n
 313:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRYPRST       LL_AHB1_GRP1_ReleaseReset
 314:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 315:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 316:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 317:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 318:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 319:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 320:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 321:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 322:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 323:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 324:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 325:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 326:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 327:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 328:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 329:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 330:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 331:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 332:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 333:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMASMEN       LL_AHB1_GRP1_EnableClockSleep\n
 334:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     MIFSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 335:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_EnableClockSleep\n
 336:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 337:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     TSCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 338:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 339:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRYPSMEN      LL_AHB1_GRP1_EnableClockSleep
 340:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 341:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 342:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 343:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 344:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 345:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 346:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 347:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 348:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 349:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 350:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 351:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 352:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 353:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 354:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 355:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBSMENR, Periphs);
 356:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 27


 357:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBSMENR, Periphs);
 358:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 359:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 360:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 361:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 362:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 363:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMASMEN       LL_AHB1_GRP1_DisableClockSleep\n
 364:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     MIFSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 365:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_DisableClockSleep\n
 366:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 367:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     TSCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 368:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 369:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRYPSMEN      LL_AHB1_GRP1_DisableClockSleep
 370:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 371:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 372:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 373:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 374:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 375:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 376:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 377:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 378:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 379:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 380:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 381:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 382:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 383:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 384:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBSMENR, Periphs);
 385:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 386:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 387:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 388:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 389:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 390:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 391:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 392:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 393:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 394:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 395:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 396:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 397:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_EnableClock\n
 398:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_EnableClock\n
 399:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_EnableClock\n
 400:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_EnableClock\n
 401:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_EnableClock\n
 402:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_EnableClock\n
 403:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_EnableClock\n
 404:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_EnableClock\n
 405:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_EnableClock\n
 406:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_EnableClock\n
 407:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_EnableClock\n
 408:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_EnableClock\n
 409:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_EnableClock\n
 410:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_EnableClock\n
 411:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_EnableClock\n
 412:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_EnableClock\n
 413:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_EnableClock\n
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 28


 414:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_EnableClock\n
 415:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_EnableClock
 416:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 417:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 418:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 419:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 420:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 421:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 422:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 423:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 424:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 425:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 426:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 427:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 428:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 429:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 430:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 431:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 432:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 433:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 434:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 435:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 436:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 437:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 438:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 439:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 440:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 441:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 253              		.loc 2 441 1
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 16
 256              		@ frame_needed = 1, uses_anonymous_args = 0
 257 0000 80B5     		push	{r7, lr}
 258              		.cfi_def_cfa_offset 8
 259              		.cfi_offset 7, -8
 260              		.cfi_offset 14, -4
 261 0002 84B0     		sub	sp, sp, #16
 262              		.cfi_def_cfa_offset 24
 263 0004 00AF     		add	r7, sp, #0
 264              		.cfi_def_cfa_register 7
 265 0006 7860     		str	r0, [r7, #4]
 442:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 443:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 266              		.loc 2 443 3
 267 0008 074B     		ldr	r3, .L13
 268 000a 996B     		ldr	r1, [r3, #56]
 269 000c 064B     		ldr	r3, .L13
 270 000e 7A68     		ldr	r2, [r7, #4]
 271 0010 0A43     		orrs	r2, r1
 272 0012 9A63     		str	r2, [r3, #56]
 444:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 445:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 273              		.loc 2 445 12
 274 0014 044B     		ldr	r3, .L13
 275 0016 9B6B     		ldr	r3, [r3, #56]
 276 0018 7A68     		ldr	r2, [r7, #4]
 277 001a 1340     		ands	r3, r2
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 29


 278              		.loc 2 445 10
 279 001c FB60     		str	r3, [r7, #12]
 446:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 280              		.loc 2 446 3
 281 001e FB68     		ldr	r3, [r7, #12]
 447:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 282              		.loc 2 447 1
 283 0020 C046     		nop
 284 0022 BD46     		mov	sp, r7
 285 0024 04B0     		add	sp, sp, #16
 286              		@ sp needed
 287 0026 80BD     		pop	{r7, pc}
 288              	.L14:
 289              		.align	2
 290              	.L13:
 291 0028 00100240 		.word	1073876992
 292              		.cfi_endproc
 293              	.LFE157:
 295              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
 296              		.align	2
 299              	CHANNEL_OFFSET_TAB:
 300 0000 081C3044 		.ascii	"\010\0340DXl\200"
 300      586C80
 301              		.section	.rodata.OFFSET_TAB_CCMRx,"a"
 302              		.align	2
 305              	OFFSET_TAB_CCMRx:
 306 0000 00000000 		.ascii	"\000\000\000\000\004\000\004"
 306      040004
 307              		.section	.rodata.SHIFT_TAB_OCxx,"a"
 308              		.align	2
 311              	SHIFT_TAB_OCxx:
 312 0000 00000800 		.ascii	"\000\000\010\000\000\000\010"
 312      000008
 313              		.section	.rodata.SHIFT_TAB_ICxx,"a"
 314              		.align	2
 317              	SHIFT_TAB_ICxx:
 318 0000 00000800 		.ascii	"\000\000\010\000\000\000\010"
 318      000008
 319              		.section	.rodata.SHIFT_TAB_CCxP,"a"
 320              		.align	2
 323              	SHIFT_TAB_CCxP:
 324 0000 00000400 		.ascii	"\000\000\004\000\010\000\014"
 324      08000C
 325              		.section	.text.LL_TIM_EnableCounter,"ax",%progbits
 326              		.align	1
 327              		.syntax unified
 328              		.code	16
 329              		.thumb_func
 330              		.fpu softvfp
 332              	LL_TIM_EnableCounter:
 333              	.LFB826:
 334              		.file 3 "../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h"
   1:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
   2:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ******************************************************************************
   3:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @file    stm32l0xx_ll_tim.h
   4:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @author  MCD Application Team
   5:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 30


   6:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ******************************************************************************
   7:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @attention
   8:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
   9:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * All rights reserved.</center></h2>
  11:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
  12:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * the "License"; You may not use this file except in compliance with the
  14:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * License. You may obtain a copy of the License at:
  15:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
  17:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ******************************************************************************
  18:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  19:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  20:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #ifndef __STM32L0xx_LL_TIM_H
  22:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __STM32L0xx_LL_TIM_H
  23:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  24:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #ifdef __cplusplus
  25:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** extern "C" {
  26:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif
  27:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  28:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  29:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #include "stm32l0xx.h"
  30:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  31:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @addtogroup STM32L0xx_LL_Driver
  32:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
  33:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  34:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  35:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined (TIM2) || defined (TIM3) || defined (TIM21) || defined (TIM22) || defined (TIM6) || def
  36:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  37:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  38:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
  39:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  40:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  41:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  42:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  43:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
  44:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
  45:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  46:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
  47:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
  48:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  49:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 1: NA */
  50:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  51:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 3: NA */
  52:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  53:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x00U,   /* 5: NA */
  54:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0x04U    /* 6: TIMx_CH4  */
  55:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** };
  56:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  57:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
  58:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
  59:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  60:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 1: - NA */
  61:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  62:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 3: - NA */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 31


  63:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  64:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 5: - NA */
  65:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U             /* 6: OC4M, OC4FE, OC4PE */
  66:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** };
  67:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  68:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  69:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
  70:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
  71:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 1: - NA */
  72:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  73:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 3: - NA */
  74:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  75:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 5: - NA */
  76:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U             /* 6: CC4S, IC4PSC, IC4F */
  77:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** };
  78:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  79:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
  80:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
  81:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 0: CC1P */
  82:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 1: NA */
  83:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   4U,            /* 2: CC2P */
  84:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 3: NA */
  85:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   8U,            /* 4: CC3P */
  86:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   0U,            /* 5: NA */
  87:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   12U            /* 6: CC4P */
  88:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** };
  89:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  90:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
  91:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
  92:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  93:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  94:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
  95:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
  96:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
  97:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
  98:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
  99:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 100:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Remap mask definitions */
 101:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIMx_OR_RMP_SHIFT  16U
 102:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIMx_OR_RMP_MASK   0x0000FFFFU
 103:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM2_OR_RMP_MASK   ((TIM2_OR_ETR_RMP | TIM2_OR_TI4_RMP ) << TIMx_OR_RMP_SHIFT)
 104:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM21_OR_RMP_MASK  ((TIM21_OR_ETR_RMP | TIM21_OR_TI1_RMP | TIM21_OR_TI2_RMP) << TIMx_OR_RMP
 105:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM22_OR_RMP_MASK  ((TIM22_OR_ETR_RMP | TIM22_OR_TI1_RMP) << TIMx_OR_RMP_SHIFT)
 106:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM3)
 107:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM3_OR_RMP_MASK   ((TIM3_OR_ETR_RMP | TIM3_OR_TI1_RMP | TIM3_OR_TI2_RMP | \
 108:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                              TIM3_OR_TI4_RMP) << TIMx_OR_RMP_SHIFT)
 109:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* TIM3 */
 110:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 111:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 112:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 113:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 114:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 115:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 116:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 117:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 118:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 119:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 32


 120:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 121:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 122:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 123:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 124:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 125:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 126:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 127:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval none
 128:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 129:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 130:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 131:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 132:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U : 6U)
 133:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 134:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 135:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 136:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 137:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 138:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 139:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 140:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 141:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 142:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 143:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 144:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 145:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 146:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 147:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 148:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** typedef struct
 149:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 150:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 151:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 152:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 153:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 154:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    @ref LL_TIM_SetPrescaler().*/
 155:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 156:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 157:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
 158:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 159:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 160:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    @ref LL_TIM_SetCounterMode().*/
 161:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 162:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
 163:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 164:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 165:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 166:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    be a number between 0x0000 and 0xFFFFFFFF.
 167:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 168:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 169:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    @ref LL_TIM_SetAutoReload().*/
 170:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 171:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 172:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 173:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 174:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 175:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                    @ref LL_TIM_SetClockDivision().*/
 176:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** } LL_TIM_InitTypeDef;
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 33


 177:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 178:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 179:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 180:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 181:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** typedef struct
 182:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 183:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 184:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 185:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 186:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 187:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_OC_SetMode().*/
 188:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 189:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 190:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 191:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 192:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions
 193:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
 194:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 195:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 196:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 197:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 198:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 199:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                LL_TIM_OC_SetCompareCHx (x=1..6).*/
 200:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 201:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 202:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 203:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 204:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 205:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_OC_SetPolarity().*/
 206:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 207:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 208:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 209:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 210:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 211:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 212:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 213:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 214:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** typedef struct
 215:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 216:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 217:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 218:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 219:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 220:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 221:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPolarity().*/
 222:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 223:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 224:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 225:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 226:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 227:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_IC_SetActiveInput().*/
 228:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 229:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 230:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 231:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 232:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 233:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPrescaler().*/
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 34


 234:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 235:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 236:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 237:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 238:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 239:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                @ref LL_TIM_IC_SetFilter().*/
 240:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 241:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 242:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 243:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 244:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 245:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 246:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** typedef struct
 247:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 248:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 249:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 250:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 251:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 252:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_SetEncoderMode().*/
 253:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 254:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 255:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 256:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 257:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 258:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 259:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 260:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 261:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 262:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 263:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 264:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 265:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 266:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 267:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 268:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 269:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 270:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 271:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 272:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
 273:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 274:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 275:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 276:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 277:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 278:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 279:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 280:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 281:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 282:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 283:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 284:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 285:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 286:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 287:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 288:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 289:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 290:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 35


 291:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 292:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 293:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 294:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 295:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 296:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
 297:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 298:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 299:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 300:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 301:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 302:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
 303:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 304:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 305:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 306:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 307:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 308:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 309:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 310:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 311:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 312:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 313:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 314:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 315:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 316:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 317:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 318:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 319:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
 320:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 321:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 322:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 323:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 324:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 325:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 326:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 327:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 328:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
 329:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 330:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 331:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 332:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 333:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 334:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 335:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 336:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 337:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 338:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
 339:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 340:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 341:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 342:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
 343:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 344:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 345:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 346:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 347:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 36


 348:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 349:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 350:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 351:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 352:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 353:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 354:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 355:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 356:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 357:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 358:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 359:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter stops counting at 
 360:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter is not stopped at 
 361:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 362:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 363:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 364:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 365:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 366:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 367:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 368:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 369:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 370:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        /*!< The counter counts up and 
 371:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        /*!<The counter counts up and d
 372:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 373:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 374:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 375:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 376:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 377:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 378:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 379:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 380:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 381:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 382:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 383:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 384:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 385:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 386:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 387:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 388:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 389:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 390:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 391:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 392:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 393:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 394:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 395:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 396:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 397:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 398:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 399:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 400:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 401:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 402:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 403:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 404:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 37


 405:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 406:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 407:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 408:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 409:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 410:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 411:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 412:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 413:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 414:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 415:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 416:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 417:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 418:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 419:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
 420:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 421:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 422:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 423:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 424:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 425:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 426:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 427:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 428:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 429:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 430:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 431:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 432:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 433:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 434:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
 435:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 436:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 437:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 438:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 439:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 440:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 441:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 442:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 443:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 444:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 445:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 446:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 447:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 448:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 449:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 450:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 451:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 452:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 453:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 454:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 455:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 456:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 457:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 458:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 459:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 460:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 461:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 38


 462:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 463:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 464:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 465:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 466:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 467:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 468:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, ca
 469:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 470:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 471:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 472:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 473:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 474:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 475:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 476:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 477:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 478:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 479:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
 480:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 481:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 482:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 483:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
 484:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 485:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 486:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 487:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 488:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 489:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 490:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 491:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 492:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 493:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 494:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 495:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 496:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 497:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 498:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 499:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
 500:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 501:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 502:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 503:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 504:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 505:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 506:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 507:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 508:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 509:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 510:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 511:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 512:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 513:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 514:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 515:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 516:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 517:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 518:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 39


 519:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 520:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 521:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 522:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                               
 523:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                               
 524:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)             
 525:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 526:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 527:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 528:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 529:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
 530:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 531:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 532:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 533:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 534:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 535:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 536:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
 537:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 538:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 539:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 540:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 541:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 542:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 543:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 544:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 545:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 546:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 547:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 548:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 549:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 550:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 551:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 552:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 553:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 554:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 555:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 556:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
 557:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 558:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 559:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                         
 560:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                       
 561:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                       
 562:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                     
 563:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                       
 564:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                     
 565:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                     
 566:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 567:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 568:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 569:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 570:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 571:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 572:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 573:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 574:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 575:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 40


 576:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 577:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 578:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 579:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 580:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 581:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 582:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 583:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 584:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 585:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 586:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
 587:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 588:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 589:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 590:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 591:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 592:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 593:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 594:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 595:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 596:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 597:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
 598:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 599:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 600:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 601:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 602:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 603:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 604:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 605:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 606:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 607:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 608:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 609:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 610:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 611:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 612:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 613:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 614:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 615:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 616:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 617:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 618:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 619:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 620:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
 621:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 622:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 623:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
 624:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
 625:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
 626:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
 627:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
 628:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
 629:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
 630:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
 631:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
 632:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 41


 633:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
 634:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
 635:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
 636:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
 637:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
 638:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
 639:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                     
 640:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 641:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 642:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 643:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 644:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
 645:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 646:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 647:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
 648:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
 649:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
 650:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
 651:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
 652:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
 653:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
 654:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
 655:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
 656:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
 657:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
 658:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
 659:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
 660:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
 661:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
 662:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
 663:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
 664:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
 665:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 666:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 667:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 668:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 669:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 670:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_ETR_RMP  TIM2 External Trigger Remap
 671:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 672:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 673:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_GPIO     TIM2_OR_RMP_MASK                                             /
 674:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM_TIM2_REMAP_HSI_SUPPORT)
 675:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_HSI      (TIM2_OR_ETR_RMP_1 | TIM2_OR_ETR_RMP_0 | TIM2_OR_RMP_MASK)   /
 676:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM_TIM2_REMAP_HSI_SUPPORT) */
 677:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM_TIM2_REMAP_HSI48_SUPPORT)
 678:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_HSI48    (TIM2_OR_ETR_RMP_2 | TIM2_OR_RMP_MASK)                       /
 679:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM_TIM2_REMAP_HSI48_SUPPORT) */
 680:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_LSE      (TIM2_OR_ETR_RMP_2 | TIM2_OR_ETR_RMP_0 | TIM2_OR_RMP_MASK)   /
 681:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_COMP2    (TIM2_OR_ETR_RMP_2 | TIM2_OR_ETR_RMP_1 | TIM2_OR_RMP_MASK)   /
 682:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_ETR_RMP_COMP1    (TIM2_OR_ETR_RMP | TIM2_OR_RMP_MASK)                         /
 683:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 684:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 685:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 686:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 687:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 688:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI4_RMP  TIM2 Timer Input Ch4 Remap
 689:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 42


 690:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 691:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_GPIO      TIM2_OR_RMP_MASK                           /*!< TIM2 input ca
 692:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP2     (TIM2_OR_TI4_RMP_0 | TIM2_OR_RMP_MASK)     /*!< TIM2 input ca
 693:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP1     (TIM2_OR_TI4_RMP_1 | TIM2_OR_RMP_MASK)     /*!< TIM2 input ca
 694:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 695:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 696:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 697:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 698:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM3_OR_ETR_RMP)
 699:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_ETR_RMP  TIM3 External Trigger Remap
 700:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 701:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 702:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_ETR_RMP_GPIO         TIM3_OR_RMP_MASK                               /*!< TIM3_E
 703:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_ETR_RMP_HSI48DIV6    (TIM3_OR_ETR_RMP_1 | TIM3_OR_RMP_MASK)         /*!< TIM3_E
 704:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 705:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 706:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 707:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM3_OR_ETR_RMP) */
 708:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 709:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM3_OR_TI1_RMP) || defined(TIM3_OR_TI2_RMP) || defined(TIM3_OR_TI4_RMP)
 710:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI_RMP  TIM3 External Inputs Remap
 711:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 712:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 713:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI1_USB_SOF      TIM3_OR_RMP_MASK                           /*!< TIM3_TI
 714:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI1_GPIO         (TIM3_OR_TI1_RMP | TIM3_OR_RMP_MASK)       /*!< TIM3_TI
 715:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 716:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI2_GPIO_DEF     TIM3_OR_RMP_MASK                           /*!< Mapping
 717:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI2_GPIOB5_AF4   (TIM3_OR_TI2_RMP | TIM3_OR_RMP_MASK)       /*!< Mapping
 718:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 719:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI4_GPIO_DEF     (0x00000000U | TIM3_OR_RMP_MASK)           /*!< Mapping
 720:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM3_TI_RMP_TI4_GPIOC9_AF2   (TIM3_OR_TI4_RMP | TIM3_OR_RMP_MASK)       /*!< Mapping
 721:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 722:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 723:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 724:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /*defined(TIM3_OR_TI1_RMP) or defined(TIM3_OR_TI2_RMP) or defined(TIM3_OR_TI4_RMP)*/
 725:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 726:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM21_ETR_RMP  TIM21 External Trigger Remap
 727:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 728:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 729:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_ETR_RMP_GPIO  TIM21_OR_RMP_MASK                           /*!< TIM21_ETR is co
 730:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_ETR_RMP_COMP2 (TIM21_OR_ETR_RMP_0 | TIM21_OR_RMP_MASK)    /*!< TIM21_ETR is co
 731:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_ETR_RMP_COMP1 (TIM21_OR_ETR_RMP_1 | TIM21_OR_RMP_MASK)    /*!< TIM21_ETR is co
 732:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_ETR_RMP_LSE   (TIM21_OR_ETR_RMP | TIM21_OR_RMP_MASK)      /*!< TIM21_ETR is co
 733:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 734:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 735:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 736:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 737:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM21_TI1_RMP  TIM21 External Input Ch1 Remap
 738:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 739:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 740:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_GPIO    TIM21_OR_RMP_MASK                                             
 741:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_RTC_WK  (TIM21_OR_TI1_RMP_0 | TIM21_OR_RMP_MASK)                      
 742:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_HSE_RTC (TIM21_OR_TI1_RMP_1 | TIM21_OR_RMP_MASK)                      
 743:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_MSI     (TIM21_OR_TI1_RMP_1 | TIM21_OR_TI1_RMP_0 | TIM21_OR_RMP_MASK) 
 744:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_LSE     (TIM21_OR_TI1_RMP_2 | TIM21_OR_RMP_MASK)                      
 745:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_LSI     (TIM21_OR_TI1_RMP_2 | TIM21_OR_TI1_RMP_0 | TIM21_OR_RMP_MASK) 
 746:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_COMP1   (TIM21_OR_TI1_RMP_2 | TIM21_OR_TI1_RMP_1 | TIM21_OR_RMP_MASK) 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 43


 747:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI1_RMP_MCO     (TIM21_OR_TI1_RMP | TIM21_OR_RMP_MASK)                        
 748:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 749:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 750:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 751:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 752:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM21_TI2_RMP  TIM21 External Input Ch2 Remap
 753:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 754:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 755:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI2_RMP_GPIO    TIM21_OR_RMP_MASK                            /*!< TIM21_TI2 is
 756:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM21_TI2_RMP_COMP2   (TIM21_OR_TI2_RMP | TIM21_OR_RMP_MASK)       /*!< TIM21_TI2 is
 757:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 758:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 759:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 760:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 761:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM22_OR_ETR_RMP)
 762:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 763:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM22_ETR_RMP  TIM22 External Trigger Remap
 764:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 765:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 766:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_ETR_RMP_GPIO  TIM22_OR_RMP_MASK                           /*!< TIM22_ETR is co
 767:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_ETR_RMP_COMP2 (TIM22_OR_ETR_RMP_0 | TIM22_OR_RMP_MASK)    /*!< TIM22_ETR is co
 768:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_ETR_RMP_COMP1 (TIM22_OR_ETR_RMP_1 | TIM22_OR_RMP_MASK)    /*!< TIM22_ETR is co
 769:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_ETR_RMP_LSE   (TIM22_OR_ETR_RMP | TIM22_OR_RMP_MASK)      /*!< TIM22_ETR is co
 770:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 771:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 772:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 773:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM22_OR_ETR_RMP) */
 774:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 775:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #if defined(TIM22_OR_TI1_RMP)
 776:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM22_TI1_RMP  TIM22 External Input Ch1 Remap
 777:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 778:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 779:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_TI1_RMP_GPIO1  TIM22_OR_RMP_MASK                            /*!< TIM22_TI1 is 
 780:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_TI1_RMP_COMP2  (TIM22_OR_TI1_RMP_0 | TIM22_OR_RMP_MASK)     /*!< TIM22_TI1 is 
 781:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_TI1_RMP_COMP1  (TIM22_OR_TI1_RMP_1 | TIM22_OR_RMP_MASK)     /*!< TIM22_TI1 is 
 782:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_TIM22_TI1_RMP_GPIO2  (TIM22_OR_TI1_RMP | TIM22_OR_RMP_MASK)       /*!< TIM22_TI1 is 
 783:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 784:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 785:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 786:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #endif /* defined(TIM22_OR_TI1_RMP) */
 787:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 788:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 789:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 790:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 791:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 792:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 793:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
 794:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
 795:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 796:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 797:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 798:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
 799:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 800:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 801:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 802:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Write a value in TIM register.
 803:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 44


 804:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __REG__ Register to be written
 805:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
 806:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 807:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 808:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VAL
 809:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 810:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 811:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Read a value in TIM register.
 812:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
 813:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __REG__ Register to be read
 814:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Register value
 815:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 816:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
 817:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 818:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 819:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 820:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 821:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
 822:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 823:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 824:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 825:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 826:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
 827:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
 828:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
 829:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
 830:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
 831:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 832:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
 833:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
 834:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 835:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 836:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
 837:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
 838:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
 839:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __PSC__ prescaler
 840:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
 841:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
 842:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 843:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
 844:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))
 845:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 846:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 847:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
 848:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         active/inactive delay.
 849:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
 850:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
 851:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __PSC__ prescaler
 852:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
 853:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
 854:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 855:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
 856:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
 857:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
 858:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 859:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 860:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 45


 861:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (when the timer operates in one pulse mode).
 862:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
 863:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
 864:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __PSC__ prescaler
 865:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
 866:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
 867:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
 868:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 869:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
 870:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
 871:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
 872:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 873:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 874:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
 875:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
 876:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
 877:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
 878:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
 879:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
 880:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
 881:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
 882:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 883:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
 884:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
 885:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 886:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 887:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 888:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 889:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 890:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 891:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 892:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 893:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
 894:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 895:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 896:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
 897:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
 898:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 899:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 900:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 901:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
 902:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
 903:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 904:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 905:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable timer counter.
 906:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
 907:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 908:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 909:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 910:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
 911:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 335              		.loc 3 911 1
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 8
 338              		@ frame_needed = 1, uses_anonymous_args = 0
 339 0000 80B5     		push	{r7, lr}
 340              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 46


 341              		.cfi_offset 7, -8
 342              		.cfi_offset 14, -4
 343 0002 82B0     		sub	sp, sp, #8
 344              		.cfi_def_cfa_offset 16
 345 0004 00AF     		add	r7, sp, #0
 346              		.cfi_def_cfa_register 7
 347 0006 7860     		str	r0, [r7, #4]
 912:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 348              		.loc 3 912 3
 349 0008 7B68     		ldr	r3, [r7, #4]
 350 000a 1B68     		ldr	r3, [r3]
 351 000c 0122     		movs	r2, #1
 352 000e 1A43     		orrs	r2, r3
 353 0010 7B68     		ldr	r3, [r7, #4]
 354 0012 1A60     		str	r2, [r3]
 913:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 355              		.loc 3 913 1
 356 0014 C046     		nop
 357 0016 BD46     		mov	sp, r7
 358 0018 02B0     		add	sp, sp, #8
 359              		@ sp needed
 360 001a 80BD     		pop	{r7, pc}
 361              		.cfi_endproc
 362              	.LFE826:
 364              		.section	.text.LL_TIM_EnableUpdateEvent,"ax",%progbits
 365              		.align	1
 366              		.syntax unified
 367              		.code	16
 368              		.thumb_func
 369              		.fpu softvfp
 371              	LL_TIM_EnableUpdateEvent:
 372              	.LFB829:
 914:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 915:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 916:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable timer counter.
 917:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
 918:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 919:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 920:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 921:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
 922:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 923:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 924:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 925:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 926:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 927:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
 928:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
 929:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 930:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
 931:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 932:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
 933:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 934:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
 935:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 936:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 937:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 938:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable update event generation.
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 47


 939:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
 940:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 941:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 942:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 943:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
 944:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 373              		.loc 3 944 1
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 8
 376              		@ frame_needed = 1, uses_anonymous_args = 0
 377 0000 80B5     		push	{r7, lr}
 378              		.cfi_def_cfa_offset 8
 379              		.cfi_offset 7, -8
 380              		.cfi_offset 14, -4
 381 0002 82B0     		sub	sp, sp, #8
 382              		.cfi_def_cfa_offset 16
 383 0004 00AF     		add	r7, sp, #0
 384              		.cfi_def_cfa_register 7
 385 0006 7860     		str	r0, [r7, #4]
 945:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
 386              		.loc 3 945 3
 387 0008 7B68     		ldr	r3, [r7, #4]
 388 000a 1B68     		ldr	r3, [r3]
 389 000c 0222     		movs	r2, #2
 390 000e 9343     		bics	r3, r2
 391 0010 1A00     		movs	r2, r3
 392 0012 7B68     		ldr	r3, [r7, #4]
 393 0014 1A60     		str	r2, [r3]
 946:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 394              		.loc 3 946 1
 395 0016 C046     		nop
 396 0018 BD46     		mov	sp, r7
 397 001a 02B0     		add	sp, sp, #8
 398              		@ sp needed
 399 001c 80BD     		pop	{r7, pc}
 400              		.cfi_endproc
 401              	.LFE829:
 403              		.section	.text.LL_TIM_EnableARRPreload,"ax",%progbits
 404              		.align	1
 405              		.syntax unified
 406              		.code	16
 407              		.thumb_func
 408              		.fpu softvfp
 410              	LL_TIM_EnableARRPreload:
 411              	.LFB838:
 947:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 948:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 949:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable update event generation.
 950:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
 951:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 952:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 953:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 954:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
 955:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 956:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
 957:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 958:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 48


 959:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 960:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
 961:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
 962:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 963:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
 964:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 965:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
 966:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 967:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
 968:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 969:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 970:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 971:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set update event source
 972:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
 973:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
 974:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *        - Counter overflow/underflow
 975:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *        - Setting the UG bit
 976:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *        - Update generation through the slave mode controller
 977:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
 978:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
 979:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
 980:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 981:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
 982:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
 983:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
 984:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
 985:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 986:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
 987:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 988:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 989:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 990:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
 991:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
 992:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get actual event update source
 993:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
 994:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
 995:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
 996:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
 997:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
 998:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
 999:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
1000:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1001:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
1002:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1003:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1004:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1005:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
1006:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
1007:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1008:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
1009:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1010:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1011:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1012:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1013:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
1014:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1015:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 49


1016:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1017:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1018:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1019:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
1020:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
1021:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1022:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1023:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1024:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1025:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1026:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
1027:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1028:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
1029:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1030:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1031:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1032:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
1033:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1034:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1035:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       by a timer instance.
1036:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1037:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       requires a timer reset to avoid unexpected direction
1038:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       due to DIR bit readonly in center aligned mode.
1039:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
1040:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
1041:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1042:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
1043:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1044:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1045:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1046:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1047:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1048:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1049:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1050:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
1051:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1052:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
1053:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1054:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1055:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1056:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get actual counter mode.
1057:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1058:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1059:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       by a timer instance.
1060:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
1061:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
1062:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1063:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1064:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1065:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1066:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1067:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1068:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1069:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1070:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
1071:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1072:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t counter_mode;
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 50


1073:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1074:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
1075:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1076:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   if (counter_mode == 0U)
1077:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   {
1078:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****     counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1079:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   }
1080:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1081:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return counter_mode;
1082:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1083:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1084:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1085:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
1086:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
1087:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1088:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1089:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1090:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
1091:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 412              		.loc 3 1091 1
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 8
 415              		@ frame_needed = 1, uses_anonymous_args = 0
 416 0000 80B5     		push	{r7, lr}
 417              		.cfi_def_cfa_offset 8
 418              		.cfi_offset 7, -8
 419              		.cfi_offset 14, -4
 420 0002 82B0     		sub	sp, sp, #8
 421              		.cfi_def_cfa_offset 16
 422 0004 00AF     		add	r7, sp, #0
 423              		.cfi_def_cfa_register 7
 424 0006 7860     		str	r0, [r7, #4]
1092:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 425              		.loc 3 1092 3
 426 0008 7B68     		ldr	r3, [r7, #4]
 427 000a 1B68     		ldr	r3, [r3]
 428 000c 8022     		movs	r2, #128
 429 000e 1A43     		orrs	r2, r3
 430 0010 7B68     		ldr	r3, [r7, #4]
 431 0012 1A60     		str	r2, [r3]
1093:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 432              		.loc 3 1093 1
 433 0014 C046     		nop
 434 0016 BD46     		mov	sp, r7
 435 0018 02B0     		add	sp, sp, #8
 436              		@ sp needed
 437 001a 80BD     		pop	{r7, pc}
 438              		.cfi_endproc
 439              	.LFE838:
 441              		.section	.text.LL_TIM_SetClockSource,"ax",%progbits
 442              		.align	1
 443              		.syntax unified
 444              		.code	16
 445              		.thumb_func
 446              		.fpu softvfp
 448              	LL_TIM_SetClockSource:
 449              	.LFB896:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 51


1094:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1095:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1096:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
1097:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
1098:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1099:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1100:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1101:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
1102:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1103:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
1104:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1105:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1106:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1107:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
1108:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
1109:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1110:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1111:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1112:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
1113:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1114:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
1115:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1116:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1117:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1118:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
1119:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (when supported) and the digital filters.
1120:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1121:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1122:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       instance.
1123:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
1124:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1125:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
1126:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1127:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1128:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1129:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1130:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1131:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
1132:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1133:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
1134:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1135:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1136:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1137:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
1138:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         generators (when supported) and the digital filters.
1139:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1140:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1141:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       instance.
1142:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
1143:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1144:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1145:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1146:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1147:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1148:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1149:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
1150:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 52


1151:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
1152:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1153:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1154:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1155:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the counter value.
1156:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
1157:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1158:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF)
1159:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1160:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1161:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
1162:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1163:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
1164:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1165:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1166:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1167:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the counter value.
1168:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
1169:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1170:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF)
1171:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1172:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
1173:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1174:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
1175:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1176:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1177:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1178:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the current direction of the counter
1179:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
1180:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1181:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1182:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
1183:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
1184:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1185:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
1186:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1187:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1188:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1189:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1190:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1191:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the prescaler value.
1192:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
1193:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
1194:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
1195:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
1196:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
1197:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1198:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
1199:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1200:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1201:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
1202:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1203:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
1204:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1205:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1206:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1207:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the prescaler value.
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 53


1208:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
1209:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1210:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
1211:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1212:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
1213:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1214:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
1215:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1216:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1217:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1218:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the auto-reload value.
1219:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
1220:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
1221:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
1222:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1223:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
1224:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1225:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1226:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
1227:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1228:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
1229:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1230:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1231:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1232:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the auto-reload value.
1233:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
1234:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1235:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Auto-reload value
1236:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1237:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
1238:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1239:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
1240:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1241:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1242:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1243:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
1244:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1245:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1246:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
1247:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
1248:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1249:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1250:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
1251:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
1252:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1253:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
1254:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1255:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1256:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1257:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1258:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
1259:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1260:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
1261:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1262:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1263:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1264:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 54


1265:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
1266:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1267:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1268:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1269:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1270:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1271:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
1272:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1273:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
1274:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1275:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1276:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1277:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
1278:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
1279:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
1280:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
1281:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel
1282:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1283:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1284:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1285:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1286:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1287:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1288:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1289:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1290:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1291:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1292:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
1293:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1294:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1295:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1296:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
1297:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
1298:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
1299:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
1300:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel
1301:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1302:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1303:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1304:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1305:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1306:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1307:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1308:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1309:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1310:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1311:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
1312:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1313:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1314:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1315:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
1316:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
1317:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
1318:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
1319:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel
1320:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1321:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 55


1322:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1323:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1324:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1325:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1326:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1327:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1328:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1329:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1330:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
1331:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1332:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1333:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1334:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
1335:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1336:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1337:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
1338:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
1339:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1340:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1341:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Configure an output channel.
1342:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
1343:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
1344:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
1345:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
1346:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
1347:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
1348:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
1349:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
1350:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1351:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1352:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1353:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1354:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1355:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1356:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
1357:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
1358:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1359:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1360:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
1361:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1362:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1363:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1364:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
1365:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
1366:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
1367:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1368:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1369:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1370:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
1371:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
1372:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
1373:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
1374:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
1375:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode
1376:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1377:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1378:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 56


1379:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1380:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1381:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1382:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
1383:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
1384:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
1385:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
1386:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
1387:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
1388:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
1389:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
1390:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
1391:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1392:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1393:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
1394:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1395:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1396:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1397:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT
1398:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1399:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1400:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1401:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
1402:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
1403:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
1404:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
1405:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode
1406:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1407:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1408:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1409:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1410:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1411:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1412:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1413:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
1414:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
1415:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
1416:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
1417:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
1418:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
1419:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
1420:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
1421:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1422:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
1423:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1424:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1425:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1426:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT
1427:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1428:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1429:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1430:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
1431:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
1432:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
1433:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
1434:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity
1435:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 57


1436:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1437:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1438:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1439:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1440:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1441:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
1442:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
1443:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
1444:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1445:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1446:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
1447:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1448:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1449:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
1450:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1451:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1452:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1453:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
1454:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
1455:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
1456:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
1457:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity
1458:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1459:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1460:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1461:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1462:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1463:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1464:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1465:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
1466:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
1467:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1468:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
1469:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1470:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1471:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
1472:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1473:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1474:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1475:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
1476:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
1477:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
1478:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
1479:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
1480:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast
1481:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1482:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1483:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1484:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1485:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1486:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1487:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1488:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1489:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
1490:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1491:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1492:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 58


1493:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
1494:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1495:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1496:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1497:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1498:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
1499:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
1500:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
1501:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
1502:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast
1503:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1504:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1505:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1506:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1507:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1508:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1509:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1510:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1511:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
1512:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1513:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1514:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1515:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
1516:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1517:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1518:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1519:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1520:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
1521:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
1522:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
1523:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
1524:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
1525:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1526:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1527:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1528:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1529:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1530:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1531:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1532:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1533:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
1534:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1535:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1536:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1537:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
1538:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
1539:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1540:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1541:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1542:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
1543:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
1544:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
1545:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
1546:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload
1547:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1548:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1549:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 59


1550:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1551:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1552:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1553:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1554:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1555:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
1556:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1557:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1558:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1559:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
1560:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1561:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1562:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1563:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
1564:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
1565:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
1566:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
1567:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload
1568:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1569:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1570:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1571:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1572:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1573:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1574:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1575:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1576:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
1577:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1578:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1579:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1580:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
1581:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1582:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1583:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1584:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
1585:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
1586:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
1587:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
1588:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
1589:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1590:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1591:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1592:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1593:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1594:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1595:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1596:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1597:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
1598:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1599:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1600:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1601:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
1602:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
1603:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1604:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1605:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1606:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 60


1607:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
1608:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
1609:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
1610:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
1611:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
1612:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
1613:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear
1614:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1615:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1616:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1617:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1618:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1619:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1620:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1621:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1622:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
1623:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1624:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1625:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1626:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
1627:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1628:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1629:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1630:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
1631:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
1632:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
1633:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
1634:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
1635:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
1636:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear
1637:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1638:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1639:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1640:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1641:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1642:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1643:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1644:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1645:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
1646:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1647:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1648:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1649:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
1650:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1651:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1652:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1653:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
1654:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
1655:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
1656:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
1657:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
1658:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
1659:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
1660:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
1661:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
1662:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1663:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 61


1664:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1665:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1666:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1667:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1668:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1669:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1670:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
1671:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1672:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1673:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1674:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
1675:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
1676:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1677:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1678:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1679:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
1680:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
1681:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
1682:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
1683:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1684:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
1685:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1686:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1687:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
1688:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1689:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
1690:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1691:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1692:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1693:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
1694:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
1695:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
1696:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
1697:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1698:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
1699:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1700:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1701:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
1702:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1703:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
1704:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1705:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1706:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1707:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
1708:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
1709:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel is supported by a timer instance.
1710:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
1711:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1712:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
1713:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1714:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1715:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
1716:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1717:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
1718:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1719:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1720:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 62


1721:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
1722:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
1723:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
1724:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
1725:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1726:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
1727:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1728:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1729:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
1730:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1731:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
1732:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1733:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1734:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1735:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
1736:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
1737:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
1738:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
1739:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1740:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
1741:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1742:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
1743:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1744:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
1745:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1746:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1747:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1748:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
1749:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
1750:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
1751:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
1752:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1753:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
1754:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1755:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
1756:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1757:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
1758:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1759:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1760:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1761:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
1762:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
1763:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
1764:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
1765:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1766:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
1767:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1768:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
1769:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1770:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
1771:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1772:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1773:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1774:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
1775:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
1776:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
1777:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 63


1778:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1779:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
1780:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1781:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
1782:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1783:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
1784:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1785:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1786:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1787:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
1788:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1789:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1790:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
1791:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
1792:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1793:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1794:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Configure input channel.
1795:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
1796:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
1797:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
1798:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
1799:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
1800:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
1801:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
1802:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
1803:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
1804:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
1805:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
1806:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
1807:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
1808:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
1809:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
1810:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
1811:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
1812:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
1813:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
1814:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
1815:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1816:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1817:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1818:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1819:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1820:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1821:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
1822:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
1823:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
1824:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
1825:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
1826:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1827:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1828:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
1829:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1830:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1831:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1832:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
1833:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))       
1834:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              << SHIFT_TAB_ICxx[iChannel]);
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 64


1835:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
1836:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
1837:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1838:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1839:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1840:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the active input.
1841:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
1842:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
1843:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
1844:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
1845:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1846:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1847:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1848:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1849:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1850:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1851:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
1852:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
1853:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
1854:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
1855:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1856:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1857:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
1858:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1859:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1860:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1861:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
1862:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1863:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1864:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1865:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the current active input.
1866:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
1867:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
1868:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
1869:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
1870:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1871:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1872:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1873:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1874:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1875:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1876:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1877:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
1878:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
1879:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
1880:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1881:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
1882:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1883:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1884:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1885:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
1886:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1887:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1888:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1889:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
1890:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
1891:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 65


1892:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
1893:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
1894:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1895:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1896:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1897:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1898:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1899:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1900:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
1901:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1902:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1903:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1904:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1905:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1906:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1907:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
1908:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1909:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1910:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1911:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
1912:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1913:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1914:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1915:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
1916:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
1917:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
1918:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
1919:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
1920:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1921:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1922:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1923:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1924:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1925:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1926:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1927:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1928:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1929:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1930:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1931:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1932:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
1933:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1934:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1935:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1936:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
1937:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1938:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1939:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1940:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the input filter duration.
1941:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
1942:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
1943:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
1944:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
1945:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1946:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1947:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1948:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 66


1949:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1950:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1951:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
1952:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
1953:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
1954:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
1955:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
1956:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
1957:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
1958:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
1959:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
1960:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
1961:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
1962:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
1963:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
1964:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
1965:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
1966:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
1967:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
1968:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
1969:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
1970:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
1971:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
1972:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1973:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1974:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
1975:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
1976:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
1977:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
1978:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the input filter duration.
1979:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
1980:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
1981:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
1982:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
1983:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
1984:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1985:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1986:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1987:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1988:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1989:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1990:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
1991:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
1992:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
1993:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
1994:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
1995:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
1996:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
1997:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
1998:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
1999:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
2000:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
2001:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
2002:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
2003:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
2004:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
2005:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 67


2006:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2007:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
2008:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2009:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2010:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2011:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
2012:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2013:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2014:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2015:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the input channel polarity.
2016:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
2017:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
2018:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
2019:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
2020:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
2021:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
2022:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
2023:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
2024:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2025:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2026:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2027:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2028:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2029:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2030:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
2031:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
2032:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
2033:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
2034:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2035:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2036:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
2037:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2038:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2039:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
2040:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
2041:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2042:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2043:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2044:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
2045:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
2046:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
2047:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
2048:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
2049:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
2050:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
2051:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
2052:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
2053:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2054:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2055:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2056:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2057:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2058:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2059:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2060:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
2061:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
2062:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 68


2063:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2064:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
2065:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2066:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2067:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
2068:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
2069:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2070:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2071:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2072:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
2073:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
2074:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance provides an XOR input.
2075:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
2076:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2077:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2078:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2079:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
2080:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2081:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
2082:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2083:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2084:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2085:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
2086:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
2087:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance provides an XOR input.
2088:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
2089:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2090:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2091:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2092:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
2093:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2094:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
2095:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2096:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2097:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2098:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
2099:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
2100:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * a timer instance provides an XOR input.
2101:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
2102:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2103:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2104:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2105:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
2106:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2107:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
2108:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2109:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2110:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2111:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
2112:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2113:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
2114:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
2115:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2116:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2117:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2118:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
2119:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 69


2120:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
2121:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2122:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2123:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2124:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
2125:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2126:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
2127:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
2128:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2129:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2130:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2131:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
2132:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2133:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
2134:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2135:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2136:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2137:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
2138:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2139:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
2140:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
2141:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2142:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2143:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2144:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
2145:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2146:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
2147:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2148:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2149:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2150:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
2151:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2152:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
2153:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
2154:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2155:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2156:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2157:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
2158:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2159:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
2160:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2161:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2162:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2163:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2164:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2165:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2166:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
2167:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2168:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2169:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2170:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
2171:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
2172:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2173:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2174:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
2175:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2176:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 70


2177:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2178:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
2179:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2180:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
2181:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2182:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2183:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2184:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
2185:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2186:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2187:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
2188:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2189:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2190:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2191:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
2192:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2193:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
2194:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2195:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2196:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2197:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
2198:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2199:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2200:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
2201:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2202:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2203:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2204:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
2205:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2206:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
2207:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2208:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2209:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2210:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
2211:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
2212:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
2213:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       function. This timer input must be configured by calling
2214:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
2215:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
2216:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
2217:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2218:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2219:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
2220:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
2221:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2222:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
2223:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
2224:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
2225:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
2226:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2227:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2228:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
2229:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 450              		.loc 3 2229 1
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 8
 453              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 71


 454 0000 80B5     		push	{r7, lr}
 455              		.cfi_def_cfa_offset 8
 456              		.cfi_offset 7, -8
 457              		.cfi_offset 14, -4
 458 0002 82B0     		sub	sp, sp, #8
 459              		.cfi_def_cfa_offset 16
 460 0004 00AF     		add	r7, sp, #0
 461              		.cfi_def_cfa_register 7
 462 0006 7860     		str	r0, [r7, #4]
 463 0008 3960     		str	r1, [r7]
2230:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 464              		.loc 3 2230 3
 465 000a 7B68     		ldr	r3, [r7, #4]
 466 000c 9B68     		ldr	r3, [r3, #8]
 467 000e 054A     		ldr	r2, .L19
 468 0010 1A40     		ands	r2, r3
 469 0012 3B68     		ldr	r3, [r7]
 470 0014 1A43     		orrs	r2, r3
 471 0016 7B68     		ldr	r3, [r7, #4]
 472 0018 9A60     		str	r2, [r3, #8]
2231:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 473              		.loc 3 2231 1
 474 001a C046     		nop
 475 001c BD46     		mov	sp, r7
 476 001e 02B0     		add	sp, sp, #8
 477              		@ sp needed
 478 0020 80BD     		pop	{r7, pc}
 479              	.L20:
 480 0022 C046     		.align	2
 481              	.L19:
 482 0024 F8BFFFFF 		.word	-16392
 483              		.cfi_endproc
 484              	.LFE896:
 486              		.section	.text.LL_TIM_SetTriggerOutput,"ax",%progbits
 487              		.align	1
 488              		.syntax unified
 489              		.code	16
 490              		.thumb_func
 491              		.fpu softvfp
 493              	LL_TIM_SetTriggerOutput:
 494              	.LFB898:
2232:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2233:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2234:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
2235:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
2236:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
2237:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
2238:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2239:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
2240:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
2241:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
2242:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
2243:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2244:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2245:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
2246:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2247:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 72


2248:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2249:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2250:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2251:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2252:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2253:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2254:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
2255:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2256:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2257:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2258:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
2259:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
2260:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
2261:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
2262:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2263:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
2264:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
2265:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
2266:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
2267:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
2268:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
2269:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
2270:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
2271:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
2272:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2273:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2274:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
2275:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 495              		.loc 3 2275 1
 496              		.cfi_startproc
 497              		@ args = 0, pretend = 0, frame = 8
 498              		@ frame_needed = 1, uses_anonymous_args = 0
 499 0000 80B5     		push	{r7, lr}
 500              		.cfi_def_cfa_offset 8
 501              		.cfi_offset 7, -8
 502              		.cfi_offset 14, -4
 503 0002 82B0     		sub	sp, sp, #8
 504              		.cfi_def_cfa_offset 16
 505 0004 00AF     		add	r7, sp, #0
 506              		.cfi_def_cfa_register 7
 507 0006 7860     		str	r0, [r7, #4]
 508 0008 3960     		str	r1, [r7]
2276:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 509              		.loc 3 2276 3
 510 000a 7B68     		ldr	r3, [r7, #4]
 511 000c 5B68     		ldr	r3, [r3, #4]
 512 000e 7022     		movs	r2, #112
 513 0010 9343     		bics	r3, r2
 514 0012 1A00     		movs	r2, r3
 515 0014 3B68     		ldr	r3, [r7]
 516 0016 1A43     		orrs	r2, r3
 517 0018 7B68     		ldr	r3, [r7, #4]
 518 001a 5A60     		str	r2, [r3, #4]
2277:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 519              		.loc 3 2277 1
 520 001c C046     		nop
 521 001e BD46     		mov	sp, r7
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 73


 522 0020 02B0     		add	sp, sp, #8
 523              		@ sp needed
 524 0022 80BD     		pop	{r7, pc}
 525              		.cfi_endproc
 526              	.LFE898:
 528              		.section	.text.LL_TIM_DisableMasterSlaveMode,"ax",%progbits
 529              		.align	1
 530              		.syntax unified
 531              		.code	16
 532              		.thumb_func
 533              		.fpu softvfp
 535              	LL_TIM_DisableMasterSlaveMode:
 536              	.LFB902:
2278:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2279:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2280:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
2281:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2282:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2283:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
2284:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2285:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
2286:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
2287:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
2288:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
2289:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
2290:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2291:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2292:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
2293:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2294:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
2295:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2296:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2297:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2298:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
2299:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2300:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2301:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
2302:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2303:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
2304:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
2305:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
2306:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
2307:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
2308:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
2309:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
2310:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
2311:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
2312:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2313:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2314:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
2315:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2316:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
2317:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2318:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2319:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2320:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
2321:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 74


2322:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2323:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
2324:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2325:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2326:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2327:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
2328:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2329:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
2330:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2331:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2332:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2333:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
2334:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2335:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2336:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
2337:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2338:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2339:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2340:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
2341:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 537              		.loc 3 2341 1
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 8
 540              		@ frame_needed = 1, uses_anonymous_args = 0
 541 0000 80B5     		push	{r7, lr}
 542              		.cfi_def_cfa_offset 8
 543              		.cfi_offset 7, -8
 544              		.cfi_offset 14, -4
 545 0002 82B0     		sub	sp, sp, #8
 546              		.cfi_def_cfa_offset 16
 547 0004 00AF     		add	r7, sp, #0
 548              		.cfi_def_cfa_register 7
 549 0006 7860     		str	r0, [r7, #4]
2342:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 550              		.loc 3 2342 3
 551 0008 7B68     		ldr	r3, [r7, #4]
 552 000a 9B68     		ldr	r3, [r3, #8]
 553 000c 8022     		movs	r2, #128
 554 000e 9343     		bics	r3, r2
 555 0010 1A00     		movs	r2, r3
 556 0012 7B68     		ldr	r3, [r7, #4]
 557 0014 9A60     		str	r2, [r3, #8]
2343:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 558              		.loc 3 2343 1
 559 0016 C046     		nop
 560 0018 BD46     		mov	sp, r7
 561 001a 02B0     		add	sp, sp, #8
 562              		@ sp needed
 563 001c 80BD     		pop	{r7, pc}
 564              		.cfi_endproc
 565              	.LFE902:
 567              		.section	.text.LL_TIM_ClearFlag_UPDATE,"ax",%progbits
 568              		.align	1
 569              		.syntax unified
 570              		.code	16
 571              		.thumb_func
 572              		.fpu softvfp
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 75


 574              	LL_TIM_ClearFlag_UPDATE:
 575              	.LFB907:
2344:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2345:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2346:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief Indicates whether the Master/Slave mode is enabled.
2347:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2348:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * a timer instance can operate as a slave timer.
2349:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
2350:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2351:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2352:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2353:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
2354:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2355:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
2356:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2357:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2358:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2359:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Configure the external trigger (ETR) input.
2360:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
2361:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a timer instance provides an external trigger input.
2362:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
2363:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         SMCR         ETPS          LL_TIM_ConfigETR\n
2364:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         SMCR         ETF           LL_TIM_ConfigETR
2365:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2366:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ETRPolarity This parameter can be one of the following values:
2367:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
2368:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
2369:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ETRPrescaler This parameter can be one of the following values:
2370:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
2371:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
2372:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
2373:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
2374:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  ETRFilter This parameter can be one of the following values:
2375:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
2376:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
2377:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
2378:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
2379:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
2380:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
2381:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
2382:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
2383:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
2384:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
2385:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
2386:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
2387:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
2388:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
2389:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
2390:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
2391:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2392:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2393:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescale
2394:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****                                       uint32_t ETRFilter)
2395:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2396:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | 
2397:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2398:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 76


2399:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2400:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2401:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2402:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2403:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
2404:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2405:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2406:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2407:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Configures the timer DMA burst feature.
2408:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
2409:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       not a timer instance supports the DMA burst mode.
2410:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
2411:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         DCR          DBA           LL_TIM_ConfigDMABurst
2412:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2413:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  DMABurstBaseAddress This parameter can be one of the following values:
2414:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
2415:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
2416:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
2417:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
2418:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
2419:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
2420:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
2421:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
2422:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
2423:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
2424:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
2425:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
2426:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
2427:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
2428:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
2429:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
2430:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR
2431:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  DMABurstLength This parameter can be one of the following values:
2432:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
2433:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
2434:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
2435:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
2436:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
2437:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
2438:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
2439:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
2440:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
2441:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
2442:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
2443:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
2444:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
2445:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
2446:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
2447:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
2448:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
2449:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
2450:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2451:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2452:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_
2453:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2454:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
2455:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 77


2456:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2457:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2458:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2459:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2460:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2461:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
2462:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2463:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2464:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2465:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Remap TIM inputs (input channel, internal/external triggers).
2466:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
2467:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *       a some timer inputs can be remapped.
2468:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll TIM2_OR     ETR_RMP      LL_TIM_SetRemap\n
2469:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM2_OR     TI4_RMP      LL_TIM_SetRemap\n
2470:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM21_OR    ETR_RMP      LL_TIM_SetRemap\n
2471:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM21_OR    TI1_RMP      LL_TIM_SetRemap\n
2472:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM21_OR    TI2_RMP      LL_TIM_SetRemap\n
2473:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM22_OR    ETR_RMP      LL_TIM_SetRemap\n
2474:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM22_OR    TI1_RMP      LL_TIM_SetRemap\n
2475:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3_OR     ETR_RMP      LL_TIM_SetRemap\n
2476:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3_OR     TI1_RMP      LL_TIM_SetRemap\n
2477:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3_OR     TI2_RMP      LL_TIM_SetRemap\n
2478:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3_OR     TI4_RMP      LL_TIM_SetRemap
2479:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2480:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  Remap Remap params depends on the TIMx. Description available only
2481:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         in CHM version of the User Manual (not in .pdf).
2482:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         Otherwise see Reference Manual description of OR registers.
2483:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2484:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         Below description summarizes "Timer Instance" and "Remap" param combinations:
2485:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2486:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM2: any combination of ETR_RMP, TI4_RMP where
2487:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2488:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
2489:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_GPIO
2490:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_HSI   (*)
2491:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_HSI48 (*)
2492:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_LSE
2493:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_COMP2
2494:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETR_RMP_COMP1
2495:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2496:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
2497:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO
2498:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1
2499:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2
2500:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2501:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM3: any combination of the following values        (**)
2502:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2503:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values    (**)
2504:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETR_RMP_GPIO
2505:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETR_RMP_HSI48DIV6
2506:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2507:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI_RMP_TI1 can be one of the following values (**)
2508:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI1_USB_SOF
2509:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI1_GPIO
2510:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2511:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI_RMP_TI2 can be one of the following values (**)
2512:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI2_GPIO_DEF
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 78


2513:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI2_GPIOB5_AF4
2514:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2515:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI_RMP_TI4 can be one of the following values (**)
2516:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI4_GPIO_DEF
2517:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI_RMP_TI4_GPIOC9_AF2
2518:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2519:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM21: any combination of ETR_RMP, TI1_RMP, TI2_RMP where
2520:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2521:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
2522:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_ETR_RMP_GPIO
2523:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_ETR_RMP_COMP2
2524:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_ETR_RMP_COMP1
2525:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_ETR_RMP_LSE
2526:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2527:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
2528:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_GPIO
2529:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_RTC_WK
2530:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_HSE_RTC
2531:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_MSI
2532:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_LSE
2533:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_LSI
2534:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_COMP1
2535:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI1_RMP_MCO
2536:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2537:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
2538:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI2_RMP_GPIO
2539:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM21_TI2_RMP_COMP2
2540:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2541:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         TIM22: any combination of ETR_RMP, TI1_RMP where  (**)
2542:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2543:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values (**)
2544:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_ETR_RMP_GPIO
2545:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_ETR_RMP_COMP2
2546:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_ETR_RMP_COMP1
2547:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_ETR_RMP_LSE
2548:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2549:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values (**)
2550:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_TI1_RMP_GPIO1
2551:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_TI1_RMP_COMP2
2552:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_TI1_RMP_COMP1
2553:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM22_TI1_RMP_GPIO2
2554:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *
2555:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (*) Value not defined in all devices. \n
2556:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (*) Register not available in all devices.
2557:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2558:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2559:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
2560:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2561:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK));
2562:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2563:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2564:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2565:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2566:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2567:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2568:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
2569:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 79


2570:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2571:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2572:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the update interrupt flag (UIF).
2573:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
2574:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2575:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2576:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2577:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
2578:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 576              		.loc 3 2578 1
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 8
 579              		@ frame_needed = 1, uses_anonymous_args = 0
 580 0000 80B5     		push	{r7, lr}
 581              		.cfi_def_cfa_offset 8
 582              		.cfi_offset 7, -8
 583              		.cfi_offset 14, -4
 584 0002 82B0     		sub	sp, sp, #8
 585              		.cfi_def_cfa_offset 16
 586 0004 00AF     		add	r7, sp, #0
 587              		.cfi_def_cfa_register 7
 588 0006 7860     		str	r0, [r7, #4]
2579:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 589              		.loc 3 2579 3
 590 0008 7B68     		ldr	r3, [r7, #4]
 591 000a 0222     		movs	r2, #2
 592 000c 5242     		rsbs	r2, r2, #0
 593 000e 1A61     		str	r2, [r3, #16]
2580:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 594              		.loc 3 2580 1
 595 0010 C046     		nop
 596 0012 BD46     		mov	sp, r7
 597 0014 02B0     		add	sp, sp, #8
 598              		@ sp needed
 599 0016 80BD     		pop	{r7, pc}
 600              		.cfi_endproc
 601              	.LFE907:
 603              		.section	.text.LL_TIM_EnableIT_UPDATE,"ax",%progbits
 604              		.align	1
 605              		.syntax unified
 606              		.code	16
 607              		.thumb_func
 608              		.fpu softvfp
 610              	LL_TIM_EnableIT_UPDATE:
 611              	.LFB927:
2581:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2582:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2583:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
2584:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
2585:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2586:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2587:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2588:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
2589:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2590:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
2591:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2592:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 80


2593:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2594:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
2595:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
2596:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2597:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2598:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2599:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
2600:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2601:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
2602:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2603:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2604:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2605:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 inte
2606:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
2607:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2608:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2609:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2610:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
2611:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2612:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
2613:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2614:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2615:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2616:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 interrupt flag (CC2F).
2617:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
2618:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2619:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2620:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2621:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
2622:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2623:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
2624:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2625:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2626:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2627:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 inte
2628:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
2629:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2630:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2631:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2632:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)
2633:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2634:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
2635:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2636:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2637:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2638:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 interrupt flag (CC3F).
2639:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
2640:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2641:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2642:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2643:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
2644:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2645:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
2646:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2647:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2648:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2649:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 inte
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 81


2650:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
2651:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2652:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2653:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2654:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)
2655:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2656:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
2657:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2658:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2659:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2660:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 interrupt flag (CC4F).
2661:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
2662:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2663:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2664:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2665:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
2666:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2667:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
2668:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2669:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2670:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2671:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 inte
2672:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
2673:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2674:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2675:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2676:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)
2677:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2678:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
2679:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2680:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2681:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2682:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the trigger interrupt flag (TIF).
2683:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_ClearFlag_TRIG
2684:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2685:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2686:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2687:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)
2688:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2689:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_TIF));
2690:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2691:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2692:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2693:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).
2694:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_IsActiveFlag_TRIG
2695:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2696:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2697:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2698:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)
2699:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2700:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL);
2701:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2702:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2703:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2704:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).
2705:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_ClearFlag_CC1OVR
2706:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 82


2707:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2708:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2709:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)
2710:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2711:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
2712:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2713:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2714:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2715:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set
2716:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (Capture/Compare 1 interrupt is pending).
2717:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_IsActiveFlag_CC1OVR
2718:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2719:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2720:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2721:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)
2722:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2723:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL);
2724:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2725:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2726:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2727:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).
2728:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_ClearFlag_CC2OVR
2729:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2730:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2731:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2732:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)
2733:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2734:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
2735:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2736:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2737:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2738:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set
2739:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (Capture/Compare 2 over-capture interrupt is pending).
2740:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_IsActiveFlag_CC2OVR
2741:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2742:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2743:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2744:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)
2745:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2746:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL);
2747:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2748:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2749:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2750:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).
2751:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_ClearFlag_CC3OVR
2752:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2753:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2754:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2755:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)
2756:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2757:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF));
2758:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2759:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2760:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2761:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set
2762:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (Capture/Compare 3 over-capture interrupt is pending).
2763:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_IsActiveFlag_CC3OVR
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 83


2764:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2765:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2766:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2767:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)
2768:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2769:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL);
2770:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2771:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2772:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2773:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).
2774:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_ClearFlag_CC4OVR
2775:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2776:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2777:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2778:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)
2779:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2780:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF));
2781:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2782:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2783:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2784:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set
2785:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   *         (Capture/Compare 4 over-capture interrupt is pending).
2786:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_IsActiveFlag_CC4OVR
2787:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2788:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2789:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2790:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)
2791:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
2792:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL);
2793:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
2794:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2795:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2796:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @}
2797:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2798:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** 
2799:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /** @defgroup TIM_LL_EF_IT_Management IT-Management
2800:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @{
2801:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2802:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** /**
2803:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @brief  Enable update interrupt (UIE).
2804:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
2805:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @param  TIMx Timer instance
2806:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   * @retval None
2807:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   */
2808:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
2809:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** {
 612              		.loc 3 2809 1
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 8
 615              		@ frame_needed = 1, uses_anonymous_args = 0
 616 0000 80B5     		push	{r7, lr}
 617              		.cfi_def_cfa_offset 8
 618              		.cfi_offset 7, -8
 619              		.cfi_offset 14, -4
 620 0002 82B0     		sub	sp, sp, #8
 621              		.cfi_def_cfa_offset 16
 622 0004 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 84


 623              		.cfi_def_cfa_register 7
 624 0006 7860     		str	r0, [r7, #4]
2810:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 625              		.loc 3 2810 3
 626 0008 7B68     		ldr	r3, [r7, #4]
 627 000a DB68     		ldr	r3, [r3, #12]
 628 000c 0122     		movs	r2, #1
 629 000e 1A43     		orrs	r2, r3
 630 0010 7B68     		ldr	r3, [r7, #4]
 631 0012 DA60     		str	r2, [r3, #12]
2811:../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_tim.h **** }
 632              		.loc 3 2811 1
 633 0014 C046     		nop
 634 0016 BD46     		mov	sp, r7
 635 0018 02B0     		add	sp, sp, #8
 636              		@ sp needed
 637 001a 80BD     		pop	{r7, pc}
 638              		.cfi_endproc
 639              	.LFE927:
 641              		.section	.bss.s,"aw",%nobits
 642              		.align	2
 645              	s:
 646 0000 00000000 		.space	4
 647              		.section	.text.timer_init,"ax",%progbits
 648              		.align	1
 649              		.syntax unified
 650              		.code	16
 651              		.thumb_func
 652              		.fpu softvfp
 654              	timer_init:
 655              	.LFB1186:
 656              		.file 4 "../../libraries/system_time/system_time.c"
   1:../../libraries/system_time/system_time.c **** #include "system_time.h"
   2:../../libraries/system_time/system_time.c **** 
   3:../../libraries/system_time/system_time.c **** #include "board.h"
   4:../../libraries/system_time/system_time.c **** #include "common.h"
   5:../../libraries/system_time/system_time.c **** 
   6:../../libraries/system_time/system_time.c **** #define TIMER_FREQ               (1000000)
   7:../../libraries/system_time/system_time.c **** #define PRESCALER                (((SYSCLK_FREQ) / TIMER_FREQ) - 1)
   8:../../libraries/system_time/system_time.c **** #define AUTORELOAD               0xFFFF
   9:../../libraries/system_time/system_time.c **** 
  10:../../libraries/system_time/system_time.c **** #define ST_TICKS_TO_US(ticks)    (ticks)
  11:../../libraries/system_time/system_time.c **** #define ST_TICKS_TO_MS(ticks)    ((ticks) / 1000)
  12:../../libraries/system_time/system_time.c **** 
  13:../../libraries/system_time/system_time.c **** typedef struct {
  14:../../libraries/system_time/system_time.c ****   uint32_t overrun_cnt;
  15:../../libraries/system_time/system_time.c **** } state_t;
  16:../../libraries/system_time/system_time.c **** 
  17:../../libraries/system_time/system_time.c **** static state_t s;
  18:../../libraries/system_time/system_time.c **** 
  19:../../libraries/system_time/system_time.c **** static void timer_init(void)
  20:../../libraries/system_time/system_time.c **** {
 657              		.loc 4 20 1
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 16
 660              		@ frame_needed = 1, uses_anonymous_args = 0
 661 0000 80B5     		push	{r7, lr}
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 85


 662              		.cfi_def_cfa_offset 8
 663              		.cfi_offset 7, -8
 664              		.cfi_offset 14, -4
 665 0002 84B0     		sub	sp, sp, #16
 666              		.cfi_def_cfa_offset 24
 667 0004 00AF     		add	r7, sp, #0
 668              		.cfi_def_cfa_register 7
  21:../../libraries/system_time/system_time.c ****   SYSTEM_TIME_CLK_EN();
 669              		.loc 4 21 3
 670 0006 0120     		movs	r0, #1
 671 0008 FFF7FEFF 		bl	LL_APB1_GRP1_EnableClock
  22:../../libraries/system_time/system_time.c **** 
  23:../../libraries/system_time/system_time.c ****   LL_TIM_InitTypeDef timer_config = { 0 };
 672              		.loc 4 23 22
 673 000c 3B00     		movs	r3, r7
 674 000e 1800     		movs	r0, r3
 675 0010 1023     		movs	r3, #16
 676 0012 1A00     		movs	r2, r3
 677 0014 0021     		movs	r1, #0
 678 0016 FFF7FEFF 		bl	memset
  24:../../libraries/system_time/system_time.c **** 
  25:../../libraries/system_time/system_time.c ****   timer_config.Prescaler = PRESCALER;
 679              		.loc 4 25 26
 680 001a 3B00     		movs	r3, r7
 681 001c 1722     		movs	r2, #23
 682 001e 1A80     		strh	r2, [r3]
  26:../../libraries/system_time/system_time.c ****   timer_config.CounterMode = LL_TIM_COUNTERMODE_UP;
 683              		.loc 4 26 28
 684 0020 3B00     		movs	r3, r7
 685 0022 0022     		movs	r2, #0
 686 0024 5A60     		str	r2, [r3, #4]
  27:../../libraries/system_time/system_time.c ****   timer_config.Autoreload = AUTORELOAD;
 687              		.loc 4 27 27
 688 0026 3B00     		movs	r3, r7
 689 0028 1D4A     		ldr	r2, .L26
 690 002a 9A60     		str	r2, [r3, #8]
  28:../../libraries/system_time/system_time.c ****   timer_config.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 691              		.loc 4 28 30
 692 002c 3B00     		movs	r3, r7
 693 002e 0022     		movs	r2, #0
 694 0030 DA60     		str	r2, [r3, #12]
  29:../../libraries/system_time/system_time.c **** 
  30:../../libraries/system_time/system_time.c ****   LL_TIM_Init(SYSTEM_TIME_TIMER, &timer_config);
 695              		.loc 4 30 3
 696 0032 3A00     		movs	r2, r7
 697 0034 8023     		movs	r3, #128
 698 0036 DB05     		lsls	r3, r3, #23
 699 0038 1100     		movs	r1, r2
 700 003a 1800     		movs	r0, r3
 701 003c FFF7FEFF 		bl	LL_TIM_Init
  31:../../libraries/system_time/system_time.c ****   LL_TIM_EnableARRPreload(SYSTEM_TIME_TIMER);
 702              		.loc 4 31 3
 703 0040 8023     		movs	r3, #128
 704 0042 DB05     		lsls	r3, r3, #23
 705 0044 1800     		movs	r0, r3
 706 0046 FFF7FEFF 		bl	LL_TIM_EnableARRPreload
  32:../../libraries/system_time/system_time.c ****   LL_TIM_SetClockSource(SYSTEM_TIME_TIMER, LL_TIM_CLOCKSOURCE_INTERNAL);
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 86


 707              		.loc 4 32 3
 708 004a 8023     		movs	r3, #128
 709 004c DB05     		lsls	r3, r3, #23
 710 004e 0021     		movs	r1, #0
 711 0050 1800     		movs	r0, r3
 712 0052 FFF7FEFF 		bl	LL_TIM_SetClockSource
  33:../../libraries/system_time/system_time.c ****   LL_TIM_SetTriggerOutput(SYSTEM_TIME_TIMER, LL_TIM_TRGO_RESET);
 713              		.loc 4 33 3
 714 0056 8023     		movs	r3, #128
 715 0058 DB05     		lsls	r3, r3, #23
 716 005a 0021     		movs	r1, #0
 717 005c 1800     		movs	r0, r3
 718 005e FFF7FEFF 		bl	LL_TIM_SetTriggerOutput
  34:../../libraries/system_time/system_time.c ****   LL_TIM_DisableMasterSlaveMode(SYSTEM_TIME_TIMER);
 719              		.loc 4 34 3
 720 0062 8023     		movs	r3, #128
 721 0064 DB05     		lsls	r3, r3, #23
 722 0066 1800     		movs	r0, r3
 723 0068 FFF7FEFF 		bl	LL_TIM_DisableMasterSlaveMode
  35:../../libraries/system_time/system_time.c ****   LL_TIM_EnableCounter(SYSTEM_TIME_TIMER);
 724              		.loc 4 35 3
 725 006c 8023     		movs	r3, #128
 726 006e DB05     		lsls	r3, r3, #23
 727 0070 1800     		movs	r0, r3
 728 0072 FFF7FEFF 		bl	LL_TIM_EnableCounter
  36:../../libraries/system_time/system_time.c **** 
  37:../../libraries/system_time/system_time.c ****   LL_TIM_EnableUpdateEvent(SYSTEM_TIME_TIMER);
 729              		.loc 4 37 3
 730 0076 8023     		movs	r3, #128
 731 0078 DB05     		lsls	r3, r3, #23
 732 007a 1800     		movs	r0, r3
 733 007c FFF7FEFF 		bl	LL_TIM_EnableUpdateEvent
  38:../../libraries/system_time/system_time.c ****   LL_TIM_EnableIT_UPDATE(SYSTEM_TIME_TIMER);
 734              		.loc 4 38 3
 735 0080 8023     		movs	r3, #128
 736 0082 DB05     		lsls	r3, r3, #23
 737 0084 1800     		movs	r0, r3
 738 0086 FFF7FEFF 		bl	LL_TIM_EnableIT_UPDATE
  39:../../libraries/system_time/system_time.c **** 
  40:../../libraries/system_time/system_time.c ****   NVIC_SetPriority(SYSTEM_TIME_TIMER_IRQn, SYSTEM_TIME_PRIORITY);
 739              		.loc 4 40 3
 740 008a 0421     		movs	r1, #4
 741 008c 0F20     		movs	r0, #15
 742 008e FFF7FEFF 		bl	__NVIC_SetPriority
  41:../../libraries/system_time/system_time.c ****   NVIC_EnableIRQ(SYSTEM_TIME_TIMER_IRQn);
 743              		.loc 4 41 3
 744 0092 0F20     		movs	r0, #15
 745 0094 FFF7FEFF 		bl	__NVIC_EnableIRQ
  42:../../libraries/system_time/system_time.c **** }
 746              		.loc 4 42 1
 747 0098 C046     		nop
 748 009a BD46     		mov	sp, r7
 749 009c 04B0     		add	sp, sp, #16
 750              		@ sp needed
 751 009e 80BD     		pop	{r7, pc}
 752              	.L27:
 753              		.align	2
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 87


 754              	.L26:
 755 00a0 FFFF0000 		.word	65535
 756              		.cfi_endproc
 757              	.LFE1186:
 759              		.section	.text.system_time_cmp_ticks,"ax",%progbits
 760              		.align	1
 761              		.global	system_time_cmp_ticks
 762              		.syntax unified
 763              		.code	16
 764              		.thumb_func
 765              		.fpu softvfp
 767              	system_time_cmp_ticks:
 768              	.LFB1187:
  43:../../libraries/system_time/system_time.c **** 
  44:../../libraries/system_time/system_time.c **** inline uint32_t system_time_cmp_ticks(uint32_t old_time, uint32_t new_time)
  45:../../libraries/system_time/system_time.c **** {
 769              		.loc 4 45 1
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 8
 772              		@ frame_needed = 1, uses_anonymous_args = 0
 773 0000 80B5     		push	{r7, lr}
 774              		.cfi_def_cfa_offset 8
 775              		.cfi_offset 7, -8
 776              		.cfi_offset 14, -4
 777 0002 82B0     		sub	sp, sp, #8
 778              		.cfi_def_cfa_offset 16
 779 0004 00AF     		add	r7, sp, #0
 780              		.cfi_def_cfa_register 7
 781 0006 7860     		str	r0, [r7, #4]
 782 0008 3960     		str	r1, [r7]
  46:../../libraries/system_time/system_time.c ****   if (new_time < old_time) {
 783              		.loc 4 46 6
 784 000a 3A68     		ldr	r2, [r7]
 785 000c 7B68     		ldr	r3, [r7, #4]
 786 000e 9A42     		cmp	r2, r3
 787 0010 06D2     		bcs	.L29
  47:../../libraries/system_time/system_time.c ****     return (AUTORELOAD - old_time) + new_time;
 788              		.loc 4 47 36
 789 0012 3A68     		ldr	r2, [r7]
 790 0014 7B68     		ldr	r3, [r7, #4]
 791 0016 D31A     		subs	r3, r2, r3
 792 0018 054A     		ldr	r2, .L31
 793 001a 9446     		mov	ip, r2
 794 001c 6344     		add	r3, r3, ip
 795 001e 02E0     		b	.L30
 796              	.L29:
  48:../../libraries/system_time/system_time.c ****   }
  49:../../libraries/system_time/system_time.c ****   return new_time - old_time;
 797              		.loc 4 49 19
 798 0020 3A68     		ldr	r2, [r7]
 799 0022 7B68     		ldr	r3, [r7, #4]
 800 0024 D31A     		subs	r3, r2, r3
 801              	.L30:
  50:../../libraries/system_time/system_time.c **** }
 802              		.loc 4 50 1
 803 0026 1800     		movs	r0, r3
 804 0028 BD46     		mov	sp, r7
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 88


 805 002a 02B0     		add	sp, sp, #8
 806              		@ sp needed
 807 002c 80BD     		pop	{r7, pc}
 808              	.L32:
 809 002e C046     		.align	2
 810              	.L31:
 811 0030 FFFF0000 		.word	65535
 812              		.cfi_endproc
 813              	.LFE1187:
 815              		.section	.text.system_time_cmp_us,"ax",%progbits
 816              		.align	1
 817              		.global	system_time_cmp_us
 818              		.syntax unified
 819              		.code	16
 820              		.thumb_func
 821              		.fpu softvfp
 823              	system_time_cmp_us:
 824              	.LFB1188:
  51:../../libraries/system_time/system_time.c **** 
  52:../../libraries/system_time/system_time.c **** inline uint32_t system_time_cmp_us(uint32_t old_time, uint32_t new_time)
  53:../../libraries/system_time/system_time.c **** {
 825              		.loc 4 53 1
 826              		.cfi_startproc
 827              		@ args = 0, pretend = 0, frame = 16
 828              		@ frame_needed = 1, uses_anonymous_args = 0
 829 0000 80B5     		push	{r7, lr}
 830              		.cfi_def_cfa_offset 8
 831              		.cfi_offset 7, -8
 832              		.cfi_offset 14, -4
 833 0002 84B0     		sub	sp, sp, #16
 834              		.cfi_def_cfa_offset 24
 835 0004 00AF     		add	r7, sp, #0
 836              		.cfi_def_cfa_register 7
 837 0006 7860     		str	r0, [r7, #4]
 838 0008 3960     		str	r1, [r7]
  54:../../libraries/system_time/system_time.c ****   uint32_t tick_diff = system_time_cmp_ticks(old_time, new_time);
 839              		.loc 4 54 24
 840 000a 3A68     		ldr	r2, [r7]
 841 000c 7B68     		ldr	r3, [r7, #4]
 842 000e 1100     		movs	r1, r2
 843 0010 1800     		movs	r0, r3
 844 0012 FFF7FEFF 		bl	system_time_cmp_ticks
 845 0016 0300     		movs	r3, r0
 846 0018 FB60     		str	r3, [r7, #12]
  55:../../libraries/system_time/system_time.c **** 
  56:../../libraries/system_time/system_time.c ****   return ST_TICKS_TO_US(tick_diff);
 847              		.loc 4 56 10
 848 001a FB68     		ldr	r3, [r7, #12]
  57:../../libraries/system_time/system_time.c **** }
 849              		.loc 4 57 1
 850 001c 1800     		movs	r0, r3
 851 001e BD46     		mov	sp, r7
 852 0020 04B0     		add	sp, sp, #16
 853              		@ sp needed
 854 0022 80BD     		pop	{r7, pc}
 855              		.cfi_endproc
 856              	.LFE1188:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 89


 858              		.global	__aeabi_uidiv
 859              		.section	.text.system_time_cmp_ms,"ax",%progbits
 860              		.align	1
 861              		.global	system_time_cmp_ms
 862              		.syntax unified
 863              		.code	16
 864              		.thumb_func
 865              		.fpu softvfp
 867              	system_time_cmp_ms:
 868              	.LFB1189:
  58:../../libraries/system_time/system_time.c **** 
  59:../../libraries/system_time/system_time.c **** inline uint32_t system_time_cmp_ms(uint32_t old_time, uint32_t new_time)
  60:../../libraries/system_time/system_time.c **** {
 869              		.loc 4 60 1
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 16
 872              		@ frame_needed = 1, uses_anonymous_args = 0
 873 0000 80B5     		push	{r7, lr}
 874              		.cfi_def_cfa_offset 8
 875              		.cfi_offset 7, -8
 876              		.cfi_offset 14, -4
 877 0002 84B0     		sub	sp, sp, #16
 878              		.cfi_def_cfa_offset 24
 879 0004 00AF     		add	r7, sp, #0
 880              		.cfi_def_cfa_register 7
 881 0006 7860     		str	r0, [r7, #4]
 882 0008 3960     		str	r1, [r7]
  61:../../libraries/system_time/system_time.c ****   uint32_t tick_diff = system_time_cmp_ticks(old_time, new_time);
 883              		.loc 4 61 24
 884 000a 3A68     		ldr	r2, [r7]
 885 000c 7B68     		ldr	r3, [r7, #4]
 886 000e 1100     		movs	r1, r2
 887 0010 1800     		movs	r0, r3
 888 0012 FFF7FEFF 		bl	system_time_cmp_ticks
 889 0016 0300     		movs	r3, r0
 890 0018 FB60     		str	r3, [r7, #12]
  62:../../libraries/system_time/system_time.c **** 
  63:../../libraries/system_time/system_time.c ****   return ST_TICKS_TO_MS(tick_diff);
 891              		.loc 4 63 10
 892 001a FB68     		ldr	r3, [r7, #12]
 893 001c FA22     		movs	r2, #250
 894 001e 9100     		lsls	r1, r2, #2
 895 0020 1800     		movs	r0, r3
 896 0022 FFF7FEFF 		bl	__aeabi_uidiv
 897 0026 0300     		movs	r3, r0
  64:../../libraries/system_time/system_time.c **** }
 898              		.loc 4 64 1
 899 0028 1800     		movs	r0, r3
 900 002a BD46     		mov	sp, r7
 901 002c 04B0     		add	sp, sp, #16
 902              		@ sp needed
 903 002e 80BD     		pop	{r7, pc}
 904              		.cfi_endproc
 905              	.LFE1189:
 907              		.section	.text.system_time_get,"ax",%progbits
 908              		.align	1
 909              		.global	system_time_get
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 90


 910              		.syntax unified
 911              		.code	16
 912              		.thumb_func
 913              		.fpu softvfp
 915              	system_time_get:
 916              	.LFB1190:
  65:../../libraries/system_time/system_time.c **** 
  66:../../libraries/system_time/system_time.c **** uint32_t system_time_get(void)
  67:../../libraries/system_time/system_time.c **** {
 917              		.loc 4 67 1
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 16
 920              		@ frame_needed = 1, uses_anonymous_args = 0
 921 0000 80B5     		push	{r7, lr}
 922              		.cfi_def_cfa_offset 8
 923              		.cfi_offset 7, -8
 924              		.cfi_offset 14, -4
 925 0002 84B0     		sub	sp, sp, #16
 926              		.cfi_def_cfa_offset 24
 927 0004 00AF     		add	r7, sp, #0
 928              		.cfi_def_cfa_register 7
 929              	.LBB14:
 930              	.LBB15:
 931              		.file 5 "../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 91


  34:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 92


  91:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 93


 148:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 94


 205:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 95


 262:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 96


 319:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 97


 376:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 932              		.loc 5 386 3
 933              		.syntax divided
 934              	@ 386 "../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 935 0006 EFF31083 		MRS r3, primask
 936              	@ 0 "" 2
 937              		.thumb
 938              		.syntax unified
 939 000a 7B60     		str	r3, [r7, #4]
 387:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 940              		.loc 5 387 9
 941 000c 7B68     		ldr	r3, [r7, #4]
 942              	.LBE15:
 943              	.LBE14:
  68:../../libraries/system_time/system_time.c ****   DISABLE_IRQ();
 944              		.loc 4 68 3
 945 000e FB60     		str	r3, [r7, #12]
 946              	.LBB16:
 947              	.LBB17:
 142:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 948              		.loc 5 142 3
 949              		.syntax divided
 950              	@ 142 "../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 951 0010 72B6     		cpsid i
 952              	@ 0 "" 2
 143:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 953              		.loc 5 143 1
 954              		.thumb
 955              		.syntax unified
 956 0012 C046     		nop
 957              	.LBE17:
 958              	.LBE16:
  69:../../libraries/system_time/system_time.c ****   uint32_t time = (AUTORELOAD * s.overrun_cnt) + SYSTEM_TIME_TIMER->CNT;
 959              		.loc 4 69 34
 960 0014 094B     		ldr	r3, .L41
 961 0016 1A68     		ldr	r2, [r3]
 962              		.loc 4 69 31
 963 0018 1300     		movs	r3, r2
 964 001a 1B04     		lsls	r3, r3, #16
 965 001c 9A1A     		subs	r2, r3, r2
 966              		.loc 4 69 67
 967 001e 8023     		movs	r3, #128
 968 0020 DB05     		lsls	r3, r3, #23
 969 0022 5B6A     		ldr	r3, [r3, #36]
 970              		.loc 4 69 12
 971 0024 D318     		adds	r3, r2, r3
 972 0026 BB60     		str	r3, [r7, #8]
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 98


  70:../../libraries/system_time/system_time.c ****   ENABLE_IRQ();
 973              		.loc 4 70 3
 974 0028 FB68     		ldr	r3, [r7, #12]
 975 002a 002B     		cmp	r3, #0
 976 002c 01D1     		bne	.L39
 977              	.LBB18:
 978              	.LBB19:
 131:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 979              		.loc 5 131 3
 980              		.syntax divided
 981              	@ 131 "../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 982 002e 62B6     		cpsie i
 983              	@ 0 "" 2
 132:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 984              		.loc 5 132 1
 985              		.thumb
 986              		.syntax unified
 987 0030 C046     		nop
 988              	.L39:
 989              	.LBE19:
 990              	.LBE18:
  71:../../libraries/system_time/system_time.c ****   return time;
 991              		.loc 4 71 10
 992 0032 BB68     		ldr	r3, [r7, #8]
  72:../../libraries/system_time/system_time.c **** }
 993              		.loc 4 72 1
 994 0034 1800     		movs	r0, r3
 995 0036 BD46     		mov	sp, r7
 996 0038 04B0     		add	sp, sp, #16
 997              		@ sp needed
 998 003a 80BD     		pop	{r7, pc}
 999              	.L42:
 1000              		.align	2
 1001              	.L41:
 1002 003c 00000000 		.word	s
 1003              		.cfi_endproc
 1004              	.LFE1190:
 1006              		.section	.text.system_time_init,"ax",%progbits
 1007              		.align	1
 1008              		.global	system_time_init
 1009              		.syntax unified
 1010              		.code	16
 1011              		.thumb_func
 1012              		.fpu softvfp
 1014              	system_time_init:
 1015              	.LFB1191:
  73:../../libraries/system_time/system_time.c **** 
  74:../../libraries/system_time/system_time.c **** void system_time_init(void)
  75:../../libraries/system_time/system_time.c **** {
 1016              		.loc 4 75 1
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 0
 1019              		@ frame_needed = 1, uses_anonymous_args = 0
 1020 0000 80B5     		push	{r7, lr}
 1021              		.cfi_def_cfa_offset 8
 1022              		.cfi_offset 7, -8
 1023              		.cfi_offset 14, -4
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 99


 1024 0002 00AF     		add	r7, sp, #0
 1025              		.cfi_def_cfa_register 7
  76:../../libraries/system_time/system_time.c ****   timer_init();
 1026              		.loc 4 76 3
 1027 0004 FFF7FEFF 		bl	timer_init
  77:../../libraries/system_time/system_time.c **** }
 1028              		.loc 4 77 1
 1029 0008 C046     		nop
 1030 000a BD46     		mov	sp, r7
 1031              		@ sp needed
 1032 000c 80BD     		pop	{r7, pc}
 1033              		.cfi_endproc
 1034              	.LFE1191:
 1036              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 1037              		.align	1
 1038              		.global	TIM2_IRQHandler
 1039              		.syntax unified
 1040              		.code	16
 1041              		.thumb_func
 1042              		.fpu softvfp
 1044              	TIM2_IRQHandler:
 1045              	.LFB1192:
  78:../../libraries/system_time/system_time.c **** 
  79:../../libraries/system_time/system_time.c **** void SYSTEM_TIME_TIMER_IRQHandler(void)
  80:../../libraries/system_time/system_time.c **** {
 1046              		.loc 4 80 1
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 8
 1049              		@ frame_needed = 1, uses_anonymous_args = 0
 1050 0000 80B5     		push	{r7, lr}
 1051              		.cfi_def_cfa_offset 8
 1052              		.cfi_offset 7, -8
 1053              		.cfi_offset 14, -4
 1054 0002 82B0     		sub	sp, sp, #8
 1055              		.cfi_def_cfa_offset 16
 1056 0004 00AF     		add	r7, sp, #0
 1057              		.cfi_def_cfa_register 7
 1058              	.LBB20:
 1059              	.LBB21:
 386:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1060              		.loc 5 386 3
 1061              		.syntax divided
 1062              	@ 386 "../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1063 0006 EFF31083 		MRS r3, primask
 1064              	@ 0 "" 2
 1065              		.thumb
 1066              		.syntax unified
 1067 000a 3B60     		str	r3, [r7]
 1068              		.loc 5 387 9
 1069 000c 3B68     		ldr	r3, [r7]
 1070              	.LBE21:
 1071              	.LBE20:
  81:../../libraries/system_time/system_time.c ****   DISABLE_IRQ();
 1072              		.loc 4 81 3
 1073 000e 7B60     		str	r3, [r7, #4]
 1074              	.LBB22:
 1075              	.LBB23:
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 100


 142:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1076              		.loc 5 142 3
 1077              		.syntax divided
 1078              	@ 142 "../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1079 0010 72B6     		cpsid i
 1080              	@ 0 "" 2
 143:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1081              		.loc 5 143 1
 1082              		.thumb
 1083              		.syntax unified
 1084 0012 C046     		nop
 1085              	.LBE23:
 1086              	.LBE22:
  82:../../libraries/system_time/system_time.c ****   LL_TIM_ClearFlag_UPDATE(SYSTEM_TIME_TIMER);
 1087              		.loc 4 82 3
 1088 0014 8023     		movs	r3, #128
 1089 0016 DB05     		lsls	r3, r3, #23
 1090 0018 1800     		movs	r0, r3
 1091 001a FFF7FEFF 		bl	LL_TIM_ClearFlag_UPDATE
  83:../../libraries/system_time/system_time.c ****   s.overrun_cnt++;
 1092              		.loc 4 83 4
 1093 001e 074B     		ldr	r3, .L48
 1094 0020 1B68     		ldr	r3, [r3]
 1095              		.loc 4 83 16
 1096 0022 5A1C     		adds	r2, r3, #1
 1097 0024 054B     		ldr	r3, .L48
 1098 0026 1A60     		str	r2, [r3]
  84:../../libraries/system_time/system_time.c ****   ENABLE_IRQ();
 1099              		.loc 4 84 3
 1100 0028 7B68     		ldr	r3, [r7, #4]
 1101 002a 002B     		cmp	r3, #0
 1102 002c 01D1     		bne	.L47
 1103              	.LBB24:
 1104              	.LBB25:
 131:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1105              		.loc 5 131 3
 1106              		.syntax divided
 1107              	@ 131 "../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1108 002e 62B6     		cpsie i
 1109              	@ 0 "" 2
 132:../../dependencies/STM32CubeL0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1110              		.loc 5 132 1
 1111              		.thumb
 1112              		.syntax unified
 1113 0030 C046     		nop
 1114              	.L47:
 1115              	.LBE25:
 1116              	.LBE24:
  85:../../libraries/system_time/system_time.c **** }
 1117              		.loc 4 85 1
 1118 0032 C046     		nop
 1119 0034 BD46     		mov	sp, r7
 1120 0036 02B0     		add	sp, sp, #8
 1121              		@ sp needed
 1122 0038 80BD     		pop	{r7, pc}
 1123              	.L49:
 1124 003a C046     		.align	2
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 101


 1125              	.L48:
 1126 003c 00000000 		.word	s
 1127              		.cfi_endproc
 1128              	.LFE1192:
 1130              		.text
 1131              	.Letext0:
 1132              		.file 6 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 1133              		.file 7 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 1134              		.file 8 "../../dependencies/STM32CubeL0/Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l053xx.h"
 1135              		.file 9 "../../dependencies/STM32CubeL0/Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_dma.h"
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 102


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_time.c
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:16     .text.__NVIC_EnableIRQ:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:23     .text.__NVIC_EnableIRQ:0000000000000000 __NVIC_EnableIRQ
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:70     .text.__NVIC_EnableIRQ:0000000000000030 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:75     .text.__NVIC_SetPriority:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:81     .text.__NVIC_SetPriority:0000000000000000 __NVIC_SetPriority
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:238    .text.__NVIC_SetPriority:00000000000000d4 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:244    .text.LL_APB1_GRP1_EnableClock:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:250    .text.LL_APB1_GRP1_EnableClock:0000000000000000 LL_APB1_GRP1_EnableClock
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:291    .text.LL_APB1_GRP1_EnableClock:0000000000000028 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:296    .rodata.CHANNEL_OFFSET_TAB:0000000000000000 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:299    .rodata.CHANNEL_OFFSET_TAB:0000000000000000 CHANNEL_OFFSET_TAB
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:302    .rodata.OFFSET_TAB_CCMRx:0000000000000000 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:305    .rodata.OFFSET_TAB_CCMRx:0000000000000000 OFFSET_TAB_CCMRx
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:308    .rodata.SHIFT_TAB_OCxx:0000000000000000 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:311    .rodata.SHIFT_TAB_OCxx:0000000000000000 SHIFT_TAB_OCxx
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:314    .rodata.SHIFT_TAB_ICxx:0000000000000000 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:317    .rodata.SHIFT_TAB_ICxx:0000000000000000 SHIFT_TAB_ICxx
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:320    .rodata.SHIFT_TAB_CCxP:0000000000000000 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:323    .rodata.SHIFT_TAB_CCxP:0000000000000000 SHIFT_TAB_CCxP
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:326    .text.LL_TIM_EnableCounter:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:332    .text.LL_TIM_EnableCounter:0000000000000000 LL_TIM_EnableCounter
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:365    .text.LL_TIM_EnableUpdateEvent:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:371    .text.LL_TIM_EnableUpdateEvent:0000000000000000 LL_TIM_EnableUpdateEvent
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:404    .text.LL_TIM_EnableARRPreload:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:410    .text.LL_TIM_EnableARRPreload:0000000000000000 LL_TIM_EnableARRPreload
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:442    .text.LL_TIM_SetClockSource:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:448    .text.LL_TIM_SetClockSource:0000000000000000 LL_TIM_SetClockSource
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:482    .text.LL_TIM_SetClockSource:0000000000000024 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:487    .text.LL_TIM_SetTriggerOutput:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:493    .text.LL_TIM_SetTriggerOutput:0000000000000000 LL_TIM_SetTriggerOutput
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:529    .text.LL_TIM_DisableMasterSlaveMode:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:535    .text.LL_TIM_DisableMasterSlaveMode:0000000000000000 LL_TIM_DisableMasterSlaveMode
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:568    .text.LL_TIM_ClearFlag_UPDATE:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:574    .text.LL_TIM_ClearFlag_UPDATE:0000000000000000 LL_TIM_ClearFlag_UPDATE
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:604    .text.LL_TIM_EnableIT_UPDATE:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:610    .text.LL_TIM_EnableIT_UPDATE:0000000000000000 LL_TIM_EnableIT_UPDATE
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:642    .bss.s:0000000000000000 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:645    .bss.s:0000000000000000 s
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:648    .text.timer_init:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:654    .text.timer_init:0000000000000000 timer_init
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:755    .text.timer_init:00000000000000a0 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:760    .text.system_time_cmp_ticks:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:767    .text.system_time_cmp_ticks:0000000000000000 system_time_cmp_ticks
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:811    .text.system_time_cmp_ticks:0000000000000030 $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:816    .text.system_time_cmp_us:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:823    .text.system_time_cmp_us:0000000000000000 system_time_cmp_us
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:860    .text.system_time_cmp_ms:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:867    .text.system_time_cmp_ms:0000000000000000 system_time_cmp_ms
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:908    .text.system_time_get:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:915    .text.system_time_get:0000000000000000 system_time_get
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:1002   .text.system_time_get:000000000000003c $d
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:1007   .text.system_time_init:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:1014   .text.system_time_init:0000000000000000 system_time_init
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:1037   .text.TIM2_IRQHandler:0000000000000000 $t
/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:1044   .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
ARM GAS  /var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s 			page 103


/var/folders/fs/dxwfnrqj18z860lwl3d6f5t00000gn/T//ccbTeCNC.s:1126   .text.TIM2_IRQHandler:000000000000003c $d
                           .group:0000000000000000 wm4.0.a3d41f74abc56016cdc4c153f9dbdba1
                           .group:0000000000000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.stm32l0xx.h.41.7b64cc93e03e8878c239b019b0203858
                           .group:0000000000000000 wm4.stm32l053xx.h.37.ca2b7421d255c88f6356eb3a3a2ee1bf
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm0plus.h.66.bb83319bcb10b4c5f12c477f85f2aa51
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.60b910ef2cf8eb62703f669ce6a864b2
                           .group:0000000000000000 wm4.core_cm0plus.h.127.cfee784d07c850b645554dc8add78e69
                           .group:0000000000000000 wm4.mpu_armv7.h.32.27b4593cb2f8d3152ca5d97a9d72b321
                           .group:0000000000000000 wm4.stm32l053xx.h.614.694649dd621f0085702f358f34f2e881
                           .group:0000000000000000 wm4.stm32l0xx.h.181.12fc143042e31117baaa7481c9b3a4da
                           .group:0000000000000000 wm4.stm32l0xx_ll_adc.h.53.91d59053932c36ec7ab0113730073858
                           .group:0000000000000000 wm4.stm32l0xx_ll_bus.h.39.0510174e5f715ad27b7a3ab14a00f67f
                           .group:0000000000000000 wm4.stm32l0xx_ll_cortex.h.36.79806d0582701c757eec56b9283c8db9
                           .group:0000000000000000 wm4.stm32l0xx_ll_dma.h.22.2c7ed561e963f82ffce8c2bce65b6553
                           .group:0000000000000000 wm4.stm32l0xx_ll_exti.h.22.40dada7a5d00275d94259df1c6059451
                           .group:0000000000000000 wm4.stm32l0xx_ll_gpio.h.22.2d480da0be320d9dd6c23b35850d228e
                           .group:0000000000000000 wm4.stm32l0xx_ll_i2c.h.22.725accc0a52325f50ab3a978af524a24
                           .group:0000000000000000 wm4.stm32l0xx_ll_lpuart.h.22.6020d530b61d554b81cf28e59330a90d
                           .group:0000000000000000 wm4.stm32l0xx_ll_pwr.h.22.37f0d8ce0f44f5122f24332e7c6edbd0
                           .group:0000000000000000 wm4.stm32l0xx_ll_rcc.h.22.3a6b3922d12b176ce51cb12e1f8867c4
                           .group:0000000000000000 wm4.stm32l0xx_ll_system.h.34.d04c425d3668e616038a98754635b261
                           .group:0000000000000000 wm4.stm32l0xx_ll_tim.h.22.59fb8166bd8c25f1f07b60ae6d7944da
                           .group:0000000000000000 wm4.stm32l0xx_ll_usart.h.22.15bd106c8b738649c65f9703ee30f935
                           .group:0000000000000000 wm4.stm32l0xx_ll_utils.h.34.15360273e66a16baad8d70fb7aab35d9
                           .group:0000000000000000 wm4.nucleo_board.h.19.f6441dc91cbcd2926d0150e5b2fb8daf
                           .group:0000000000000000 wm4.common.h.9.9862d16395f6d712cb62bb1aea663ff0

UNDEFINED SYMBOLS
memset
LL_TIM_Init
__aeabi_uidiv
