# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/dataflow/half_adder/halfadder.mpf
# Loading project halfadder
vsim -voptargs=+acc work.tb_ha
# vsim -voptargs="+acc" work.tb_ha 
# Start time: 17:23:54 on Jan 02,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_ha(fast)
# Loading work.ha(fast)
add wave -position insertpoint  \
sim:/tb_ha/a \
sim:/tb_ha/b \
sim:/tb_ha/y \
sim:/tb_ha/c
run -continue
run
# ** Note: $stop    : D:/Obsi/verilogg/dataflow/half_adder/halfadder_tb.v(10)
#    Time: 20 ns  Iteration: 0  Instance: /tb_ha
# Break in Module tb_ha at D:/Obsi/verilogg/dataflow/half_adder/halfadder_tb.v line 10
# End time: 17:25:31 on Jan 02,2023, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
