#three  inputs  and  gate
.chipsets:
input    i0
input    i1
input    i2(test)
4081     and0
output   out

.links:
i0:1     and0:1
i1:1     and0:2

and0:3   and0:5
i2:1     and0:6

and0:4   out:1