{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78417,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79715,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0158262,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0165112,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00277222,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0165112,
	"finish__design__instance__count__class:fill_cell": 30540,
	"finish__design__instance__area__class:fill_cell": 170829,
	"finish__design__instance__count__class:tap_cell": 5687,
	"finish__design__instance__area__class:tap_cell": 7115.57,
	"finish__design__instance__count__class:antenna_cell": 223,
	"finish__design__instance__area__class:antenna_cell": 558.035,
	"finish__design__instance__count__class:clock_buffer": 398,
	"finish__design__instance__area__class:clock_buffer": 8734.63,
	"finish__design__instance__count__class:timing_repair_buffer": 1124,
	"finish__design__instance__area__class:timing_repair_buffer": 8713.36,
	"finish__design__instance__count__class:inverter": 635,
	"finish__design__instance__area__class:inverter": 2710.1,
	"finish__design__instance__count__class:clock_inverter": 192,
	"finish__design__instance__area__class:clock_inverter": 2015.68,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78948.2,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11646,
	"finish__design__instance__area__class:multi_input_combinational_cell": 147385,
	"finish__design__instance__count": 53232,
	"finish__design__instance__area": 427010,
	"finish__timing__setup__tns": -28.1984,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.54217,
	"finish__timing__hold__ws": 0.476001,
	"finish__clock__skew__setup": 0.0906788,
	"finish__clock__skew__hold": 0.0906788,
	"finish__timing__drv__max_slew_limit": -2.98001,
	"finish__timing__drv__max_slew": 443,
	"finish__timing__drv__max_cap_limit": -3.15225,
	"finish__timing__drv__max_cap": 8,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 256,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.207493,
	"finish__power__switching__total": 0.253294,
	"finish__power__leakage__total": 8.71238e-08,
	"finish__power__total": 0.460786,
	"finish__design__io": 771,
	"finish__design__die__area": 431202,
	"finish__design__core__area": 427010,
	"finish__design__instance__count": 22692,
	"finish__design__instance__area": 256181,
	"finish__design__instance__count__stdcell": 22692,
	"finish__design__instance__area__stdcell": 256181,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.599941,
	"finish__design__instance__utilization__stdcell": 0.599941,
	"finish__design__rows": 240,
	"finish__design__rows:unithd": 240,
	"finish__design__sites": 341280,
	"finish__design__sites:unithd": 341280,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}