// Seed: 3169395764
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri id_3,
    input wor id_4,
    input tri0 id_5,
    output supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    input wire id_11,
    input tri0 id_12,
    input tri id_13,
    input supply1 id_14,
    output uwire id_15,
    output wand id_16,
    input supply0 id_17,
    output uwire id_18
);
  assign id_9 = id_2;
  wire id_20;
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    input  tri0  id_0,
    input  uwire id_1,
    input  wor   _id_2,
    output uwire id_3,
    input  wire  id_4,
    output tri   id_5
);
  logic [-1 : id_2  ==  -1] id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_5,
      id_0,
      id_4,
      id_5,
      id_4,
      id_4,
      id_3,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
