// Seed: 3845775048
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input id_4,
    output logic id_5
);
  logic id_6 = (((1 ? id_6 - id_1 : id_4)) && 1 && id_2);
endmodule
